Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr  1 17:36:17 2024
| Host         : Shonk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Real_Time_Video_Filter_wrapper_timing_summary_routed.rpt -pb Real_Time_Video_Filter_wrapper_timing_summary_routed.pb -rpx Real_Time_Video_Filter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Real_Time_Video_Filter_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (328)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (15)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (328)
--------------------------
 There are 328 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.928        0.000                      0                 7971        0.020        0.000                      0                 7947        3.000        0.000                       0                  3448  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                            ------------       ----------      --------------
Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   {0.000 20.000}     40.000          25.000          
  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0   {0.000 10.000}     20.000          50.000          
  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        2.928        0.000                      0                 7204        0.020        0.000                      0                 7204        3.750        0.000                       0                  3178  
  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0        33.967        0.000                      0                  341        0.070        0.000                      0                  341       19.020        0.000                       0                   180  
  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0        12.434        0.000                      0                  211        0.132        0.000                      0                  211        9.500        0.000                       0                    85  
  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                                         7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        5.553        0.000                      0                   61        0.363        0.000                      0                   49  
clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0         8.574        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        6.491        0.000                      0                  135        0.390        0.000                      0                  135  
**async_default**                              clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   clk_out25_Real_Time_Video_Filter_clk_wiz_0_0        36.582        0.000                      0                   52        0.425        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
  To Clock:  Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.881ns (41.070%)  route 4.134ns (58.930%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.650     1.653    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X48Y61         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.989     3.098    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124     3.222 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.222    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.754 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.754    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.868 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.967     4.835    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.124     4.959 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.959    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.509 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.509    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.623 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.623    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.936 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.610     6.546    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.306     6.852 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6/O
                         net (fo=1, routed)           1.252     8.104    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.228 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.316     8.544    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.668 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     8.668    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_9
    SLICE_X46Y64         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.476    11.479    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X46Y64         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.114    11.593    
                         clock uncertainty           -0.074    11.519    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.077    11.596    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.241ns (20.335%)  route 4.862ns (79.665%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.619     7.901    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.465    11.468    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]/C
                         clock pessimism              0.000    11.468    
                         clock uncertainty           -0.074    11.393    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.407    10.986    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.241ns (20.335%)  route 4.862ns (79.665%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.619     7.901    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.465    11.468    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]/C
                         clock pessimism              0.000    11.468    
                         clock uncertainty           -0.074    11.393    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.407    10.986    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.241ns (20.335%)  route 4.862ns (79.665%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.619     7.901    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.465    11.468    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]/C
                         clock pessimism              0.000    11.468    
                         clock uncertainty           -0.074    11.393    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.407    10.986    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.241ns (20.335%)  route 4.862ns (79.665%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.619     7.901    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.465    11.468    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y75         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]/C
                         clock pessimism              0.000    11.468    
                         clock uncertainty           -0.074    11.393    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.407    10.986    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.241ns (20.498%)  route 4.813ns (79.502%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.571     7.853    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.467    11.470    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.395    
    SLICE_X37Y76         FDRE (Setup_fdre_C_CE)      -0.407    10.988    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.241ns (20.498%)  route 4.813ns (79.502%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.571     7.853    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.467    11.470    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.395    
    SLICE_X37Y76         FDRE (Setup_fdre_C_CE)      -0.407    10.988    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.241ns (20.498%)  route 4.813ns (79.502%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.571     7.853    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.467    11.470    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.395    
    SLICE_X37Y76         FDRE (Setup_fdre_C_CE)      -0.407    10.988    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.241ns (20.498%)  route 4.813ns (79.502%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.571     7.853    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.467    11.470    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y76         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.395    
    SLICE_X37Y76         FDRE (Setup_fdre_C_CE)      -0.407    10.988    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.241ns (20.533%)  route 4.803ns (79.467%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.795     1.798    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB36_X0Y8          FIFO36E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.875     2.673 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/EMPTY
                         net (fo=2, routed)           1.822     4.496    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/emp[2]
    SLICE_X24Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.620 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/empty_i/O
                         net (fo=5, routed)           1.947     6.567    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/empty
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.124     6.691 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4/O
                         net (fo=2, routed)           0.473     7.164    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.118     7.282 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2/O
                         net (fo=14, routed)          0.560     7.842    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2
    SLICE_X37Y74         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.465    11.468    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/m_axi_s2mm_aclk
    SLICE_X37Y74         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]/C
                         clock pessimism              0.000    11.468    
                         clock uncertainty           -0.074    11.393    
    SLICE_X37Y74         FDRE (Setup_fdre_C_CE)      -0.407    10.986    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.986    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  3.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.561     0.563    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.796    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y51         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y51         RAMS32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y51         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.776    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.558     0.560    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y55         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.793    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y55         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.826     0.828    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y55         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.773    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.558     0.560    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y55         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     0.793    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y55         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.826     0.828    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y55         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.773    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X2Y9      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y9      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y57     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.967ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.379ns (25.178%)  route 4.098ns (74.822%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=19, routed)          1.034     3.157    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.301     3.458 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           0.433     3.891    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.150     4.041 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.283     5.324    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X38Y66         LUT5 (Prop_lut5_I1_O)        0.326     5.650 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.611     6.261    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.124     6.385 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.738     7.122    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X2Y15         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.509    41.512    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y15         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114    41.626    
                         clock uncertainty           -0.095    41.532    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.089    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.089    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 33.967    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.283ns (26.133%)  route 3.627ns (73.867%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=6, routed)           0.847     2.970    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.321     3.291 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5/O
                         net (fo=7, routed)           1.142     4.434    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.332     4.766 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.840     5.605    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.757 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.798     6.555    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.459    41.462    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]/C
                         clock pessimism              0.014    41.476    
                         clock uncertainty           -0.095    41.381    
    SLICE_X50Y68         FDRE (Setup_fdre_C_R)       -0.726    40.655    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.655    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.283ns (26.133%)  route 3.627ns (73.867%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=6, routed)           0.847     2.970    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.321     3.291 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5/O
                         net (fo=7, routed)           1.142     4.434    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.332     4.766 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.840     5.605    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.757 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.798     6.555    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.459    41.462    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]/C
                         clock pessimism              0.014    41.476    
                         clock uncertainty           -0.095    41.381    
    SLICE_X50Y68         FDRE (Setup_fdre_C_R)       -0.726    40.655    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.655    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.283ns (26.133%)  route 3.627ns (73.867%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=6, routed)           0.847     2.970    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.321     3.291 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5/O
                         net (fo=7, routed)           1.142     4.434    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.332     4.766 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.840     5.605    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.757 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.798     6.555    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.459    41.462    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]/C
                         clock pessimism              0.014    41.476    
                         clock uncertainty           -0.095    41.381    
    SLICE_X50Y68         FDRE (Setup_fdre_C_R)       -0.726    40.655    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.655    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.101ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.283ns (26.133%)  route 3.627ns (73.867%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=6, routed)           0.847     2.970    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.321     3.291 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5/O
                         net (fo=7, routed)           1.142     4.434    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.332     4.766 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.840     5.605    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.757 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.798     6.555    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.459    41.462    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X50Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]/C
                         clock pessimism              0.014    41.476    
                         clock uncertainty           -0.095    41.381    
    SLICE_X50Y68         FDRE (Setup_fdre_C_R)       -0.726    40.655    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.655    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                 34.101    

Slack (MET) :             34.196ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.283ns (26.133%)  route 3.627ns (73.867%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 41.462 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[1]/Q
                         net (fo=6, routed)           0.847     2.970    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.321     3.291 r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5/O
                         net (fo=7, routed)           1.142     4.434    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]_i_5_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.332     4.766 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=6, routed)           0.840     5.605    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.757 r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=6, routed)           0.798     6.555    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count[9]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.459    41.462    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X51Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]/C
                         clock pessimism              0.014    41.476    
                         clock uncertainty           -0.095    41.381    
    SLICE_X51Y68         FDRE (Setup_fdre_C_R)       -0.631    40.750    Real_Time_Video_Filter_i/vga_controller_0/U0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.750    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                 34.196    

Slack (MET) :             34.281ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.255ns (24.251%)  route 3.920ns (75.749%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.524 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=19, routed)          1.034     3.157    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.301     3.458 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           0.433     3.891    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.150     4.041 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.133     5.175    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/rd_en
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.326     5.501 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           1.319     6.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.521    41.524    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114    41.638    
                         clock uncertainty           -0.095    41.544    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.101    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.101    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 34.281    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.283ns (25.201%)  route 3.808ns (74.799%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=19, routed)          1.034     3.157    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.301     3.458 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           0.433     3.891    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.150     4.041 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.365     5.407    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.354     5.761 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          0.975     6.736    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X35Y61         FDCE (Setup_fdce_C_CE)      -0.407    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 34.359    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.283ns (25.201%)  route 3.808ns (74.799%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=19, routed)          1.034     3.157    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.301     3.458 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           0.433     3.891    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.150     4.041 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.365     5.407    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.354     5.761 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          0.975     6.736    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X35Y61         FDCE (Setup_fdce_C_CE)      -0.407    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 34.359    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.283ns (25.201%)  route 3.808ns (74.799%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.642     1.645    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X46Y69         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.478     2.123 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[8]/Q
                         net (fo=19, routed)          1.034     3.157    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[8]
    SLICE_X47Y67         LUT3 (Prop_lut3_I0_O)        0.301     3.458 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           0.433     3.891    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I0_O)        0.150     4.041 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.365     5.407    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X33Y65         LUT4 (Prop_lut4_I1_O)        0.354     5.761 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          0.975     6.736    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X35Y61         FDCE (Setup_fdce_C_CE)      -0.407    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 34.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.953%)  route 0.187ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.558     0.560    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/Q
                         net (fo=8, routed)           0.187     0.888    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.867     0.869    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.635    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.818    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.494%)  route 0.183ns (56.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y63         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/Q
                         net (fo=8, routed)           0.183     0.882    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[11]
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.867     0.869    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.618    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.801    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.573     0.575    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.839     0.841    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.266     0.575    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.076     0.651    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.547     0.549    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X49Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.746    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X49Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.813     0.815    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X49Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.549    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.075     0.624    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.575     0.577    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.774    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.842     0.844    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.267     0.577    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.075     0.652    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.573     0.575    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.839     0.841    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.266     0.575    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.075     0.650    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.574     0.576    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y64         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.773    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X31Y64         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.841     0.843    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y64         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.267     0.576    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.075     0.651    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.871%)  route 0.241ns (63.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.558     0.560    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/Q
                         net (fo=8, routed)           0.241     0.942    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.867     0.869    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y12         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.635    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.818    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.575     0.577    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.774    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.842     0.844    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.267     0.577    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.071     0.648    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.573     0.575    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.839     0.841    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.266     0.575    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.071     0.646    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X50Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.826ns (40.456%)  route 4.159ns (59.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.080     8.781    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.573    21.576    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.151    21.727    
                         clock uncertainty           -0.084    21.643    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    21.214    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         21.214    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.826ns (42.212%)  route 3.869ns (57.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.789     8.490    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    21.213    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.213    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 12.723    

Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.826ns (42.212%)  route 3.869ns (57.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.789     8.490    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    21.213    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         21.213    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 12.723    

Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 2.826ns (42.212%)  route 3.869ns (57.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.187     5.436    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.560 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.958     6.518    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I1_O)        0.124     6.642 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.934     7.577    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.124     7.701 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.789     8.490    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    21.213    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         21.213    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 12.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.087     0.820    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.048     0.868 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.868    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.858     0.860    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism             -0.255     0.605    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.131     0.736    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.718%)  route 0.220ns (57.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.220     0.976    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.903     0.905    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.835    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.375%)  route 0.232ns (58.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=5, routed)           0.232     0.988    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.903     0.905    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.835    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.130%)  route 0.148ns (43.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X9Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.148     0.880    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.048     0.928 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[4]_i_1/O
                         net (fo=1, routed)           0.000     0.928    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[4]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.857     0.859    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.131     0.736    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X9Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.144     0.876    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.921 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=1, routed)           0.000     0.921    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.857     0.859    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.120     0.725    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X9Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.148     0.880    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    SLICE_X8Y34          LUT4 (Prop_lut4_I1_O)        0.045     0.925 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[3]_i_1/O
                         net (fo=1, routed)           0.000     0.925    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[3]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.857     0.859    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.121     0.726    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.619     0.621    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X4Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.164     0.785 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.137     0.922    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[17]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.044     0.966 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000     0.966    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[18]_i_1_n_0
    SLICE_X4Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.887     0.889    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X4Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
                         clock pessimism             -0.268     0.621    
    SLICE_X4Y36          FDSE (Hold_fdse_C_D)         0.131     0.752    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.619     0.621    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X4Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDSE (Prop_fdse_C_Q)         0.148     0.769 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/Q
                         net (fo=1, routed)           0.093     0.861    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[14]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.099     0.960 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[15]_i_1/O
                         net (fo=1, routed)           0.000     0.960    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[15]_i_1_n_0
    SLICE_X4Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.887     0.889    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X4Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism             -0.268     0.621    
    SLICE_X4Y36          FDSE (Hold_fdse_C_D)         0.121     0.742    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.619     0.621    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.148     0.769 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/Q
                         net (fo=1, routed)           0.093     0.861    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[24]
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.099     0.960 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[25]_i_1/O
                         net (fo=1, routed)           0.000     0.960    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[25]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.887     0.889    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y36          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/C
                         clock pessimism             -0.268     0.621    
    SLICE_X6Y36          FDSE (Hold_fdse_C_D)         0.121     0.742    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     0.740 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.093     0.832    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[7]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.099     0.931 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.931    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[8]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.858     0.860    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.268     0.592    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     0.713    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y14     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y35      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y34      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y35      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y35      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y34      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y36      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.580ns (14.572%)  route 3.400ns (85.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.400     5.496    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X38Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.620 r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     5.620    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.482    11.485    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X38Y96         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                         clock pessimism             -0.174    11.311    
                         clock uncertainty           -0.215    11.096    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.077    11.173    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.580ns (17.568%)  route 2.721ns (82.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.182     4.941    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.509    11.512    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]/C
                         clock pessimism             -0.174    11.338    
                         clock uncertainty           -0.215    11.123    
    SLICE_X26Y73         FDRE (Setup_fdre_C_R)       -0.524    10.599    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.580ns (17.568%)  route 2.721ns (82.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.182     4.941    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.509    11.512    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]/C
                         clock pessimism             -0.174    11.338    
                         clock uncertainty           -0.215    11.123    
    SLICE_X26Y73         FDRE (Setup_fdre_C_R)       -0.524    10.599    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.274%)  route 2.594ns (81.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.054     4.814    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y70         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.513    11.516    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y70         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[18]/C
                         clock pessimism             -0.174    11.342    
                         clock uncertainty           -0.215    11.127    
    SLICE_X26Y70         FDRE (Setup_fdre_C_R)       -0.524    10.603    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.274%)  route 2.594ns (81.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.054     4.814    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y70         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.513    11.516    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y70         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[19]/C
                         clock pessimism             -0.174    11.342    
                         clock uncertainty           -0.215    11.127    
    SLICE_X26Y70         FDRE (Setup_fdre_C_R)       -0.524    10.603    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.274%)  route 2.594ns (81.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.054     4.814    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y70         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.513    11.516    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y70         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[20]/C
                         clock pessimism             -0.174    11.342    
                         clock uncertainty           -0.215    11.127    
    SLICE_X26Y70         FDSE (Setup_fdse_C_S)       -0.524    10.603    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.580ns (18.274%)  route 2.594ns (81.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.054     4.814    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y70         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.513    11.516    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y70         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[21]/C
                         clock pessimism             -0.174    11.342    
                         clock uncertainty           -0.215    11.127    
    SLICE_X26Y70         FDRE (Setup_fdre_C_R)       -0.524    10.603    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.580ns (18.337%)  route 2.583ns (81.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.044     4.803    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDRE (Setup_fdre_C_R)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.580ns (18.337%)  route 2.583ns (81.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.044     4.803    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDRE (Setup_fdre_C_R)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.580ns (18.337%)  route 2.583ns (81.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.637     1.640    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     2.096 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.539     3.635    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     3.759 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.044     4.803    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDRE (Setup_fdre_C_R)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  5.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.185ns (18.075%)  route 0.839ns (81.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.839     1.529    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X27Y67         LUT4 (Prop_lut4_I3_O)        0.044     1.573 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.573    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X27Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X27Y67         FDRE (Hold_fdre_C_D)         0.107     1.211    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.155%)  route 0.839ns (81.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.839     1.529    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X27Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.574 r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_i_1/O
                         net (fo=1, routed)           0.000     1.574    Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_i_1_n_0
    SLICE_X27Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X27Y67         FDRE (Hold_fdre_C_D)         0.091     1.195    Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.185ns (17.106%)  route 0.896ns (82.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.896     1.587    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X27Y66         LUT5 (Prop_lut5_I4_O)        0.044     1.631 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.631    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X27Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.838     0.840    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.050     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X27Y66         FDRE (Hold_fdre_C_D)         0.107     1.212    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.189ns (18.944%)  route 0.809ns (81.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.646     1.337    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT4 (Prop_lut4_I3_O)        0.048     1.385 r  Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_i_1/O
                         net (fo=1, routed)           0.162     1.547    Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X31Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X31Y68         FDRE (Hold_fdre_C_D)         0.013     1.117    Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.186ns (17.198%)  route 0.895ns (82.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.895     1.586    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.631 r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_i_1/O
                         net (fo=1, routed)           0.000     1.631    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_i_1_n_0
    SLICE_X27Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.838     0.840    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg/C
                         clock pessimism              0.050     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X27Y66         FDRE (Hold_fdre_C_D)         0.092     1.197    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_arvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.182%)  route 0.896ns (82.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.896     1.587    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X27Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.632 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.632    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X27Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.838     0.840    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X27Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.050     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X27Y66         FDRE (Hold_fdre_C_D)         0.091     1.196    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.730%)  route 0.863ns (82.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.678     1.369    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.414 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          0.185     1.599    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X29Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X29Y68         FDRE (Hold_fdre_C_R)        -0.018     1.086    Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.657%)  route 0.867ns (82.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.678     1.369    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.414 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          0.189     1.603    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X28Y68         FDRE (Hold_fdre_C_R)        -0.018     1.086    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.197%)  route 0.896ns (82.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.769     1.460    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.505 r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_i_1/O
                         net (fo=1, routed)           0.126     1.631    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_i_1_n_0
    SLICE_X28Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.838     0.840    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y67         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg/C
                         clock pessimism              0.050     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.003     1.108    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.689%)  route 0.928ns (83.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.548     0.550    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.678     1.369    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.414 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          0.250     1.664    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y68         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.836     0.838    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y68         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[10]/C
                         clock pessimism              0.050     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X26Y68         FDSE (Hold_fdse_C_S)         0.009     1.112    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.553    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.154ns  (logic 0.478ns (41.425%)  route 0.676ns (58.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.676     1.154    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X31Y64         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y64         FDRE (Setup_fdre_C_D)       -0.272     9.728    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.904%)  route 0.586ns (55.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.586     1.064    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)       -0.264     9.736    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.017ns  (logic 0.478ns (46.980%)  route 0.539ns (53.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.539     1.017    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)       -0.265     9.735    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.173ns  (logic 0.518ns (44.169%)  route 0.655ns (55.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.655     1.173    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)       -0.093     9.907    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.835%)  route 0.588ns (53.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.588     1.106    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X31Y62         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y62         FDRE (Setup_fdre_C_D)       -0.095     9.905    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.822ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.799%)  route 0.613ns (54.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.613     1.131    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X32Y64         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)       -0.047     9.953    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  8.822    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.314%)  route 0.648ns (58.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.648     1.104    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X34Y61         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)       -0.045     9.955    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  8.851    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.956%)  route 0.585ns (53.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.585     1.103    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X32Y64         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)       -0.043     9.957    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.074%)  route 0.471ns (52.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y61         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)       -0.218     9.782    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  8.892    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.363%)  route 0.466ns (52.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.466     0.885    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y61         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)       -0.217     9.783    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  8.898    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.773ns (25.728%)  route 2.232ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y56         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDPE (Prop_fdpe_C_Q)         0.478     2.136 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     2.979    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.295     3.274 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.389     4.663    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X39Y54         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.482    11.485    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.148    11.633    
                         clock uncertainty           -0.074    11.559    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    11.154    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.773ns (25.728%)  route 2.232ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y56         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDPE (Prop_fdpe_C_Q)         0.478     2.136 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     2.979    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.295     3.274 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.389     4.663    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X39Y54         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.482    11.485    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.148    11.633    
                         clock uncertainty           -0.074    11.559    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    11.154    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.773ns (25.728%)  route 2.232ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y56         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDPE (Prop_fdpe_C_Q)         0.478     2.136 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     2.979    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.295     3.274 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.389     4.663    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X39Y54         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.482    11.485    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.148    11.633    
                         clock uncertainty           -0.074    11.559    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    11.154    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.773ns (25.728%)  route 2.232ns (74.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y56         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDPE (Prop_fdpe_C_Q)         0.478     2.136 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.843     2.979    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.295     3.274 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.389     4.663    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X39Y54         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.482    11.485    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X39Y54         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.148    11.633    
                         clock uncertainty           -0.074    11.559    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.405    11.154    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.977%)  route 2.046ns (74.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.419     2.077 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.978     3.055    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.068     4.422    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.483    11.486    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.121    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.977%)  route 2.046ns (74.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.419     2.077 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.978     3.055    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.068     4.422    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.483    11.486    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.121    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.977%)  route 2.046ns (74.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.419     2.077 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.978     3.055    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.068     4.422    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.483    11.486    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.121    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.977%)  route 2.046ns (74.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.419     2.077 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.978     3.055    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.068     4.422    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.483    11.486    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    11.121    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.977%)  route 2.046ns (74.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.419     2.077 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.978     3.055    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.068     4.422    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y52         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.483    11.486    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y52         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X32Y52         FDCE (Recov_fdce_C_CLR)     -0.361    11.165    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.718ns (25.977%)  route 2.046ns (74.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.655     1.658    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDPE (Prop_fdpe_C_Q)         0.419     2.077 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.978     3.055    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.299     3.354 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.068     4.422    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y52         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        1.483    11.486    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y52         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.114    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X32Y52         FDPE (Recov_fdpe_C_PRE)     -0.361    11.165    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDCE (Remov_fdce_C_CLR)     -0.120     0.444    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDCE (Remov_fdce_C_CLR)     -0.120     0.444    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDCE (Remov_fdce_C_CLR)     -0.120     0.444    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDCE (Remov_fdce_C_CLR)     -0.120     0.444    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDPE (Remov_fdpe_C_PRE)     -0.124     0.440    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDPE (Remov_fdpe_C_PRE)     -0.124     0.440    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDPE (Remov_fdpe_C_PRE)     -0.124     0.440    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.549     0.551    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X46Y70         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDPE (Prop_fdpe_C_Q)         0.148     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.833    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y71         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.252     0.564    
    SLICE_X46Y71         FDPE (Remov_fdpe_C_PRE)     -0.124     0.440    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.135%)  route 0.235ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.548     0.550    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.235     0.948    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y71         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y71         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X42Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.515    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.135%)  route 0.235ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.548     0.550    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y71         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDPE (Prop_fdpe_C_Q)         0.164     0.714 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.235     0.948    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y71         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3179, routed)        0.814     0.816    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y71         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X42Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.515    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.582ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.456ns (15.855%)  route 2.420ns (84.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.420     4.515    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X35Y61         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 36.582    

Slack (MET) :             36.582ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.456ns (15.855%)  route 2.420ns (84.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.420     4.515    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X35Y61         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 36.582    

Slack (MET) :             36.582ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.456ns (15.855%)  route 2.420ns (84.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.420     4.515    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X35Y61         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.480    41.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
                         clock pessimism              0.114    41.597    
                         clock uncertainty           -0.095    41.502    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    41.097    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                 36.582    

Slack (MET) :             36.753ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.456ns (16.870%)  route 2.247ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.247     4.342    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y62         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.478    41.481    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y62         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
                         clock pessimism              0.114    41.595    
                         clock uncertainty           -0.095    41.500    
    SLICE_X33Y62         FDCE (Recov_fdce_C_CLR)     -0.405    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 36.753    

Slack (MET) :             36.753ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.456ns (16.870%)  route 2.247ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.247     4.342    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y62         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.478    41.481    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y62         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism              0.114    41.595    
                         clock uncertainty           -0.095    41.500    
    SLICE_X33Y62         FDCE (Recov_fdce_C_CLR)     -0.405    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 36.753    

Slack (MET) :             36.753ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.456ns (16.870%)  route 2.247ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.247     4.342    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y62         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.478    41.481    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y62         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                         clock pessimism              0.114    41.595    
                         clock uncertainty           -0.095    41.500    
    SLICE_X33Y62         FDCE (Recov_fdce_C_CLR)     -0.405    41.095    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         41.095    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 36.753    

Slack (MET) :             36.799ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.456ns (16.870%)  route 2.247ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.247     4.342    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y62         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.478    41.481    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y62         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
                         clock pessimism              0.114    41.595    
                         clock uncertainty           -0.095    41.500    
    SLICE_X33Y62         FDPE (Recov_fdpe_C_PRE)     -0.359    41.141    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.141    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 36.799    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.456ns (18.650%)  route 1.989ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.989     4.084    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X35Y62         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.479    41.482    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y62         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
                         clock pessimism              0.114    41.596    
                         clock uncertainty           -0.095    41.501    
    SLICE_X35Y62         FDCE (Recov_fdce_C_CLR)     -0.405    41.096    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.456ns (18.650%)  route 1.989ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.989     4.084    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X35Y62         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.479    41.482    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y62         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
                         clock pessimism              0.114    41.596    
                         clock uncertainty           -0.095    41.501    
    SLICE_X35Y62         FDCE (Recov_fdce_C_CLR)     -0.405    41.096    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 37.012    

Slack (MET) :             37.012ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.456ns (18.650%)  route 1.989ns (81.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.636     1.639    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.095 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.989     4.084    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X35Y62         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.479    41.482    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y62         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
                         clock pessimism              0.114    41.596    
                         clock uncertainty           -0.095    41.501    
    SLICE_X35Y62         FDCE (Recov_fdce_C_CLR)     -0.405    41.096    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         41.096    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                 37.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.106%)  route 0.183ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.545     0.547    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X48Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.128     0.675 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     0.858    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y73         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.811     0.813    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.234     0.579    
    SLICE_X47Y73         FDCE (Remov_fdce_C_CLR)     -0.146     0.433    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.106%)  route 0.183ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.545     0.547    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X48Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.128     0.675 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     0.858    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y73         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.811     0.813    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.234     0.579    
    SLICE_X47Y73         FDCE (Remov_fdce_C_CLR)     -0.146     0.433    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.106%)  route 0.183ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.545     0.547    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X48Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.128     0.675 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     0.858    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y73         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.811     0.813    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.234     0.579    
    SLICE_X47Y73         FDPE (Remov_fdpe_C_PRE)     -0.149     0.430    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.154%)  route 0.327ns (69.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.327     1.015    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y67         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.818     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X46Y67         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     0.568    
    SLICE_X46Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     0.497    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.287%)  route 0.357ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.357     1.046    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y65         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.820     0.822    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y65         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.234     0.588    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.067     0.521    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.287%)  route 0.357ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.357     1.046    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y65         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.820     0.822    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y65         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.234     0.588    
    SLICE_X42Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.517    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.287%)  route 0.357ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.357     1.046    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y65         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.820     0.822    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y65         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.234     0.588    
    SLICE_X42Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.517    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.287%)  route 0.357ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.357     1.046    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X42Y65         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.820     0.822    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y65         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.234     0.588    
    SLICE_X42Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.517    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.889%)  route 0.426ns (75.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.426     1.114    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y66         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.819     0.821    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y66         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.520    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.889%)  route 0.426ns (75.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.546     0.548    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y73         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.689 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.426     1.114    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y66         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.819     0.821    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X38Y66         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X38Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.520    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.595    





