{\rtf1\ansi\ansicpg1252\uc1\deff0\stshfdbch11\stshfloch0\stshfhich0\stshfbi0\deflang1033\deflangfe1041{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f10\fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}
{\f11\fmodern\fcharset128\fprq1{\*\panose 02020609040205080304}MS Mincho{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f37\fmodern\fcharset128\fprq1{\*\panose 02020609040205080304}@MS Mincho;}
{\f41\fmodern\fcharset0\fprq1{\*\panose 020b0609040504020204}Lucida Console;}{\f235\froman\fcharset238\fprq2 Times New Roman CE;}{\f236\froman\fcharset204\fprq2 Times New Roman Cyr;}{\f238\froman\fcharset161\fprq2 Times New Roman Greek;}
{\f239\froman\fcharset162\fprq2 Times New Roman Tur;}{\f240\froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f241\froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f242\froman\fcharset186\fprq2 Times New Roman Baltic;}
{\f243\froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f245\fswiss\fcharset238\fprq2 Arial CE;}{\f246\fswiss\fcharset204\fprq2 Arial Cyr;}{\f248\fswiss\fcharset161\fprq2 Arial Greek;}{\f249\fswiss\fcharset162\fprq2 Arial Tur;}
{\f250\fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f251\fswiss\fcharset178\fprq2 Arial (Arabic);}{\f252\fswiss\fcharset186\fprq2 Arial Baltic;}{\f253\fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f255\fmodern\fcharset238\fprq1 Courier New CE;}
{\f256\fmodern\fcharset204\fprq1 Courier New Cyr;}{\f258\fmodern\fcharset161\fprq1 Courier New Greek;}{\f259\fmodern\fcharset162\fprq1 Courier New Tur;}{\f260\fmodern\fcharset177\fprq1 Courier New (Hebrew);}
{\f261\fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f262\fmodern\fcharset186\fprq1 Courier New Baltic;}{\f263\fmodern\fcharset163\fprq1 Courier New (Vietnamese);}
{\f347\fmodern\fcharset0\fprq1 MS Mincho Western{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f345\fmodern\fcharset238\fprq1 MS Mincho CE{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}
{\f346\fmodern\fcharset204\fprq1 MS Mincho Cyr{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f348\fmodern\fcharset161\fprq1 MS Mincho Greek{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}
{\f349\fmodern\fcharset162\fprq1 MS Mincho Tur{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f352\fmodern\fcharset186\fprq1 MS Mincho Baltic{\*\falt \'82\'6c\'82\'72 \'96\'be\'92\'a9};}{\f607\fmodern\fcharset0\fprq1 @MS Mincho Western;}
{\f605\fmodern\fcharset238\fprq1 @MS Mincho CE;}{\f606\fmodern\fcharset204\fprq1 @MS Mincho Cyr;}{\f608\fmodern\fcharset161\fprq1 @MS Mincho Greek;}{\f609\fmodern\fcharset162\fprq1 @MS Mincho Tur;}{\f612\fmodern\fcharset186\fprq1 @MS Mincho Baltic;}
{\f645\fmodern\fcharset238\fprq1 Lucida Console CE;}{\f646\fmodern\fcharset204\fprq1 Lucida Console Cyr;}{\f648\fmodern\fcharset161\fprq1 Lucida Console Greek;}{\f649\fmodern\fcharset162\fprq1 Lucida Console Tur;}}{\colortbl;\red0\green0\blue0;
\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;
\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 
\fs24\lang1033\langfe1041\loch\f0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 \snext0 Normal;}{\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 
\b\fs32\lang1033\langfe1041\kerning32\loch\f1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 \sbasedon0 \snext0 \styrsid16285176 heading 1;}{\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 
\b\i\fs28\lang1033\langfe1041\loch\f1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 \sbasedon0 \snext0 \styrsid16285176 heading 2;}{\*\cs10 \additive \ssemihidden Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tscellwidthfts0\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv 
\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs20\lang1024\langfe1024\loch\f0\hich\af0\dbch\af11\cgrid\langnp1024\langfenp1024 \snext11 \ssemihidden Normal Table;}{
\s15\ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \fs20\lang1033\langfe1041\loch\f2\hich\af2\dbch\af11\cgrid\langnp1033\langfenp1041 \sbasedon0 \snext15 \styrsid9715974 Plain Text;}{\*\cs16 \additive \ul\cf2 
\sbasedon10 \styrsid16285176 Hyperlink;}{\s17\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\aspalpha\aspnum\faauto\ls3\adjustright\rin0\lin360\itap0 
\fs24\lang1033\langfe1041\loch\f0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 \sbasedon0 \snext17 \sautoupd \slink18 \styrsid6301723 List Bullet;}{\*\cs18 \additive \fs24\lang1033\langfe1041\dbch\af11\langnp1033\langfenp1041 
\sbasedon10 \slink17 \styrsid6301723 List Bullet Char;}}{\*\listtable{\list\listtemplateid1639624456\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \s17\fi-360\li360\jclisttab\tx360\lin360 }{\listname ;}\listid-119}{\list\listtemplateid-1119445854\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360
\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext
\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698693
\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers
;}\f3\fbias0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li3600
\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li4320\jclisttab\tx4320\lin4320 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23
\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0
\levelfollow0\levelstartat1\levelspace360\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid287972305}{\list\listtemplateid-1853476084\listhybrid
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23
\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0
\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698693
\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}
\f3\fbias0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li5760
\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li6480\jclisttab\tx6480\lin6480 }
{\listname ;}\listid1178498441}{\list\listtemplateid1307056214\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat2\levelspace0\levelindent0{\leveltext\leveltemplateid-1424478432\'01\u-3913 ?;}{\levelnumbers;}
\loch\af3\hich\af3\dbch\af11\fbias0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 
\fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li2160
\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li2880\jclisttab\tx2880\lin2880 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23
\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0
\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1
\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext
\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1717124848}}{\*\listoverridetable{\listoverride\listid1717124848\listoverridecount0\ls1}{\listoverride\listid287972305
\listoverridecount0\ls2}{\listoverride\listid-119\listoverridecount0\ls3}{\listoverride\listid1178498441\listoverridecount0\ls4}}{\*\rsidtbl \rsid72506\rsid879821\rsid1001103\rsid1392730\rsid1586770\rsid1601131\rsid2163754\rsid2364108\rsid2584946
\rsid3500153\rsid3695317\rsid3751347\rsid4326242\rsid5598919\rsid6301723\rsid6452178\rsid6574820\rsid7536760\rsid7749027\rsid8875647\rsid8935906\rsid9177781\rsid9324962\rsid9715974\rsid10559344\rsid10647586\rsid10827777\rsid10903036\rsid12671348
\rsid13312055\rsid14370438\rsid15481616\rsid16285176}{\*\generator Microsoft Word 10.0.3416;}{\info{\title Scott Hanselman's Tiny Virtual Operating System}{\author Scott Hanselman}{\operator Scott Hanselman}{\creatim\yr2002\mo5\dy24\hr9\min40}
{\revtim\yr2002\mo5\dy24\hr15\min26}{\version10}{\edmins262}{\nofpages6}{\nofwords2023}{\nofchars11536}{\*\company Corillian Corp}{\nofcharsws13532}{\vern16453}}\margl1319\margr1319 
\widowctrl\ftnbj\aenddoc\noxlattoyen\expshrtn\noultrlspc\dntblnsbdb\nospaceforul\formshade\horzdoc\dgmargin\dghspace180\dgvspace180\dghorigin1319\dgvorigin1440\dghshow1\dgvshow1
\jexpand\viewkind1\viewscale100\pgbrdrhead\pgbrdrfoot\splytwnine\ftnlytwnine\htmautsp\nolnhtadjtbl\useltbaln\alntblind\lytcalctblwd\lyttblrtgr\lnbrkrule\nobrkwrptbl\viewnobound1\snaptogridincell\allowfieldendsel\wrppunct\asianbrkrule\rsidroot72506 \fet0
\sectd \linex0\endnhere\sectlinegrid360\sectdefaultcl\sectrsid9715974\sftnbj {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang 
{\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7
\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain 
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\brdrb\brdrs\brdrw15\brsp20 \aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid16285176 \b\fs32\lang1033\langfe1041\kerning32\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {
\insrsid9177781\charrsid9715974 \hich\af1\dbch\af11\loch\f1 Scott Hanselman's }{\insrsid16285176 \line }{\insrsid9177781\charrsid9715974 \hich\af1\dbch\af11\loch\f1 Tiny Virtual Operating System}{\insrsid16285176 \hich\af1\dbch\af11\loch\f1 
 and Abstract Machine}{\insrsid13312055 \hich\af1\dbch\af11\loch\f1  in C#}{\insrsid9177781 
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid16285176 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid16285176 
\hich\af1\dbch\af11\loch\f1 What is this?
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid16285176 \hich\af0\dbch\af11\loch\f0 T
\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 is \hich\af0\dbch\af11\loch\f0 was the final project for my CST352-Operat\hich\af0\dbch\af11\loch\f0 ing Systems class at }{\field{\*\fldinst {\insrsid16285176 \hich\af0\dbch\af11\loch\f0  
\hich\af0\dbch\af11\loch\f0 HYPERLINK "http://www.oit.edu"\hich\af0\dbch\af11\loch\f0  }{\insrsid9177781 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b2800000068007400740070003a002f002f007700770077002e006f00690074002e006500640075002f000000}}}{\fldrslt {\cs16\ul\cf2\insrsid16285176\charrsid16285176 
\hich\af0\dbch\af11\loch\f0 OIT}}}{\insrsid16285176 \hich\af0\dbch\af11\loch\f0  (Oregon I\hich\af0\dbch\af11\loch\f0 n\hich\af0\dbch\af11\loch\f0 stitute \hich\af0\dbch\af11\loch\f0 of Technology)\hich\af0\dbch\af11\loch\f0 
.  The requirements, exactly as they were given to me by the teacher, are in \hich\af0\dbch\af11\loch\f0 Fina\hich\af0\dbch\af11\loch\f0 l_\hich\af0\dbch\af11\loch\f0 Project\hich\af0\dbch\af11\loch\f0 .doc.\hich\af0\dbch\af11\loch\f0   
\hich\af0\dbch\af11\loch\f0 T\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 e \hich\af0\dbch\af11\loch\f0 goal of this project \hich\af0\dbch\af11\loch\f0 was \hich\af0\dbch\af11\loch\f0 to write a \hich\af0\dbch\af11\loch\f0 small }{
\i\insrsid16285176\charrsid16285176 \hich\af0\dbch\af11\loch\f0 virtual }{\insrsid16285176 \hich\af0\dbch\af11\loch\f0 operating system for an }{\i\insrsid16285176\charrsid16285176 \hich\af0\dbch\af11\loch\f0 abstract }{\insrsid16285176 
\hich\af0\dbch\af11\loch\f0 machine \hich\af0\dbch\af11\loch\f0 that \hich\af0\dbch\af11\loch\f0 provide\hich\af0\dbch\af11\loch\f0 s \hich\af0\dbch\af11\loch\f0 a number of basic OS-like services like:
\par 
\par {\listtext\pard\plain\f3\insrsid16285176 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}\pard \ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\aspalpha\aspnum\faauto\ls1\adjustright\rin0\lin720\itap0\pararsid16285176 {\insrsid16285176 \hich\af0\dbch\af11\loch\f0 
Virtual Memory\hich\af0\dbch\af11\loch\f0 ,\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 Demand Paging
\par {\listtext\pard\plain\f3\insrsid16285176 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 Input/Output
\par {\listtext\pard\plain\f3\insrsid2584946 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}{\insrsid2584946 \hich\af0\dbch\af11\loch\f0 Memory Protection, Shared Memory}{\insrsid16285176 
\par {\listtext\pard\plain\f3\insrsid2584946 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}{\insrsid2584946 \hich\af0\dbch\af11\loch\f0 Registers, Stack, Data, Heap, etc
\par {\listtext\pard\plain\f3\insrsid2584946 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 Jump instructions for calling \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 Functions\loch\af0\dbch\af11\hich\f0 \'94
\par {\listtext\pard\plain\f3\insrsid2584946 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 A\hich\af0\dbch\af11\loch\f0 nd \hich\af0\dbch\af11\loch\f0 so on\loch\af0\dbch\af11\hich\f0 \'85
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid2584946 {\insrsid2584946 
\par \hich\af0\dbch\af11\loch\f0 This \hich\af0\dbch\af11\loch\f0 is a cute, fun, interesting and }{\i\insrsid2584946 \hich\af0\dbch\af11\loch\f0 completely useless thing}{\insrsid2584946 \hich\af0\dbch\af11\loch\f0 .  So, don\loch\af0\dbch\af11\hich\f0 
\rquote \hich\af0\dbch\af11\loch\f0 t get your hopes up that you\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 ll get actual work done with it.  
\par 
\par \hich\af0\dbch\af11\loch\f0 It\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s neat however, as it is a study\hich\af0\dbch\af11\loch\f0  on how I solved a \hich\af0\dbch\af11\loch\f0 particular\hich\af0\dbch\af11\loch\f0  
\hich\af0\dbch\af11\loch\f0 problem (this assignment) given \hich\af0\dbch\af11\loch\f0 a 10 week semester.  \hich\af0\dbch\af11\loch\f0 I was the only student to use C#\hich\af0\dbch\af11\loch\f0 , and I finished it in 4 weeks, lea}{\insrsid6574820 
\hich\af0\dbch\af11\loch\f0 ving 6 weeks to chill and watch the other students using \hich\af0\dbch\af11\loch\f0 Java and C++ do their thing.}{\insrsid2584946 
\par 
\par \hich\af0\dbch\af11\loch\f0 It\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s also ironic because \hich\af0\dbch\af11\loch\f0 I used a high-level OO language like C# to deal with a minute concept \hich\af0\dbch\af11\loch\f0 like an 
\loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 O\hich\af0\dbch\af11\loch\f0 p\hich\af0\dbch\af11\loch\f0 erating \hich\af0\dbch\af11\loch\f0 System\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0  the might have 
\hich\af0\dbch\af11\loch\f0 256 bytes (bytes, not Kbytes) of memory.}{\insrsid2364108 \hich\af0\dbch\af11\loch\f0   
\par 
\par \hich\af0\dbch\af11\loch\f0 During \hich\af0\dbch\af11\loch\f0 this \hich\af0\dbch\af11\loch\f0 process \hich\af0\dbch\af11\loch\f0 I \hich\af0\dbch\af11\loch\f0 e\hich\af0\dbch\af11\loch\f0 xercised a good and \hich\af0\dbch\af11\loch\f0 
interesting chunk of the C# \hich\af0\dbch\af11\loch\f0 language \hich\af0\dbch\af11\loch\f0 and }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 the .NET Framework.  }{\insrsid6301723 \hich\af0\dbch\af11\loch\f0 There are some very silly 
\hich\af0\dbch\af11\loch\f0 things like the OS\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s \hich\af0\dbch\af11\loch\f0 implementation\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 of virtual memory swap
\hich\af0\dbch\af11\loch\f0 ping out memory pages as XML.  I might take an array of 4 bytes and make an XML file to help them.  \hich\af0\dbch\af11\loch\f0 I hope the irony isn\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 t lost on you. 
}{\insrsid6301723 {\field{\*\fldinst SYMBOL 74 \\f "Wingdings" \\s 12}{\fldrslt\f10\fs24}}}{\insrsid6301723 \hich\af0\dbch\af11\loch\f0  }{\insrsid6452178 \hich\af0\dbch\af11\loch\f0 I also commented all the C# with XML and \hich\af0\dbch\af11\loch\f0 
built\hich\af0\dbch\af11\loch\f0  an }{\field{\*\fldinst {\insrsid6452178 \hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 HYPERLINK "http://ndoc.sf.net"\hich\af0\dbch\af11\loch\f0  }{\insrsid9177781 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b2800000068007400740070003a002f002f006e0064006f0063002e00730066002e006e00650074002f000000}}}{\fldrslt {\cs16\ul\cf2\insrsid6452178\charrsid6452178 
\hich\af0\dbch\af11\loch\f0 ndoc}}}{\insrsid6452178 \hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 MSDN style \hich\af0\dbch\af11\loch\f0 help file.  }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 So, you \hich\af0\dbch\af11\loch\f0 
might just use this as a \hich\af0\dbch\af11\loch\f0 learning tool and a \hich\af0\dbch\af11\loch\f0 pil\hich\af0\dbch\af11\loch\f0 e of sample code.}{\insrsid6574820 
\par }{\insrsid1601131 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1601131 {\insrsid1601131 \hich\af0\dbch\af11\loch\f0 O\hich\af0\dbch\af11\loch\f0 ne \hich\af0\dbch\af11\loch\f0 Note: I\loch\af0\dbch\af11\hich\f0 \rquote 
\hich\af0\dbch\af11\loch\f0 m an ok programmer, but \hich\af0\dbch\af11\loch\f0 understand that I whipped\hich\af0\dbch\af11\loch\f0  this out in \hich\af0\dbch\af11\loch\f0 several\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 
3am coding sessions, as well as during lectures in class.  This i\hich\af0\dbch\af11\loch\f0 s NOT fabulous code, and \hich\af0\dbch\af11\loch\f0 should be\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 looked \hich\af0\dbch\af11\loch\f0 upon 
\hich\af0\dbch\af11\loch\f0 as interesting\hich\af0\dbch\af11\loch\f0 , not gospel.  I\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 m sure I\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 
ve done some very clever things in it, and for each clever thing, there\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s }{\i\insrsid1601131 \hich\af0\dbch\af11\loch\f0 n }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 stupid things.  I
\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 ll leave the repair of these stupid things as an \hich\af0\dbch\af11\loch\f0 exercise\hich\af0\dbch\af11\loch\f0  to the reader.\hich\af0\dbch\af11\loch\f0  
\par 
\par }{\insrsid6452178 \hich\af0\dbch\af11\loch\f0 Of course, you\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 ll need the .NET Framework to run this, but to really have fun debugging it and stepping \hich\af0\dbch\af11\loch\f0 
through the code you\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 ll need VS.NET.}{\insrsid7749027 \hich\af0\dbch\af11\loch\f0   Go read the code and final_project.doc and enjoy!}{\insrsid6452178 
\par 
\par }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 Scott Hanselman
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1601131 {\field\flddirty{\*\fldinst {\insrsid1601131 \hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 HYPERLINK \hich\af0\dbch\af11\loch\f0 "
\hich\af0\dbch\af11\loch\f0 mailto:\hich\af0\dbch\af11\loch\f0 scott@hanselman.com\hich\af0\dbch\af11\loch\f0 "\hich\af0\dbch\af11\loch\f0  }{\insrsid1601131 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b020000001700000014000000730063006f00740074004000680061006e00730065006c006d0061006e002e0063006f006d000000e0c9ea79f9bace118c8200aa004ba90b360000006d00610069006c0074006f003a00730063006f00740074004000680061006e00730065006c00
6d0061006e002e0063006f006d000000}}}{\fldrslt {\cs16\ul\cf2\insrsid1601131\charrsid2575390 \hich\af0\dbch\af11\loch\f0 scott@hanselman.com}}}{\insrsid1601131\charrsid2584946 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1601131 {\insrsid1601131 \hich\af0\dbch\af11\loch\f0 May 2002
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid1601131 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6574820 
\hich\af1\dbch\af11\loch\f1 W\hich\af1\dbch\af11\loch\f1 h\hich\af1\dbch\af11\loch\f1 at\loch\af1\dbch\af11\hich\f1 \rquote \hich\af1\dbch\af11\loch\f1 s the jist?}{\insrsid1601131 \hich\af1\dbch\af11\loch\f1  }{\insrsid6574820 
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid2584946 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6574820 \hich\af0\dbch\af11\loch\f0 I started out 
\hich\af0\dbch\af11\loch\f0 with some basic OO \hich\af0\dbch\af11\loch\f0 constructs\hich\af0\dbch\af11\loch\f0 ,\hich\af0\dbch\af11\loch\f0  a \hich\af0\dbch\af11\loch\f0 static CPU object, an OS object, objects for Processes, Instructions, etc.  }{
\insrsid1601131 \hich\af0\dbch\af11\loch\f0 A lot of this information is in the \hich\af0\dbch\af11\loch\f0 Help \hich\af0\dbch\af11\loch\f0 (\hich\af0\dbch\af11\loch\f0 CHM) \hich\af0\dbch\af11\loch\f0 File.  }{\insrsid6574820 
\hich\af0\dbch\af11\loch\f0 Basically it\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s setup like this:
\par 
\par {\listtext\pard\plain\f3\insrsid6574820\charrsid1001103 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}\pard \ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\aspalpha\aspnum\faauto\ls1\adjustright\rin0\lin720\itap0\pararsid2364108 {
\b\insrsid6574820\charrsid1001103 \hich\af0\dbch\af11\loch\f0 CPU Object}{\b\insrsid2364108\charrsid1001103 \hich\af0\dbch\af11\loch\f0  }{\insrsid2364108 \loch\af0\dbch\af11\hich\f0 \endash \hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 
responsible\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 for \hich\af0\dbch\af11\loch\f0 physical memory (which may be smaller than addressable memory) }{\insrsid1001103 \hich\af0\dbch\af11\loch\f0 holding \hich\af0\dbch\af11\loch\f0 CPU 
\hich\af0\dbch\af11\loch\f0 registers }{\insrsid2364108 \hich\af0\dbch\af11\loch\f0 and fetching \hich\af0\dbch\af11\loch\f0 program \hich\af0\dbch\af11\loch\f0 opcodes and trans\hich\af0\dbch\af11\loch\f0 lating them into SystemCalls}{\insrsid8935906 
\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 in the OS}{\insrsid1001103 \hich\af0\dbch\af11\loch\f0 , etc.}{\insrsid6574820 
\par {\listtext\pard\plain\f3\insrsid1001103\charrsid1001103 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}{\b\insrsid1001103\charrsid1001103 \hich\af0\dbch\af11\loch\f0 OS Object}{\b\insrsid1001103 \hich\af0\dbch\af11\loch\f0  \loch\af0\dbch\af11\hich\f0 \endash 
\hich\af0\dbch\af11\loch\f0  }{\insrsid1001103 \hich\af0\dbch\af11\loch\f0 Most \hich\af0\dbch\af11\loch\f0 of the work is here\hich\af0\dbch\af11\loch\f0 .  \hich\af0\dbch\af11\loch\f0 It has a MemoryManager object who is \hich\af0\dbch\af11\loch\f0 
responsible\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 for the \hich\af0\dbch\af11\loch\f0 translations between }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 Addressable (Virtual) memory, \hich\af0\dbch\af11\loch\f0 Process 
\hich\af0\dbch\af11\loch\f0 memory\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 and Physical Memory.  All Processes access \hich\af0\dbch\af11\loch\f0 memory\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 from }{\i\insrsid1601131 
\hich\af0\dbch\af11\loch\f0 their }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 point of view\loch\af0\dbch\af11\hich\f0 \'85\hich\af0\dbch\af11\loch\f0 they never talk to \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 physical memory
\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0  (Which is just an \hich\af0\dbch\af11\loch\f0 array\hich\af0\dbch\af11\loch\f0  of bytes in the CPU object)\line \hich\af0\dbch\af11\loch\f0 
The scheduler is in the OS object as well as locks, events, \hich\af0\dbch\af11\loch\f0 and all that good \hich\af0\dbch\af11\loch\f0 stuff\hich\af0\dbch\af11\loch\f0 .\hich\af0\dbch\af11\loch\f0   Each of the \hich\af0\dbch\af11\loch\f0 36 opcodes are 
\hich\af0\dbch\af11\loch\f0 implemented\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 here and treated as C# \hich\af0\dbch\af11\loch\f0 delegates\loch\af0\dbch\af11\hich\f0 \'85\hich\af0\dbch\af11\loch\f0 well, \hich\af0\dbch\af11\loch\f0 now I
\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 m telling you all the good stuff\loch\af0\dbch\af11\hich\f0 \'85\hich\af0\dbch\af11\loch\f0 read the\hich\af0\dbch\af11\loch\f0  code!}{\b\insrsid2364108\charrsid1601131 
\par {\listtext\pard\plain\f3\insrsid1601131 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}{\b\insrsid1601131 \hich\af0\dbch\af11\loch\f0 Program Object \loch\af0\dbch\af11\hich\f0 \endash \hich\af0\dbch\af11\loch\f0  }{\insrsid1601131 \hich\af0\dbch\af11\loch\f0 rep
\hich\af0\dbch\af11\loch\f0 resents \hich\af0\dbch\af11\loch\f0 a collection of instructions.  Responsible for parsing the files off disk and \hich\af0\dbch\af11\loch\f0 holding \hich\af0\dbch\af11\loch\f0 them.}{\b\insrsid1601131\charrsid1601131 
\par {\listtext\pard\plain\f3\insrsid1601131\charrsid1601131 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 Process Object}{\b\insrsid1601131 \hich\af0\dbch\af11\loch\f0  \loch\af0\dbch\af11\hich\f0 \endash \hich\af0\dbch\af11\loch\f0  }{
\insrsid1601131 \hich\af0\dbch\af11\loch\f0 different than Program\hich\af0\dbch\af11\loch\f0  as it\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s \hich\af0\dbch\af11\loch\f0 an actual running process in the TinyOS. 
\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 There \hich\af0\dbch\af11\loch\f0 can be more than one instance of a Process \hich\af0\dbch\af11\loch\f0 for each Program. (You can run the same program twice, etc\hich\af0\dbch\af11\loch\f0 ) 
\hich\af0\dbch\af11\loch\f0 It has a Proce\hich\af0\dbch\af11\loch\f0 ssControlBlock \hich\af0\dbch\af11\loch\f0 containing\hich\af0\dbch\af11\loch\f0  Process specific \hich\af0\dbch\af11\loch\f0 registers\hich\af0\dbch\af11\loch\f0 ,
\hich\af0\dbch\af11\loch\f0  etc.}{\b\insrsid1601131\charrsid15481616 
\par {\listtext\pard\plain\f3\insrsid15481616 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}{\b\insrsid15481616 \hich\af0\dbch\af11\loch\f0 EntryPoint Class \loch\af0\dbch\af11\hich\f0 \endash \hich\af0\dbch\af11\loch\f0  }{\insrsid15481616 
\hich\af0\dbch\af11\loch\f0 Contains \hich\af0\dbch\af11\loch\f0 main() and \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 bootstraps\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0  the whole thing.}{
\b\insrsid15481616\charrsid1586770 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1586770 {\b\insrsid1586770 
\par }{\insrsid1586770\charrsid1586770 \hich\af0\dbch\af11\loch\f0 T\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 e }{\insrsid1586770 \hich\af0\dbch\af11\loch\f0 OS is made up, the CPU is made up\hich\af0\dbch\af11\loch\f0 , the opCodes are made up
\hich\af0\dbch\af11\loch\f0 .  T\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 is \hich\af0\dbch\af11\loch\f0 is an \hich\af0\dbch\af11\loch\f0 exercise\hich\af0\dbch\af11\loch\f0  to \hich\af0\dbch\af11\loch\f0 learn about 
\hich\af0\dbch\af11\loch\f0 Operating System concepts, \hich\af0\dbch\af11\loch\f0 and \hich\af0\dbch\af11\loch\f0 it\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s not meant to look or act like any specific \hich\af0\dbch\af11\loch\f0 
OS or system.}{\insrsid1586770\charrsid1586770 
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid10647586 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6574820 
\hich\af1\dbch\af11\loch\f1 W\hich\af1\dbch\af11\loch\f1 hat does a \hich\af1\dbch\af11\loch\f1 Program \hich\af1\dbch\af11\loch\f1 look like?
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid2584946 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid15481616 \hich\af0\dbch\af11\loch\f0 Here
\loch\af0\dbch\af11\hich\f0 \rquote }{\insrsid10903036 \hich\af0\dbch\af11\loch\f0 s an example program, specifically the \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 idle\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0  loop.  T
\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 e \hich\af0\dbch\af11\loch\f0 idle loop is \hich\af0\dbch\af11\loch\f0 a process that never ends, it just prints out \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 20
\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0  over and over.  \hich\af0\dbch\af11\loch\f0 I use it to keep the \hich\af0\dbch\af11\loch\f0 clock running when all the o\hich\af0\dbch\af11\loch\f0 ther processes are sleeping.  
\par }{\insrsid1586770 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1586770 {\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 6\tab r4, $0\tab \tab ;move 0 into r4
\par \hich\af2\dbch\af11\loch\f2 26\tab r4\tab \tab }{\f2\insrsid1586770 \tab }{\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 ;lower our priority TO 0
\par \hich\af2\dbch\af11\loch\f2 6\tab r1, $20 \tab }{\f2\insrsid1586770 \tab }{\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 ;move 20 into r1
\par \hich\af2\dbch\af11\loch\f2 11\tab r1\tab \tab }{\f2\insrsid1586770 \tab }{\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 ;print the number 20
\par \hich\af2\dbch\af11\loch\f2 6\tab r2, $-19\tab }{\f2\insrsid1586770 \tab }{\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 ;back up the ip 19}{\f2\insrsid7749027 \hich\af2\dbch\af11\loch\f2  bytes}{\f2\insrsid1586770\charrsid10903036 

\par \hich\af2\dbch\af11\loch\f2 13\tab r2\tab \tab }{\f2\insrsid1586770 \tab }{\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 ;loop forever (jump back 19\hich\af2\dbch\af11\loch\f2 )}{\f2\insrsid1586770\charrsid10903036 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid2584946 {\insrsid1586770 
\par }{\insrsid7749027 \hich\af0\dbch\af11\loch\f0 Programs consist of}{\insrsid1586770 \hich\af0\dbch\af11\loch\f0 :
\par 
\par }{\f2\insrsid1586770\charrsid1586770 \hich\af2\dbch\af11\loch\f2 O\hich\af2\dbch\af11\loch\f2 pcode,}{\f2\insrsid1586770 \hich\af2\dbch\af11\loch\f2  }{\f2\insrsid1586770\charrsid1586770 \hich\af2\dbch\af11\loch\f2 [optional param], [other optional param]
}{\f2\insrsid1586770 \hich\af2\dbch\af11\loch\f2  \hich\af2\dbch\af11\loch\f2 ;optional comment
\par 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid1586770 {\insrsid1586770 \hich\af0\dbch\af11\loch\f0 So, \hich\af0\dbch\af11\loch\f0 if we look\hich\af0\dbch\af11\loch\f0  at:
\par 
\par }{\f2\insrsid1586770\charrsid10903036 \hich\af2\dbch\af11\loch\f2 6\tab r4, $0\tab \tab ;move 0 into r4
\par }{\insrsid1586770 
\par \hich\af0\dbch\af11\loch\f0 We see that it\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s operation 6, which is \hich\af0\dbch\af11\loch\f0 Movi or \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 Move Immediate.
\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0   It moves a constant \hich\af0\dbch\af11\loch\f0 value into one \hich\af0\dbch\af11\loch\f0 of our 10 \hich\af0\dbch\af11\loch\f0 registers.  }{\insrsid7749027 \hich\af0\dbch\af11\loch\f0 T
\hich\af0\dbch\af11\loch\f0 he \hich\af0\dbch\af11\loch\f0 first \hich\af0\dbch\af11\loch\f0 param is r4, indicating \hich\af0\dbch\af11\loch\f0 register 4.  T\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 e \hich\af0\dbch\af11\loch\f0 
second param is \hich\af0\dbch\af11\loch\f0 $0.  T\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 e \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 $\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0 
 indicates a constant.  So we are \hich\af0\dbch\af11\loch\f0 the value 0 into register #4. \hich\af0\dbch\af11\loch\f0  Just like \hich\af0\dbch\af11\loch\f0 x86 assembly \loch\af0\dbch\af11\hich\f0 \endash \hich\af0\dbch\af11\loch\f0  
\hich\af0\dbch\af11\loch\f0 only not at all. }{\insrsid7749027 {\field{\*\fldinst SYMBOL 74 \\f "Wingdings" \\s 12}{\fldrslt\f10\fs24}}}{\insrsid1586770 
\par }{\insrsid7749027 
\par \hich\af0\dbch\af11\loch\f0 So if you look at the comments for this ap\hich\af0\dbch\af11\loch\f0 p you can see that it loops for\hich\af0\dbch\af11\loch\f0 ever. \hich\af0\dbch\af11\loch\f0   
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid15481616 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid15481616 
\hich\af1\dbch\af11\loch\f1 How do run Program(s)}{\insrsid15481616\charrsid2584946 
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid6452178 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6452178\charrsid9715974 \hich\af0\dbch\af11\loch\f0 Usage: 

\par 
\par \hich\af0\dbch\af11\loch\f0 OS membytes [files]
\par 
\par \hich\af0\dbch\af11\loch\f0 For example:
\par 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid6452178 {\f2\lang1030\langfe1041\langnp1030\insrsid6452178\charrsid7749027 \hich\af2\dbch\af11\loch\f2 OS 1}{
\f2\lang1030\langfe1041\langnp1030\insrsid7749027\charrsid7749027 \hich\af2\dbch\af11\loch\f2 568}{\f2\lang1030\langfe1041\langnp1030\insrsid6452178\charrsid7749027 \hich\af2\dbch\af11\loch\f2  prog1.txt prog2.txt prog3.txt}{
\f2\lang1030\langfe1041\langnp1030\insrsid7749027\charrsid7749027 \hich\af2\dbch\af11\loch\f2  prog1.tx\hich\af2\dbch\af11\loch\f2 t}{\f2\lang1030\langfe1041\langnp1030\insrsid6301723 \hich\af2\dbch\af11\loch\f2  idle.txt}{
\f2\lang1030\langfe1041\langnp1030\insrsid6452178 
\par }{\f2\lang1030\langfe1041\langnp1030\insrsid7749027 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 {\insrsid6301723\charrsid6301723 \hich\af0\dbch\af11\loch\f0 This command line would run the OS with 1568 bytes of }{\insrsid6301723 
\hich\af0\dbch\af11\loch\f0 virtual (addressable) memory and start up \hich\af0\dbch\af11\loch\f0 5\hich\af0\dbch\af11\loch\f0  process\hich\af0\dbch\af11\loch\f0 es.  Not\hich\af0\dbch\af11\loch\f0 e\hich\af0\dbch\af11\loch\f0  that Prog1.txt
\hich\af0\dbch\af11\loch\f0  is specified twice.  That means it will have two separate and \hich\af0\dbch\af11\loch\f0 independent\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 
running processes.  We also specified the forever running idle.txt.  Use CTRL-C to break.  The OS has operations for \hich\af0\dbch\af11\loch\f0 shared \hich\af0\dbch\af11\loch\f0 memory\hich\af0\dbch\af11\loch\f0 , }{\cs18\insrsid6301723 
\hich\af0\dbch\af11\loch\f0 locks, and events, so you can\hich\af0\dbch\af11\loch\f0  setup \hich\af0\dbch\af11\loch\f0 rudimentary\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 inter\hich\af0\dbch\af11\loch\f0 -\hich\af0\dbch\af11\loch\f0 
module \hich\af0\dbch\af11\loch\f0 communication\hich\af0\dbch\af11\loch\f0 .\hich\af0\dbch\af11\loch\f0  }{\b\insrsid6452178\charrsid6301723 
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid7749027 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid7749027 
\hich\af1\dbch\af11\loch\f1 Why should I care\hich\af1\dbch\af11\loch\f1 ?
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid7749027 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid7749027 
\par \hich\af0\dbch\af11\loch\f0 There are 13 \hich\af0\dbch\af11\loch\f0 other\hich\af0\dbch\af11\loch\f0  s\hich\af0\dbch\af11\loch\f0 ample apps you can play with.  The OS is most interesting when you \hich\af0\dbch\af11\loch\f0 ru
\hich\af0\dbch\af11\loch\f0 n }{\insrsid6301723 \hich\af0\dbch\af11\loch\f0 it with \hich\af0\dbch\af11\loch\f0 multiple\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 apps.  You can mess with OS.config to setup the \hich\af0\dbch\af11\loch\f0 
amount\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 of memory available to each process, the whole system\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s physical memory, \hich\af0\dbch\af11\loch\f0 memory page size 
\hich\af0\dbch\af11\loch\f0 etc.  
\par 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 {\insrsid6301723 \hich\af0\dbch\af11\loch\f0 It\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s \hich\af0\dbch\af11\loch\f0 
interesting from an OS theory point of view\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 if you think about }{\insrsid10559344 \hich\af0\dbch\af11\loch\f0 the }{\insrsid6301723 \hich\af0\dbch\af11\loch\f0 kinds of experi}{\insrsid10559344 
\hich\af0\dbch\af11\loch\f0 ments you can do like \hich\af0\dbch\af11\loch\f0 l}{\insrsid6301723 \hich\af0\dbch\af11\loch\f0 ower}{\insrsid10559344 \hich\af0\dbch\af11\loch\f0 ing}{\insrsid6301723 \hich\af0\dbch\af11\loch\f0  physical memory to 
\hich\af0\dbch\af11\loch\f0 something\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 ridiculous\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 like 32 by\hich\af0\dbch\af11\loch\f0 tes.\hich\af0\dbch\af11\loch\f0   
\hich\af0\dbch\af11\loch\f0 T\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 at \hich\af0\dbch\af11\loch\f0 will \hich\af0\dbch\af11\loch\f0 increase page faults and \hich\af0\dbch\af11\loch\f0 virtual\hich\af0\dbch\af11\loch\f0  
\hich\af0\dbch\af11\loch\f0 memory\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 swapping.}{\insrsid10559344 \hich\af0\dbch\af11\loch\f0   So\hich\af0\dbch\af11\loch\f0 ,\hich\af0\dbch\af11\loch\f0  the OS can be \hich\af0\dbch\af11\loch\f0 
tuned with the config file.}{\insrsid6452178 
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid6452178 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6452178 
\hich\af1\dbch\af11\loch\f1 What \hich\af1\dbch\af11\loch\f1 are the options in OS.\hich\af1\dbch\af11\loch\f1 c\hich\af1\dbch\af11\loch\f1 onfig?
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid10559344 \hich\af0\dbch\af11\loch\f0 
It is certainly possible to give the OS a bad config, like more physical memory than addressable, or a page size that is the same \hich\af0\dbch\af11\loch\f0 size \hich\af0\dbch\af11\loch\f0 as \hich\af0\dbch\af11\loch\f0 physical
\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 memory\hich\af0\dbch\af11\loch\f0 .  But, use common sense and \hich\af0\dbch\af11\loch\f0 play.  I\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 
ve setup it up with reasonable defaults.}{\insrsid4326242 \hich\af0\dbch\af11\loch\f0  }{\insrsid6452178 
\par }{\insrsid4326242 
\par \hich\af0\dbch\af11\loch\f0 Here\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 s a sample\hich\af0\dbch\af11\loch\f0  OS.\hich\af0\dbch\af11\loch\f0 config\hich\af0\dbch\af11\loch\f0  file.  \hich\af0\dbch\af11\loch\f0 T
\hich\af0\dbch\af11\loch\f0 he \hich\af0\dbch\af11\loch\f0 Config has to be in the same directory as the OS.exe.  \hich\af0\dbch\af11\loch\f0 Take a look at the included OS.config, as it has \hich\af0\dbch\af11\loch\f0 additional
\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 XML comments \hich\af0\dbch\af11\loch\f0 explaining each option.
\par }{\insrsid6452178 
\par }\pard \ql \li0\ri0\widctlpar\faauto\rin0\lin0\itap0\pararsid10559344 {\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 configuration}{\f41\fs20\cf2\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 >
\par }{\f41\fs20\insrsid10559344 \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 appSettings}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 >
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="PhysicalMemory"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="384"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="ProcessMemory"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="384"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="DumpPhysicalMemory"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="true"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="DumpInstruction"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="true"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="DumpRegisters"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="true"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="DumpProgram"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="true"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="DumpContextSwitch"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="true"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="PauseOnExit"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="false"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="SharedMemoryRegionSize"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="16"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="NumOfSharedMemoryRegions"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="4"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="MemoryPageSize"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="16"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab 
\par \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="StackSize"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 value}{
\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="16"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 <}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 add}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{
\f41\fs20\cf6\insrsid10559344 \hich\af41\dbch\af11\loch\f41 key}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="DataSize"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf6\insrsid10559344 
\hich\af41\dbch\af11\loch\f41 value}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 ="16"}{\f41\fs20\cf5\insrsid10559344 \hich\af41\dbch\af11\loch\f41  }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 />
\par }{\f41\fs20\insrsid10559344 \tab \tab 
\par \tab }{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 </}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 appSettings}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 >
\par \hich\af41\dbch\af11\loch\f41 </}{\f41\fs20\cf13\insrsid10559344 \hich\af41\dbch\af11\loch\f41 configuration}{\f41\fs20\cf2\insrsid10559344 \hich\af41\dbch\af11\loch\f41 >
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 {\insrsid10559344 
\par }{\insrsid4326242 \hich\af0\dbch\af11\loch\f0 Of \hich\af0\dbch\af11\loch\f0 note are the Dumpxxx options.  \hich\af0\dbch\af11\loch\f0 W\hich\af0\dbch\af11\loch\f0 ith \hich\af0\dbch\af11\loch\f0 
all of these options set to false, the OS only outputs the bare minimum debug \hich\af0\dbch\af11\loch\f0 information.  With them on (I like }{\insrsid3500153 \hich\af0\dbch\af11\loch\f0 to have \hich\af0\dbch\af11\loch\f0 the all on) you
\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 ll be able to see the results of each \hich\af0\dbch\af11\loch\f0 instruction\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 and how they affect registers, physical 
\hich\af0\dbch\af11\loch\f0 memory, etc.  You\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 ll see \hich\af0\dbch\af11\loch\f0 
physical memory pages swap to disk, memory fragmentation, the instruction pointer increment, and processes take turns on the CPU.  }{\insrsid4326242 
\par }{\insrsid3500153 
\par \hich\af0\dbch\af11\loch\f0 Be sure to turn up the size \hich\af0\dbch\af11\loch\f0 of screen buffer (usually under \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 Layout\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0 
 in the Properties Dialog of you\hich\af0\dbch\af11\loch\f0 r\hich\af0\dbch\af11\loch\f0  command\hich\af0\dbch\af11\loch\f0  prompt) to something like 3000 or 9999. This way you\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 
ll be able to scroll back and look at the details of your run.  
\par 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid3500153 {\f2\insrsid3500153 \hich\af2\dbch\af11\loch\f2 OS 512\hich\af2\dbch\af11\loch\f2  prog1.txt }{\f2\insrsid3500153\charrsid3500153 \hich\af2\dbch\af11\loch\f2 
> ou}{\f2\insrsid3500153 \hich\af2\dbch\af11\loch\f2 t}{\f2\insrsid3500153\charrsid3500153 \hich\af2\dbch\af11\loch\f2 put.txt}{\f2\insrsid3500153 
\par 
\par }{\insrsid3500153 \hich\af0\dbch\af11\loch\f0 You m\hich\af0\dbch\af11\loch\f0 i\hich\af0\dbch\af11\loch\f0 ght also \hich\af0\dbch\af11\loch\f0 try \hich\af0\dbch\af11\loch\f0 something\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 
like this to create a log file, or \hich\af0\dbch\af11\loch\f0 modify the source to include logging!}{\f2\insrsid3500153\charrsid3500153 
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid10903036 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid10903036 
\hich\af1\dbch\af11\loch\f1 What are the available OpCodes?
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid10903036 
\par \hich\af0\dbch\af11\loch\f0 These are also \hich\af0\dbch\af11\loch\f0 printed and explain in the Help File as well as Final_Project.doc.\hich\af0\dbch\af11\loch\f0  W\hich\af0\dbch\af11\loch\f0 h\hich\af0\dbch\af11\loch\f0 en \hich\af0\dbch\af11\loch\f0 
writing a program you use \hich\af0\dbch\af11\loch\f0 the value, not the \hich\af0\dbch\af11\loch\f0 text name of the opcode.  So, you\loch\af0\dbch\af11\hich\f0 \rquote \hich\af0\dbch\af11\loch\f0 d say \loch\af0\dbch\af11\hich\f0 \'93
\hich\af0\dbch\af11\loch\f0 2 r1, $1\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0  and }{\b\i\insrsid10903036\charrsid10903036 \hich\af0\dbch\af11\loch\f0 NOT }{\insrsid10903036 \loch\af0\dbch\af11\hich\f0 \'93\hich\af0\dbch\af11\loch\f0 
addi r1, $1\loch\af0\dbch\af11\hich\f0 \'94\hich\af0\dbch\af11\loch\f0 .
\par }\trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539{\listtext\pard\plain\intbl\f2\insrsid10903036 \hich\af2\dbch\af11\loch\f2 o\tab}\pard 
\ql \li0\ri0\widctlpar\intbl\jclisttab\tx1440\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\ls2\ilvl1\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Opcode\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Value(decimal)\cell {\listtext\pard\plain\intbl
\f2\insrsid10903036 \hich\af2\dbch\af11\loch\f2 o\tab}}\pard \ql \li0\ri0\widctlpar\intbl\jclisttab\tx1440\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\ls2\ilvl1\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 
\hich\af0\dbch\af11\loch\f0 Format\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr
\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 
\cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Incr\cell \hich\af0\dbch\af11\loch\f0 1\cell 
\hich\af0\dbch\af11\loch\f0 incr r1(increment value of register 1 by 1 ).\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl
\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Addi\cell \hich\af0\dbch\af11\loch\f0 2\cell 
\hich\af0\dbch\af11\loch\f0 addi  r1,\hich\af0\dbch\af11\loch\f0 $1 is the same as incr r1\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 
\trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 addr\cell \hich\af0\dbch\af11\loch\f0 3\cell 
\hich\af0\dbch\af11\loch\f0 Addr r1, r2( r1 <= r1 + r2 ).\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb
\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Pushr\cell \hich\af0\dbch\af11\loch\f0 4\cell 
\hich\af0\dbch\af11\loch\f0 Pushr rx (pushes contents of register x onto stack. Decrements sp by 4 ).\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt
\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Pushi\cell \hich\af0\dbch\af11\loch\f0 5\cell 
\hich\af0\dbch\af11\loch\f0 Pushi $x . pushes the constant x onto stack. Sp is decremented by 4 after push.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt
\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Movi\cell \hich\af0\dbch\af11\loch\f0 6\cell 
\hich\af0\dbch\af11\loch\f0 Movi rx, $y.\hich\af0\dbch\af11\loch\f0  rx <= y\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl
\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Movr\cell \hich\af0\dbch\af11\loch\f0 7\cell 
\hich\af0\dbch\af11\loch\f0 Movr rx, ry ; rx <= ry\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb
\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Movmr\cell \hich\af0\dbch\af11\loch\f0 8\cell 
\hich\af0\dbch\af11\loch\f0 Movmr rx, ry ; rx <= [ry]\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb
\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Movrm\cell \hich\af0\dbch\af11\loch\f0 9\cell 
\hich\af0\dbch\af11\loch\f0 Movrm rx,ry; [rx] <= ry\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb
\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Movmm\cell \hich\af0\dbch\af11\loch\f0 10\cell 
\hich\af0\dbch\af11\loch\f0 Movmm rx, ry [rx] <= [ry]\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb
\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Printr\cell \hich\af0\dbch\af11\loch\f0 11\cell 
\hich\af0\dbch\af11\loch\f0 Printr r1 ; displays contents of register 1\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 
\trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Printm\cell \hich\af0\dbch\af11\loch\f0 12\cell 
\hich\af0\dbch\af11\loch\f0 Printm r1; displays contents of memory whose a\hich\af0\dbch\af11\loch\f0 ddress is in register 1.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd 
\ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Jmp\cell \hich\af0\dbch\af11\loch\f0 13\cell 
\hich\af0\dbch\af11\loch\f0 Jmp r1; control transfers to the instruction whose address is r1 bytes relative to the current instruction. R1 may be negative.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Cmpi\cell \hich\af0\dbch\af11\loch\f0 14\cell 
\hich\af0\dbch\af11\loch\f0 Cmpi rx, $y;  subtract y from register rx. If rx < y, set sign flag. If rx > y, clear \hich\af0\dbch\af11\loch\f0 sign flag. If rx == y , set zero flag.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Cmpr\cell \hich\af0\dbch\af11\loch\f0 15\cell 
\hich\af0\dbch\af11\loch\f0 The same as cmpi except now both operands are registers.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl
\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Jlt\cell \hich\af0\dbch\af11\loch\f0 16\cell 
\hich\af0\dbch\af11\loch\f0 Jlt rx; if the sign flag is set, jump to the instruction whose offset is rx bytes from the current instruction.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd 
\ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Jgt\cell \hich\af0\dbch\af11\loch\f0 17\cell 
\hich\af0\dbch\af11\loch\f0 Jgt rx; if the sign fla\hich\af0\dbch\af11\loch\f0 g is clear, jump to the instruction whose offset is rx bytes from the current instruction\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 
{\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Je\cell \hich\af0\dbch\af11\loch\f0 18\cell 
\hich\af0\dbch\af11\loch\f0 Je rx; if the zero flag is clear, jump to the instruction whose offset is rx bytes from the current instruction.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd 
\ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Call\cell \hich\af0\dbch\af11\loch\f0 19\cell 
\hich\af0\dbch\af11\loch\f0 Call r1; call the procedure at offset\hich\af0\dbch\af11\loch\f0  r1 bytes from the current instruction. The address of the next instruction to execute after a return is pushed on the stack.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Callm\cell \hich\af0\dbch\af11\loch\f0 20\cell 
\hich\af0\dbch\af11\loch\f0 Callm r1; call the procedure at offset [r1] bytes from the current instruction. The address of the next instruction to e\hich\af0\dbch\af11\loch\f0 xecute after a return is pushed on the stack.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Ret\cell \hich\af0\dbch\af11\loch\f0 21\cell 
\hich\af0\dbch\af11\loch\f0 Pop the return address from the stack and transfer control to this instruction.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt
\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Alloc\cell \hich\af0\dbch\af11\loch\f0 22\cell 
\hich\af0\dbch\af11\loch\f0 Alloc r1, r2; allocate memory of size equal to r1 bytes and return the address of the new memory in r2. If faile\hich\af0\dbch\af11\loch\f0 d, r2 is cleared to 0.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 AcquireLock\cell \hich\af0\dbch\af11\loch\f0 23\cell 
\hich\af0\dbch\af11\loch\f0 AcquireLock r1; Acquire the operating system lock whose # is provided in the register r1. If the lock is invalid, the instruction is a no-op.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 ReleaseLock\cell \hich\af0\dbch\af11\loch\f0 24\cell 
\hich\af0\dbch\af11\loch\f0 Releaselock r1; release the operating system lock whose # i\hich\af0\dbch\af11\loch\f0 s provided in the register r1; if the lock is not held by the current process, the instruction is a no-op.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Sleep\cell \hich\af0\dbch\af11\loch\f0 25\cell 
\hich\af0\dbch\af11\loch\f0 Sleep r1; Sleep the # of clock cycles as indicated in r1. Another process or the idle process must be scheduled at this point. If the time \hich\af0\dbch\af11\loch\f0 to sleep is 0, the process sleeps infinitely.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 SetPriority\cell \hich\af0\dbch\af11\loch\f0 26\cell 
\hich\af0\dbch\af11\loch\f0 SetPriority r1; Set the priority of the current process to the value in register r1; See priorities discussion in Operating system design\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Exit\cell \hich\af0\dbch\af11\loch\f0 27\cell 
\hich\af0\dbch\af11\loch\f0 Exit. This opcode is executed by a process to e\hich\af0\dbch\af11\loch\f0 xit and be unloaded. Another process or the idle process must now be scheduled.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 FreeMemory\cell \hich\af0\dbch\af11\loch\f0 28\cell 
\hich\af0\dbch\af11\loch\f0 FreeMemory r1; Free the memory allocated whose address is in r1.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 
\trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 MapSharedMem\cell \hich\af0\dbch\af11\loch\f0 29\cell 
\hich\af0\dbch\af11\loch\f0 MapSharedMem r1, r2; Map the shared memory region identified by r1 and return t\hich\af0\dbch\af11\loch\f0 he start address in r2.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {
\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 SignalEvent\cell \hich\af0\dbch\af11\loch\f0 30\cell 
\hich\af0\dbch\af11\loch\f0 SignalEvent r1; Signal the event indicated by the value in register r1.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt
\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 WaitEvent\cell \hich\af0\dbch\af11\loch\f0 31\cell 
\hich\af0\dbch\af11\loch\f0 WaitEvent r1; Wait for the event in register r1 to be triggered. This results in context-switches happening.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd 
\ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Input\cell \hich\af0\dbch\af11\loch\f0 32\cell 
\hich\af0\dbch\af11\loch\f0 Input r1; r\hich\af0\dbch\af11\loch\f0 ead the next 32-bit value into register r1.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108
\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 MemoryClear\cell \hich\af0\dbch\af11\loch\f0 33\cell 
\hich\af0\dbch\af11\loch\f0 MemoryClear r1, r2; set the bytes starting at address r1 of length r2 bytes to zero.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108
\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 TerminateProcess\cell \hich\af0\dbch\af11\loch\f0 34\cell 
\hich\af0\dbch\af11\loch\f0 TerminateProcess r1; terminate the process whose id is in the register r1.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt
\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 Popr\cell \hich\af0\dbch\af11\loch\f0 35\cell 
\hich\af0\dbch\af11\loch\f0 pop th\hich\af0\dbch\af11\loch\f0 e contents at the top of the stack into register rx which is the operand. Stack pointer is decremented by 4.\cell }\pard 
\ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv
\brdrs\brdrw10 \tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb
\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard 
\ql \li0\ri0\widctlpar\intbl\pvpara\phmrg\posy188\dxfrtext180\dfrmtxtx180\dfrmtxty0\aspalpha\aspnum\faauto\adjustright\rin0\lin0\pararsid10903036 {\insrsid10903036 \hich\af0\dbch\af11\loch\f0 popm\cell \hich\af0\dbch\af11\loch\f0 36\cell 
\hich\af0\dbch\af11\loch\f0 pop the contents at the top of the stack into the memory\hich\af0\dbch\af11\loch\f0  \hich\af0\dbch\af11\loch\f0 operand whose address is in the register which is the operand. Stack pointer is d\hich\af0\dbch\af11\loch\f0 
ecremented b\hich\af0\dbch\af11\loch\f0 y\hich\af0\dbch\af11\loch\f0  4.\cell }\pard \ql \li0\ri0\widctlpar\intbl\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\insrsid10903036 \trowd \lastrow \ts11\trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl
\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\tpvpara\tphmrg\tposy188\tdfrmtxtLeft180\tdfrmtxtRight180\trftsWidth2\trwWidth4913\trftsWidthB3\trftsWidthA3\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblrsid10903036 \clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr
\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth2088\clshdrawnil \cellx1980\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth1829\clshdrawnil \cellx3809\clvertalt\clbrdrt
\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr\brdrs\brdrw10 \cltxlrtb\clftsWidth3\clwWidth5731\clshdrawnil \cellx9539\row }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 {
\insrsid10903036 
\par }\pard\plain \s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\aspalpha\aspnum\faauto\outlinelevel1\adjustright\rin0\lin0\itap0\pararsid6452178 \b\i\fs28\lang1033\langfe1041\loch\af1\hich\af1\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6452178 
\hich\af1\dbch\af11\loch\f1 Known Issues}{\insrsid3500153 \hich\af1\dbch\af11\loch\f1 /Things to Know}{\insrsid6452178 
\par }\pard\plain \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16285176 \fs24\lang1033\langfe1041\loch\af0\hich\af0\dbch\af11\cgrid\langnp1033\langfenp1041 {\insrsid6452178 
\par {\listtext\pard\plain\f3\insrsid3500153 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}\pard \ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\aspalpha\aspnum\faauto\ls4\adjustright\rin0\lin720\itap0\pararsid3500153 {\insrsid3500153 \hich\af0\dbch\af11\loch\f0 T}{
\insrsid9177781\charrsid9715974 \hich\af0\dbch\af11\loch\f0 he OS will look in the current directory for files if no directory is specified.}{\insrsid9177781 
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}\pard \ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\aspalpha\aspnum\faauto\ls4\adjustright\rin0\lin720\itap0\pararsid3500153 {\insrsid9177781\charrsid9715974 
\hich\af0\dbch\af11\loch\f0 Processes will be loaded and executed in the order they are specified on the command \hich\af0\dbch\af11\loch\f0 line.
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 
There are two idle processes included.  idle.txt will run with lowest priority and will print out 20.  It will run forever.  idle-n.txt will run for n loops (not cycles), }{\insrsid9177781\charrsid9715974 \hich\af0\dbch\af11\loch\f0 specified}{
\insrsid9177781\charrsid9715974 \hich\af0\dbch\af11\loch\f0  in the code.  As shipped, idle-n will run for 100 loops.
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 Red\hich\af0\dbch\af11\loch\f0 irecting OS}{\insrsid3500153 \hich\af0\dbch\af11\loch\f0  output to a file is }{\insrsid9177781 
\hich\af0\dbch\af11\loch\f0 convenient}{\insrsid3500153 \hich\af0\dbch\af11\loch\f0 : }{\insrsid9177781\charrsid3500153 \hich\af0\dbch\af11\loch\f0 OS 1024 prog1.txt prog2.txt prog3.txt > output.txt
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}{\insrsid9177781\charrsid9715974 \hich\af0\dbch\af11\loch\f0 OS.config contains many debug flags that can be included to provide insight into non-debug program execution.

\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 OS.config contains many options for conf\hich\af0\dbch\af11\loch\f0 
iguration of memory.  It IS possible to feed invalid values into this config file.  For example, it's not valid to have a physical memory size larger than addressable memory, or a page size larger than addressable memory, etc.  This behavior is appropriat
\hich\af0\dbch\af11\loch\f0 e\hich\af0\dbch\af11\loch\f0 , and is by design.
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 Setting DumpInstruction=true in OS.config will output the a debug print of the executing instruction and the current process 
\hich\af0\dbch\af11\loch\f0 id.
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 If an idle process (idle.txt, etc) isn't included, and all running processes sleep or block on a\hich\af0\dbch\af11\loch\f0 
 lock, the OS will spin forever looking for an eligible process to run, and will find none.  CTRL-C will exit at this point.  This behavior is per spec and by design.
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}\hich\af0\dbch\af11\loch\f0 The OS will create XML swap files in the current for each memory page swapped.  Thes\hich\af0\dbch\af11\loch\f0 
e are cleaned up at startup, rather than shutdown, for purposes of exploration.
\par {\listtext\pard\plain\f3\charrsid9715974 \loch\af3\dbch\af11\hich\f3 \'b7\tab}}\pard \ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\aspalpha\aspnum\faauto\ls4\adjustright\rin0\lin720\itap0\pararsid3500153 {\insrsid9177781\charrsid9715974 
\hich\af0\dbch\af11\loch\f0 Batch files for testing }{\insrsid9177781\charrsid9715974 \hich\af0\dbch\af11\loch\f0 purposes}{\insrsid9177781\charrsid9715974 \hich\af0\dbch\af11\loch\f0  are included in this directory.}{\insrsid9177781 
\par }\pard \ql \li0\ri0\widctlpar\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9177781 {\insrsid9177781\charrsid9715974 
\par }}