// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Thu Nov  3 16:36:16 2022
// Host        : DESKTOP-F9189KT running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/RAYAN/Lab_4/Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_top_level_0_0/Lab_4_top_level_0_0_sim_netlist.v
// Design      : Lab_4_top_level_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "Lab_4_top_level_0_0,top_level,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "top_level,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module Lab_4_top_level_0_0
   (MemoryDataIn,
    CLK,
    RST,
    MemoryAddress,
    MemoryDataOut,
    MemWrite);
  input [31:0]MemoryDataIn;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RST, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Lab_4_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input RST;
  output [31:0]MemoryAddress;
  output [31:0]MemoryDataOut;
  output MemWrite;

  wire CLK;
  wire MemWrite;
  wire [31:0]MemoryAddress;
  wire [31:0]MemoryDataIn;
  wire [31:0]MemoryDataOut;
  wire RST;

  Lab_4_top_level_0_0_top_level U0
       (.CLK(CLK),
        .MemWrite(MemWrite),
        .MemoryAddress(MemoryAddress),
        .MemoryDataIn(MemoryDataIn),
        .Q(MemoryDataOut),
        .RST(RST));
endmodule

(* ORIG_REF_NAME = "ALU" *) 
module Lab_4_top_level_0_0_ALU
   (CO,
    \B_inter_reg[27] ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[27]_2 ,
    \B_inter_reg[31] ,
    \B_inter_reg[13] ,
    \B_inter_reg[11] ,
    \B_inter_reg[9] ,
    \B_inter_reg[7] ,
    \B_inter_reg[31]_i_23_0 ,
    \B_inter_reg[31]_i_23_1 ,
    \B_inter_reg[31]_i_23_2 ,
    \B_inter_reg[31]_i_23_3 ,
    DI,
    \B_inter_reg[0]_i_45_0 ,
    S,
    \B_inter_reg[0]_i_39_0 ,
    \B_inter_reg[0]_i_30_0 ,
    \B_inter_reg[0]_i_25_0 ,
    \B_inter_reg[0]_i_24_0 ,
    \B_inter[0]_i_12__1 ,
    \B_inter[0]_i_12__1_0 ,
    \B_inter[0]_i_14 ,
    ALU_in1,
    \B_inter[4]_i_7__1 ,
    \B_inter[12]_i_7__1 ,
    \B_inter[16]_i_7__1 ,
    \B_inter[20]_i_7__1 ,
    \B_inter[24]_i_7__1 ,
    \B_inter[28]_i_6__1_0 ,
    \B_inter[1]_i_7__1 ,
    \B_inter[4]_i_7__1_0 ,
    \B_inter[12]_i_7__1_0 ,
    \B_inter[16]_i_7__1_0 ,
    \B_inter[20]_i_7__1_0 ,
    \B_inter[24]_i_7__1_0 ,
    \B_inter[28]_i_6__1_1 ,
    \B_inter[0]_i_14_0 ,
    \B_inter[0]_i_14_1 ,
    \B_inter[4]_i_7__1_1 ,
    \B_inter[4]_i_7__1_2 ,
    \B_inter[8]_i_7__1 ,
    \B_inter[12]_i_7__1_1 ,
    \B_inter[12]_i_7__1_2 ,
    \B_inter[16]_i_7__1_1 ,
    \B_inter[16]_i_7__1_2 ,
    \B_inter[20]_i_7__1_1 ,
    \B_inter[20]_i_7__1_2 ,
    \B_inter[24]_i_7__1_1 ,
    \B_inter[24]_i_7__1_2 ,
    \B_inter[28]_i_6__1_2 ,
    \B_inter[1]_i_7__1_0 ,
    \B_inter[1]_i_7__1_1 ,
    \B_inter[4]_i_7__1_3 ,
    \B_inter[4]_i_7__1_4 ,
    \B_inter[8]_i_7__1_0 ,
    \B_inter[12]_i_7__1_3 ,
    \B_inter[12]_i_7__1_4 ,
    \B_inter[16]_i_7__1_3 ,
    \B_inter[16]_i_7__1_4 ,
    \B_inter[20]_i_7__1_3 ,
    \B_inter[20]_i_7__1_4 ,
    \B_inter[24]_i_7__1_3 ,
    \B_inter[24]_i_7__1_4 ,
    \B_inter[28]_i_6__1_3 ,
    \B_inter_reg[0]_i_54_0 ,
    \B_inter_reg[0]_i_39_1 ,
    \B_inter_reg[0]_i_25_1 ,
    \B_inter[0]_i_12__1_1 ,
    \B_inter[0]_i_12__1_2 ,
    Q,
    \B_inter_reg[15]_i_21_0 ,
    \B_inter_reg[15]_i_21_1 ,
    \B_inter_reg[31]_i_22_0 ,
    \B_inter_reg[27]_i_22_0 ,
    \B_inter_reg[7]_i_21_0 ,
    \B_inter_reg[27]_i_22_1 ,
    ALU_in2,
    \B_inter_reg[7]_i_23_0 ,
    \B_inter[31]_i_3 );
  output [0:0]CO;
  output [27:0]\B_inter_reg[27] ;
  output [27:0]\B_inter_reg[27]_0 ;
  output [27:0]\B_inter_reg[27]_1 ;
  output [26:0]\B_inter_reg[27]_2 ;
  output [0:0]\B_inter_reg[31] ;
  output \B_inter_reg[13] ;
  output \B_inter_reg[11] ;
  output \B_inter_reg[9] ;
  output \B_inter_reg[7] ;
  output \B_inter_reg[31]_i_23_0 ;
  output \B_inter_reg[31]_i_23_1 ;
  output \B_inter_reg[31]_i_23_2 ;
  output \B_inter_reg[31]_i_23_3 ;
  input [3:0]DI;
  input [1:0]\B_inter_reg[0]_i_45_0 ;
  input [3:0]S;
  input [3:0]\B_inter_reg[0]_i_39_0 ;
  input [3:0]\B_inter_reg[0]_i_30_0 ;
  input [3:0]\B_inter_reg[0]_i_25_0 ;
  input [3:0]\B_inter_reg[0]_i_24_0 ;
  input [3:0]\B_inter[0]_i_12__1 ;
  input [3:0]\B_inter[0]_i_12__1_0 ;
  input [3:0]\B_inter[0]_i_14 ;
  input [21:0]ALU_in1;
  input [0:0]\B_inter[4]_i_7__1 ;
  input [0:0]\B_inter[12]_i_7__1 ;
  input [2:0]\B_inter[16]_i_7__1 ;
  input [1:0]\B_inter[20]_i_7__1 ;
  input [1:0]\B_inter[24]_i_7__1 ;
  input [0:0]\B_inter[28]_i_6__1_0 ;
  input [3:0]\B_inter[1]_i_7__1 ;
  input [0:0]\B_inter[4]_i_7__1_0 ;
  input [0:0]\B_inter[12]_i_7__1_0 ;
  input [2:0]\B_inter[16]_i_7__1_0 ;
  input [1:0]\B_inter[20]_i_7__1_0 ;
  input [1:0]\B_inter[24]_i_7__1_0 ;
  input [0:0]\B_inter[28]_i_6__1_1 ;
  input [3:0]\B_inter[0]_i_14_0 ;
  input [3:0]\B_inter[0]_i_14_1 ;
  input [0:0]\B_inter[4]_i_7__1_1 ;
  input [3:0]\B_inter[4]_i_7__1_2 ;
  input [3:0]\B_inter[8]_i_7__1 ;
  input [0:0]\B_inter[12]_i_7__1_1 ;
  input [3:0]\B_inter[12]_i_7__1_2 ;
  input [2:0]\B_inter[16]_i_7__1_1 ;
  input [3:0]\B_inter[16]_i_7__1_2 ;
  input [1:0]\B_inter[20]_i_7__1_1 ;
  input [3:0]\B_inter[20]_i_7__1_2 ;
  input [1:0]\B_inter[24]_i_7__1_1 ;
  input [3:0]\B_inter[24]_i_7__1_2 ;
  input [3:0]\B_inter[28]_i_6__1_2 ;
  input [3:0]\B_inter[1]_i_7__1_0 ;
  input [3:0]\B_inter[1]_i_7__1_1 ;
  input [0:0]\B_inter[4]_i_7__1_3 ;
  input [3:0]\B_inter[4]_i_7__1_4 ;
  input [3:0]\B_inter[8]_i_7__1_0 ;
  input [0:0]\B_inter[12]_i_7__1_3 ;
  input [3:0]\B_inter[12]_i_7__1_4 ;
  input [2:0]\B_inter[16]_i_7__1_3 ;
  input [3:0]\B_inter[16]_i_7__1_4 ;
  input [1:0]\B_inter[20]_i_7__1_3 ;
  input [3:0]\B_inter[20]_i_7__1_4 ;
  input [1:0]\B_inter[24]_i_7__1_3 ;
  input [3:0]\B_inter[24]_i_7__1_4 ;
  input [3:0]\B_inter[28]_i_6__1_3 ;
  input [3:0]\B_inter_reg[0]_i_54_0 ;
  input [3:0]\B_inter_reg[0]_i_39_1 ;
  input [3:0]\B_inter_reg[0]_i_25_1 ;
  input [0:0]\B_inter[0]_i_12__1_1 ;
  input [3:0]\B_inter[0]_i_12__1_2 ;
  input [17:0]Q;
  input \B_inter_reg[15]_i_21_0 ;
  input \B_inter_reg[15]_i_21_1 ;
  input [10:0]\B_inter_reg[31]_i_22_0 ;
  input [8:0]\B_inter_reg[27]_i_22_0 ;
  input \B_inter_reg[7]_i_21_0 ;
  input [8:0]\B_inter_reg[27]_i_22_1 ;
  input [12:0]ALU_in2;
  input \B_inter_reg[7]_i_23_0 ;
  input [1:0]\B_inter[31]_i_3 ;

  wire [21:0]ALU_in1;
  wire [12:0]ALU_in2;
  wire [3:0]\B_inter[0]_i_12__1 ;
  wire [3:0]\B_inter[0]_i_12__1_0 ;
  wire [0:0]\B_inter[0]_i_12__1_1 ;
  wire [3:0]\B_inter[0]_i_12__1_2 ;
  wire [3:0]\B_inter[0]_i_14 ;
  wire [3:0]\B_inter[0]_i_14_0 ;
  wire [3:0]\B_inter[0]_i_14_1 ;
  wire \B_inter[11]_i_34_n_0 ;
  wire \B_inter[11]_i_35_n_0 ;
  wire \B_inter[11]_i_36_n_0 ;
  wire \B_inter[11]_i_37_n_0 ;
  wire \B_inter[11]_i_42_n_0 ;
  wire \B_inter[11]_i_43_n_0 ;
  wire \B_inter[11]_i_44_n_0 ;
  wire \B_inter[11]_i_45_n_0 ;
  wire [0:0]\B_inter[12]_i_7__1 ;
  wire [0:0]\B_inter[12]_i_7__1_0 ;
  wire [0:0]\B_inter[12]_i_7__1_1 ;
  wire [3:0]\B_inter[12]_i_7__1_2 ;
  wire [0:0]\B_inter[12]_i_7__1_3 ;
  wire [3:0]\B_inter[12]_i_7__1_4 ;
  wire \B_inter[15]_i_37_n_0 ;
  wire \B_inter[15]_i_38_n_0 ;
  wire \B_inter[15]_i_39_n_0 ;
  wire \B_inter[15]_i_40_n_0 ;
  wire \B_inter[15]_i_47_n_0 ;
  wire \B_inter[15]_i_48_n_0 ;
  wire \B_inter[15]_i_49_n_0 ;
  wire \B_inter[15]_i_50_n_0 ;
  wire [2:0]\B_inter[16]_i_7__1 ;
  wire [2:0]\B_inter[16]_i_7__1_0 ;
  wire [2:0]\B_inter[16]_i_7__1_1 ;
  wire [3:0]\B_inter[16]_i_7__1_2 ;
  wire [2:0]\B_inter[16]_i_7__1_3 ;
  wire [3:0]\B_inter[16]_i_7__1_4 ;
  wire \B_inter[19]_i_38_n_0 ;
  wire \B_inter[19]_i_39_n_0 ;
  wire \B_inter[19]_i_40_n_0 ;
  wire \B_inter[19]_i_41_n_0 ;
  wire \B_inter[19]_i_52_n_0 ;
  wire \B_inter[19]_i_53_n_0 ;
  wire \B_inter[19]_i_54_n_0 ;
  wire \B_inter[19]_i_55_n_0 ;
  wire [3:0]\B_inter[1]_i_7__1 ;
  wire [3:0]\B_inter[1]_i_7__1_0 ;
  wire [3:0]\B_inter[1]_i_7__1_1 ;
  wire [1:0]\B_inter[20]_i_7__1 ;
  wire [1:0]\B_inter[20]_i_7__1_0 ;
  wire [1:0]\B_inter[20]_i_7__1_1 ;
  wire [3:0]\B_inter[20]_i_7__1_2 ;
  wire [1:0]\B_inter[20]_i_7__1_3 ;
  wire [3:0]\B_inter[20]_i_7__1_4 ;
  wire \B_inter[23]_i_35_n_0 ;
  wire \B_inter[23]_i_36_n_0 ;
  wire \B_inter[23]_i_37_n_0 ;
  wire \B_inter[23]_i_38_n_0 ;
  wire \B_inter[23]_i_47_n_0 ;
  wire \B_inter[23]_i_48_n_0 ;
  wire \B_inter[23]_i_49_n_0 ;
  wire \B_inter[23]_i_50_n_0 ;
  wire [1:0]\B_inter[24]_i_7__1 ;
  wire [1:0]\B_inter[24]_i_7__1_0 ;
  wire [1:0]\B_inter[24]_i_7__1_1 ;
  wire [3:0]\B_inter[24]_i_7__1_2 ;
  wire [1:0]\B_inter[24]_i_7__1_3 ;
  wire [3:0]\B_inter[24]_i_7__1_4 ;
  wire \B_inter[27]_i_42_n_0 ;
  wire \B_inter[27]_i_43_n_0 ;
  wire \B_inter[27]_i_44_n_0 ;
  wire \B_inter[27]_i_45_n_0 ;
  wire \B_inter[27]_i_54_n_0 ;
  wire \B_inter[27]_i_55_n_0 ;
  wire \B_inter[27]_i_56_n_0 ;
  wire \B_inter[27]_i_57_n_0 ;
  wire [0:0]\B_inter[28]_i_6__1_0 ;
  wire [0:0]\B_inter[28]_i_6__1_1 ;
  wire [3:0]\B_inter[28]_i_6__1_2 ;
  wire [3:0]\B_inter[28]_i_6__1_3 ;
  wire [1:0]\B_inter[31]_i_3 ;
  wire \B_inter[31]_i_55_n_0 ;
  wire \B_inter[31]_i_56_n_0 ;
  wire \B_inter[31]_i_57_n_0 ;
  wire \B_inter[31]_i_63_n_0 ;
  wire \B_inter[31]_i_64_n_0 ;
  wire \B_inter[31]_i_65_n_0 ;
  wire \B_inter[3]_i_38_n_0 ;
  wire \B_inter[3]_i_39_n_0 ;
  wire \B_inter[3]_i_40_n_0 ;
  wire \B_inter[3]_i_41_n_0 ;
  wire \B_inter[3]_i_54_n_0 ;
  wire \B_inter[3]_i_55_n_0 ;
  wire \B_inter[3]_i_56_n_0 ;
  wire \B_inter[3]_i_57_n_0 ;
  wire [0:0]\B_inter[4]_i_7__1 ;
  wire [0:0]\B_inter[4]_i_7__1_0 ;
  wire [0:0]\B_inter[4]_i_7__1_1 ;
  wire [3:0]\B_inter[4]_i_7__1_2 ;
  wire [0:0]\B_inter[4]_i_7__1_3 ;
  wire [3:0]\B_inter[4]_i_7__1_4 ;
  wire \B_inter[7]_i_34_n_0 ;
  wire \B_inter[7]_i_35_n_0 ;
  wire \B_inter[7]_i_36_n_0 ;
  wire \B_inter[7]_i_37_n_0 ;
  wire \B_inter[7]_i_44_n_0 ;
  wire \B_inter[7]_i_45_n_0 ;
  wire \B_inter[7]_i_46_n_0 ;
  wire \B_inter[7]_i_47_n_0 ;
  wire [3:0]\B_inter[8]_i_7__1 ;
  wire [3:0]\B_inter[8]_i_7__1_0 ;
  wire [3:0]\B_inter_reg[0]_i_24_0 ;
  wire \B_inter_reg[0]_i_24_n_1 ;
  wire \B_inter_reg[0]_i_24_n_2 ;
  wire \B_inter_reg[0]_i_24_n_3 ;
  wire [3:0]\B_inter_reg[0]_i_25_0 ;
  wire [3:0]\B_inter_reg[0]_i_25_1 ;
  wire \B_inter_reg[0]_i_25_n_1 ;
  wire \B_inter_reg[0]_i_25_n_2 ;
  wire \B_inter_reg[0]_i_25_n_3 ;
  wire [3:0]\B_inter_reg[0]_i_30_0 ;
  wire \B_inter_reg[0]_i_30_n_0 ;
  wire \B_inter_reg[0]_i_30_n_1 ;
  wire \B_inter_reg[0]_i_30_n_2 ;
  wire \B_inter_reg[0]_i_30_n_3 ;
  wire [3:0]\B_inter_reg[0]_i_39_0 ;
  wire [3:0]\B_inter_reg[0]_i_39_1 ;
  wire \B_inter_reg[0]_i_39_n_0 ;
  wire \B_inter_reg[0]_i_39_n_1 ;
  wire \B_inter_reg[0]_i_39_n_2 ;
  wire \B_inter_reg[0]_i_39_n_3 ;
  wire [1:0]\B_inter_reg[0]_i_45_0 ;
  wire \B_inter_reg[0]_i_45_n_0 ;
  wire \B_inter_reg[0]_i_45_n_1 ;
  wire \B_inter_reg[0]_i_45_n_2 ;
  wire \B_inter_reg[0]_i_45_n_3 ;
  wire [3:0]\B_inter_reg[0]_i_54_0 ;
  wire \B_inter_reg[0]_i_54_n_0 ;
  wire \B_inter_reg[0]_i_54_n_1 ;
  wire \B_inter_reg[0]_i_54_n_2 ;
  wire \B_inter_reg[0]_i_54_n_3 ;
  wire \B_inter_reg[0]_i_59_n_0 ;
  wire \B_inter_reg[0]_i_59_n_1 ;
  wire \B_inter_reg[0]_i_59_n_2 ;
  wire \B_inter_reg[0]_i_59_n_3 ;
  wire \B_inter_reg[0]_i_68_n_0 ;
  wire \B_inter_reg[0]_i_68_n_1 ;
  wire \B_inter_reg[0]_i_68_n_2 ;
  wire \B_inter_reg[0]_i_68_n_3 ;
  wire \B_inter_reg[11] ;
  wire \B_inter_reg[11]_i_21_n_0 ;
  wire \B_inter_reg[11]_i_21_n_1 ;
  wire \B_inter_reg[11]_i_21_n_2 ;
  wire \B_inter_reg[11]_i_21_n_3 ;
  wire \B_inter_reg[11]_i_22_n_0 ;
  wire \B_inter_reg[11]_i_22_n_1 ;
  wire \B_inter_reg[11]_i_22_n_2 ;
  wire \B_inter_reg[11]_i_22_n_3 ;
  wire \B_inter_reg[11]_i_23_n_0 ;
  wire \B_inter_reg[11]_i_23_n_1 ;
  wire \B_inter_reg[11]_i_23_n_2 ;
  wire \B_inter_reg[11]_i_23_n_3 ;
  wire \B_inter_reg[11]_i_24_n_0 ;
  wire \B_inter_reg[11]_i_24_n_1 ;
  wire \B_inter_reg[11]_i_24_n_2 ;
  wire \B_inter_reg[11]_i_24_n_3 ;
  wire \B_inter_reg[13] ;
  wire \B_inter_reg[15]_i_21_0 ;
  wire \B_inter_reg[15]_i_21_1 ;
  wire \B_inter_reg[15]_i_21_n_0 ;
  wire \B_inter_reg[15]_i_21_n_1 ;
  wire \B_inter_reg[15]_i_21_n_2 ;
  wire \B_inter_reg[15]_i_21_n_3 ;
  wire \B_inter_reg[15]_i_22_n_0 ;
  wire \B_inter_reg[15]_i_22_n_1 ;
  wire \B_inter_reg[15]_i_22_n_2 ;
  wire \B_inter_reg[15]_i_22_n_3 ;
  wire \B_inter_reg[15]_i_23_n_0 ;
  wire \B_inter_reg[15]_i_23_n_1 ;
  wire \B_inter_reg[15]_i_23_n_2 ;
  wire \B_inter_reg[15]_i_23_n_3 ;
  wire \B_inter_reg[15]_i_24_n_0 ;
  wire \B_inter_reg[15]_i_24_n_1 ;
  wire \B_inter_reg[15]_i_24_n_2 ;
  wire \B_inter_reg[15]_i_24_n_3 ;
  wire \B_inter_reg[19]_i_21_n_0 ;
  wire \B_inter_reg[19]_i_21_n_1 ;
  wire \B_inter_reg[19]_i_21_n_2 ;
  wire \B_inter_reg[19]_i_21_n_3 ;
  wire \B_inter_reg[19]_i_22_n_0 ;
  wire \B_inter_reg[19]_i_22_n_1 ;
  wire \B_inter_reg[19]_i_22_n_2 ;
  wire \B_inter_reg[19]_i_22_n_3 ;
  wire \B_inter_reg[19]_i_23_n_0 ;
  wire \B_inter_reg[19]_i_23_n_1 ;
  wire \B_inter_reg[19]_i_23_n_2 ;
  wire \B_inter_reg[19]_i_23_n_3 ;
  wire \B_inter_reg[19]_i_24_n_0 ;
  wire \B_inter_reg[19]_i_24_n_1 ;
  wire \B_inter_reg[19]_i_24_n_2 ;
  wire \B_inter_reg[19]_i_24_n_3 ;
  wire \B_inter_reg[23]_i_21_n_0 ;
  wire \B_inter_reg[23]_i_21_n_1 ;
  wire \B_inter_reg[23]_i_21_n_2 ;
  wire \B_inter_reg[23]_i_21_n_3 ;
  wire \B_inter_reg[23]_i_22_n_0 ;
  wire \B_inter_reg[23]_i_22_n_1 ;
  wire \B_inter_reg[23]_i_22_n_2 ;
  wire \B_inter_reg[23]_i_22_n_3 ;
  wire \B_inter_reg[23]_i_23_n_0 ;
  wire \B_inter_reg[23]_i_23_n_1 ;
  wire \B_inter_reg[23]_i_23_n_2 ;
  wire \B_inter_reg[23]_i_23_n_3 ;
  wire \B_inter_reg[23]_i_24_n_0 ;
  wire \B_inter_reg[23]_i_24_n_1 ;
  wire \B_inter_reg[23]_i_24_n_2 ;
  wire \B_inter_reg[23]_i_24_n_3 ;
  wire [27:0]\B_inter_reg[27] ;
  wire [27:0]\B_inter_reg[27]_0 ;
  wire [27:0]\B_inter_reg[27]_1 ;
  wire [26:0]\B_inter_reg[27]_2 ;
  wire \B_inter_reg[27]_i_20_n_0 ;
  wire \B_inter_reg[27]_i_20_n_1 ;
  wire \B_inter_reg[27]_i_20_n_2 ;
  wire \B_inter_reg[27]_i_20_n_3 ;
  wire \B_inter_reg[27]_i_21_n_0 ;
  wire \B_inter_reg[27]_i_21_n_1 ;
  wire \B_inter_reg[27]_i_21_n_2 ;
  wire \B_inter_reg[27]_i_21_n_3 ;
  wire [8:0]\B_inter_reg[27]_i_22_0 ;
  wire [8:0]\B_inter_reg[27]_i_22_1 ;
  wire \B_inter_reg[27]_i_22_n_0 ;
  wire \B_inter_reg[27]_i_22_n_1 ;
  wire \B_inter_reg[27]_i_22_n_2 ;
  wire \B_inter_reg[27]_i_22_n_3 ;
  wire \B_inter_reg[27]_i_23_n_0 ;
  wire \B_inter_reg[27]_i_23_n_1 ;
  wire \B_inter_reg[27]_i_23_n_2 ;
  wire \B_inter_reg[27]_i_23_n_3 ;
  wire [0:0]\B_inter_reg[31] ;
  wire \B_inter_reg[31]_i_20_n_1 ;
  wire \B_inter_reg[31]_i_20_n_2 ;
  wire \B_inter_reg[31]_i_20_n_3 ;
  wire \B_inter_reg[31]_i_21_n_1 ;
  wire \B_inter_reg[31]_i_21_n_2 ;
  wire \B_inter_reg[31]_i_21_n_3 ;
  wire [10:0]\B_inter_reg[31]_i_22_0 ;
  wire \B_inter_reg[31]_i_22_n_1 ;
  wire \B_inter_reg[31]_i_22_n_2 ;
  wire \B_inter_reg[31]_i_22_n_3 ;
  wire \B_inter_reg[31]_i_23_0 ;
  wire \B_inter_reg[31]_i_23_1 ;
  wire \B_inter_reg[31]_i_23_2 ;
  wire \B_inter_reg[31]_i_23_3 ;
  wire \B_inter_reg[31]_i_23_n_1 ;
  wire \B_inter_reg[31]_i_23_n_2 ;
  wire \B_inter_reg[31]_i_23_n_3 ;
  wire \B_inter_reg[3]_i_21_n_0 ;
  wire \B_inter_reg[3]_i_21_n_1 ;
  wire \B_inter_reg[3]_i_21_n_2 ;
  wire \B_inter_reg[3]_i_21_n_3 ;
  wire \B_inter_reg[3]_i_22_n_0 ;
  wire \B_inter_reg[3]_i_22_n_1 ;
  wire \B_inter_reg[3]_i_22_n_2 ;
  wire \B_inter_reg[3]_i_22_n_3 ;
  wire \B_inter_reg[3]_i_23_n_0 ;
  wire \B_inter_reg[3]_i_23_n_1 ;
  wire \B_inter_reg[3]_i_23_n_2 ;
  wire \B_inter_reg[3]_i_23_n_3 ;
  wire \B_inter_reg[3]_i_24_n_0 ;
  wire \B_inter_reg[3]_i_24_n_1 ;
  wire \B_inter_reg[3]_i_24_n_2 ;
  wire \B_inter_reg[3]_i_24_n_3 ;
  wire \B_inter_reg[7] ;
  wire \B_inter_reg[7]_i_21_0 ;
  wire \B_inter_reg[7]_i_21_n_0 ;
  wire \B_inter_reg[7]_i_21_n_1 ;
  wire \B_inter_reg[7]_i_21_n_2 ;
  wire \B_inter_reg[7]_i_21_n_3 ;
  wire \B_inter_reg[7]_i_22_n_0 ;
  wire \B_inter_reg[7]_i_22_n_1 ;
  wire \B_inter_reg[7]_i_22_n_2 ;
  wire \B_inter_reg[7]_i_22_n_3 ;
  wire \B_inter_reg[7]_i_23_0 ;
  wire \B_inter_reg[7]_i_23_n_0 ;
  wire \B_inter_reg[7]_i_23_n_1 ;
  wire \B_inter_reg[7]_i_23_n_2 ;
  wire \B_inter_reg[7]_i_23_n_3 ;
  wire \B_inter_reg[7]_i_24_n_0 ;
  wire \B_inter_reg[7]_i_24_n_1 ;
  wire \B_inter_reg[7]_i_24_n_2 ;
  wire \B_inter_reg[7]_i_24_n_3 ;
  wire \B_inter_reg[9] ;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [17:0]Q;
  wire [3:0]S;
  wire [31:28]data4;
  wire [31:28]data5;
  wire [31:28]data6;
  wire [31:28]data7;
  wire [3:0]\NLW_B_inter_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_45_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_59_O_UNCONNECTED ;
  wire [3:0]\NLW_B_inter_reg[0]_i_68_O_UNCONNECTED ;
  wire [3:3]\NLW_B_inter_reg[31]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_B_inter_reg[31]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_B_inter_reg[31]_i_22_CO_UNCONNECTED ;
  wire [3:3]\NLW_B_inter_reg[31]_i_23_CO_UNCONNECTED ;
  wire [0:0]\NLW_B_inter_reg[3]_i_21_O_UNCONNECTED ;
  wire [0:0]\NLW_B_inter_reg[3]_i_22_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[0]_i_29 
       (.I0(ALU_in1[0]),
        .I1(ALU_in2[0]),
        .O(\B_inter_reg[27] [0]));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[0]_i_81 
       (.I0(ALU_in1[12]),
        .I1(\B_inter_reg[31]_i_22_0 [8]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[8]),
        .O(\B_inter_reg[13] ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[0]_i_82 
       (.I0(ALU_in1[10]),
        .I1(\B_inter_reg[31]_i_22_0 [6]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[6]),
        .O(\B_inter_reg[11] ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[0]_i_83 
       (.I0(ALU_in1[8]),
        .I1(\B_inter_reg[31]_i_22_0 [4]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[4]),
        .O(\B_inter_reg[9] ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[0]_i_90 
       (.I0(ALU_in1[6]),
        .I1(\B_inter_reg[31]_i_22_0 [2]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[2]),
        .O(\B_inter_reg[7] ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_34 
       (.I0(ALU_in1[10]),
        .I1(\B_inter_reg[31]_i_22_0 [6]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[6]),
        .O(\B_inter[11]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_35 
       (.I0(ALU_in1[9]),
        .I1(\B_inter_reg[31]_i_22_0 [5]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[5]),
        .O(\B_inter[11]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_36 
       (.I0(ALU_in1[8]),
        .I1(\B_inter_reg[31]_i_22_0 [4]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[4]),
        .O(\B_inter[11]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_37 
       (.I0(ALU_in1[7]),
        .I1(\B_inter_reg[31]_i_22_0 [3]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[3]),
        .O(\B_inter[11]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_42 
       (.I0(ALU_in1[10]),
        .I1(\B_inter_reg[31]_i_22_0 [6]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[6]),
        .O(\B_inter[11]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_43 
       (.I0(ALU_in1[9]),
        .I1(\B_inter_reg[31]_i_22_0 [5]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[5]),
        .O(\B_inter[11]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_44 
       (.I0(ALU_in1[8]),
        .I1(\B_inter_reg[31]_i_22_0 [4]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[4]),
        .O(\B_inter[11]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[11]_i_45 
       (.I0(ALU_in1[7]),
        .I1(\B_inter_reg[31]_i_22_0 [3]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[3]),
        .O(\B_inter[11]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[15]_i_37 
       (.I0(\B_inter_reg[27]_i_22_0 [1]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [1]),
        .I3(ALU_in2[5]),
        .O(\B_inter[15]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[15]_i_38 
       (.I0(ALU_in1[13]),
        .I1(\B_inter_reg[31]_i_22_0 [9]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[9]),
        .O(\B_inter[15]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[15]_i_39 
       (.I0(ALU_in1[12]),
        .I1(\B_inter_reg[31]_i_22_0 [8]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[8]),
        .O(\B_inter[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[15]_i_40 
       (.I0(ALU_in1[11]),
        .I1(\B_inter_reg[31]_i_22_0 [7]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[7]),
        .O(\B_inter[15]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[15]_i_47 
       (.I0(\B_inter_reg[27]_i_22_0 [1]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [1]),
        .I3(ALU_in2[5]),
        .O(\B_inter[15]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[15]_i_48 
       (.I0(ALU_in1[13]),
        .I1(\B_inter_reg[31]_i_22_0 [9]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[9]),
        .O(\B_inter[15]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[15]_i_49 
       (.I0(ALU_in1[12]),
        .I1(\B_inter_reg[31]_i_22_0 [8]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[8]),
        .O(\B_inter[15]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[15]_i_50 
       (.I0(ALU_in1[11]),
        .I1(\B_inter_reg[31]_i_22_0 [7]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[7]),
        .O(\B_inter[15]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[19]_i_38 
       (.I0(\B_inter_reg[27]_i_22_0 [4]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [4]),
        .I3(ALU_in2[8]),
        .O(\B_inter[19]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[19]_i_39 
       (.I0(\B_inter_reg[27]_i_22_0 [3]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [3]),
        .I3(ALU_in2[7]),
        .O(\B_inter[19]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[19]_i_40 
       (.I0(ALU_in1[14]),
        .I1(Q[10]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[19]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[19]_i_41 
       (.I0(\B_inter_reg[27]_i_22_0 [2]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [2]),
        .I3(ALU_in2[6]),
        .O(\B_inter[19]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[19]_i_52 
       (.I0(\B_inter_reg[27]_i_22_0 [4]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [4]),
        .I3(ALU_in2[8]),
        .O(\B_inter[19]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[19]_i_53 
       (.I0(\B_inter_reg[27]_i_22_0 [3]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [3]),
        .I3(ALU_in2[7]),
        .O(\B_inter[19]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[19]_i_54 
       (.I0(ALU_in1[14]),
        .I1(Q[10]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[19]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[19]_i_55 
       (.I0(\B_inter_reg[27]_i_22_0 [2]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [2]),
        .I3(ALU_in2[6]),
        .O(\B_inter[19]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[23]_i_35 
       (.I0(\B_inter_reg[27]_i_22_0 [6]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [6]),
        .I3(ALU_in2[10]),
        .O(\B_inter[23]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[23]_i_36 
       (.I0(ALU_in1[16]),
        .I1(Q[12]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[23]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[23]_i_37 
       (.I0(ALU_in1[15]),
        .I1(Q[11]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[23]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[23]_i_38 
       (.I0(\B_inter_reg[27]_i_22_0 [5]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [5]),
        .I3(ALU_in2[9]),
        .O(\B_inter[23]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[23]_i_47 
       (.I0(\B_inter_reg[27]_i_22_0 [6]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [6]),
        .I3(ALU_in2[10]),
        .O(\B_inter[23]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[23]_i_48 
       (.I0(ALU_in1[16]),
        .I1(Q[12]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[23]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[23]_i_49 
       (.I0(ALU_in1[15]),
        .I1(Q[11]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[23]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[23]_i_50 
       (.I0(\B_inter_reg[27]_i_22_0 [5]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [5]),
        .I3(ALU_in2[9]),
        .O(\B_inter[23]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[27]_i_42 
       (.I0(ALU_in1[18]),
        .I1(Q[14]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[27]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[27]_i_43 
       (.I0(\B_inter_reg[27]_i_22_0 [8]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [8]),
        .I3(ALU_in2[12]),
        .O(\B_inter[27]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[27]_i_44 
       (.I0(ALU_in1[17]),
        .I1(Q[13]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[27]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[27]_i_45 
       (.I0(\B_inter_reg[27]_i_22_0 [7]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [7]),
        .I3(ALU_in2[11]),
        .O(\B_inter[27]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[27]_i_54 
       (.I0(ALU_in1[18]),
        .I1(Q[14]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[27]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[27]_i_55 
       (.I0(\B_inter_reg[27]_i_22_0 [8]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [8]),
        .I3(ALU_in2[12]),
        .O(\B_inter[27]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[27]_i_56 
       (.I0(ALU_in1[17]),
        .I1(Q[13]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[27]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[27]_i_57 
       (.I0(\B_inter_reg[27]_i_22_0 [7]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [7]),
        .I3(ALU_in2[11]),
        .O(\B_inter[27]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[28]_i_6__1 
       (.I0(data5[28]),
        .I1(data7[28]),
        .I2(\B_inter[31]_i_3 [0]),
        .I3(\B_inter[31]_i_3 [1]),
        .I4(data4[28]),
        .I5(data6[28]),
        .O(\B_inter_reg[31]_i_23_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[29]_i_7__1 
       (.I0(data5[29]),
        .I1(data7[29]),
        .I2(\B_inter[31]_i_3 [0]),
        .I3(\B_inter[31]_i_3 [1]),
        .I4(data4[29]),
        .I5(data6[29]),
        .O(\B_inter_reg[31]_i_23_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[30]_i_6__1 
       (.I0(data5[30]),
        .I1(data7[30]),
        .I2(\B_inter[31]_i_3 [0]),
        .I3(\B_inter[31]_i_3 [1]),
        .I4(data4[30]),
        .I5(data6[30]),
        .O(\B_inter_reg[31]_i_23_2 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[31]_i_55 
       (.I0(ALU_in1[21]),
        .I1(Q[17]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[31]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[31]_i_56 
       (.I0(ALU_in1[20]),
        .I1(Q[16]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[31]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[31]_i_57 
       (.I0(ALU_in1[19]),
        .I1(Q[15]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[31]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[31]_i_63 
       (.I0(ALU_in1[21]),
        .I1(Q[17]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[31]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[31]_i_64 
       (.I0(ALU_in1[20]),
        .I1(Q[16]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[31]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'hA565AA6A)) 
    \B_inter[31]_i_65 
       (.I0(ALU_in1[19]),
        .I1(Q[15]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(\B_inter_reg[31]_i_22_0 [10]),
        .O(\B_inter[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[31]_i_8__1 
       (.I0(data5[31]),
        .I1(data7[31]),
        .I2(\B_inter[31]_i_3 [0]),
        .I3(\B_inter[31]_i_3 [1]),
        .I4(data4[31]),
        .I5(data6[31]),
        .O(\B_inter_reg[31]_i_23_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_38 
       (.I0(ALU_in1[3]),
        .I1(ALU_in2[3]),
        .O(\B_inter[3]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_39 
       (.I0(ALU_in1[2]),
        .I1(ALU_in2[2]),
        .O(\B_inter[3]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_40 
       (.I0(ALU_in1[1]),
        .I1(ALU_in2[1]),
        .O(\B_inter[3]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_41 
       (.I0(ALU_in1[0]),
        .I1(ALU_in2[0]),
        .O(\B_inter[3]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_54 
       (.I0(ALU_in1[3]),
        .I1(ALU_in2[3]),
        .O(\B_inter[3]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_55 
       (.I0(ALU_in1[2]),
        .I1(ALU_in2[2]),
        .O(\B_inter[3]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_56 
       (.I0(ALU_in1[1]),
        .I1(ALU_in2[1]),
        .O(\B_inter[3]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \B_inter[3]_i_57 
       (.I0(ALU_in1[0]),
        .I1(ALU_in2[0]),
        .O(\B_inter[3]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[7]_i_34 
       (.I0(ALU_in1[6]),
        .I1(\B_inter_reg[31]_i_22_0 [2]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[2]),
        .O(\B_inter[7]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[7]_i_35 
       (.I0(ALU_in1[5]),
        .I1(\B_inter_reg[31]_i_22_0 [1]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[1]),
        .O(\B_inter[7]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[7]_i_36 
       (.I0(ALU_in1[4]),
        .I1(\B_inter_reg[31]_i_22_0 [0]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[0]),
        .O(\B_inter[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[7]_i_37 
       (.I0(\B_inter_reg[27]_i_22_0 [0]),
        .I1(\B_inter_reg[7]_i_21_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [0]),
        .I3(ALU_in2[4]),
        .O(\B_inter[7]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[7]_i_44 
       (.I0(ALU_in1[6]),
        .I1(\B_inter_reg[31]_i_22_0 [2]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[2]),
        .O(\B_inter[7]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[7]_i_45 
       (.I0(ALU_in1[5]),
        .I1(\B_inter_reg[31]_i_22_0 [1]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[1]),
        .O(\B_inter[7]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hA656A6A6)) 
    \B_inter[7]_i_46 
       (.I0(ALU_in1[4]),
        .I1(\B_inter_reg[31]_i_22_0 [0]),
        .I2(\B_inter_reg[15]_i_21_0 ),
        .I3(\B_inter_reg[15]_i_21_1 ),
        .I4(Q[0]),
        .O(\B_inter[7]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \B_inter[7]_i_47 
       (.I0(\B_inter_reg[27]_i_22_0 [0]),
        .I1(\B_inter_reg[7]_i_23_0 ),
        .I2(\B_inter_reg[27]_i_22_1 [0]),
        .I3(ALU_in2[4]),
        .O(\B_inter[7]_i_47_n_0 ));
  CARRY4 \B_inter_reg[0]_i_24 
       (.CI(\B_inter_reg[0]_i_30_n_0 ),
        .CO({CO,\B_inter_reg[0]_i_24_n_1 ,\B_inter_reg[0]_i_24_n_2 ,\B_inter_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter[0]_i_12__1 ),
        .O(\NLW_B_inter_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S(\B_inter[0]_i_12__1_0 ));
  CARRY4 \B_inter_reg[0]_i_25 
       (.CI(\B_inter_reg[0]_i_39_n_0 ),
        .CO({\B_inter_reg[31] ,\B_inter_reg[0]_i_25_n_1 ,\B_inter_reg[0]_i_25_n_2 ,\B_inter_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[0]_i_12__1_1 ,\B_inter[0]_i_12__1 [2:0]}),
        .O(\NLW_B_inter_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S(\B_inter[0]_i_12__1_2 ));
  CARRY4 \B_inter_reg[0]_i_30 
       (.CI(\B_inter_reg[0]_i_45_n_0 ),
        .CO({\B_inter_reg[0]_i_30_n_0 ,\B_inter_reg[0]_i_30_n_1 ,\B_inter_reg[0]_i_30_n_2 ,\B_inter_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter_reg[0]_i_25_0 ),
        .O(\NLW_B_inter_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(\B_inter_reg[0]_i_24_0 ));
  CARRY4 \B_inter_reg[0]_i_39 
       (.CI(\B_inter_reg[0]_i_54_n_0 ),
        .CO({\B_inter_reg[0]_i_39_n_0 ,\B_inter_reg[0]_i_39_n_1 ,\B_inter_reg[0]_i_39_n_2 ,\B_inter_reg[0]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter_reg[0]_i_25_0 ),
        .O(\NLW_B_inter_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S(\B_inter_reg[0]_i_25_1 ));
  CARRY4 \B_inter_reg[0]_i_45 
       (.CI(\B_inter_reg[0]_i_59_n_0 ),
        .CO({\B_inter_reg[0]_i_45_n_0 ,\B_inter_reg[0]_i_45_n_1 ,\B_inter_reg[0]_i_45_n_2 ,\B_inter_reg[0]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter_reg[0]_i_39_0 ),
        .O(\NLW_B_inter_reg[0]_i_45_O_UNCONNECTED [3:0]),
        .S(\B_inter_reg[0]_i_30_0 ));
  CARRY4 \B_inter_reg[0]_i_54 
       (.CI(\B_inter_reg[0]_i_68_n_0 ),
        .CO({\B_inter_reg[0]_i_54_n_0 ,\B_inter_reg[0]_i_54_n_1 ,\B_inter_reg[0]_i_54_n_2 ,\B_inter_reg[0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter_reg[0]_i_39_0 ),
        .O(\NLW_B_inter_reg[0]_i_54_O_UNCONNECTED [3:0]),
        .S(\B_inter_reg[0]_i_39_1 ));
  CARRY4 \B_inter_reg[0]_i_59 
       (.CI(1'b0),
        .CO({\B_inter_reg[0]_i_59_n_0 ,\B_inter_reg[0]_i_59_n_1 ,\B_inter_reg[0]_i_59_n_2 ,\B_inter_reg[0]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[3:2],\B_inter_reg[0]_i_45_0 }),
        .O(\NLW_B_inter_reg[0]_i_59_O_UNCONNECTED [3:0]),
        .S(S));
  CARRY4 \B_inter_reg[0]_i_68 
       (.CI(1'b0),
        .CO({\B_inter_reg[0]_i_68_n_0 ,\B_inter_reg[0]_i_68_n_1 ,\B_inter_reg[0]_i_68_n_2 ,\B_inter_reg[0]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\NLW_B_inter_reg[0]_i_68_O_UNCONNECTED [3:0]),
        .S(\B_inter_reg[0]_i_54_0 ));
  CARRY4 \B_inter_reg[11]_i_21 
       (.CI(\B_inter_reg[7]_i_21_n_0 ),
        .CO({\B_inter_reg[11]_i_21_n_0 ,\B_inter_reg[11]_i_21_n_1 ,\B_inter_reg[11]_i_21_n_2 ,\B_inter_reg[11]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(ALU_in1[10:7]),
        .O(\B_inter_reg[27]_0 [11:8]),
        .S({\B_inter[11]_i_34_n_0 ,\B_inter[11]_i_35_n_0 ,\B_inter[11]_i_36_n_0 ,\B_inter[11]_i_37_n_0 }));
  CARRY4 \B_inter_reg[11]_i_22 
       (.CI(\B_inter_reg[7]_i_22_n_0 ),
        .CO({\B_inter_reg[11]_i_22_n_0 ,\B_inter_reg[11]_i_22_n_1 ,\B_inter_reg[11]_i_22_n_2 ,\B_inter_reg[11]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI(ALU_in1[10:7]),
        .O(\B_inter_reg[27]_2 [10:7]),
        .S(\B_inter[8]_i_7__1_0 ));
  CARRY4 \B_inter_reg[11]_i_23 
       (.CI(\B_inter_reg[7]_i_23_n_0 ),
        .CO({\B_inter_reg[11]_i_23_n_0 ,\B_inter_reg[11]_i_23_n_1 ,\B_inter_reg[11]_i_23_n_2 ,\B_inter_reg[11]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(ALU_in1[10:7]),
        .O(\B_inter_reg[27] [11:8]),
        .S({\B_inter[11]_i_42_n_0 ,\B_inter[11]_i_43_n_0 ,\B_inter[11]_i_44_n_0 ,\B_inter[11]_i_45_n_0 }));
  CARRY4 \B_inter_reg[11]_i_24 
       (.CI(\B_inter_reg[7]_i_24_n_0 ),
        .CO({\B_inter_reg[11]_i_24_n_0 ,\B_inter_reg[11]_i_24_n_1 ,\B_inter_reg[11]_i_24_n_2 ,\B_inter_reg[11]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI(ALU_in1[10:7]),
        .O(\B_inter_reg[27]_1 [11:8]),
        .S(\B_inter[8]_i_7__1 ));
  CARRY4 \B_inter_reg[15]_i_21 
       (.CI(\B_inter_reg[11]_i_21_n_0 ),
        .CO({\B_inter_reg[15]_i_21_n_0 ,\B_inter_reg[15]_i_21_n_1 ,\B_inter_reg[15]_i_21_n_2 ,\B_inter_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[12]_i_7__1_0 ,ALU_in1[13:11]}),
        .O(\B_inter_reg[27]_0 [15:12]),
        .S({\B_inter[15]_i_37_n_0 ,\B_inter[15]_i_38_n_0 ,\B_inter[15]_i_39_n_0 ,\B_inter[15]_i_40_n_0 }));
  CARRY4 \B_inter_reg[15]_i_22 
       (.CI(\B_inter_reg[11]_i_22_n_0 ),
        .CO({\B_inter_reg[15]_i_22_n_0 ,\B_inter_reg[15]_i_22_n_1 ,\B_inter_reg[15]_i_22_n_2 ,\B_inter_reg[15]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[12]_i_7__1_3 ,ALU_in1[13:11]}),
        .O(\B_inter_reg[27]_2 [14:11]),
        .S(\B_inter[12]_i_7__1_4 ));
  CARRY4 \B_inter_reg[15]_i_23 
       (.CI(\B_inter_reg[11]_i_23_n_0 ),
        .CO({\B_inter_reg[15]_i_23_n_0 ,\B_inter_reg[15]_i_23_n_1 ,\B_inter_reg[15]_i_23_n_2 ,\B_inter_reg[15]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[12]_i_7__1 ,ALU_in1[13:11]}),
        .O(\B_inter_reg[27] [15:12]),
        .S({\B_inter[15]_i_47_n_0 ,\B_inter[15]_i_48_n_0 ,\B_inter[15]_i_49_n_0 ,\B_inter[15]_i_50_n_0 }));
  CARRY4 \B_inter_reg[15]_i_24 
       (.CI(\B_inter_reg[11]_i_24_n_0 ),
        .CO({\B_inter_reg[15]_i_24_n_0 ,\B_inter_reg[15]_i_24_n_1 ,\B_inter_reg[15]_i_24_n_2 ,\B_inter_reg[15]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[12]_i_7__1_1 ,ALU_in1[13:11]}),
        .O(\B_inter_reg[27]_1 [15:12]),
        .S(\B_inter[12]_i_7__1_2 ));
  CARRY4 \B_inter_reg[19]_i_21 
       (.CI(\B_inter_reg[15]_i_21_n_0 ),
        .CO({\B_inter_reg[19]_i_21_n_0 ,\B_inter_reg[19]_i_21_n_1 ,\B_inter_reg[19]_i_21_n_2 ,\B_inter_reg[19]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[16]_i_7__1_0 [2:1],ALU_in1[14],\B_inter[16]_i_7__1_0 [0]}),
        .O(\B_inter_reg[27]_0 [19:16]),
        .S({\B_inter[19]_i_38_n_0 ,\B_inter[19]_i_39_n_0 ,\B_inter[19]_i_40_n_0 ,\B_inter[19]_i_41_n_0 }));
  CARRY4 \B_inter_reg[19]_i_22 
       (.CI(\B_inter_reg[15]_i_22_n_0 ),
        .CO({\B_inter_reg[19]_i_22_n_0 ,\B_inter_reg[19]_i_22_n_1 ,\B_inter_reg[19]_i_22_n_2 ,\B_inter_reg[19]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[16]_i_7__1_3 [2:1],ALU_in1[14],\B_inter[16]_i_7__1_3 [0]}),
        .O(\B_inter_reg[27]_2 [18:15]),
        .S(\B_inter[16]_i_7__1_4 ));
  CARRY4 \B_inter_reg[19]_i_23 
       (.CI(\B_inter_reg[15]_i_23_n_0 ),
        .CO({\B_inter_reg[19]_i_23_n_0 ,\B_inter_reg[19]_i_23_n_1 ,\B_inter_reg[19]_i_23_n_2 ,\B_inter_reg[19]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[16]_i_7__1 [2:1],ALU_in1[14],\B_inter[16]_i_7__1 [0]}),
        .O(\B_inter_reg[27] [19:16]),
        .S({\B_inter[19]_i_52_n_0 ,\B_inter[19]_i_53_n_0 ,\B_inter[19]_i_54_n_0 ,\B_inter[19]_i_55_n_0 }));
  CARRY4 \B_inter_reg[19]_i_24 
       (.CI(\B_inter_reg[15]_i_24_n_0 ),
        .CO({\B_inter_reg[19]_i_24_n_0 ,\B_inter_reg[19]_i_24_n_1 ,\B_inter_reg[19]_i_24_n_2 ,\B_inter_reg[19]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[16]_i_7__1_1 [2:1],ALU_in1[14],\B_inter[16]_i_7__1_1 [0]}),
        .O(\B_inter_reg[27]_1 [19:16]),
        .S(\B_inter[16]_i_7__1_2 ));
  CARRY4 \B_inter_reg[23]_i_21 
       (.CI(\B_inter_reg[19]_i_21_n_0 ),
        .CO({\B_inter_reg[23]_i_21_n_0 ,\B_inter_reg[23]_i_21_n_1 ,\B_inter_reg[23]_i_21_n_2 ,\B_inter_reg[23]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[20]_i_7__1_0 [1],ALU_in1[16:15],\B_inter[20]_i_7__1_0 [0]}),
        .O(\B_inter_reg[27]_0 [23:20]),
        .S({\B_inter[23]_i_35_n_0 ,\B_inter[23]_i_36_n_0 ,\B_inter[23]_i_37_n_0 ,\B_inter[23]_i_38_n_0 }));
  CARRY4 \B_inter_reg[23]_i_22 
       (.CI(\B_inter_reg[19]_i_22_n_0 ),
        .CO({\B_inter_reg[23]_i_22_n_0 ,\B_inter_reg[23]_i_22_n_1 ,\B_inter_reg[23]_i_22_n_2 ,\B_inter_reg[23]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[20]_i_7__1_3 [1],ALU_in1[16:15],\B_inter[20]_i_7__1_3 [0]}),
        .O(\B_inter_reg[27]_2 [22:19]),
        .S(\B_inter[20]_i_7__1_4 ));
  CARRY4 \B_inter_reg[23]_i_23 
       (.CI(\B_inter_reg[19]_i_23_n_0 ),
        .CO({\B_inter_reg[23]_i_23_n_0 ,\B_inter_reg[23]_i_23_n_1 ,\B_inter_reg[23]_i_23_n_2 ,\B_inter_reg[23]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[20]_i_7__1 [1],ALU_in1[16:15],\B_inter[20]_i_7__1 [0]}),
        .O(\B_inter_reg[27] [23:20]),
        .S({\B_inter[23]_i_47_n_0 ,\B_inter[23]_i_48_n_0 ,\B_inter[23]_i_49_n_0 ,\B_inter[23]_i_50_n_0 }));
  CARRY4 \B_inter_reg[23]_i_24 
       (.CI(\B_inter_reg[19]_i_24_n_0 ),
        .CO({\B_inter_reg[23]_i_24_n_0 ,\B_inter_reg[23]_i_24_n_1 ,\B_inter_reg[23]_i_24_n_2 ,\B_inter_reg[23]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\B_inter[20]_i_7__1_1 [1],ALU_in1[16:15],\B_inter[20]_i_7__1_1 [0]}),
        .O(\B_inter_reg[27]_1 [23:20]),
        .S(\B_inter[20]_i_7__1_2 ));
  CARRY4 \B_inter_reg[27]_i_20 
       (.CI(\B_inter_reg[23]_i_21_n_0 ),
        .CO({\B_inter_reg[27]_i_20_n_0 ,\B_inter_reg[27]_i_20_n_1 ,\B_inter_reg[27]_i_20_n_2 ,\B_inter_reg[27]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[18],\B_inter[24]_i_7__1_0 [1],ALU_in1[17],\B_inter[24]_i_7__1_0 [0]}),
        .O(\B_inter_reg[27]_0 [27:24]),
        .S({\B_inter[27]_i_42_n_0 ,\B_inter[27]_i_43_n_0 ,\B_inter[27]_i_44_n_0 ,\B_inter[27]_i_45_n_0 }));
  CARRY4 \B_inter_reg[27]_i_21 
       (.CI(\B_inter_reg[23]_i_22_n_0 ),
        .CO({\B_inter_reg[27]_i_21_n_0 ,\B_inter_reg[27]_i_21_n_1 ,\B_inter_reg[27]_i_21_n_2 ,\B_inter_reg[27]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[18],\B_inter[24]_i_7__1_3 [1],ALU_in1[17],\B_inter[24]_i_7__1_3 [0]}),
        .O(\B_inter_reg[27]_2 [26:23]),
        .S(\B_inter[24]_i_7__1_4 ));
  CARRY4 \B_inter_reg[27]_i_22 
       (.CI(\B_inter_reg[23]_i_23_n_0 ),
        .CO({\B_inter_reg[27]_i_22_n_0 ,\B_inter_reg[27]_i_22_n_1 ,\B_inter_reg[27]_i_22_n_2 ,\B_inter_reg[27]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[18],\B_inter[24]_i_7__1 [1],ALU_in1[17],\B_inter[24]_i_7__1 [0]}),
        .O(\B_inter_reg[27] [27:24]),
        .S({\B_inter[27]_i_54_n_0 ,\B_inter[27]_i_55_n_0 ,\B_inter[27]_i_56_n_0 ,\B_inter[27]_i_57_n_0 }));
  CARRY4 \B_inter_reg[27]_i_23 
       (.CI(\B_inter_reg[23]_i_24_n_0 ),
        .CO({\B_inter_reg[27]_i_23_n_0 ,\B_inter_reg[27]_i_23_n_1 ,\B_inter_reg[27]_i_23_n_2 ,\B_inter_reg[27]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[18],\B_inter[24]_i_7__1_1 [1],ALU_in1[17],\B_inter[24]_i_7__1_1 [0]}),
        .O(\B_inter_reg[27]_1 [27:24]),
        .S(\B_inter[24]_i_7__1_2 ));
  CARRY4 \B_inter_reg[31]_i_20 
       (.CI(\B_inter_reg[27]_i_20_n_0 ),
        .CO({\NLW_B_inter_reg[31]_i_20_CO_UNCONNECTED [3],\B_inter_reg[31]_i_20_n_1 ,\B_inter_reg[31]_i_20_n_2 ,\B_inter_reg[31]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ALU_in1[21:19]}),
        .O(data5),
        .S({\B_inter[28]_i_6__1_1 ,\B_inter[31]_i_55_n_0 ,\B_inter[31]_i_56_n_0 ,\B_inter[31]_i_57_n_0 }));
  CARRY4 \B_inter_reg[31]_i_21 
       (.CI(\B_inter_reg[27]_i_21_n_0 ),
        .CO({\NLW_B_inter_reg[31]_i_21_CO_UNCONNECTED [3],\B_inter_reg[31]_i_21_n_1 ,\B_inter_reg[31]_i_21_n_2 ,\B_inter_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ALU_in1[21:19]}),
        .O(data7),
        .S(\B_inter[28]_i_6__1_3 ));
  CARRY4 \B_inter_reg[31]_i_22 
       (.CI(\B_inter_reg[27]_i_22_n_0 ),
        .CO({\NLW_B_inter_reg[31]_i_22_CO_UNCONNECTED [3],\B_inter_reg[31]_i_22_n_1 ,\B_inter_reg[31]_i_22_n_2 ,\B_inter_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ALU_in1[21:19]}),
        .O(data4),
        .S({\B_inter[28]_i_6__1_0 ,\B_inter[31]_i_63_n_0 ,\B_inter[31]_i_64_n_0 ,\B_inter[31]_i_65_n_0 }));
  CARRY4 \B_inter_reg[31]_i_23 
       (.CI(\B_inter_reg[27]_i_23_n_0 ),
        .CO({\NLW_B_inter_reg[31]_i_23_CO_UNCONNECTED [3],\B_inter_reg[31]_i_23_n_1 ,\B_inter_reg[31]_i_23_n_2 ,\B_inter_reg[31]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ALU_in1[21:19]}),
        .O(data6),
        .S(\B_inter[28]_i_6__1_2 ));
  CARRY4 \B_inter_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\B_inter_reg[3]_i_21_n_0 ,\B_inter_reg[3]_i_21_n_1 ,\B_inter_reg[3]_i_21_n_2 ,\B_inter_reg[3]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter[1]_i_7__1 ),
        .O({\B_inter_reg[27]_0 [3:1],\NLW_B_inter_reg[3]_i_21_O_UNCONNECTED [0]}),
        .S({\B_inter[3]_i_38_n_0 ,\B_inter[3]_i_39_n_0 ,\B_inter[3]_i_40_n_0 ,\B_inter[3]_i_41_n_0 }));
  CARRY4 \B_inter_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\B_inter_reg[3]_i_22_n_0 ,\B_inter_reg[3]_i_22_n_1 ,\B_inter_reg[3]_i_22_n_2 ,\B_inter_reg[3]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI(\B_inter[1]_i_7__1_0 ),
        .O({\B_inter_reg[27]_2 [2:0],\NLW_B_inter_reg[3]_i_22_O_UNCONNECTED [0]}),
        .S(\B_inter[1]_i_7__1_1 ));
  CARRY4 \B_inter_reg[3]_i_23 
       (.CI(1'b0),
        .CO({\B_inter_reg[3]_i_23_n_0 ,\B_inter_reg[3]_i_23_n_1 ,\B_inter_reg[3]_i_23_n_2 ,\B_inter_reg[3]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(\B_inter[0]_i_14 ),
        .O({\B_inter_reg[27] [3:1],\B_inter_reg[27]_0 [0]}),
        .S({\B_inter[3]_i_54_n_0 ,\B_inter[3]_i_55_n_0 ,\B_inter[3]_i_56_n_0 ,\B_inter[3]_i_57_n_0 }));
  CARRY4 \B_inter_reg[3]_i_24 
       (.CI(1'b0),
        .CO({\B_inter_reg[3]_i_24_n_0 ,\B_inter_reg[3]_i_24_n_1 ,\B_inter_reg[3]_i_24_n_2 ,\B_inter_reg[3]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI(\B_inter[0]_i_14_0 ),
        .O(\B_inter_reg[27]_1 [3:0]),
        .S(\B_inter[0]_i_14_1 ));
  CARRY4 \B_inter_reg[7]_i_21 
       (.CI(\B_inter_reg[3]_i_21_n_0 ),
        .CO({\B_inter_reg[7]_i_21_n_0 ,\B_inter_reg[7]_i_21_n_1 ,\B_inter_reg[7]_i_21_n_2 ,\B_inter_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[6:4],\B_inter[4]_i_7__1_0 }),
        .O(\B_inter_reg[27]_0 [7:4]),
        .S({\B_inter[7]_i_34_n_0 ,\B_inter[7]_i_35_n_0 ,\B_inter[7]_i_36_n_0 ,\B_inter[7]_i_37_n_0 }));
  CARRY4 \B_inter_reg[7]_i_22 
       (.CI(\B_inter_reg[3]_i_22_n_0 ),
        .CO({\B_inter_reg[7]_i_22_n_0 ,\B_inter_reg[7]_i_22_n_1 ,\B_inter_reg[7]_i_22_n_2 ,\B_inter_reg[7]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[6:4],\B_inter[4]_i_7__1_3 }),
        .O(\B_inter_reg[27]_2 [6:3]),
        .S(\B_inter[4]_i_7__1_4 ));
  CARRY4 \B_inter_reg[7]_i_23 
       (.CI(\B_inter_reg[3]_i_23_n_0 ),
        .CO({\B_inter_reg[7]_i_23_n_0 ,\B_inter_reg[7]_i_23_n_1 ,\B_inter_reg[7]_i_23_n_2 ,\B_inter_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[6:4],\B_inter[4]_i_7__1 }),
        .O(\B_inter_reg[27] [7:4]),
        .S({\B_inter[7]_i_44_n_0 ,\B_inter[7]_i_45_n_0 ,\B_inter[7]_i_46_n_0 ,\B_inter[7]_i_47_n_0 }));
  CARRY4 \B_inter_reg[7]_i_24 
       (.CI(\B_inter_reg[3]_i_24_n_0 ),
        .CO({\B_inter_reg[7]_i_24_n_0 ,\B_inter_reg[7]_i_24_n_1 ,\B_inter_reg[7]_i_24_n_2 ,\B_inter_reg[7]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({ALU_in1[6:4],\B_inter[4]_i_7__1_1 }),
        .O(\B_inter_reg[27]_1 [7:4]),
        .S(\B_inter[4]_i_7__1_2 ));
endmodule

(* ORIG_REF_NAME = "ALU_control" *) 
module Lab_4_top_level_0_0_ALU_control
   (D,
    Q,
    \ALUOp_reg[2]_0 ,
    \ALUOp_reg[1]_0 ,
    \ALUOp_reg[1]_1 ,
    \B_inter[31]_i_14 ,
    \B_inter_reg[27] ,
    \ALUOp_reg[1]_2 ,
    \ALUOp_reg[0]_0 ,
    \ALUOp_reg[2]_1 ,
    \B_inter_reg[29] ,
    data13,
    ALU_in1,
    ALU_in2,
    O,
    data4,
    \B_inter[0]_i_4_0 ,
    \B_inter_reg[0] ,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[0]_1 ,
    data12,
    \B_inter_reg[31] ,
    \B_inter_reg[31]_0 ,
    data14,
    \B_inter_reg[31]_1 ,
    \B_inter_reg[31]_2 ,
    \B_inter_reg[31]_3 ,
    \B_inter_reg[20] ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[20]_2 ,
    \B_inter_reg[20]_3 ,
    \B_inter_reg[21] ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[21]_2 ,
    \B_inter_reg[22] ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[22]_2 ,
    \B_inter_reg[23] ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[24] ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[24]_2 ,
    \B_inter_reg[25] ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[25]_2 ,
    \B_inter_reg[26] ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[26]_2 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[27]_2 ,
    \B_inter_reg[28] ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[29]_2 ,
    \B_inter_reg[30] ,
    \B_inter_reg[30]_0 ,
    \B_inter[0]_i_3_0 ,
    \B_inter[0]_i_3_1 ,
    \B_inter_reg[1] ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[1]_2 ,
    \B_inter_reg[1]_3 ,
    \B_inter_reg[1]_4 ,
    \B_inter_reg[1]_5 ,
    \B_inter_reg[2] ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[2]_2 ,
    \B_inter_reg[3] ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[3]_2 ,
    \B_inter_reg[4] ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[4]_2 ,
    \B_inter_reg[5] ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[5]_2 ,
    \B_inter_reg[6] ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[6]_2 ,
    \B_inter_reg[7] ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[7]_2 ,
    \B_inter_reg[8] ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[8]_2 ,
    \B_inter_reg[9] ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[9]_2 ,
    \B_inter_reg[10] ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[10]_2 ,
    \B_inter_reg[11] ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[11]_2 ,
    \B_inter_reg[12] ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[12]_2 ,
    \B_inter_reg[13] ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[13]_2 ,
    \B_inter_reg[14] ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[14]_2 ,
    \B_inter_reg[15] ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16] ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17] ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18] ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19] ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[19]_2 ,
    \B_inter_reg[0]_2 ,
    \B_inter_reg[0]_3 ,
    \B_inter_reg[0]_4 ,
    \B_inter_reg[1]_6 ,
    \B_inter_reg[2]_3 ,
    \B_inter_reg[3]_3 ,
    \B_inter_reg[4]_3 ,
    \B_inter_reg[5]_3 ,
    \B_inter_reg[6]_3 ,
    \B_inter_reg[7]_3 ,
    \B_inter_reg[8]_3 ,
    \B_inter_reg[9]_3 ,
    \B_inter_reg[10]_3 ,
    \B_inter_reg[11]_3 ,
    \B_inter_reg[12]_3 ,
    \B_inter_reg[13]_3 ,
    \B_inter_reg[14]_3 ,
    \B_inter_reg[15]_2 ,
    \B_inter_reg[16]_2 ,
    \B_inter_reg[17]_2 ,
    \B_inter_reg[18]_2 ,
    \B_inter_reg[19]_3 ,
    \B_inter_reg[20]_4 ,
    \B_inter_reg[21]_3 ,
    \B_inter_reg[22]_3 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[24]_3 ,
    \B_inter_reg[25]_3 ,
    \B_inter_reg[26]_3 ,
    \B_inter_reg[27]_3 ,
    \B_inter_reg[28]_2 ,
    \B_inter_reg[29]_3 ,
    \B_inter_reg[30]_1 ,
    \B_inter[29]_i_2__0_0 ,
    \B_inter[29]_i_2__0_1 ,
    \B_inter[29]_i_2__0_2 ,
    \B_inter[30]_i_2_0 ,
    \B_inter[30]_i_2_1 ,
    \B_inter[30]_i_2_2 ,
    shift_sig,
    \B_inter_reg[15]_3 ,
    \B_inter_reg[15]_4 ,
    \B_inter_reg[15]_5 ,
    \B_inter_reg[16]_3 ,
    \B_inter_reg[16]_4 ,
    \B_inter_reg[16]_5 ,
    \B_inter_reg[17]_3 ,
    \B_inter_reg[17]_4 ,
    \B_inter_reg[17]_5 ,
    \B_inter_reg[18]_3 ,
    \B_inter_reg[18]_4 ,
    \B_inter_reg[18]_5 ,
    \B_inter_reg[29]_4 ,
    \B_inter_reg[0]_5 ,
    \B_inter_reg[20]_5 ,
    \B_inter_reg[21]_4 ,
    \B_inter_reg[22]_4 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[24]_4 ,
    \B_inter_reg[25]_4 ,
    \B_inter_reg[26]_4 ,
    \B_inter_reg[28]_3 ,
    \B_inter_reg[29]_5 ,
    \B_inter_reg[1]_7 ,
    \B_inter_reg[2]_4 ,
    \B_inter_reg[2]_5 ,
    \B_inter_reg[3]_4 ,
    \B_inter_reg[4]_4 ,
    \B_inter_reg[5]_4 ,
    \B_inter_reg[6]_4 ,
    \B_inter_reg[7]_4 ,
    \B_inter_reg[8]_4 ,
    \B_inter_reg[9]_4 ,
    \B_inter_reg[10]_4 ,
    \B_inter_reg[11]_4 ,
    \B_inter_reg[12]_4 ,
    \B_inter_reg[13]_4 ,
    \B_inter_reg[14]_4 ,
    \B_inter_reg[15]_6 ,
    \B_inter_reg[16]_6 ,
    \B_inter_reg[17]_6 ,
    \B_inter_reg[18]_6 ,
    \B_inter_reg[19]_4 ,
    \B_inter_reg[0]_6 ,
    E,
    AR,
    \B_inter_reg[0]_7 );
  output [31:0]D;
  output [3:0]Q;
  output \ALUOp_reg[2]_0 ;
  output \ALUOp_reg[1]_0 ;
  output \ALUOp_reg[1]_1 ;
  output \B_inter[31]_i_14 ;
  output \B_inter_reg[27] ;
  output \ALUOp_reg[1]_2 ;
  output \ALUOp_reg[0]_0 ;
  output \ALUOp_reg[2]_1 ;
  output [28:0]\B_inter_reg[29] ;
  input [0:0]data13;
  input [23:0]ALU_in1;
  input [29:0]ALU_in2;
  input [0:0]O;
  input [0:0]data4;
  input [0:0]\B_inter[0]_i_4_0 ;
  input \B_inter_reg[0] ;
  input \B_inter_reg[0]_0 ;
  input \B_inter_reg[0]_1 ;
  input [1:0]data12;
  input \B_inter_reg[31] ;
  input \B_inter_reg[31]_0 ;
  input [0:0]data14;
  input \B_inter_reg[31]_1 ;
  input \B_inter_reg[31]_2 ;
  input \B_inter_reg[31]_3 ;
  input \B_inter_reg[20] ;
  input \B_inter_reg[20]_0 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[20]_2 ;
  input \B_inter_reg[20]_3 ;
  input \B_inter_reg[21] ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[21]_2 ;
  input \B_inter_reg[22] ;
  input \B_inter_reg[22]_0 ;
  input \B_inter_reg[22]_1 ;
  input \B_inter_reg[22]_2 ;
  input \B_inter_reg[23] ;
  input \B_inter_reg[23]_0 ;
  input \B_inter_reg[23]_1 ;
  input \B_inter_reg[23]_2 ;
  input \B_inter_reg[24] ;
  input \B_inter_reg[24]_0 ;
  input \B_inter_reg[24]_1 ;
  input \B_inter_reg[24]_2 ;
  input \B_inter_reg[25] ;
  input \B_inter_reg[25]_0 ;
  input \B_inter_reg[25]_1 ;
  input \B_inter_reg[25]_2 ;
  input \B_inter_reg[26] ;
  input \B_inter_reg[26]_0 ;
  input \B_inter_reg[26]_1 ;
  input \B_inter_reg[26]_2 ;
  input \B_inter_reg[27]_0 ;
  input \B_inter_reg[27]_1 ;
  input \B_inter_reg[27]_2 ;
  input \B_inter_reg[28] ;
  input \B_inter_reg[28]_0 ;
  input \B_inter_reg[28]_1 ;
  input \B_inter_reg[29]_0 ;
  input \B_inter_reg[29]_1 ;
  input \B_inter_reg[29]_2 ;
  input \B_inter_reg[30] ;
  input \B_inter_reg[30]_0 ;
  input \B_inter[0]_i_3_0 ;
  input \B_inter[0]_i_3_1 ;
  input \B_inter_reg[1] ;
  input \B_inter_reg[1]_0 ;
  input \B_inter_reg[1]_1 ;
  input \B_inter_reg[1]_2 ;
  input \B_inter_reg[1]_3 ;
  input \B_inter_reg[1]_4 ;
  input \B_inter_reg[1]_5 ;
  input \B_inter_reg[2] ;
  input \B_inter_reg[2]_0 ;
  input \B_inter_reg[2]_1 ;
  input \B_inter_reg[2]_2 ;
  input \B_inter_reg[3] ;
  input \B_inter_reg[3]_0 ;
  input \B_inter_reg[3]_1 ;
  input \B_inter_reg[3]_2 ;
  input \B_inter_reg[4] ;
  input \B_inter_reg[4]_0 ;
  input \B_inter_reg[4]_1 ;
  input \B_inter_reg[4]_2 ;
  input \B_inter_reg[5] ;
  input \B_inter_reg[5]_0 ;
  input \B_inter_reg[5]_1 ;
  input \B_inter_reg[5]_2 ;
  input \B_inter_reg[6] ;
  input \B_inter_reg[6]_0 ;
  input \B_inter_reg[6]_1 ;
  input \B_inter_reg[6]_2 ;
  input \B_inter_reg[7] ;
  input \B_inter_reg[7]_0 ;
  input \B_inter_reg[7]_1 ;
  input \B_inter_reg[7]_2 ;
  input \B_inter_reg[8] ;
  input \B_inter_reg[8]_0 ;
  input \B_inter_reg[8]_1 ;
  input \B_inter_reg[8]_2 ;
  input \B_inter_reg[9] ;
  input \B_inter_reg[9]_0 ;
  input \B_inter_reg[9]_1 ;
  input \B_inter_reg[9]_2 ;
  input \B_inter_reg[10] ;
  input \B_inter_reg[10]_0 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[10]_2 ;
  input \B_inter_reg[11] ;
  input \B_inter_reg[11]_0 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[11]_2 ;
  input \B_inter_reg[12] ;
  input \B_inter_reg[12]_0 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[12]_2 ;
  input \B_inter_reg[13] ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[13]_2 ;
  input \B_inter_reg[14] ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[14]_2 ;
  input \B_inter_reg[15] ;
  input \B_inter_reg[15]_0 ;
  input \B_inter_reg[15]_1 ;
  input \B_inter_reg[16] ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[17] ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[18] ;
  input \B_inter_reg[18]_0 ;
  input \B_inter_reg[18]_1 ;
  input \B_inter_reg[19] ;
  input \B_inter_reg[19]_0 ;
  input \B_inter_reg[19]_1 ;
  input \B_inter_reg[19]_2 ;
  input \B_inter_reg[0]_2 ;
  input \B_inter_reg[0]_3 ;
  input \B_inter_reg[0]_4 ;
  input \B_inter_reg[1]_6 ;
  input \B_inter_reg[2]_3 ;
  input \B_inter_reg[3]_3 ;
  input \B_inter_reg[4]_3 ;
  input \B_inter_reg[5]_3 ;
  input \B_inter_reg[6]_3 ;
  input \B_inter_reg[7]_3 ;
  input \B_inter_reg[8]_3 ;
  input \B_inter_reg[9]_3 ;
  input \B_inter_reg[10]_3 ;
  input \B_inter_reg[11]_3 ;
  input \B_inter_reg[12]_3 ;
  input \B_inter_reg[13]_3 ;
  input \B_inter_reg[14]_3 ;
  input \B_inter_reg[15]_2 ;
  input \B_inter_reg[16]_2 ;
  input \B_inter_reg[17]_2 ;
  input \B_inter_reg[18]_2 ;
  input \B_inter_reg[19]_3 ;
  input \B_inter_reg[20]_4 ;
  input \B_inter_reg[21]_3 ;
  input \B_inter_reg[22]_3 ;
  input \B_inter_reg[23]_3 ;
  input \B_inter_reg[24]_3 ;
  input \B_inter_reg[25]_3 ;
  input \B_inter_reg[26]_3 ;
  input \B_inter_reg[27]_3 ;
  input \B_inter_reg[28]_2 ;
  input \B_inter_reg[29]_3 ;
  input \B_inter_reg[30]_1 ;
  input [25:0]\B_inter[29]_i_2__0_0 ;
  input \B_inter[29]_i_2__0_1 ;
  input [25:0]\B_inter[29]_i_2__0_2 ;
  input [0:0]\B_inter[30]_i_2_0 ;
  input \B_inter[30]_i_2_1 ;
  input \B_inter[30]_i_2_2 ;
  input shift_sig;
  input \B_inter_reg[15]_3 ;
  input \B_inter_reg[15]_4 ;
  input \B_inter_reg[15]_5 ;
  input \B_inter_reg[16]_3 ;
  input \B_inter_reg[16]_4 ;
  input \B_inter_reg[16]_5 ;
  input \B_inter_reg[17]_3 ;
  input \B_inter_reg[17]_4 ;
  input \B_inter_reg[17]_5 ;
  input \B_inter_reg[18]_3 ;
  input \B_inter_reg[18]_4 ;
  input \B_inter_reg[18]_5 ;
  input [28:0]\B_inter_reg[29]_4 ;
  input [0:0]\B_inter_reg[0]_5 ;
  input \B_inter_reg[20]_5 ;
  input \B_inter_reg[21]_4 ;
  input \B_inter_reg[22]_4 ;
  input \B_inter_reg[23]_4 ;
  input \B_inter_reg[24]_4 ;
  input \B_inter_reg[25]_4 ;
  input \B_inter_reg[26]_4 ;
  input \B_inter_reg[28]_3 ;
  input \B_inter_reg[29]_5 ;
  input \B_inter_reg[1]_7 ;
  input \B_inter_reg[2]_4 ;
  input \B_inter_reg[2]_5 ;
  input \B_inter_reg[3]_4 ;
  input \B_inter_reg[4]_4 ;
  input \B_inter_reg[5]_4 ;
  input \B_inter_reg[6]_4 ;
  input \B_inter_reg[7]_4 ;
  input \B_inter_reg[8]_4 ;
  input \B_inter_reg[9]_4 ;
  input \B_inter_reg[10]_4 ;
  input \B_inter_reg[11]_4 ;
  input \B_inter_reg[12]_4 ;
  input \B_inter_reg[13]_4 ;
  input \B_inter_reg[14]_4 ;
  input \B_inter_reg[15]_6 ;
  input \B_inter_reg[16]_6 ;
  input \B_inter_reg[17]_6 ;
  input \B_inter_reg[18]_6 ;
  input \B_inter_reg[19]_4 ;
  input [3:0]\B_inter_reg[0]_6 ;
  input [3:0]E;
  input [2:0]AR;
  input \B_inter_reg[0]_7 ;

  wire \ALUOp_reg[0]_0 ;
  wire \ALUOp_reg[1]_0 ;
  wire \ALUOp_reg[1]_1 ;
  wire \ALUOp_reg[1]_2 ;
  wire \ALUOp_reg[2]_0 ;
  wire \ALUOp_reg[2]_1 ;
  wire [23:0]ALU_in1;
  wire [29:0]ALU_in2;
  wire [2:0]AR;
  wire \B_inter[0]_i_10__1_n_0 ;
  wire \B_inter[0]_i_14_n_0 ;
  wire \B_inter[0]_i_16_n_0 ;
  wire \B_inter[0]_i_28_n_0 ;
  wire \B_inter[0]_i_2_n_0 ;
  wire \B_inter[0]_i_3_0 ;
  wire \B_inter[0]_i_3_1 ;
  wire \B_inter[0]_i_3__0_n_0 ;
  wire \B_inter[0]_i_3_n_0 ;
  wire [0:0]\B_inter[0]_i_4_0 ;
  wire \B_inter[0]_i_4_n_0 ;
  wire \B_inter[10]_i_2__0_n_0 ;
  wire \B_inter[10]_i_6__1_n_0 ;
  wire \B_inter[10]_i_8__1_n_0 ;
  wire \B_inter[11]_i_2__0_n_0 ;
  wire \B_inter[11]_i_6__1_n_0 ;
  wire \B_inter[11]_i_8__1_n_0 ;
  wire \B_inter[12]_i_2__0_n_0 ;
  wire \B_inter[12]_i_6__1_n_0 ;
  wire \B_inter[12]_i_8__1_n_0 ;
  wire \B_inter[13]_i_2__0_n_0 ;
  wire \B_inter[13]_i_6__1_n_0 ;
  wire \B_inter[13]_i_8__1_n_0 ;
  wire \B_inter[14]_i_2__0_n_0 ;
  wire \B_inter[14]_i_6__1_n_0 ;
  wire \B_inter[14]_i_8__1_n_0 ;
  wire \B_inter[15]_i_2__0_n_0 ;
  wire \B_inter[15]_i_6__1_n_0 ;
  wire \B_inter[15]_i_8__1_n_0 ;
  wire \B_inter[16]_i_2__0_n_0 ;
  wire \B_inter[16]_i_6__1_n_0 ;
  wire \B_inter[16]_i_8__1_n_0 ;
  wire \B_inter[17]_i_2__0_n_0 ;
  wire \B_inter[17]_i_6__1_n_0 ;
  wire \B_inter[17]_i_8__1_n_0 ;
  wire \B_inter[18]_i_2__0_n_0 ;
  wire \B_inter[18]_i_6__1_n_0 ;
  wire \B_inter[18]_i_8__1_n_0 ;
  wire \B_inter[19]_i_2__0_n_0 ;
  wire \B_inter[19]_i_6__1_n_0 ;
  wire \B_inter[19]_i_8__1_n_0 ;
  wire \B_inter[1]_i_2__0_n_0 ;
  wire \B_inter[1]_i_2_n_0 ;
  wire \B_inter[1]_i_4_n_0 ;
  wire \B_inter[1]_i_8__1_n_0 ;
  wire \B_inter[20]_i_2__0_n_0 ;
  wire \B_inter[20]_i_6__1_n_0 ;
  wire \B_inter[20]_i_8__1_n_0 ;
  wire \B_inter[21]_i_2__0_n_0 ;
  wire \B_inter[21]_i_6__1_n_0 ;
  wire \B_inter[21]_i_8__1_n_0 ;
  wire \B_inter[22]_i_2__0_n_0 ;
  wire \B_inter[22]_i_6__1_n_0 ;
  wire \B_inter[22]_i_8__1_n_0 ;
  wire \B_inter[23]_i_2__0_n_0 ;
  wire \B_inter[23]_i_6__1_n_0 ;
  wire \B_inter[23]_i_8__1_n_0 ;
  wire \B_inter[24]_i_2__0_n_0 ;
  wire \B_inter[24]_i_6__1_n_0 ;
  wire \B_inter[24]_i_8__1_n_0 ;
  wire \B_inter[25]_i_2__0_n_0 ;
  wire \B_inter[25]_i_6__1_n_0 ;
  wire \B_inter[25]_i_8__1_n_0 ;
  wire \B_inter[26]_i_2__0_n_0 ;
  wire \B_inter[26]_i_6__1_n_0 ;
  wire \B_inter[26]_i_8__1_n_0 ;
  wire \B_inter[27]_i_7__1_n_0 ;
  wire \B_inter[28]_i_2__0_n_0 ;
  wire \B_inter[28]_i_7__1_n_0 ;
  wire [25:0]\B_inter[29]_i_2__0_0 ;
  wire \B_inter[29]_i_2__0_1 ;
  wire [25:0]\B_inter[29]_i_2__0_2 ;
  wire \B_inter[29]_i_2__0_n_0 ;
  wire \B_inter[29]_i_8__1_n_0 ;
  wire \B_inter[2]_i_2__0_n_0 ;
  wire \B_inter[2]_i_4_n_0 ;
  wire \B_inter[2]_i_8__1_n_0 ;
  wire [0:0]\B_inter[30]_i_2_0 ;
  wire \B_inter[30]_i_2_1 ;
  wire \B_inter[30]_i_2_2 ;
  wire \B_inter[30]_i_2_n_0 ;
  wire \B_inter[30]_i_7__1_n_0 ;
  wire \B_inter[31]_i_14 ;
  wire \B_inter[31]_i_3_n_0 ;
  wire \B_inter[31]_i_4_n_0 ;
  wire \B_inter[31]_i_7__1_n_0 ;
  wire \B_inter[3]_i_2__0_n_0 ;
  wire \B_inter[3]_i_6__1_n_0 ;
  wire \B_inter[3]_i_8__1_n_0 ;
  wire \B_inter[4]_i_2__0_n_0 ;
  wire \B_inter[4]_i_6__1_n_0 ;
  wire \B_inter[4]_i_8__1_n_0 ;
  wire \B_inter[5]_i_2__0_n_0 ;
  wire \B_inter[5]_i_6__1_n_0 ;
  wire \B_inter[5]_i_8__1_n_0 ;
  wire \B_inter[6]_i_2__0_n_0 ;
  wire \B_inter[6]_i_6__1_n_0 ;
  wire \B_inter[6]_i_8__1_n_0 ;
  wire \B_inter[7]_i_2__0_n_0 ;
  wire \B_inter[7]_i_6__1_n_0 ;
  wire \B_inter[7]_i_8__1_n_0 ;
  wire \B_inter[8]_i_2__0_n_0 ;
  wire \B_inter[8]_i_6__1_n_0 ;
  wire \B_inter[8]_i_8__1_n_0 ;
  wire \B_inter[9]_i_2__0_n_0 ;
  wire \B_inter[9]_i_6__1_n_0 ;
  wire \B_inter[9]_i_8__1_n_0 ;
  wire \B_inter_reg[0] ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_2 ;
  wire \B_inter_reg[0]_3 ;
  wire \B_inter_reg[0]_4 ;
  wire [0:0]\B_inter_reg[0]_5 ;
  wire [3:0]\B_inter_reg[0]_6 ;
  wire \B_inter_reg[0]_7 ;
  wire \B_inter_reg[10] ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[10]_2 ;
  wire \B_inter_reg[10]_3 ;
  wire \B_inter_reg[10]_4 ;
  wire \B_inter_reg[11] ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[11]_2 ;
  wire \B_inter_reg[11]_3 ;
  wire \B_inter_reg[11]_4 ;
  wire \B_inter_reg[12] ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[12]_2 ;
  wire \B_inter_reg[12]_3 ;
  wire \B_inter_reg[12]_4 ;
  wire \B_inter_reg[13] ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[13]_2 ;
  wire \B_inter_reg[13]_3 ;
  wire \B_inter_reg[13]_4 ;
  wire \B_inter_reg[14] ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[14]_2 ;
  wire \B_inter_reg[14]_3 ;
  wire \B_inter_reg[14]_4 ;
  wire \B_inter_reg[15] ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[15]_2 ;
  wire \B_inter_reg[15]_3 ;
  wire \B_inter_reg[15]_4 ;
  wire \B_inter_reg[15]_5 ;
  wire \B_inter_reg[15]_6 ;
  wire \B_inter_reg[16] ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_2 ;
  wire \B_inter_reg[16]_3 ;
  wire \B_inter_reg[16]_4 ;
  wire \B_inter_reg[16]_5 ;
  wire \B_inter_reg[16]_6 ;
  wire \B_inter_reg[17] ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[17]_2 ;
  wire \B_inter_reg[17]_3 ;
  wire \B_inter_reg[17]_4 ;
  wire \B_inter_reg[17]_5 ;
  wire \B_inter_reg[17]_6 ;
  wire \B_inter_reg[18] ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[18]_2 ;
  wire \B_inter_reg[18]_3 ;
  wire \B_inter_reg[18]_4 ;
  wire \B_inter_reg[18]_5 ;
  wire \B_inter_reg[18]_6 ;
  wire \B_inter_reg[19] ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[19]_2 ;
  wire \B_inter_reg[19]_3 ;
  wire \B_inter_reg[19]_4 ;
  wire \B_inter_reg[1] ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[1]_2 ;
  wire \B_inter_reg[1]_3 ;
  wire \B_inter_reg[1]_4 ;
  wire \B_inter_reg[1]_5 ;
  wire \B_inter_reg[1]_6 ;
  wire \B_inter_reg[1]_7 ;
  wire \B_inter_reg[20] ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[20]_2 ;
  wire \B_inter_reg[20]_3 ;
  wire \B_inter_reg[20]_4 ;
  wire \B_inter_reg[20]_5 ;
  wire \B_inter_reg[21] ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[21]_2 ;
  wire \B_inter_reg[21]_3 ;
  wire \B_inter_reg[21]_4 ;
  wire \B_inter_reg[22] ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[22]_2 ;
  wire \B_inter_reg[22]_3 ;
  wire \B_inter_reg[22]_4 ;
  wire \B_inter_reg[23] ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[23]_2 ;
  wire \B_inter_reg[23]_3 ;
  wire \B_inter_reg[23]_4 ;
  wire \B_inter_reg[24] ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[24]_2 ;
  wire \B_inter_reg[24]_3 ;
  wire \B_inter_reg[24]_4 ;
  wire \B_inter_reg[25] ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[25]_2 ;
  wire \B_inter_reg[25]_3 ;
  wire \B_inter_reg[25]_4 ;
  wire \B_inter_reg[26] ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[26]_2 ;
  wire \B_inter_reg[26]_3 ;
  wire \B_inter_reg[26]_4 ;
  wire \B_inter_reg[27] ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[27]_2 ;
  wire \B_inter_reg[27]_3 ;
  wire \B_inter_reg[28] ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[28]_2 ;
  wire \B_inter_reg[28]_3 ;
  wire [28:0]\B_inter_reg[29] ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[29]_2 ;
  wire \B_inter_reg[29]_3 ;
  wire [28:0]\B_inter_reg[29]_4 ;
  wire \B_inter_reg[29]_5 ;
  wire \B_inter_reg[2] ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[2]_2 ;
  wire \B_inter_reg[2]_3 ;
  wire \B_inter_reg[2]_4 ;
  wire \B_inter_reg[2]_5 ;
  wire \B_inter_reg[30] ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31] ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire \B_inter_reg[31]_2 ;
  wire \B_inter_reg[31]_3 ;
  wire \B_inter_reg[3] ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[3]_2 ;
  wire \B_inter_reg[3]_3 ;
  wire \B_inter_reg[3]_4 ;
  wire \B_inter_reg[4] ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[4]_2 ;
  wire \B_inter_reg[4]_3 ;
  wire \B_inter_reg[4]_4 ;
  wire \B_inter_reg[5] ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[5]_2 ;
  wire \B_inter_reg[5]_3 ;
  wire \B_inter_reg[5]_4 ;
  wire \B_inter_reg[6] ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[6]_2 ;
  wire \B_inter_reg[6]_3 ;
  wire \B_inter_reg[6]_4 ;
  wire \B_inter_reg[7] ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[7]_2 ;
  wire \B_inter_reg[7]_3 ;
  wire \B_inter_reg[7]_4 ;
  wire \B_inter_reg[8] ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[8]_2 ;
  wire \B_inter_reg[8]_3 ;
  wire \B_inter_reg[8]_4 ;
  wire \B_inter_reg[9] ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg[9]_2 ;
  wire \B_inter_reg[9]_3 ;
  wire \B_inter_reg[9]_4 ;
  wire [31:0]D;
  wire [3:0]E;
  wire [0:0]O;
  wire [3:0]Q;
  wire [1:0]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data4;
  wire shift_sig;

  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[0] 
       (.CLR(AR[0]),
        .D(\B_inter_reg[0]_6 [0]),
        .G(E[0]),
        .GE(1'b1),
        .Q(Q[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[1] 
       (.CLR(AR[1]),
        .D(\B_inter_reg[0]_6 [1]),
        .G(E[1]),
        .GE(1'b1),
        .Q(Q[1]));
  (* XILINX_LEGACY_PRIM = "LDP" *) 
  LDPE #(
    .INIT(1'b1)) 
    \ALUOp_reg[2] 
       (.D(\B_inter_reg[0]_6 [2]),
        .G(E[2]),
        .GE(1'b1),
        .PRE(\B_inter_reg[0]_7 ),
        .Q(Q[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[3] 
       (.CLR(AR[2]),
        .D(\B_inter_reg[0]_6 [3]),
        .G(E[3]),
        .GE(1'b1),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \B_inter[0]_i_10__1 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[31]_i_14 ),
        .I2(\B_inter[0]_i_3_0 ),
        .I3(ALU_in2[0]),
        .I4(Q[0]),
        .I5(\B_inter[0]_i_3_1 ),
        .O(\B_inter[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0AA88A0A00088A0)) 
    \B_inter[0]_i_14 
       (.I0(\B_inter[0]_i_28_n_0 ),
        .I1(O),
        .I2(data4),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\B_inter[0]_i_4_0 ),
        .O(\B_inter[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \B_inter[0]_i_16 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\B_inter[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0708000)) 
    \B_inter[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(data13),
        .I4(\B_inter[0]_i_3_n_0 ),
        .I5(\B_inter[0]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \B_inter[0]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [0]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[0]_i_2_n_0 ),
        .I3(\B_inter[0]_i_3__0_n_0 ),
        .I4(\B_inter[0]_i_3_n_0 ),
        .I5(\B_inter[0]_i_4_n_0 ),
        .O(\B_inter_reg[29] [0]));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    \B_inter[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\B_inter_reg[0]_2 ),
        .I4(\B_inter_reg[0]_3 ),
        .I5(\B_inter_reg[0]_4 ),
        .O(\B_inter[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_inter[0]_i_28 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\B_inter[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCC84440)) 
    \B_inter[0]_i_3 
       (.I0(Q[1]),
        .I1(\ALUOp_reg[2]_0 ),
        .I2(\B_inter[0]_i_10__1_n_0 ),
        .I3(\B_inter_reg[0] ),
        .I4(\B_inter_reg[0]_0 ),
        .I5(\B_inter_reg[0]_1 ),
        .O(\B_inter[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \B_inter[0]_i_3__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\B_inter[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBEBEEAAAAAAAAA)) 
    \B_inter[0]_i_4 
       (.I0(\B_inter[0]_i_14_n_0 ),
        .I1(Q[1]),
        .I2(ALU_in1[0]),
        .I3(ALU_in2[0]),
        .I4(Q[0]),
        .I5(\B_inter[0]_i_16_n_0 ),
        .O(\B_inter[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \B_inter[0]_i_9__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\ALUOp_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[10]_i_1__1 
       (.I0(\B_inter[10]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[10] ),
        .I3(\B_inter_reg[10]_0 ),
        .I4(\B_inter_reg[10]_1 ),
        .I5(\B_inter[10]_i_6__1_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[10]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [10]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[10]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[10]_4 ),
        .I5(\B_inter[10]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [10]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[10]_i_2__0 
       (.I0(\B_inter_reg[10]_3 ),
        .I1(\B_inter[10]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[10]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[10]_2 ),
        .I2(ALU_in2[10]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[10]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[10]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[10]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [6]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [6]),
        .I4(ALU_in2[10]),
        .I5(Q[0]),
        .O(\B_inter[10]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[11]_i_1__1 
       (.I0(\B_inter[11]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[11] ),
        .I3(\B_inter_reg[11]_0 ),
        .I4(\B_inter_reg[11]_1 ),
        .I5(\B_inter[11]_i_6__1_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[11]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [11]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[11]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[11]_4 ),
        .I5(\B_inter[11]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [11]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[11]_i_2__0 
       (.I0(\B_inter_reg[11]_3 ),
        .I1(\B_inter[11]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[11]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[11]_2 ),
        .I2(ALU_in2[11]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[11]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[11]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[11]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [7]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [7]),
        .I4(ALU_in2[11]),
        .I5(Q[0]),
        .O(\B_inter[11]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[12]_i_1__1 
       (.I0(\B_inter[12]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[12] ),
        .I3(\B_inter_reg[12]_0 ),
        .I4(\B_inter_reg[12]_1 ),
        .I5(\B_inter[12]_i_6__1_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[12]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [12]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[12]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[12]_4 ),
        .I5(\B_inter[12]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [12]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[12]_i_2__0 
       (.I0(\B_inter_reg[12]_3 ),
        .I1(\B_inter[12]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[12]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[12]_2 ),
        .I2(ALU_in2[12]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[12]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[12]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[12]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [8]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [8]),
        .I4(ALU_in2[12]),
        .I5(Q[0]),
        .O(\B_inter[12]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[13]_i_1__1 
       (.I0(\B_inter[13]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[13] ),
        .I3(\B_inter_reg[13]_0 ),
        .I4(\B_inter_reg[13]_1 ),
        .I5(\B_inter[13]_i_6__1_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[13]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [13]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[13]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[13]_4 ),
        .I5(\B_inter[13]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [13]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[13]_i_2__0 
       (.I0(\B_inter_reg[13]_3 ),
        .I1(\B_inter[13]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[13]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[13]_2 ),
        .I2(ALU_in2[13]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[13]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[13]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[13]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [9]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [9]),
        .I4(ALU_in2[13]),
        .I5(Q[0]),
        .O(\B_inter[13]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[14]_i_1__1 
       (.I0(\B_inter[14]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[14] ),
        .I3(\B_inter_reg[14]_0 ),
        .I4(\B_inter_reg[14]_1 ),
        .I5(\B_inter[14]_i_6__1_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[14]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [14]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[14]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[14]_4 ),
        .I5(\B_inter[14]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [14]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[14]_i_2__0 
       (.I0(\B_inter_reg[14]_3 ),
        .I1(\B_inter[14]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[14]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[14]_2 ),
        .I2(ALU_in2[14]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[14]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[14]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[14]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [10]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [10]),
        .I4(ALU_in2[14]),
        .I5(Q[0]),
        .O(\B_inter[14]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[15]_i_1__1 
       (.I0(\B_inter[15]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[15] ),
        .I3(\B_inter_reg[15]_0 ),
        .I4(\B_inter_reg[15]_1 ),
        .I5(\B_inter[15]_i_6__1_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[15]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [15]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[15]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[15]_6 ),
        .I5(\B_inter[15]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [15]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[15]_i_2__0 
       (.I0(\B_inter_reg[15]_2 ),
        .I1(\B_inter[15]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h11111110)) 
    \B_inter[15]_i_6__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\B_inter_reg[15]_3 ),
        .I3(\B_inter_reg[15]_4 ),
        .I4(\B_inter_reg[15]_5 ),
        .O(\B_inter[15]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[15]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [11]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [11]),
        .I4(ALU_in2[15]),
        .I5(Q[0]),
        .O(\B_inter[15]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[16]_i_1__1 
       (.I0(\B_inter[16]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[16] ),
        .I3(\B_inter_reg[16]_0 ),
        .I4(\B_inter_reg[16]_1 ),
        .I5(\B_inter[16]_i_6__1_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[16]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [16]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[16]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[16]_6 ),
        .I5(\B_inter[16]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [16]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[16]_i_2__0 
       (.I0(\B_inter_reg[16]_2 ),
        .I1(\B_inter[16]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \B_inter[16]_i_6__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\B_inter_reg[16]_3 ),
        .I3(\B_inter_reg[16]_4 ),
        .I4(\B_inter_reg[16]_5 ),
        .O(\B_inter[16]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[16]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [12]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [12]),
        .I4(ALU_in2[16]),
        .I5(Q[0]),
        .O(\B_inter[16]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[17]_i_1__1 
       (.I0(\B_inter[17]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[17] ),
        .I3(\B_inter_reg[17]_0 ),
        .I4(\B_inter_reg[17]_1 ),
        .I5(\B_inter[17]_i_6__1_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[17]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [17]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[17]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[17]_6 ),
        .I5(\B_inter[17]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [17]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[17]_i_2__0 
       (.I0(\B_inter_reg[17]_2 ),
        .I1(\B_inter[17]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[17]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \B_inter[17]_i_6__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\B_inter_reg[17]_3 ),
        .I3(\B_inter_reg[17]_4 ),
        .I4(\B_inter_reg[17]_5 ),
        .O(\B_inter[17]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[17]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [13]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [13]),
        .I4(ALU_in2[17]),
        .I5(Q[0]),
        .O(\B_inter[17]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[18]_i_1__1 
       (.I0(\B_inter[18]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[18] ),
        .I3(\B_inter_reg[18]_0 ),
        .I4(\B_inter_reg[18]_1 ),
        .I5(\B_inter[18]_i_6__1_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[18]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [18]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[18]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[18]_6 ),
        .I5(\B_inter[18]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [18]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[18]_i_2__0 
       (.I0(\B_inter_reg[18]_2 ),
        .I1(\B_inter[18]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \B_inter[18]_i_6__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\B_inter_reg[18]_3 ),
        .I3(\B_inter_reg[18]_4 ),
        .I4(\B_inter_reg[18]_5 ),
        .O(\B_inter[18]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[18]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [14]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [14]),
        .I4(ALU_in2[18]),
        .I5(Q[0]),
        .O(\B_inter[18]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[19]_i_1__1 
       (.I0(\B_inter[19]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[19] ),
        .I3(\B_inter_reg[19]_0 ),
        .I4(\B_inter_reg[19]_1 ),
        .I5(\B_inter[19]_i_6__1_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[19]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [19]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[19]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[19]_4 ),
        .I5(\B_inter[19]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [19]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[19]_i_2__0 
       (.I0(\B_inter_reg[19]_3 ),
        .I1(\B_inter[19]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[19]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[19]_2 ),
        .I2(ALU_in2[19]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[15]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[19]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[19]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [15]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [15]),
        .I4(ALU_in2[19]),
        .I5(Q[0]),
        .O(\B_inter[19]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[1]_i_1__1 
       (.I0(\B_inter[1]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[1] ),
        .I3(\B_inter[1]_i_4_n_0 ),
        .I4(\B_inter_reg[1]_0 ),
        .I5(\B_inter_reg[1]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[1]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [1]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[1]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter[1]_i_2_n_0 ),
        .I5(\B_inter_reg[1]_7 ),
        .O(\B_inter_reg[29] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \B_inter[1]_i_2 
       (.I0(\B_inter_reg[1]_2 ),
        .I1(\B_inter_reg[1]_3 ),
        .I2(\ALUOp_reg[1]_1 ),
        .I3(\B_inter_reg[1]_4 ),
        .I4(\B_inter_reg[1]_5 ),
        .I5(\ALUOp_reg[1]_2 ),
        .O(\B_inter[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \B_inter[1]_i_2__0 
       (.I0(\B_inter_reg[1]_6 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\B_inter[1]_i_8__1_n_0 ),
        .O(\B_inter[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[1]_i_4 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[1]_3 ),
        .I2(ALU_in2[1]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[1]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001011011101000)) 
    \B_inter[1]_i_8__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(ALU_in2[1]),
        .I4(ALU_in1[1]),
        .I5(Q[1]),
        .O(\B_inter[1]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[20]_i_1__1 
       (.I0(\B_inter[20]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[20] ),
        .I3(\B_inter_reg[20]_0 ),
        .I4(\B_inter_reg[20]_1 ),
        .I5(\B_inter[20]_i_6__1_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[20]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [20]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[20]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[20]_5 ),
        .I5(\B_inter[20]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [20]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[20]_i_2__0 
       (.I0(\B_inter_reg[20]_4 ),
        .I1(\B_inter[20]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[20]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[20]_2 ),
        .I2(ALU_in2[20]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[16]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[20]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[20]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [16]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [16]),
        .I4(ALU_in2[20]),
        .I5(Q[0]),
        .O(\B_inter[20]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[21]_i_1__1 
       (.I0(\B_inter[21]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[21] ),
        .I3(\B_inter_reg[21]_0 ),
        .I4(\B_inter_reg[21]_1 ),
        .I5(\B_inter[21]_i_6__1_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[21]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [21]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[21]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[21]_4 ),
        .I5(\B_inter[21]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [21]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[21]_i_2__0 
       (.I0(\B_inter_reg[21]_3 ),
        .I1(\B_inter[21]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[21]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[21]_2 ),
        .I2(ALU_in2[21]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[17]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[21]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[21]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [17]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [17]),
        .I4(ALU_in2[21]),
        .I5(Q[0]),
        .O(\B_inter[21]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[22]_i_1__1 
       (.I0(\B_inter[22]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[22] ),
        .I3(\B_inter_reg[22]_0 ),
        .I4(\B_inter_reg[22]_1 ),
        .I5(\B_inter[22]_i_6__1_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[22]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [22]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[22]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[22]_4 ),
        .I5(\B_inter[22]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [22]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[22]_i_2__0 
       (.I0(\B_inter_reg[22]_3 ),
        .I1(\B_inter[22]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[22]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[22]_2 ),
        .I2(ALU_in2[22]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[18]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[22]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[22]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [18]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [18]),
        .I4(ALU_in2[22]),
        .I5(Q[0]),
        .O(\B_inter[22]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[23]_i_1__1 
       (.I0(\B_inter[23]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[23] ),
        .I3(\B_inter_reg[23]_0 ),
        .I4(\B_inter_reg[23]_1 ),
        .I5(\B_inter[23]_i_6__1_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[23]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [23]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[23]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[23]_4 ),
        .I5(\B_inter[23]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[23]_i_2__0 
       (.I0(\B_inter_reg[23]_3 ),
        .I1(\B_inter[23]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[23]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[23]_2 ),
        .I2(ALU_in2[23]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[19]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[23]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[23]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [19]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [19]),
        .I4(ALU_in2[23]),
        .I5(Q[0]),
        .O(\B_inter[23]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[24]_i_1__1 
       (.I0(\B_inter[24]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[24] ),
        .I3(\B_inter_reg[24]_0 ),
        .I4(\B_inter_reg[24]_1 ),
        .I5(\B_inter[24]_i_6__1_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[24]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [24]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[24]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[24]_4 ),
        .I5(\B_inter[24]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [24]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[24]_i_2__0 
       (.I0(\B_inter_reg[24]_3 ),
        .I1(\B_inter[24]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[24]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[24]_2 ),
        .I2(ALU_in2[24]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[20]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \B_inter[24]_i_6__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ALUOp_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[24]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [20]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [20]),
        .I4(ALU_in2[24]),
        .I5(Q[0]),
        .O(\B_inter[24]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[25]_i_1__1 
       (.I0(\B_inter[25]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[25] ),
        .I3(\B_inter_reg[25]_0 ),
        .I4(\B_inter_reg[25]_1 ),
        .I5(\B_inter[25]_i_6__1_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[25]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [25]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[25]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[25]_4 ),
        .I5(\B_inter[25]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [25]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[25]_i_2__0 
       (.I0(\B_inter_reg[25]_3 ),
        .I1(\B_inter[25]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[25]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[25]_2 ),
        .I2(ALU_in2[25]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[21]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[25]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[25]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [21]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [21]),
        .I4(ALU_in2[25]),
        .I5(Q[0]),
        .O(\B_inter[25]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[26]_i_1__1 
       (.I0(\B_inter[26]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[26] ),
        .I3(\B_inter_reg[26]_0 ),
        .I4(\B_inter_reg[26]_1 ),
        .I5(\B_inter[26]_i_6__1_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[26]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [26]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[26]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[26]_4 ),
        .I5(\B_inter[26]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [26]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[26]_i_2__0 
       (.I0(\B_inter_reg[26]_3 ),
        .I1(\B_inter[26]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[26]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[26]_2 ),
        .I2(ALU_in2[26]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[22]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[26]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[26]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [22]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [22]),
        .I4(ALU_in2[26]),
        .I5(Q[0]),
        .O(\B_inter[26]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEAEAEAEAEA)) 
    \B_inter[27]_i_1__1 
       (.I0(\B_inter_reg[27] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[27]_0 ),
        .I3(\B_inter_reg[27]_1 ),
        .I4(\B_inter_reg[27]_2 ),
        .I5(\ALUOp_reg[1]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[27]_i_2__0 
       (.I0(\B_inter_reg[27]_3 ),
        .I1(\B_inter[27]_i_7__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter_reg[27] ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[27]_i_7__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [23]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [23]),
        .I4(ALU_in2[27]),
        .I5(Q[0]),
        .O(\B_inter[27]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEAEEEA)) 
    \B_inter[28]_i_1__1 
       (.I0(\B_inter[28]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[28] ),
        .I3(\B_inter_reg[28]_0 ),
        .I4(\B_inter_reg[28]_1 ),
        .I5(\ALUOp_reg[1]_1 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \B_inter[28]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [27]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[28]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[28]_3 ),
        .O(\B_inter_reg[29] [27]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[28]_i_2__0 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_7__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[28]_i_7__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [24]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [24]),
        .I4(ALU_in2[28]),
        .I5(Q[0]),
        .O(\B_inter[28]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \B_inter[29]_i_17 
       (.I0(Q[0]),
        .I1(shift_sig),
        .O(\B_inter[31]_i_14 ));
  LUT6 #(
    .INIT(64'hEEEEEEEAEEEAEEEA)) 
    \B_inter[29]_i_1__1 
       (.I0(\B_inter[29]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[29]_0 ),
        .I3(\B_inter_reg[29]_1 ),
        .I4(\B_inter_reg[29]_2 ),
        .I5(\ALUOp_reg[1]_1 ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \B_inter[29]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [28]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[29]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[29]_5 ),
        .O(\B_inter_reg[29] [28]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[29]_i_2__0 
       (.I0(\B_inter_reg[29]_3 ),
        .I1(\B_inter[29]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[29]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \B_inter[29]_i_6__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\ALUOp_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[29]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [25]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [25]),
        .I4(ALU_in2[29]),
        .I5(Q[0]),
        .O(\B_inter[29]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[2]_i_1__1 
       (.I0(\B_inter[2]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[2] ),
        .I3(\B_inter[2]_i_4_n_0 ),
        .I4(\B_inter_reg[2]_0 ),
        .I5(\B_inter_reg[2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[2]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [2]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[2]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[2]_4 ),
        .I5(\B_inter_reg[2]_5 ),
        .O(\B_inter_reg[29] [2]));
  LUT4 #(
    .INIT(16'hFF08)) 
    \B_inter[2]_i_2__0 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\B_inter[2]_i_8__1_n_0 ),
        .O(\B_inter[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[2]_i_4 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[2]_2 ),
        .I2(ALU_in2[2]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[2]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001011011101000)) 
    \B_inter[2]_i_8__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(ALU_in2[2]),
        .I4(ALU_in1[2]),
        .I5(Q[1]),
        .O(\B_inter[2]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_inter[30]_i_12__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\ALUOp_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \B_inter[30]_i_15 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\ALUOp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEAAA)) 
    \B_inter[30]_i_1__1 
       (.I0(\B_inter[30]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\ALUOp_reg[1]_0 ),
        .I3(data12[0]),
        .I4(\B_inter_reg[30] ),
        .I5(\B_inter_reg[30]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[30]_i_2 
       (.I0(\B_inter_reg[30]_1 ),
        .I1(\B_inter[30]_i_7__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555665666668868)) 
    \B_inter[30]_i_7__1 
       (.I0(Q[1]),
        .I1(ALU_in1[23]),
        .I2(\B_inter[30]_i_2_0 ),
        .I3(\B_inter[30]_i_2_1 ),
        .I4(\B_inter[30]_i_2_2 ),
        .I5(Q[0]),
        .O(\B_inter[30]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEAEAEA)) 
    \B_inter[31]_i_2 
       (.I0(\B_inter[31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter[31]_i_4_n_0 ),
        .I3(\ALUOp_reg[1]_0 ),
        .I4(data12[1]),
        .I5(\B_inter[31]_i_7__1_n_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[31]_i_3 
       (.I0(\B_inter_reg[31] ),
        .I1(\B_inter_reg[31]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF8000000)) 
    \B_inter[31]_i_4 
       (.I0(Q[0]),
        .I1(data14),
        .I2(\B_inter_reg[31]_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\B_inter[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_inter[31]_i_5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\ALUOp_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1111111111111000)) 
    \B_inter[31]_i_7__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(data14),
        .I3(Q[0]),
        .I4(\B_inter_reg[31]_2 ),
        .I5(\B_inter_reg[31]_3 ),
        .O(\B_inter[31]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[3]_i_1__1 
       (.I0(\B_inter[3]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[3] ),
        .I3(\B_inter_reg[3]_0 ),
        .I4(\B_inter_reg[3]_1 ),
        .I5(\B_inter[3]_i_6__1_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[3]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [3]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[3]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[3]_4 ),
        .I5(\B_inter[3]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [3]));
  LUT4 #(
    .INIT(16'hFF08)) 
    \B_inter[3]_i_2__0 
       (.I0(\B_inter_reg[3]_3 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\B_inter[3]_i_8__1_n_0 ),
        .O(\B_inter[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[3]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[3]_2 ),
        .I2(ALU_in2[3]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[3]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001011011101000)) 
    \B_inter[3]_i_8__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(ALU_in2[3]),
        .I4(ALU_in1[3]),
        .I5(Q[1]),
        .O(\B_inter[3]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[4]_i_1__1 
       (.I0(\B_inter[4]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[4] ),
        .I3(\B_inter_reg[4]_0 ),
        .I4(\B_inter_reg[4]_1 ),
        .I5(\B_inter[4]_i_6__1_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[4]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [4]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[4]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[4]_4 ),
        .I5(\B_inter[4]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [4]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[4]_i_2__0 
       (.I0(\B_inter_reg[4]_3 ),
        .I1(\B_inter[4]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[4]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[4]_2 ),
        .I2(ALU_in2[4]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[4]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[4]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [0]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [0]),
        .I4(ALU_in2[4]),
        .I5(Q[0]),
        .O(\B_inter[4]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[5]_i_1__1 
       (.I0(\B_inter[5]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[5] ),
        .I3(\B_inter_reg[5]_0 ),
        .I4(\B_inter_reg[5]_1 ),
        .I5(\B_inter[5]_i_6__1_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[5]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [5]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[5]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[5]_4 ),
        .I5(\B_inter[5]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [5]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[5]_i_2__0 
       (.I0(\B_inter_reg[5]_3 ),
        .I1(\B_inter[5]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[5]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[5]_2 ),
        .I2(ALU_in2[5]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[5]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[5]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[5]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [1]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [1]),
        .I4(ALU_in2[5]),
        .I5(Q[0]),
        .O(\B_inter[5]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[6]_i_1__1 
       (.I0(\B_inter[6]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[6] ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[6]_1 ),
        .I5(\B_inter[6]_i_6__1_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[6]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [6]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[6]_4 ),
        .I5(\B_inter[6]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [6]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[6]_i_2__0 
       (.I0(\B_inter_reg[6]_3 ),
        .I1(\B_inter[6]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[6]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[6]_2 ),
        .I2(ALU_in2[6]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[6]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[6]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [2]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [2]),
        .I4(ALU_in2[6]),
        .I5(Q[0]),
        .O(\B_inter[6]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[7]_i_1__1 
       (.I0(\B_inter[7]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[7] ),
        .I3(\B_inter_reg[7]_0 ),
        .I4(\B_inter_reg[7]_1 ),
        .I5(\B_inter[7]_i_6__1_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[7]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [7]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[7]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[7]_4 ),
        .I5(\B_inter[7]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [7]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[7]_i_2__0 
       (.I0(\B_inter_reg[7]_3 ),
        .I1(\B_inter[7]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[7]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[7]_2 ),
        .I2(ALU_in2[7]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[7]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[7]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [3]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [3]),
        .I4(ALU_in2[7]),
        .I5(Q[0]),
        .O(\B_inter[7]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[8]_i_1__1 
       (.I0(\B_inter[8]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[8] ),
        .I3(\B_inter_reg[8]_0 ),
        .I4(\B_inter_reg[8]_1 ),
        .I5(\B_inter[8]_i_6__1_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[8]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [8]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[8]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[8]_4 ),
        .I5(\B_inter[8]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [8]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[8]_i_2__0 
       (.I0(\B_inter_reg[8]_3 ),
        .I1(\B_inter[8]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[8]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[8]_2 ),
        .I2(ALU_in2[8]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[8]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[8]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [4]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [4]),
        .I4(ALU_in2[8]),
        .I5(Q[0]),
        .O(\B_inter[8]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \B_inter[9]_i_1__1 
       (.I0(\B_inter[9]_i_2__0_n_0 ),
        .I1(Q[3]),
        .I2(\B_inter_reg[9] ),
        .I3(\B_inter_reg[9]_0 ),
        .I4(\B_inter_reg[9]_1 ),
        .I5(\B_inter[9]_i_6__1_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[9]_i_1__2 
       (.I0(\B_inter_reg[29]_4 [9]),
        .I1(\B_inter_reg[0]_5 ),
        .I2(\B_inter[9]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\B_inter_reg[9]_4 ),
        .I5(\B_inter[9]_i_6__1_n_0 ),
        .O(\B_inter_reg[29] [9]));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \B_inter[9]_i_2__0 
       (.I0(\B_inter_reg[9]_3 ),
        .I1(\B_inter[9]_i_8__1_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\B_inter[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[9]_i_6__1 
       (.I0(\ALUOp_reg[1]_1 ),
        .I1(\B_inter_reg[9]_2 ),
        .I2(ALU_in2[9]),
        .I3(\B_inter_reg[20]_3 ),
        .I4(ALU_in1[9]),
        .I5(\B_inter[31]_i_14 ),
        .O(\B_inter[9]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A656A6A808)) 
    \B_inter[9]_i_8__1 
       (.I0(Q[1]),
        .I1(\B_inter[29]_i_2__0_0 [5]),
        .I2(\B_inter[29]_i_2__0_1 ),
        .I3(\B_inter[29]_i_2__0_2 [5]),
        .I4(ALU_in2[9]),
        .I5(Q[0]),
        .O(\B_inter[9]_i_8__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "Decoder_RF" *) 
module Lab_4_top_level_0_0_Decoder_RF
   (Q,
    RegWrite,
    WriteReg);
  output [31:0]Q;
  input RegWrite;
  input [4:0]WriteReg;

  wire [31:0]Q;
  wire RegWrite;
  wire [4:0]WriteReg;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \B_inter[31]_i_1 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[4]),
        .I3(WriteReg[0]),
        .I4(WriteReg[1]),
        .I5(WriteReg[3]),
        .O(Q[0]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__0 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[1]),
        .I4(WriteReg[2]),
        .I5(WriteReg[0]),
        .O(Q[17]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \B_inter[31]_i_1__1 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[0]),
        .I3(WriteReg[1]),
        .I4(WriteReg[2]),
        .I5(WriteReg[3]),
        .O(Q[8]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__10 
       (.I0(RegWrite),
        .I1(WriteReg[1]),
        .I2(WriteReg[3]),
        .I3(WriteReg[4]),
        .I4(WriteReg[2]),
        .I5(WriteReg[0]),
        .O(Q[3]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__11 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[1]),
        .I4(WriteReg[0]),
        .I5(WriteReg[2]),
        .O(Q[20]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__12 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[3]),
        .I3(WriteReg[4]),
        .I4(WriteReg[1]),
        .I5(WriteReg[0]),
        .O(Q[5]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__13 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[1]),
        .I3(WriteReg[4]),
        .I4(WriteReg[0]),
        .I5(WriteReg[2]),
        .O(Q[12]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__14 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[3]),
        .I3(WriteReg[4]),
        .I4(WriteReg[0]),
        .I5(WriteReg[1]),
        .O(Q[6]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__15 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[0]),
        .I3(WriteReg[1]),
        .I4(WriteReg[4]),
        .I5(WriteReg[3]),
        .O(Q[7]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__16 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[0]),
        .I3(WriteReg[4]),
        .I4(WriteReg[1]),
        .I5(WriteReg[2]),
        .O(Q[25]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__17 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[0]),
        .I3(WriteReg[2]),
        .I4(WriteReg[4]),
        .I5(WriteReg[1]),
        .O(Q[13]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__18 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[0]),
        .I3(WriteReg[1]),
        .I4(WriteReg[4]),
        .I5(WriteReg[2]),
        .O(Q[11]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__19 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[2]),
        .I3(WriteReg[1]),
        .I4(WriteReg[4]),
        .I5(WriteReg[0]),
        .O(Q[14]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \B_inter[31]_i_1__2 
       (.I0(RegWrite),
        .I1(WriteReg[0]),
        .I2(WriteReg[3]),
        .I3(WriteReg[1]),
        .I4(WriteReg[2]),
        .I5(WriteReg[4]),
        .O(Q[16]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \B_inter[31]_i_1__20 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[0]),
        .I4(WriteReg[1]),
        .I5(WriteReg[2]),
        .O(Q[27]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \B_inter[31]_i_1__21 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[4]),
        .I3(WriteReg[0]),
        .I4(WriteReg[1]),
        .I5(WriteReg[3]),
        .O(Q[31]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \B_inter[31]_i_1__22 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[4]),
        .I3(WriteReg[0]),
        .I4(WriteReg[1]),
        .I5(WriteReg[3]),
        .O(Q[23]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \B_inter[31]_i_1__23 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[3]),
        .I3(WriteReg[0]),
        .I4(WriteReg[1]),
        .I5(WriteReg[4]),
        .O(Q[15]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \B_inter[31]_i_1__24 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[3]),
        .I3(WriteReg[0]),
        .I4(WriteReg[4]),
        .I5(WriteReg[1]),
        .O(Q[29]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \B_inter[31]_i_1__25 
       (.I0(RegWrite),
        .I1(WriteReg[2]),
        .I2(WriteReg[3]),
        .I3(WriteReg[4]),
        .I4(WriteReg[1]),
        .I5(WriteReg[0]),
        .O(Q[30]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__26 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[0]),
        .I3(WriteReg[2]),
        .I4(WriteReg[1]),
        .I5(WriteReg[3]),
        .O(Q[21]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__27 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[0]),
        .I3(WriteReg[1]),
        .I4(WriteReg[2]),
        .I5(WriteReg[3]),
        .O(Q[19]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__28 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[2]),
        .I3(WriteReg[1]),
        .I4(WriteReg[0]),
        .I5(WriteReg[3]),
        .O(Q[22]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__29 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[4]),
        .I3(WriteReg[2]),
        .I4(WriteReg[0]),
        .I5(WriteReg[1]),
        .O(Q[28]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \B_inter[31]_i_1__3 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[1]),
        .I4(WriteReg[2]),
        .I5(WriteReg[0]),
        .O(Q[1]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_1__30 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[4]),
        .I3(WriteReg[1]),
        .I4(WriteReg[0]),
        .I5(WriteReg[2]),
        .O(Q[26]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \B_inter[31]_i_1__4 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[0]),
        .I4(WriteReg[2]),
        .I5(WriteReg[1]),
        .O(Q[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \B_inter[31]_i_1__5 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[1]),
        .I4(WriteReg[0]),
        .I5(WriteReg[2]),
        .O(Q[4]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__6 
       (.I0(RegWrite),
        .I1(WriteReg[4]),
        .I2(WriteReg[3]),
        .I3(WriteReg[0]),
        .I4(WriteReg[2]),
        .I5(WriteReg[1]),
        .O(Q[18]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__7 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[1]),
        .I3(WriteReg[0]),
        .I4(WriteReg[2]),
        .I5(WriteReg[4]),
        .O(Q[24]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__8 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[1]),
        .I3(WriteReg[4]),
        .I4(WriteReg[2]),
        .I5(WriteReg[0]),
        .O(Q[9]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \B_inter[31]_i_1__9 
       (.I0(RegWrite),
        .I1(WriteReg[3]),
        .I2(WriteReg[0]),
        .I3(WriteReg[4]),
        .I4(WriteReg[2]),
        .I5(WriteReg[1]),
        .O(Q[10]));
endmodule

(* ORIG_REF_NAME = "Multiplier_AM" *) 
module Lab_4_top_level_0_0_Multiplier_AM
   (O,
    CO,
    \B_inter_reg[25] ,
    \B_inter_reg[20] ,
    \B_inter_reg[1] ,
    S,
    R_inter__21_carry_i_2,
    R_inter__21_carry_i_2_0,
    DI,
    \B_inter_reg[5] ,
    \B_inter_reg[9] ,
    \B_inter_reg[9]_0 );
  output [2:0]O;
  output [0:0]CO;
  output [2:0]\B_inter_reg[25] ;
  output [7:0]\B_inter_reg[20] ;
  input [2:0]\B_inter_reg[1] ;
  input [3:0]S;
  input [2:0]R_inter__21_carry_i_2;
  input [2:0]R_inter__21_carry_i_2_0;
  input [1:0]DI;
  input [2:0]\B_inter_reg[5] ;
  input [2:0]\B_inter_reg[9] ;
  input [2:0]\B_inter_reg[9]_0 ;

  wire [2:0]\B_inter_reg[1] ;
  wire [7:0]\B_inter_reg[20] ;
  wire [2:0]\B_inter_reg[25] ;
  wire [2:0]\B_inter_reg[5] ;
  wire [2:0]\B_inter_reg[9] ;
  wire [2:0]\B_inter_reg[9]_0 ;
  wire [0:0]CO;
  wire [1:0]DI;
  wire [2:0]O;
  wire R_inter__0_carry__0_n_2;
  wire R_inter__0_carry__0_n_3;
  wire R_inter__0_carry_n_0;
  wire R_inter__0_carry_n_1;
  wire R_inter__0_carry_n_2;
  wire R_inter__0_carry_n_3;
  wire R_inter__0_carry_n_5;
  wire R_inter__21_carry__0_n_2;
  wire R_inter__21_carry__0_n_3;
  wire [2:0]R_inter__21_carry_i_2;
  wire [2:0]R_inter__21_carry_i_2_0;
  wire R_inter__21_carry_n_0;
  wire R_inter__21_carry_n_1;
  wire R_inter__21_carry_n_2;
  wire R_inter__21_carry_n_3;
  wire [3:0]S;
  wire [2:2]NLW_R_inter__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_R_inter__0_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_R_inter__21_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_R_inter__21_carry__0_O_UNCONNECTED;

  CARRY4 R_inter__0_carry
       (.CI(1'b0),
        .CO({R_inter__0_carry_n_0,R_inter__0_carry_n_1,R_inter__0_carry_n_2,R_inter__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\B_inter_reg[1] ,1'b0}),
        .O({O[2],R_inter__0_carry_n_5,O[1:0]}),
        .S(S));
  CARRY4 R_inter__0_carry__0
       (.CI(R_inter__0_carry_n_0),
        .CO({CO,NLW_R_inter__0_carry__0_CO_UNCONNECTED[2],R_inter__0_carry__0_n_2,R_inter__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,R_inter__21_carry_i_2}),
        .O({NLW_R_inter__0_carry__0_O_UNCONNECTED[3],\B_inter_reg[25] }),
        .S({1'b1,R_inter__21_carry_i_2_0}));
  CARRY4 R_inter__21_carry
       (.CI(1'b0),
        .CO({R_inter__21_carry_n_0,R_inter__21_carry_n_1,R_inter__21_carry_n_2,R_inter__21_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,O[2],1'b0}),
        .O(\B_inter_reg[20] [3:0]),
        .S({\B_inter_reg[5] ,R_inter__0_carry_n_5}));
  CARRY4 R_inter__21_carry__0
       (.CI(R_inter__21_carry_n_0),
        .CO({\B_inter_reg[20] [7],NLW_R_inter__21_carry__0_CO_UNCONNECTED[2],R_inter__21_carry__0_n_2,R_inter__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\B_inter_reg[9] }),
        .O({NLW_R_inter__21_carry__0_O_UNCONNECTED[3],\B_inter_reg[20] [6:4]}),
        .S({1'b1,\B_inter_reg[9]_0 }));
endmodule

(* ORIG_REF_NAME = "RegisterFile" *) 
module Lab_4_top_level_0_0_RegisterFile
   (D,
    \B_inter_reg[20] ,
    RegWrite,
    WriteReg,
    WriteData,
    CLK,
    RST,
    Q,
    \B_inter_reg[0]_i_4 ,
    \B_inter_reg[0]_i_4_0 ,
    \B_inter_reg[16]_i_4 ,
    \B_inter_reg[16]_i_4_0 );
  output [31:0]D;
  output [31:0]\B_inter_reg[20] ;
  input RegWrite;
  input [4:0]WriteReg;
  input [31:0]WriteData;
  input CLK;
  input RST;
  input [8:0]Q;
  input \B_inter_reg[0]_i_4 ;
  input \B_inter_reg[0]_i_4_0 ;
  input \B_inter_reg[16]_i_4 ;
  input \B_inter_reg[16]_i_4_0 ;

  wire [31:0]B_inter;
  wire \B_inter_reg[0]_i_4 ;
  wire \B_inter_reg[0]_i_4_0 ;
  wire \B_inter_reg[16]_i_4 ;
  wire \B_inter_reg[16]_i_4_0 ;
  wire [31:0]\B_inter_reg[20] ;
  wire CLK;
  wire [31:0]D;
  wire \G1[10].registers_n_0 ;
  wire \G1[10].registers_n_1 ;
  wire \G1[10].registers_n_10 ;
  wire \G1[10].registers_n_11 ;
  wire \G1[10].registers_n_12 ;
  wire \G1[10].registers_n_13 ;
  wire \G1[10].registers_n_14 ;
  wire \G1[10].registers_n_15 ;
  wire \G1[10].registers_n_16 ;
  wire \G1[10].registers_n_17 ;
  wire \G1[10].registers_n_18 ;
  wire \G1[10].registers_n_19 ;
  wire \G1[10].registers_n_2 ;
  wire \G1[10].registers_n_20 ;
  wire \G1[10].registers_n_21 ;
  wire \G1[10].registers_n_22 ;
  wire \G1[10].registers_n_23 ;
  wire \G1[10].registers_n_24 ;
  wire \G1[10].registers_n_25 ;
  wire \G1[10].registers_n_26 ;
  wire \G1[10].registers_n_27 ;
  wire \G1[10].registers_n_28 ;
  wire \G1[10].registers_n_29 ;
  wire \G1[10].registers_n_3 ;
  wire \G1[10].registers_n_30 ;
  wire \G1[10].registers_n_31 ;
  wire \G1[10].registers_n_4 ;
  wire \G1[10].registers_n_5 ;
  wire \G1[10].registers_n_6 ;
  wire \G1[10].registers_n_7 ;
  wire \G1[10].registers_n_8 ;
  wire \G1[10].registers_n_9 ;
  wire \G1[11].registers_n_0 ;
  wire \G1[11].registers_n_1 ;
  wire \G1[11].registers_n_10 ;
  wire \G1[11].registers_n_11 ;
  wire \G1[11].registers_n_12 ;
  wire \G1[11].registers_n_13 ;
  wire \G1[11].registers_n_14 ;
  wire \G1[11].registers_n_15 ;
  wire \G1[11].registers_n_16 ;
  wire \G1[11].registers_n_17 ;
  wire \G1[11].registers_n_18 ;
  wire \G1[11].registers_n_19 ;
  wire \G1[11].registers_n_2 ;
  wire \G1[11].registers_n_20 ;
  wire \G1[11].registers_n_21 ;
  wire \G1[11].registers_n_22 ;
  wire \G1[11].registers_n_23 ;
  wire \G1[11].registers_n_24 ;
  wire \G1[11].registers_n_25 ;
  wire \G1[11].registers_n_26 ;
  wire \G1[11].registers_n_27 ;
  wire \G1[11].registers_n_28 ;
  wire \G1[11].registers_n_29 ;
  wire \G1[11].registers_n_3 ;
  wire \G1[11].registers_n_30 ;
  wire \G1[11].registers_n_31 ;
  wire \G1[11].registers_n_32 ;
  wire \G1[11].registers_n_33 ;
  wire \G1[11].registers_n_34 ;
  wire \G1[11].registers_n_35 ;
  wire \G1[11].registers_n_36 ;
  wire \G1[11].registers_n_37 ;
  wire \G1[11].registers_n_38 ;
  wire \G1[11].registers_n_39 ;
  wire \G1[11].registers_n_4 ;
  wire \G1[11].registers_n_40 ;
  wire \G1[11].registers_n_41 ;
  wire \G1[11].registers_n_42 ;
  wire \G1[11].registers_n_43 ;
  wire \G1[11].registers_n_44 ;
  wire \G1[11].registers_n_45 ;
  wire \G1[11].registers_n_46 ;
  wire \G1[11].registers_n_47 ;
  wire \G1[11].registers_n_48 ;
  wire \G1[11].registers_n_49 ;
  wire \G1[11].registers_n_5 ;
  wire \G1[11].registers_n_50 ;
  wire \G1[11].registers_n_51 ;
  wire \G1[11].registers_n_52 ;
  wire \G1[11].registers_n_53 ;
  wire \G1[11].registers_n_54 ;
  wire \G1[11].registers_n_55 ;
  wire \G1[11].registers_n_56 ;
  wire \G1[11].registers_n_57 ;
  wire \G1[11].registers_n_58 ;
  wire \G1[11].registers_n_59 ;
  wire \G1[11].registers_n_6 ;
  wire \G1[11].registers_n_60 ;
  wire \G1[11].registers_n_61 ;
  wire \G1[11].registers_n_62 ;
  wire \G1[11].registers_n_63 ;
  wire \G1[11].registers_n_7 ;
  wire \G1[11].registers_n_8 ;
  wire \G1[11].registers_n_9 ;
  wire \G1[12].registers_n_0 ;
  wire \G1[12].registers_n_1 ;
  wire \G1[12].registers_n_10 ;
  wire \G1[12].registers_n_11 ;
  wire \G1[12].registers_n_12 ;
  wire \G1[12].registers_n_13 ;
  wire \G1[12].registers_n_14 ;
  wire \G1[12].registers_n_15 ;
  wire \G1[12].registers_n_16 ;
  wire \G1[12].registers_n_17 ;
  wire \G1[12].registers_n_18 ;
  wire \G1[12].registers_n_19 ;
  wire \G1[12].registers_n_2 ;
  wire \G1[12].registers_n_20 ;
  wire \G1[12].registers_n_21 ;
  wire \G1[12].registers_n_22 ;
  wire \G1[12].registers_n_23 ;
  wire \G1[12].registers_n_24 ;
  wire \G1[12].registers_n_25 ;
  wire \G1[12].registers_n_26 ;
  wire \G1[12].registers_n_27 ;
  wire \G1[12].registers_n_28 ;
  wire \G1[12].registers_n_29 ;
  wire \G1[12].registers_n_3 ;
  wire \G1[12].registers_n_30 ;
  wire \G1[12].registers_n_31 ;
  wire \G1[12].registers_n_4 ;
  wire \G1[12].registers_n_5 ;
  wire \G1[12].registers_n_6 ;
  wire \G1[12].registers_n_7 ;
  wire \G1[12].registers_n_8 ;
  wire \G1[12].registers_n_9 ;
  wire \G1[13].registers_n_0 ;
  wire \G1[13].registers_n_1 ;
  wire \G1[13].registers_n_10 ;
  wire \G1[13].registers_n_11 ;
  wire \G1[13].registers_n_12 ;
  wire \G1[13].registers_n_13 ;
  wire \G1[13].registers_n_14 ;
  wire \G1[13].registers_n_15 ;
  wire \G1[13].registers_n_16 ;
  wire \G1[13].registers_n_17 ;
  wire \G1[13].registers_n_18 ;
  wire \G1[13].registers_n_19 ;
  wire \G1[13].registers_n_2 ;
  wire \G1[13].registers_n_20 ;
  wire \G1[13].registers_n_21 ;
  wire \G1[13].registers_n_22 ;
  wire \G1[13].registers_n_23 ;
  wire \G1[13].registers_n_24 ;
  wire \G1[13].registers_n_25 ;
  wire \G1[13].registers_n_26 ;
  wire \G1[13].registers_n_27 ;
  wire \G1[13].registers_n_28 ;
  wire \G1[13].registers_n_29 ;
  wire \G1[13].registers_n_3 ;
  wire \G1[13].registers_n_30 ;
  wire \G1[13].registers_n_31 ;
  wire \G1[13].registers_n_4 ;
  wire \G1[13].registers_n_5 ;
  wire \G1[13].registers_n_6 ;
  wire \G1[13].registers_n_7 ;
  wire \G1[13].registers_n_8 ;
  wire \G1[13].registers_n_9 ;
  wire \G1[14].registers_n_0 ;
  wire \G1[14].registers_n_1 ;
  wire \G1[14].registers_n_10 ;
  wire \G1[14].registers_n_11 ;
  wire \G1[14].registers_n_12 ;
  wire \G1[14].registers_n_13 ;
  wire \G1[14].registers_n_14 ;
  wire \G1[14].registers_n_15 ;
  wire \G1[14].registers_n_16 ;
  wire \G1[14].registers_n_17 ;
  wire \G1[14].registers_n_18 ;
  wire \G1[14].registers_n_19 ;
  wire \G1[14].registers_n_2 ;
  wire \G1[14].registers_n_20 ;
  wire \G1[14].registers_n_21 ;
  wire \G1[14].registers_n_22 ;
  wire \G1[14].registers_n_23 ;
  wire \G1[14].registers_n_24 ;
  wire \G1[14].registers_n_25 ;
  wire \G1[14].registers_n_26 ;
  wire \G1[14].registers_n_27 ;
  wire \G1[14].registers_n_28 ;
  wire \G1[14].registers_n_29 ;
  wire \G1[14].registers_n_3 ;
  wire \G1[14].registers_n_30 ;
  wire \G1[14].registers_n_31 ;
  wire \G1[14].registers_n_4 ;
  wire \G1[14].registers_n_5 ;
  wire \G1[14].registers_n_6 ;
  wire \G1[14].registers_n_7 ;
  wire \G1[14].registers_n_8 ;
  wire \G1[14].registers_n_9 ;
  wire \G1[15].registers_n_0 ;
  wire \G1[15].registers_n_1 ;
  wire \G1[15].registers_n_10 ;
  wire \G1[15].registers_n_11 ;
  wire \G1[15].registers_n_12 ;
  wire \G1[15].registers_n_13 ;
  wire \G1[15].registers_n_14 ;
  wire \G1[15].registers_n_15 ;
  wire \G1[15].registers_n_16 ;
  wire \G1[15].registers_n_17 ;
  wire \G1[15].registers_n_18 ;
  wire \G1[15].registers_n_19 ;
  wire \G1[15].registers_n_2 ;
  wire \G1[15].registers_n_20 ;
  wire \G1[15].registers_n_21 ;
  wire \G1[15].registers_n_22 ;
  wire \G1[15].registers_n_23 ;
  wire \G1[15].registers_n_24 ;
  wire \G1[15].registers_n_25 ;
  wire \G1[15].registers_n_26 ;
  wire \G1[15].registers_n_27 ;
  wire \G1[15].registers_n_28 ;
  wire \G1[15].registers_n_29 ;
  wire \G1[15].registers_n_3 ;
  wire \G1[15].registers_n_30 ;
  wire \G1[15].registers_n_31 ;
  wire \G1[15].registers_n_32 ;
  wire \G1[15].registers_n_33 ;
  wire \G1[15].registers_n_34 ;
  wire \G1[15].registers_n_35 ;
  wire \G1[15].registers_n_36 ;
  wire \G1[15].registers_n_37 ;
  wire \G1[15].registers_n_38 ;
  wire \G1[15].registers_n_39 ;
  wire \G1[15].registers_n_4 ;
  wire \G1[15].registers_n_40 ;
  wire \G1[15].registers_n_41 ;
  wire \G1[15].registers_n_42 ;
  wire \G1[15].registers_n_43 ;
  wire \G1[15].registers_n_44 ;
  wire \G1[15].registers_n_45 ;
  wire \G1[15].registers_n_46 ;
  wire \G1[15].registers_n_47 ;
  wire \G1[15].registers_n_48 ;
  wire \G1[15].registers_n_49 ;
  wire \G1[15].registers_n_5 ;
  wire \G1[15].registers_n_50 ;
  wire \G1[15].registers_n_51 ;
  wire \G1[15].registers_n_52 ;
  wire \G1[15].registers_n_53 ;
  wire \G1[15].registers_n_54 ;
  wire \G1[15].registers_n_55 ;
  wire \G1[15].registers_n_56 ;
  wire \G1[15].registers_n_57 ;
  wire \G1[15].registers_n_58 ;
  wire \G1[15].registers_n_59 ;
  wire \G1[15].registers_n_6 ;
  wire \G1[15].registers_n_60 ;
  wire \G1[15].registers_n_61 ;
  wire \G1[15].registers_n_62 ;
  wire \G1[15].registers_n_63 ;
  wire \G1[15].registers_n_7 ;
  wire \G1[15].registers_n_8 ;
  wire \G1[15].registers_n_9 ;
  wire \G1[16].registers_n_0 ;
  wire \G1[16].registers_n_1 ;
  wire \G1[16].registers_n_10 ;
  wire \G1[16].registers_n_11 ;
  wire \G1[16].registers_n_12 ;
  wire \G1[16].registers_n_13 ;
  wire \G1[16].registers_n_14 ;
  wire \G1[16].registers_n_15 ;
  wire \G1[16].registers_n_16 ;
  wire \G1[16].registers_n_17 ;
  wire \G1[16].registers_n_18 ;
  wire \G1[16].registers_n_19 ;
  wire \G1[16].registers_n_2 ;
  wire \G1[16].registers_n_20 ;
  wire \G1[16].registers_n_21 ;
  wire \G1[16].registers_n_22 ;
  wire \G1[16].registers_n_23 ;
  wire \G1[16].registers_n_24 ;
  wire \G1[16].registers_n_25 ;
  wire \G1[16].registers_n_26 ;
  wire \G1[16].registers_n_27 ;
  wire \G1[16].registers_n_28 ;
  wire \G1[16].registers_n_29 ;
  wire \G1[16].registers_n_3 ;
  wire \G1[16].registers_n_30 ;
  wire \G1[16].registers_n_31 ;
  wire \G1[16].registers_n_4 ;
  wire \G1[16].registers_n_5 ;
  wire \G1[16].registers_n_6 ;
  wire \G1[16].registers_n_7 ;
  wire \G1[16].registers_n_8 ;
  wire \G1[16].registers_n_9 ;
  wire \G1[17].registers_n_0 ;
  wire \G1[17].registers_n_1 ;
  wire \G1[17].registers_n_10 ;
  wire \G1[17].registers_n_11 ;
  wire \G1[17].registers_n_12 ;
  wire \G1[17].registers_n_13 ;
  wire \G1[17].registers_n_14 ;
  wire \G1[17].registers_n_15 ;
  wire \G1[17].registers_n_16 ;
  wire \G1[17].registers_n_17 ;
  wire \G1[17].registers_n_18 ;
  wire \G1[17].registers_n_19 ;
  wire \G1[17].registers_n_2 ;
  wire \G1[17].registers_n_20 ;
  wire \G1[17].registers_n_21 ;
  wire \G1[17].registers_n_22 ;
  wire \G1[17].registers_n_23 ;
  wire \G1[17].registers_n_24 ;
  wire \G1[17].registers_n_25 ;
  wire \G1[17].registers_n_26 ;
  wire \G1[17].registers_n_27 ;
  wire \G1[17].registers_n_28 ;
  wire \G1[17].registers_n_29 ;
  wire \G1[17].registers_n_3 ;
  wire \G1[17].registers_n_30 ;
  wire \G1[17].registers_n_31 ;
  wire \G1[17].registers_n_4 ;
  wire \G1[17].registers_n_5 ;
  wire \G1[17].registers_n_6 ;
  wire \G1[17].registers_n_7 ;
  wire \G1[17].registers_n_8 ;
  wire \G1[17].registers_n_9 ;
  wire \G1[18].registers_n_0 ;
  wire \G1[18].registers_n_1 ;
  wire \G1[18].registers_n_10 ;
  wire \G1[18].registers_n_11 ;
  wire \G1[18].registers_n_12 ;
  wire \G1[18].registers_n_13 ;
  wire \G1[18].registers_n_14 ;
  wire \G1[18].registers_n_15 ;
  wire \G1[18].registers_n_16 ;
  wire \G1[18].registers_n_17 ;
  wire \G1[18].registers_n_18 ;
  wire \G1[18].registers_n_19 ;
  wire \G1[18].registers_n_2 ;
  wire \G1[18].registers_n_20 ;
  wire \G1[18].registers_n_21 ;
  wire \G1[18].registers_n_22 ;
  wire \G1[18].registers_n_23 ;
  wire \G1[18].registers_n_24 ;
  wire \G1[18].registers_n_25 ;
  wire \G1[18].registers_n_26 ;
  wire \G1[18].registers_n_27 ;
  wire \G1[18].registers_n_28 ;
  wire \G1[18].registers_n_29 ;
  wire \G1[18].registers_n_3 ;
  wire \G1[18].registers_n_30 ;
  wire \G1[18].registers_n_31 ;
  wire \G1[18].registers_n_4 ;
  wire \G1[18].registers_n_5 ;
  wire \G1[18].registers_n_6 ;
  wire \G1[18].registers_n_7 ;
  wire \G1[18].registers_n_8 ;
  wire \G1[18].registers_n_9 ;
  wire \G1[19].registers_n_0 ;
  wire \G1[19].registers_n_1 ;
  wire \G1[19].registers_n_10 ;
  wire \G1[19].registers_n_11 ;
  wire \G1[19].registers_n_12 ;
  wire \G1[19].registers_n_13 ;
  wire \G1[19].registers_n_14 ;
  wire \G1[19].registers_n_15 ;
  wire \G1[19].registers_n_16 ;
  wire \G1[19].registers_n_17 ;
  wire \G1[19].registers_n_18 ;
  wire \G1[19].registers_n_19 ;
  wire \G1[19].registers_n_2 ;
  wire \G1[19].registers_n_20 ;
  wire \G1[19].registers_n_21 ;
  wire \G1[19].registers_n_22 ;
  wire \G1[19].registers_n_23 ;
  wire \G1[19].registers_n_24 ;
  wire \G1[19].registers_n_25 ;
  wire \G1[19].registers_n_26 ;
  wire \G1[19].registers_n_27 ;
  wire \G1[19].registers_n_28 ;
  wire \G1[19].registers_n_29 ;
  wire \G1[19].registers_n_3 ;
  wire \G1[19].registers_n_30 ;
  wire \G1[19].registers_n_31 ;
  wire \G1[19].registers_n_32 ;
  wire \G1[19].registers_n_33 ;
  wire \G1[19].registers_n_34 ;
  wire \G1[19].registers_n_35 ;
  wire \G1[19].registers_n_36 ;
  wire \G1[19].registers_n_37 ;
  wire \G1[19].registers_n_38 ;
  wire \G1[19].registers_n_39 ;
  wire \G1[19].registers_n_4 ;
  wire \G1[19].registers_n_40 ;
  wire \G1[19].registers_n_41 ;
  wire \G1[19].registers_n_42 ;
  wire \G1[19].registers_n_43 ;
  wire \G1[19].registers_n_44 ;
  wire \G1[19].registers_n_45 ;
  wire \G1[19].registers_n_46 ;
  wire \G1[19].registers_n_47 ;
  wire \G1[19].registers_n_48 ;
  wire \G1[19].registers_n_49 ;
  wire \G1[19].registers_n_5 ;
  wire \G1[19].registers_n_50 ;
  wire \G1[19].registers_n_51 ;
  wire \G1[19].registers_n_52 ;
  wire \G1[19].registers_n_53 ;
  wire \G1[19].registers_n_54 ;
  wire \G1[19].registers_n_55 ;
  wire \G1[19].registers_n_56 ;
  wire \G1[19].registers_n_57 ;
  wire \G1[19].registers_n_58 ;
  wire \G1[19].registers_n_59 ;
  wire \G1[19].registers_n_6 ;
  wire \G1[19].registers_n_60 ;
  wire \G1[19].registers_n_61 ;
  wire \G1[19].registers_n_62 ;
  wire \G1[19].registers_n_63 ;
  wire \G1[19].registers_n_7 ;
  wire \G1[19].registers_n_8 ;
  wire \G1[19].registers_n_9 ;
  wire \G1[1].registers_n_0 ;
  wire \G1[1].registers_n_1 ;
  wire \G1[1].registers_n_10 ;
  wire \G1[1].registers_n_11 ;
  wire \G1[1].registers_n_12 ;
  wire \G1[1].registers_n_13 ;
  wire \G1[1].registers_n_14 ;
  wire \G1[1].registers_n_15 ;
  wire \G1[1].registers_n_16 ;
  wire \G1[1].registers_n_17 ;
  wire \G1[1].registers_n_18 ;
  wire \G1[1].registers_n_19 ;
  wire \G1[1].registers_n_2 ;
  wire \G1[1].registers_n_20 ;
  wire \G1[1].registers_n_21 ;
  wire \G1[1].registers_n_22 ;
  wire \G1[1].registers_n_23 ;
  wire \G1[1].registers_n_24 ;
  wire \G1[1].registers_n_25 ;
  wire \G1[1].registers_n_26 ;
  wire \G1[1].registers_n_27 ;
  wire \G1[1].registers_n_28 ;
  wire \G1[1].registers_n_29 ;
  wire \G1[1].registers_n_3 ;
  wire \G1[1].registers_n_30 ;
  wire \G1[1].registers_n_31 ;
  wire \G1[1].registers_n_4 ;
  wire \G1[1].registers_n_5 ;
  wire \G1[1].registers_n_6 ;
  wire \G1[1].registers_n_7 ;
  wire \G1[1].registers_n_8 ;
  wire \G1[1].registers_n_9 ;
  wire \G1[20].registers_n_0 ;
  wire \G1[20].registers_n_1 ;
  wire \G1[20].registers_n_10 ;
  wire \G1[20].registers_n_11 ;
  wire \G1[20].registers_n_12 ;
  wire \G1[20].registers_n_13 ;
  wire \G1[20].registers_n_14 ;
  wire \G1[20].registers_n_15 ;
  wire \G1[20].registers_n_16 ;
  wire \G1[20].registers_n_17 ;
  wire \G1[20].registers_n_18 ;
  wire \G1[20].registers_n_19 ;
  wire \G1[20].registers_n_2 ;
  wire \G1[20].registers_n_20 ;
  wire \G1[20].registers_n_21 ;
  wire \G1[20].registers_n_22 ;
  wire \G1[20].registers_n_23 ;
  wire \G1[20].registers_n_24 ;
  wire \G1[20].registers_n_25 ;
  wire \G1[20].registers_n_26 ;
  wire \G1[20].registers_n_27 ;
  wire \G1[20].registers_n_28 ;
  wire \G1[20].registers_n_29 ;
  wire \G1[20].registers_n_3 ;
  wire \G1[20].registers_n_30 ;
  wire \G1[20].registers_n_31 ;
  wire \G1[20].registers_n_4 ;
  wire \G1[20].registers_n_5 ;
  wire \G1[20].registers_n_6 ;
  wire \G1[20].registers_n_7 ;
  wire \G1[20].registers_n_8 ;
  wire \G1[20].registers_n_9 ;
  wire \G1[21].registers_n_0 ;
  wire \G1[21].registers_n_1 ;
  wire \G1[21].registers_n_10 ;
  wire \G1[21].registers_n_11 ;
  wire \G1[21].registers_n_12 ;
  wire \G1[21].registers_n_13 ;
  wire \G1[21].registers_n_14 ;
  wire \G1[21].registers_n_15 ;
  wire \G1[21].registers_n_16 ;
  wire \G1[21].registers_n_17 ;
  wire \G1[21].registers_n_18 ;
  wire \G1[21].registers_n_19 ;
  wire \G1[21].registers_n_2 ;
  wire \G1[21].registers_n_20 ;
  wire \G1[21].registers_n_21 ;
  wire \G1[21].registers_n_22 ;
  wire \G1[21].registers_n_23 ;
  wire \G1[21].registers_n_24 ;
  wire \G1[21].registers_n_25 ;
  wire \G1[21].registers_n_26 ;
  wire \G1[21].registers_n_27 ;
  wire \G1[21].registers_n_28 ;
  wire \G1[21].registers_n_29 ;
  wire \G1[21].registers_n_3 ;
  wire \G1[21].registers_n_30 ;
  wire \G1[21].registers_n_31 ;
  wire \G1[21].registers_n_4 ;
  wire \G1[21].registers_n_5 ;
  wire \G1[21].registers_n_6 ;
  wire \G1[21].registers_n_7 ;
  wire \G1[21].registers_n_8 ;
  wire \G1[21].registers_n_9 ;
  wire \G1[22].registers_n_0 ;
  wire \G1[22].registers_n_1 ;
  wire \G1[22].registers_n_10 ;
  wire \G1[22].registers_n_11 ;
  wire \G1[22].registers_n_12 ;
  wire \G1[22].registers_n_13 ;
  wire \G1[22].registers_n_14 ;
  wire \G1[22].registers_n_15 ;
  wire \G1[22].registers_n_16 ;
  wire \G1[22].registers_n_17 ;
  wire \G1[22].registers_n_18 ;
  wire \G1[22].registers_n_19 ;
  wire \G1[22].registers_n_2 ;
  wire \G1[22].registers_n_20 ;
  wire \G1[22].registers_n_21 ;
  wire \G1[22].registers_n_22 ;
  wire \G1[22].registers_n_23 ;
  wire \G1[22].registers_n_24 ;
  wire \G1[22].registers_n_25 ;
  wire \G1[22].registers_n_26 ;
  wire \G1[22].registers_n_27 ;
  wire \G1[22].registers_n_28 ;
  wire \G1[22].registers_n_29 ;
  wire \G1[22].registers_n_3 ;
  wire \G1[22].registers_n_30 ;
  wire \G1[22].registers_n_31 ;
  wire \G1[22].registers_n_4 ;
  wire \G1[22].registers_n_5 ;
  wire \G1[22].registers_n_6 ;
  wire \G1[22].registers_n_7 ;
  wire \G1[22].registers_n_8 ;
  wire \G1[22].registers_n_9 ;
  wire \G1[23].registers_n_0 ;
  wire \G1[23].registers_n_1 ;
  wire \G1[23].registers_n_10 ;
  wire \G1[23].registers_n_11 ;
  wire \G1[23].registers_n_12 ;
  wire \G1[23].registers_n_13 ;
  wire \G1[23].registers_n_14 ;
  wire \G1[23].registers_n_15 ;
  wire \G1[23].registers_n_16 ;
  wire \G1[23].registers_n_17 ;
  wire \G1[23].registers_n_18 ;
  wire \G1[23].registers_n_19 ;
  wire \G1[23].registers_n_2 ;
  wire \G1[23].registers_n_20 ;
  wire \G1[23].registers_n_21 ;
  wire \G1[23].registers_n_22 ;
  wire \G1[23].registers_n_23 ;
  wire \G1[23].registers_n_24 ;
  wire \G1[23].registers_n_25 ;
  wire \G1[23].registers_n_26 ;
  wire \G1[23].registers_n_27 ;
  wire \G1[23].registers_n_28 ;
  wire \G1[23].registers_n_29 ;
  wire \G1[23].registers_n_3 ;
  wire \G1[23].registers_n_30 ;
  wire \G1[23].registers_n_31 ;
  wire \G1[23].registers_n_32 ;
  wire \G1[23].registers_n_33 ;
  wire \G1[23].registers_n_34 ;
  wire \G1[23].registers_n_35 ;
  wire \G1[23].registers_n_36 ;
  wire \G1[23].registers_n_37 ;
  wire \G1[23].registers_n_38 ;
  wire \G1[23].registers_n_39 ;
  wire \G1[23].registers_n_4 ;
  wire \G1[23].registers_n_40 ;
  wire \G1[23].registers_n_41 ;
  wire \G1[23].registers_n_42 ;
  wire \G1[23].registers_n_43 ;
  wire \G1[23].registers_n_44 ;
  wire \G1[23].registers_n_45 ;
  wire \G1[23].registers_n_46 ;
  wire \G1[23].registers_n_47 ;
  wire \G1[23].registers_n_48 ;
  wire \G1[23].registers_n_49 ;
  wire \G1[23].registers_n_5 ;
  wire \G1[23].registers_n_50 ;
  wire \G1[23].registers_n_51 ;
  wire \G1[23].registers_n_52 ;
  wire \G1[23].registers_n_53 ;
  wire \G1[23].registers_n_54 ;
  wire \G1[23].registers_n_55 ;
  wire \G1[23].registers_n_56 ;
  wire \G1[23].registers_n_57 ;
  wire \G1[23].registers_n_58 ;
  wire \G1[23].registers_n_59 ;
  wire \G1[23].registers_n_6 ;
  wire \G1[23].registers_n_60 ;
  wire \G1[23].registers_n_61 ;
  wire \G1[23].registers_n_62 ;
  wire \G1[23].registers_n_63 ;
  wire \G1[23].registers_n_7 ;
  wire \G1[23].registers_n_8 ;
  wire \G1[23].registers_n_9 ;
  wire \G1[24].registers_n_0 ;
  wire \G1[24].registers_n_1 ;
  wire \G1[24].registers_n_10 ;
  wire \G1[24].registers_n_11 ;
  wire \G1[24].registers_n_12 ;
  wire \G1[24].registers_n_13 ;
  wire \G1[24].registers_n_14 ;
  wire \G1[24].registers_n_15 ;
  wire \G1[24].registers_n_16 ;
  wire \G1[24].registers_n_17 ;
  wire \G1[24].registers_n_18 ;
  wire \G1[24].registers_n_19 ;
  wire \G1[24].registers_n_2 ;
  wire \G1[24].registers_n_20 ;
  wire \G1[24].registers_n_21 ;
  wire \G1[24].registers_n_22 ;
  wire \G1[24].registers_n_23 ;
  wire \G1[24].registers_n_24 ;
  wire \G1[24].registers_n_25 ;
  wire \G1[24].registers_n_26 ;
  wire \G1[24].registers_n_27 ;
  wire \G1[24].registers_n_28 ;
  wire \G1[24].registers_n_29 ;
  wire \G1[24].registers_n_3 ;
  wire \G1[24].registers_n_30 ;
  wire \G1[24].registers_n_31 ;
  wire \G1[24].registers_n_4 ;
  wire \G1[24].registers_n_5 ;
  wire \G1[24].registers_n_6 ;
  wire \G1[24].registers_n_7 ;
  wire \G1[24].registers_n_8 ;
  wire \G1[24].registers_n_9 ;
  wire \G1[25].registers_n_0 ;
  wire \G1[25].registers_n_1 ;
  wire \G1[25].registers_n_10 ;
  wire \G1[25].registers_n_11 ;
  wire \G1[25].registers_n_12 ;
  wire \G1[25].registers_n_13 ;
  wire \G1[25].registers_n_14 ;
  wire \G1[25].registers_n_15 ;
  wire \G1[25].registers_n_16 ;
  wire \G1[25].registers_n_17 ;
  wire \G1[25].registers_n_18 ;
  wire \G1[25].registers_n_19 ;
  wire \G1[25].registers_n_2 ;
  wire \G1[25].registers_n_20 ;
  wire \G1[25].registers_n_21 ;
  wire \G1[25].registers_n_22 ;
  wire \G1[25].registers_n_23 ;
  wire \G1[25].registers_n_24 ;
  wire \G1[25].registers_n_25 ;
  wire \G1[25].registers_n_26 ;
  wire \G1[25].registers_n_27 ;
  wire \G1[25].registers_n_28 ;
  wire \G1[25].registers_n_29 ;
  wire \G1[25].registers_n_3 ;
  wire \G1[25].registers_n_30 ;
  wire \G1[25].registers_n_31 ;
  wire \G1[25].registers_n_4 ;
  wire \G1[25].registers_n_5 ;
  wire \G1[25].registers_n_6 ;
  wire \G1[25].registers_n_7 ;
  wire \G1[25].registers_n_8 ;
  wire \G1[25].registers_n_9 ;
  wire \G1[26].registers_n_0 ;
  wire \G1[26].registers_n_1 ;
  wire \G1[26].registers_n_10 ;
  wire \G1[26].registers_n_11 ;
  wire \G1[26].registers_n_12 ;
  wire \G1[26].registers_n_13 ;
  wire \G1[26].registers_n_14 ;
  wire \G1[26].registers_n_15 ;
  wire \G1[26].registers_n_16 ;
  wire \G1[26].registers_n_17 ;
  wire \G1[26].registers_n_18 ;
  wire \G1[26].registers_n_19 ;
  wire \G1[26].registers_n_2 ;
  wire \G1[26].registers_n_20 ;
  wire \G1[26].registers_n_21 ;
  wire \G1[26].registers_n_22 ;
  wire \G1[26].registers_n_23 ;
  wire \G1[26].registers_n_24 ;
  wire \G1[26].registers_n_25 ;
  wire \G1[26].registers_n_26 ;
  wire \G1[26].registers_n_27 ;
  wire \G1[26].registers_n_28 ;
  wire \G1[26].registers_n_29 ;
  wire \G1[26].registers_n_3 ;
  wire \G1[26].registers_n_30 ;
  wire \G1[26].registers_n_31 ;
  wire \G1[26].registers_n_4 ;
  wire \G1[26].registers_n_5 ;
  wire \G1[26].registers_n_6 ;
  wire \G1[26].registers_n_7 ;
  wire \G1[26].registers_n_8 ;
  wire \G1[26].registers_n_9 ;
  wire \G1[28].registers_n_0 ;
  wire \G1[28].registers_n_1 ;
  wire \G1[28].registers_n_10 ;
  wire \G1[28].registers_n_11 ;
  wire \G1[28].registers_n_12 ;
  wire \G1[28].registers_n_13 ;
  wire \G1[28].registers_n_14 ;
  wire \G1[28].registers_n_15 ;
  wire \G1[28].registers_n_16 ;
  wire \G1[28].registers_n_17 ;
  wire \G1[28].registers_n_18 ;
  wire \G1[28].registers_n_19 ;
  wire \G1[28].registers_n_2 ;
  wire \G1[28].registers_n_20 ;
  wire \G1[28].registers_n_21 ;
  wire \G1[28].registers_n_22 ;
  wire \G1[28].registers_n_23 ;
  wire \G1[28].registers_n_24 ;
  wire \G1[28].registers_n_25 ;
  wire \G1[28].registers_n_26 ;
  wire \G1[28].registers_n_27 ;
  wire \G1[28].registers_n_28 ;
  wire \G1[28].registers_n_29 ;
  wire \G1[28].registers_n_3 ;
  wire \G1[28].registers_n_30 ;
  wire \G1[28].registers_n_31 ;
  wire \G1[28].registers_n_4 ;
  wire \G1[28].registers_n_5 ;
  wire \G1[28].registers_n_6 ;
  wire \G1[28].registers_n_7 ;
  wire \G1[28].registers_n_8 ;
  wire \G1[28].registers_n_9 ;
  wire \G1[29].registers_n_0 ;
  wire \G1[29].registers_n_1 ;
  wire \G1[29].registers_n_10 ;
  wire \G1[29].registers_n_11 ;
  wire \G1[29].registers_n_12 ;
  wire \G1[29].registers_n_13 ;
  wire \G1[29].registers_n_14 ;
  wire \G1[29].registers_n_15 ;
  wire \G1[29].registers_n_16 ;
  wire \G1[29].registers_n_17 ;
  wire \G1[29].registers_n_18 ;
  wire \G1[29].registers_n_19 ;
  wire \G1[29].registers_n_2 ;
  wire \G1[29].registers_n_20 ;
  wire \G1[29].registers_n_21 ;
  wire \G1[29].registers_n_22 ;
  wire \G1[29].registers_n_23 ;
  wire \G1[29].registers_n_24 ;
  wire \G1[29].registers_n_25 ;
  wire \G1[29].registers_n_26 ;
  wire \G1[29].registers_n_27 ;
  wire \G1[29].registers_n_28 ;
  wire \G1[29].registers_n_29 ;
  wire \G1[29].registers_n_3 ;
  wire \G1[29].registers_n_30 ;
  wire \G1[29].registers_n_31 ;
  wire \G1[29].registers_n_4 ;
  wire \G1[29].registers_n_5 ;
  wire \G1[29].registers_n_6 ;
  wire \G1[29].registers_n_7 ;
  wire \G1[29].registers_n_8 ;
  wire \G1[29].registers_n_9 ;
  wire \G1[2].registers_n_0 ;
  wire \G1[2].registers_n_1 ;
  wire \G1[2].registers_n_10 ;
  wire \G1[2].registers_n_11 ;
  wire \G1[2].registers_n_12 ;
  wire \G1[2].registers_n_13 ;
  wire \G1[2].registers_n_14 ;
  wire \G1[2].registers_n_15 ;
  wire \G1[2].registers_n_16 ;
  wire \G1[2].registers_n_17 ;
  wire \G1[2].registers_n_18 ;
  wire \G1[2].registers_n_19 ;
  wire \G1[2].registers_n_2 ;
  wire \G1[2].registers_n_20 ;
  wire \G1[2].registers_n_21 ;
  wire \G1[2].registers_n_22 ;
  wire \G1[2].registers_n_23 ;
  wire \G1[2].registers_n_24 ;
  wire \G1[2].registers_n_25 ;
  wire \G1[2].registers_n_26 ;
  wire \G1[2].registers_n_27 ;
  wire \G1[2].registers_n_28 ;
  wire \G1[2].registers_n_29 ;
  wire \G1[2].registers_n_3 ;
  wire \G1[2].registers_n_30 ;
  wire \G1[2].registers_n_31 ;
  wire \G1[2].registers_n_4 ;
  wire \G1[2].registers_n_5 ;
  wire \G1[2].registers_n_6 ;
  wire \G1[2].registers_n_7 ;
  wire \G1[2].registers_n_8 ;
  wire \G1[2].registers_n_9 ;
  wire \G1[30].registers_n_0 ;
  wire \G1[30].registers_n_1 ;
  wire \G1[30].registers_n_10 ;
  wire \G1[30].registers_n_11 ;
  wire \G1[30].registers_n_12 ;
  wire \G1[30].registers_n_13 ;
  wire \G1[30].registers_n_14 ;
  wire \G1[30].registers_n_15 ;
  wire \G1[30].registers_n_16 ;
  wire \G1[30].registers_n_17 ;
  wire \G1[30].registers_n_18 ;
  wire \G1[30].registers_n_19 ;
  wire \G1[30].registers_n_2 ;
  wire \G1[30].registers_n_20 ;
  wire \G1[30].registers_n_21 ;
  wire \G1[30].registers_n_22 ;
  wire \G1[30].registers_n_23 ;
  wire \G1[30].registers_n_24 ;
  wire \G1[30].registers_n_25 ;
  wire \G1[30].registers_n_26 ;
  wire \G1[30].registers_n_27 ;
  wire \G1[30].registers_n_28 ;
  wire \G1[30].registers_n_29 ;
  wire \G1[30].registers_n_3 ;
  wire \G1[30].registers_n_30 ;
  wire \G1[30].registers_n_31 ;
  wire \G1[30].registers_n_4 ;
  wire \G1[30].registers_n_5 ;
  wire \G1[30].registers_n_6 ;
  wire \G1[30].registers_n_7 ;
  wire \G1[30].registers_n_8 ;
  wire \G1[30].registers_n_9 ;
  wire \G1[31].registers_n_0 ;
  wire \G1[31].registers_n_1 ;
  wire \G1[31].registers_n_10 ;
  wire \G1[31].registers_n_11 ;
  wire \G1[31].registers_n_12 ;
  wire \G1[31].registers_n_13 ;
  wire \G1[31].registers_n_14 ;
  wire \G1[31].registers_n_15 ;
  wire \G1[31].registers_n_16 ;
  wire \G1[31].registers_n_17 ;
  wire \G1[31].registers_n_18 ;
  wire \G1[31].registers_n_19 ;
  wire \G1[31].registers_n_2 ;
  wire \G1[31].registers_n_20 ;
  wire \G1[31].registers_n_21 ;
  wire \G1[31].registers_n_22 ;
  wire \G1[31].registers_n_23 ;
  wire \G1[31].registers_n_24 ;
  wire \G1[31].registers_n_25 ;
  wire \G1[31].registers_n_26 ;
  wire \G1[31].registers_n_27 ;
  wire \G1[31].registers_n_28 ;
  wire \G1[31].registers_n_29 ;
  wire \G1[31].registers_n_3 ;
  wire \G1[31].registers_n_30 ;
  wire \G1[31].registers_n_31 ;
  wire \G1[31].registers_n_32 ;
  wire \G1[31].registers_n_33 ;
  wire \G1[31].registers_n_34 ;
  wire \G1[31].registers_n_35 ;
  wire \G1[31].registers_n_36 ;
  wire \G1[31].registers_n_37 ;
  wire \G1[31].registers_n_38 ;
  wire \G1[31].registers_n_39 ;
  wire \G1[31].registers_n_4 ;
  wire \G1[31].registers_n_40 ;
  wire \G1[31].registers_n_41 ;
  wire \G1[31].registers_n_42 ;
  wire \G1[31].registers_n_43 ;
  wire \G1[31].registers_n_44 ;
  wire \G1[31].registers_n_45 ;
  wire \G1[31].registers_n_46 ;
  wire \G1[31].registers_n_47 ;
  wire \G1[31].registers_n_48 ;
  wire \G1[31].registers_n_49 ;
  wire \G1[31].registers_n_5 ;
  wire \G1[31].registers_n_50 ;
  wire \G1[31].registers_n_51 ;
  wire \G1[31].registers_n_52 ;
  wire \G1[31].registers_n_53 ;
  wire \G1[31].registers_n_54 ;
  wire \G1[31].registers_n_55 ;
  wire \G1[31].registers_n_56 ;
  wire \G1[31].registers_n_57 ;
  wire \G1[31].registers_n_58 ;
  wire \G1[31].registers_n_59 ;
  wire \G1[31].registers_n_6 ;
  wire \G1[31].registers_n_60 ;
  wire \G1[31].registers_n_61 ;
  wire \G1[31].registers_n_62 ;
  wire \G1[31].registers_n_63 ;
  wire \G1[31].registers_n_7 ;
  wire \G1[31].registers_n_8 ;
  wire \G1[31].registers_n_9 ;
  wire \G1[3].registers_n_0 ;
  wire \G1[3].registers_n_1 ;
  wire \G1[3].registers_n_10 ;
  wire \G1[3].registers_n_11 ;
  wire \G1[3].registers_n_12 ;
  wire \G1[3].registers_n_13 ;
  wire \G1[3].registers_n_14 ;
  wire \G1[3].registers_n_15 ;
  wire \G1[3].registers_n_16 ;
  wire \G1[3].registers_n_17 ;
  wire \G1[3].registers_n_18 ;
  wire \G1[3].registers_n_19 ;
  wire \G1[3].registers_n_2 ;
  wire \G1[3].registers_n_20 ;
  wire \G1[3].registers_n_21 ;
  wire \G1[3].registers_n_22 ;
  wire \G1[3].registers_n_23 ;
  wire \G1[3].registers_n_24 ;
  wire \G1[3].registers_n_25 ;
  wire \G1[3].registers_n_26 ;
  wire \G1[3].registers_n_27 ;
  wire \G1[3].registers_n_28 ;
  wire \G1[3].registers_n_29 ;
  wire \G1[3].registers_n_3 ;
  wire \G1[3].registers_n_30 ;
  wire \G1[3].registers_n_31 ;
  wire \G1[3].registers_n_32 ;
  wire \G1[3].registers_n_33 ;
  wire \G1[3].registers_n_34 ;
  wire \G1[3].registers_n_35 ;
  wire \G1[3].registers_n_36 ;
  wire \G1[3].registers_n_37 ;
  wire \G1[3].registers_n_38 ;
  wire \G1[3].registers_n_39 ;
  wire \G1[3].registers_n_4 ;
  wire \G1[3].registers_n_40 ;
  wire \G1[3].registers_n_41 ;
  wire \G1[3].registers_n_42 ;
  wire \G1[3].registers_n_43 ;
  wire \G1[3].registers_n_44 ;
  wire \G1[3].registers_n_45 ;
  wire \G1[3].registers_n_46 ;
  wire \G1[3].registers_n_47 ;
  wire \G1[3].registers_n_48 ;
  wire \G1[3].registers_n_49 ;
  wire \G1[3].registers_n_5 ;
  wire \G1[3].registers_n_50 ;
  wire \G1[3].registers_n_51 ;
  wire \G1[3].registers_n_52 ;
  wire \G1[3].registers_n_53 ;
  wire \G1[3].registers_n_54 ;
  wire \G1[3].registers_n_55 ;
  wire \G1[3].registers_n_56 ;
  wire \G1[3].registers_n_57 ;
  wire \G1[3].registers_n_58 ;
  wire \G1[3].registers_n_59 ;
  wire \G1[3].registers_n_6 ;
  wire \G1[3].registers_n_60 ;
  wire \G1[3].registers_n_61 ;
  wire \G1[3].registers_n_62 ;
  wire \G1[3].registers_n_63 ;
  wire \G1[3].registers_n_7 ;
  wire \G1[3].registers_n_8 ;
  wire \G1[3].registers_n_9 ;
  wire \G1[4].registers_n_0 ;
  wire \G1[4].registers_n_1 ;
  wire \G1[4].registers_n_10 ;
  wire \G1[4].registers_n_11 ;
  wire \G1[4].registers_n_12 ;
  wire \G1[4].registers_n_13 ;
  wire \G1[4].registers_n_14 ;
  wire \G1[4].registers_n_15 ;
  wire \G1[4].registers_n_16 ;
  wire \G1[4].registers_n_17 ;
  wire \G1[4].registers_n_18 ;
  wire \G1[4].registers_n_19 ;
  wire \G1[4].registers_n_2 ;
  wire \G1[4].registers_n_20 ;
  wire \G1[4].registers_n_21 ;
  wire \G1[4].registers_n_22 ;
  wire \G1[4].registers_n_23 ;
  wire \G1[4].registers_n_24 ;
  wire \G1[4].registers_n_25 ;
  wire \G1[4].registers_n_26 ;
  wire \G1[4].registers_n_27 ;
  wire \G1[4].registers_n_28 ;
  wire \G1[4].registers_n_29 ;
  wire \G1[4].registers_n_3 ;
  wire \G1[4].registers_n_30 ;
  wire \G1[4].registers_n_31 ;
  wire \G1[4].registers_n_4 ;
  wire \G1[4].registers_n_5 ;
  wire \G1[4].registers_n_6 ;
  wire \G1[4].registers_n_7 ;
  wire \G1[4].registers_n_8 ;
  wire \G1[4].registers_n_9 ;
  wire \G1[5].registers_n_0 ;
  wire \G1[5].registers_n_1 ;
  wire \G1[5].registers_n_10 ;
  wire \G1[5].registers_n_11 ;
  wire \G1[5].registers_n_12 ;
  wire \G1[5].registers_n_13 ;
  wire \G1[5].registers_n_14 ;
  wire \G1[5].registers_n_15 ;
  wire \G1[5].registers_n_16 ;
  wire \G1[5].registers_n_17 ;
  wire \G1[5].registers_n_18 ;
  wire \G1[5].registers_n_19 ;
  wire \G1[5].registers_n_2 ;
  wire \G1[5].registers_n_20 ;
  wire \G1[5].registers_n_21 ;
  wire \G1[5].registers_n_22 ;
  wire \G1[5].registers_n_23 ;
  wire \G1[5].registers_n_24 ;
  wire \G1[5].registers_n_25 ;
  wire \G1[5].registers_n_26 ;
  wire \G1[5].registers_n_27 ;
  wire \G1[5].registers_n_28 ;
  wire \G1[5].registers_n_29 ;
  wire \G1[5].registers_n_3 ;
  wire \G1[5].registers_n_30 ;
  wire \G1[5].registers_n_31 ;
  wire \G1[5].registers_n_4 ;
  wire \G1[5].registers_n_5 ;
  wire \G1[5].registers_n_6 ;
  wire \G1[5].registers_n_7 ;
  wire \G1[5].registers_n_8 ;
  wire \G1[5].registers_n_9 ;
  wire \G1[6].registers_n_0 ;
  wire \G1[6].registers_n_1 ;
  wire \G1[6].registers_n_10 ;
  wire \G1[6].registers_n_11 ;
  wire \G1[6].registers_n_12 ;
  wire \G1[6].registers_n_13 ;
  wire \G1[6].registers_n_14 ;
  wire \G1[6].registers_n_15 ;
  wire \G1[6].registers_n_16 ;
  wire \G1[6].registers_n_17 ;
  wire \G1[6].registers_n_18 ;
  wire \G1[6].registers_n_19 ;
  wire \G1[6].registers_n_2 ;
  wire \G1[6].registers_n_20 ;
  wire \G1[6].registers_n_21 ;
  wire \G1[6].registers_n_22 ;
  wire \G1[6].registers_n_23 ;
  wire \G1[6].registers_n_24 ;
  wire \G1[6].registers_n_25 ;
  wire \G1[6].registers_n_26 ;
  wire \G1[6].registers_n_27 ;
  wire \G1[6].registers_n_28 ;
  wire \G1[6].registers_n_29 ;
  wire \G1[6].registers_n_3 ;
  wire \G1[6].registers_n_30 ;
  wire \G1[6].registers_n_31 ;
  wire \G1[6].registers_n_4 ;
  wire \G1[6].registers_n_5 ;
  wire \G1[6].registers_n_6 ;
  wire \G1[6].registers_n_7 ;
  wire \G1[6].registers_n_8 ;
  wire \G1[6].registers_n_9 ;
  wire \G1[7].registers_n_0 ;
  wire \G1[7].registers_n_1 ;
  wire \G1[7].registers_n_10 ;
  wire \G1[7].registers_n_11 ;
  wire \G1[7].registers_n_12 ;
  wire \G1[7].registers_n_13 ;
  wire \G1[7].registers_n_14 ;
  wire \G1[7].registers_n_15 ;
  wire \G1[7].registers_n_16 ;
  wire \G1[7].registers_n_17 ;
  wire \G1[7].registers_n_18 ;
  wire \G1[7].registers_n_19 ;
  wire \G1[7].registers_n_2 ;
  wire \G1[7].registers_n_20 ;
  wire \G1[7].registers_n_21 ;
  wire \G1[7].registers_n_22 ;
  wire \G1[7].registers_n_23 ;
  wire \G1[7].registers_n_24 ;
  wire \G1[7].registers_n_25 ;
  wire \G1[7].registers_n_26 ;
  wire \G1[7].registers_n_27 ;
  wire \G1[7].registers_n_28 ;
  wire \G1[7].registers_n_29 ;
  wire \G1[7].registers_n_3 ;
  wire \G1[7].registers_n_30 ;
  wire \G1[7].registers_n_31 ;
  wire \G1[7].registers_n_32 ;
  wire \G1[7].registers_n_33 ;
  wire \G1[7].registers_n_34 ;
  wire \G1[7].registers_n_35 ;
  wire \G1[7].registers_n_36 ;
  wire \G1[7].registers_n_37 ;
  wire \G1[7].registers_n_38 ;
  wire \G1[7].registers_n_39 ;
  wire \G1[7].registers_n_4 ;
  wire \G1[7].registers_n_40 ;
  wire \G1[7].registers_n_41 ;
  wire \G1[7].registers_n_42 ;
  wire \G1[7].registers_n_43 ;
  wire \G1[7].registers_n_44 ;
  wire \G1[7].registers_n_45 ;
  wire \G1[7].registers_n_46 ;
  wire \G1[7].registers_n_47 ;
  wire \G1[7].registers_n_48 ;
  wire \G1[7].registers_n_49 ;
  wire \G1[7].registers_n_5 ;
  wire \G1[7].registers_n_50 ;
  wire \G1[7].registers_n_51 ;
  wire \G1[7].registers_n_52 ;
  wire \G1[7].registers_n_53 ;
  wire \G1[7].registers_n_54 ;
  wire \G1[7].registers_n_55 ;
  wire \G1[7].registers_n_56 ;
  wire \G1[7].registers_n_57 ;
  wire \G1[7].registers_n_58 ;
  wire \G1[7].registers_n_59 ;
  wire \G1[7].registers_n_6 ;
  wire \G1[7].registers_n_60 ;
  wire \G1[7].registers_n_61 ;
  wire \G1[7].registers_n_62 ;
  wire \G1[7].registers_n_63 ;
  wire \G1[7].registers_n_7 ;
  wire \G1[7].registers_n_8 ;
  wire \G1[7].registers_n_9 ;
  wire \G1[8].registers_n_0 ;
  wire \G1[8].registers_n_1 ;
  wire \G1[8].registers_n_10 ;
  wire \G1[8].registers_n_11 ;
  wire \G1[8].registers_n_12 ;
  wire \G1[8].registers_n_13 ;
  wire \G1[8].registers_n_14 ;
  wire \G1[8].registers_n_15 ;
  wire \G1[8].registers_n_16 ;
  wire \G1[8].registers_n_17 ;
  wire \G1[8].registers_n_18 ;
  wire \G1[8].registers_n_19 ;
  wire \G1[8].registers_n_2 ;
  wire \G1[8].registers_n_20 ;
  wire \G1[8].registers_n_21 ;
  wire \G1[8].registers_n_22 ;
  wire \G1[8].registers_n_23 ;
  wire \G1[8].registers_n_24 ;
  wire \G1[8].registers_n_25 ;
  wire \G1[8].registers_n_26 ;
  wire \G1[8].registers_n_27 ;
  wire \G1[8].registers_n_28 ;
  wire \G1[8].registers_n_29 ;
  wire \G1[8].registers_n_3 ;
  wire \G1[8].registers_n_30 ;
  wire \G1[8].registers_n_31 ;
  wire \G1[8].registers_n_4 ;
  wire \G1[8].registers_n_5 ;
  wire \G1[8].registers_n_6 ;
  wire \G1[8].registers_n_7 ;
  wire \G1[8].registers_n_8 ;
  wire \G1[8].registers_n_9 ;
  wire \G1[9].registers_n_0 ;
  wire \G1[9].registers_n_1 ;
  wire \G1[9].registers_n_10 ;
  wire \G1[9].registers_n_11 ;
  wire \G1[9].registers_n_12 ;
  wire \G1[9].registers_n_13 ;
  wire \G1[9].registers_n_14 ;
  wire \G1[9].registers_n_15 ;
  wire \G1[9].registers_n_16 ;
  wire \G1[9].registers_n_17 ;
  wire \G1[9].registers_n_18 ;
  wire \G1[9].registers_n_19 ;
  wire \G1[9].registers_n_2 ;
  wire \G1[9].registers_n_20 ;
  wire \G1[9].registers_n_21 ;
  wire \G1[9].registers_n_22 ;
  wire \G1[9].registers_n_23 ;
  wire \G1[9].registers_n_24 ;
  wire \G1[9].registers_n_25 ;
  wire \G1[9].registers_n_26 ;
  wire \G1[9].registers_n_27 ;
  wire \G1[9].registers_n_28 ;
  wire \G1[9].registers_n_29 ;
  wire \G1[9].registers_n_3 ;
  wire \G1[9].registers_n_30 ;
  wire \G1[9].registers_n_31 ;
  wire \G1[9].registers_n_4 ;
  wire \G1[9].registers_n_5 ;
  wire \G1[9].registers_n_6 ;
  wire \G1[9].registers_n_7 ;
  wire \G1[9].registers_n_8 ;
  wire \G1[9].registers_n_9 ;
  wire [8:0]Q;
  wire RST;
  wire RegWrite;
  wire [31:0]WriteData;
  wire [4:0]WriteReg;
  wire [31:0]reg_en;

  Lab_4_top_level_0_0_reg_6 \G1[0].registers 
       (.CLK(CLK),
        .E(reg_en[0]),
        .Q(B_inter),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_7 \G1[10].registers 
       (.CLK(CLK),
        .E(reg_en[10]),
        .Q({\G1[10].registers_n_0 ,\G1[10].registers_n_1 ,\G1[10].registers_n_2 ,\G1[10].registers_n_3 ,\G1[10].registers_n_4 ,\G1[10].registers_n_5 ,\G1[10].registers_n_6 ,\G1[10].registers_n_7 ,\G1[10].registers_n_8 ,\G1[10].registers_n_9 ,\G1[10].registers_n_10 ,\G1[10].registers_n_11 ,\G1[10].registers_n_12 ,\G1[10].registers_n_13 ,\G1[10].registers_n_14 ,\G1[10].registers_n_15 ,\G1[10].registers_n_16 ,\G1[10].registers_n_17 ,\G1[10].registers_n_18 ,\G1[10].registers_n_19 ,\G1[10].registers_n_20 ,\G1[10].registers_n_21 ,\G1[10].registers_n_22 ,\G1[10].registers_n_23 ,\G1[10].registers_n_24 ,\G1[10].registers_n_25 ,\G1[10].registers_n_26 ,\G1[10].registers_n_27 ,\G1[10].registers_n_28 ,\G1[10].registers_n_29 ,\G1[10].registers_n_30 ,\G1[10].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_8 \G1[11].registers 
       (.\B_inter_reg[0]_0 (\G1[15].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[15].registers_n_32 ),
        .\B_inter_reg[0]_i_4_0 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_4_1 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[15].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[15].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[15].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[15].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[15].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[15].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[15].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[15].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[15].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[15].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[15].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[15].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[15].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[15].registers_n_48 ),
        .\B_inter_reg[16]_i_4_0 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_4_1 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[15].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[15].registers_n_49 ),
        .\B_inter_reg[18]_0 (\G1[11].registers_n_32 ),
        .\B_inter_reg[18]_1 (\G1[11].registers_n_33 ),
        .\B_inter_reg[18]_10 (\G1[11].registers_n_42 ),
        .\B_inter_reg[18]_11 (\G1[11].registers_n_43 ),
        .\B_inter_reg[18]_12 (\G1[11].registers_n_44 ),
        .\B_inter_reg[18]_13 (\G1[11].registers_n_45 ),
        .\B_inter_reg[18]_14 (\G1[11].registers_n_46 ),
        .\B_inter_reg[18]_15 (\G1[11].registers_n_47 ),
        .\B_inter_reg[18]_16 (\G1[11].registers_n_48 ),
        .\B_inter_reg[18]_17 (\G1[11].registers_n_49 ),
        .\B_inter_reg[18]_18 (\G1[11].registers_n_50 ),
        .\B_inter_reg[18]_19 (\G1[11].registers_n_51 ),
        .\B_inter_reg[18]_2 (\G1[11].registers_n_34 ),
        .\B_inter_reg[18]_20 (\G1[11].registers_n_52 ),
        .\B_inter_reg[18]_21 (\G1[11].registers_n_53 ),
        .\B_inter_reg[18]_22 (\G1[11].registers_n_54 ),
        .\B_inter_reg[18]_23 (\G1[11].registers_n_55 ),
        .\B_inter_reg[18]_24 (\G1[11].registers_n_56 ),
        .\B_inter_reg[18]_25 (\G1[11].registers_n_57 ),
        .\B_inter_reg[18]_26 (\G1[11].registers_n_58 ),
        .\B_inter_reg[18]_27 (\G1[11].registers_n_59 ),
        .\B_inter_reg[18]_28 (\G1[11].registers_n_60 ),
        .\B_inter_reg[18]_29 (\G1[11].registers_n_61 ),
        .\B_inter_reg[18]_3 (\G1[11].registers_n_35 ),
        .\B_inter_reg[18]_30 (\G1[11].registers_n_62 ),
        .\B_inter_reg[18]_31 (\G1[11].registers_n_63 ),
        .\B_inter_reg[18]_32 (\G1[15].registers_n_18 ),
        .\B_inter_reg[18]_33 (\G1[15].registers_n_50 ),
        .\B_inter_reg[18]_4 (\G1[11].registers_n_36 ),
        .\B_inter_reg[18]_5 (\G1[11].registers_n_37 ),
        .\B_inter_reg[18]_6 (\G1[11].registers_n_38 ),
        .\B_inter_reg[18]_7 (\G1[11].registers_n_39 ),
        .\B_inter_reg[18]_8 (\G1[11].registers_n_40 ),
        .\B_inter_reg[18]_9 (\G1[11].registers_n_41 ),
        .\B_inter_reg[19]_0 (\G1[15].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[15].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[15].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[15].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[15].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[15].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[15].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[15].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[15].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[15].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[11].registers_n_0 ),
        .\B_inter_reg[23]_1 (\G1[11].registers_n_1 ),
        .\B_inter_reg[23]_10 (\G1[11].registers_n_10 ),
        .\B_inter_reg[23]_11 (\G1[11].registers_n_11 ),
        .\B_inter_reg[23]_12 (\G1[11].registers_n_12 ),
        .\B_inter_reg[23]_13 (\G1[11].registers_n_13 ),
        .\B_inter_reg[23]_14 (\G1[11].registers_n_14 ),
        .\B_inter_reg[23]_15 (\G1[11].registers_n_15 ),
        .\B_inter_reg[23]_16 (\G1[11].registers_n_16 ),
        .\B_inter_reg[23]_17 (\G1[11].registers_n_17 ),
        .\B_inter_reg[23]_18 (\G1[11].registers_n_18 ),
        .\B_inter_reg[23]_19 (\G1[11].registers_n_19 ),
        .\B_inter_reg[23]_2 (\G1[11].registers_n_2 ),
        .\B_inter_reg[23]_20 (\G1[11].registers_n_20 ),
        .\B_inter_reg[23]_21 (\G1[11].registers_n_21 ),
        .\B_inter_reg[23]_22 (\G1[11].registers_n_22 ),
        .\B_inter_reg[23]_23 (\G1[11].registers_n_23 ),
        .\B_inter_reg[23]_24 (\G1[11].registers_n_24 ),
        .\B_inter_reg[23]_25 (\G1[11].registers_n_25 ),
        .\B_inter_reg[23]_26 (\G1[11].registers_n_26 ),
        .\B_inter_reg[23]_27 (\G1[11].registers_n_27 ),
        .\B_inter_reg[23]_28 (\G1[11].registers_n_28 ),
        .\B_inter_reg[23]_29 (\G1[11].registers_n_29 ),
        .\B_inter_reg[23]_3 (\G1[11].registers_n_3 ),
        .\B_inter_reg[23]_30 (\G1[11].registers_n_30 ),
        .\B_inter_reg[23]_31 (\G1[11].registers_n_31 ),
        .\B_inter_reg[23]_32 (\G1[15].registers_n_23 ),
        .\B_inter_reg[23]_33 (\G1[15].registers_n_55 ),
        .\B_inter_reg[23]_4 (\G1[11].registers_n_4 ),
        .\B_inter_reg[23]_5 (\G1[11].registers_n_5 ),
        .\B_inter_reg[23]_6 (\G1[11].registers_n_6 ),
        .\B_inter_reg[23]_7 (\G1[11].registers_n_7 ),
        .\B_inter_reg[23]_8 (\G1[11].registers_n_8 ),
        .\B_inter_reg[23]_9 (\G1[11].registers_n_9 ),
        .\B_inter_reg[24]_0 (\G1[15].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[15].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[15].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[15].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[15].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[15].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[15].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[15].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[15].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[15].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[15].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[15].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[15].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[15].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[15].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[15].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[15].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[15].registers_n_63 ),
        .\B_inter_reg[31]_i_4__0_0 ({\G1[10].registers_n_0 ,\G1[10].registers_n_1 ,\G1[10].registers_n_2 ,\G1[10].registers_n_3 ,\G1[10].registers_n_4 ,\G1[10].registers_n_5 ,\G1[10].registers_n_6 ,\G1[10].registers_n_7 ,\G1[10].registers_n_8 ,\G1[10].registers_n_9 ,\G1[10].registers_n_10 ,\G1[10].registers_n_11 ,\G1[10].registers_n_12 ,\G1[10].registers_n_13 ,\G1[10].registers_n_14 ,\G1[10].registers_n_15 ,\G1[10].registers_n_16 ,\G1[10].registers_n_17 ,\G1[10].registers_n_18 ,\G1[10].registers_n_19 ,\G1[10].registers_n_20 ,\G1[10].registers_n_21 ,\G1[10].registers_n_22 ,\G1[10].registers_n_23 ,\G1[10].registers_n_24 ,\G1[10].registers_n_25 ,\G1[10].registers_n_26 ,\G1[10].registers_n_27 ,\G1[10].registers_n_28 ,\G1[10].registers_n_29 ,\G1[10].registers_n_30 ,\G1[10].registers_n_31 }),
        .\B_inter_reg[31]_i_4__0_1 ({\G1[9].registers_n_0 ,\G1[9].registers_n_1 ,\G1[9].registers_n_2 ,\G1[9].registers_n_3 ,\G1[9].registers_n_4 ,\G1[9].registers_n_5 ,\G1[9].registers_n_6 ,\G1[9].registers_n_7 ,\G1[9].registers_n_8 ,\G1[9].registers_n_9 ,\G1[9].registers_n_10 ,\G1[9].registers_n_11 ,\G1[9].registers_n_12 ,\G1[9].registers_n_13 ,\G1[9].registers_n_14 ,\G1[9].registers_n_15 ,\G1[9].registers_n_16 ,\G1[9].registers_n_17 ,\G1[9].registers_n_18 ,\G1[9].registers_n_19 ,\G1[9].registers_n_20 ,\G1[9].registers_n_21 ,\G1[9].registers_n_22 ,\G1[9].registers_n_23 ,\G1[9].registers_n_24 ,\G1[9].registers_n_25 ,\G1[9].registers_n_26 ,\G1[9].registers_n_27 ,\G1[9].registers_n_28 ,\G1[9].registers_n_29 ,\G1[9].registers_n_30 ,\G1[9].registers_n_31 }),
        .\B_inter_reg[31]_i_4__0_2 ({\G1[8].registers_n_0 ,\G1[8].registers_n_1 ,\G1[8].registers_n_2 ,\G1[8].registers_n_3 ,\G1[8].registers_n_4 ,\G1[8].registers_n_5 ,\G1[8].registers_n_6 ,\G1[8].registers_n_7 ,\G1[8].registers_n_8 ,\G1[8].registers_n_9 ,\G1[8].registers_n_10 ,\G1[8].registers_n_11 ,\G1[8].registers_n_12 ,\G1[8].registers_n_13 ,\G1[8].registers_n_14 ,\G1[8].registers_n_15 ,\G1[8].registers_n_16 ,\G1[8].registers_n_17 ,\G1[8].registers_n_18 ,\G1[8].registers_n_19 ,\G1[8].registers_n_20 ,\G1[8].registers_n_21 ,\G1[8].registers_n_22 ,\G1[8].registers_n_23 ,\G1[8].registers_n_24 ,\G1[8].registers_n_25 ,\G1[8].registers_n_26 ,\G1[8].registers_n_27 ,\G1[8].registers_n_28 ,\G1[8].registers_n_29 ,\G1[8].registers_n_30 ,\G1[8].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[15].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[15].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[15].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[15].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[15].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[15].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[15].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[15].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[15].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[15].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[15].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[15].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[15].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[15].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[11]),
        .Q({Q[6:5],Q[2:0]}),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_9 \G1[12].registers 
       (.CLK(CLK),
        .E(reg_en[12]),
        .Q({\G1[12].registers_n_0 ,\G1[12].registers_n_1 ,\G1[12].registers_n_2 ,\G1[12].registers_n_3 ,\G1[12].registers_n_4 ,\G1[12].registers_n_5 ,\G1[12].registers_n_6 ,\G1[12].registers_n_7 ,\G1[12].registers_n_8 ,\G1[12].registers_n_9 ,\G1[12].registers_n_10 ,\G1[12].registers_n_11 ,\G1[12].registers_n_12 ,\G1[12].registers_n_13 ,\G1[12].registers_n_14 ,\G1[12].registers_n_15 ,\G1[12].registers_n_16 ,\G1[12].registers_n_17 ,\G1[12].registers_n_18 ,\G1[12].registers_n_19 ,\G1[12].registers_n_20 ,\G1[12].registers_n_21 ,\G1[12].registers_n_22 ,\G1[12].registers_n_23 ,\G1[12].registers_n_24 ,\G1[12].registers_n_25 ,\G1[12].registers_n_26 ,\G1[12].registers_n_27 ,\G1[12].registers_n_28 ,\G1[12].registers_n_29 ,\G1[12].registers_n_30 ,\G1[12].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_10 \G1[13].registers 
       (.CLK(CLK),
        .E(reg_en[13]),
        .Q({\G1[13].registers_n_0 ,\G1[13].registers_n_1 ,\G1[13].registers_n_2 ,\G1[13].registers_n_3 ,\G1[13].registers_n_4 ,\G1[13].registers_n_5 ,\G1[13].registers_n_6 ,\G1[13].registers_n_7 ,\G1[13].registers_n_8 ,\G1[13].registers_n_9 ,\G1[13].registers_n_10 ,\G1[13].registers_n_11 ,\G1[13].registers_n_12 ,\G1[13].registers_n_13 ,\G1[13].registers_n_14 ,\G1[13].registers_n_15 ,\G1[13].registers_n_16 ,\G1[13].registers_n_17 ,\G1[13].registers_n_18 ,\G1[13].registers_n_19 ,\G1[13].registers_n_20 ,\G1[13].registers_n_21 ,\G1[13].registers_n_22 ,\G1[13].registers_n_23 ,\G1[13].registers_n_24 ,\G1[13].registers_n_25 ,\G1[13].registers_n_26 ,\G1[13].registers_n_27 ,\G1[13].registers_n_28 ,\G1[13].registers_n_29 ,\G1[13].registers_n_30 ,\G1[13].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_11 \G1[14].registers 
       (.CLK(CLK),
        .E(reg_en[14]),
        .Q({\G1[14].registers_n_0 ,\G1[14].registers_n_1 ,\G1[14].registers_n_2 ,\G1[14].registers_n_3 ,\G1[14].registers_n_4 ,\G1[14].registers_n_5 ,\G1[14].registers_n_6 ,\G1[14].registers_n_7 ,\G1[14].registers_n_8 ,\G1[14].registers_n_9 ,\G1[14].registers_n_10 ,\G1[14].registers_n_11 ,\G1[14].registers_n_12 ,\G1[14].registers_n_13 ,\G1[14].registers_n_14 ,\G1[14].registers_n_15 ,\G1[14].registers_n_16 ,\G1[14].registers_n_17 ,\G1[14].registers_n_18 ,\G1[14].registers_n_19 ,\G1[14].registers_n_20 ,\G1[14].registers_n_21 ,\G1[14].registers_n_22 ,\G1[14].registers_n_23 ,\G1[14].registers_n_24 ,\G1[14].registers_n_25 ,\G1[14].registers_n_26 ,\G1[14].registers_n_27 ,\G1[14].registers_n_28 ,\G1[14].registers_n_29 ,\G1[14].registers_n_30 ,\G1[14].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_12 \G1[15].registers 
       (.\B_inter_reg[0]_0 (\G1[15].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[15].registers_n_32 ),
        .\B_inter_reg[0]_i_4 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_4_0 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[15].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[15].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[15].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[15].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[15].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[15].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[15].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[15].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[15].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[15].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[15].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[15].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[15].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[15].registers_n_48 ),
        .\B_inter_reg[16]_i_4 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_4_0 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[15].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[15].registers_n_49 ),
        .\B_inter_reg[17]_i_4 ({Q[5],Q[1:0]}),
        .\B_inter_reg[18]_0 (\G1[15].registers_n_18 ),
        .\B_inter_reg[18]_1 (\G1[15].registers_n_50 ),
        .\B_inter_reg[19]_0 (\G1[15].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[15].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[15].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[15].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[15].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[15].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[15].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[15].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[15].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[15].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[15].registers_n_23 ),
        .\B_inter_reg[23]_1 (\G1[15].registers_n_55 ),
        .\B_inter_reg[24]_0 (\G1[15].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[15].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[15].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[15].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[15].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[15].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[15].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[15].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[15].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[15].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[15].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[15].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[15].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[15].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[15].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[15].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[15].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[15].registers_n_63 ),
        .\B_inter_reg[31]_i_4__0 ({\G1[13].registers_n_0 ,\G1[13].registers_n_1 ,\G1[13].registers_n_2 ,\G1[13].registers_n_3 ,\G1[13].registers_n_4 ,\G1[13].registers_n_5 ,\G1[13].registers_n_6 ,\G1[13].registers_n_7 ,\G1[13].registers_n_8 ,\G1[13].registers_n_9 ,\G1[13].registers_n_10 ,\G1[13].registers_n_11 ,\G1[13].registers_n_12 ,\G1[13].registers_n_13 ,\G1[13].registers_n_14 ,\G1[13].registers_n_15 ,\G1[13].registers_n_16 ,\G1[13].registers_n_17 ,\G1[13].registers_n_18 ,\G1[13].registers_n_19 ,\G1[13].registers_n_20 ,\G1[13].registers_n_21 ,\G1[13].registers_n_22 ,\G1[13].registers_n_23 ,\G1[13].registers_n_24 ,\G1[13].registers_n_25 ,\G1[13].registers_n_26 ,\G1[13].registers_n_27 ,\G1[13].registers_n_28 ,\G1[13].registers_n_29 ,\G1[13].registers_n_30 ,\G1[13].registers_n_31 }),
        .\B_inter_reg[31]_i_4__0_0 ({\G1[12].registers_n_0 ,\G1[12].registers_n_1 ,\G1[12].registers_n_2 ,\G1[12].registers_n_3 ,\G1[12].registers_n_4 ,\G1[12].registers_n_5 ,\G1[12].registers_n_6 ,\G1[12].registers_n_7 ,\G1[12].registers_n_8 ,\G1[12].registers_n_9 ,\G1[12].registers_n_10 ,\G1[12].registers_n_11 ,\G1[12].registers_n_12 ,\G1[12].registers_n_13 ,\G1[12].registers_n_14 ,\G1[12].registers_n_15 ,\G1[12].registers_n_16 ,\G1[12].registers_n_17 ,\G1[12].registers_n_18 ,\G1[12].registers_n_19 ,\G1[12].registers_n_20 ,\G1[12].registers_n_21 ,\G1[12].registers_n_22 ,\G1[12].registers_n_23 ,\G1[12].registers_n_24 ,\G1[12].registers_n_25 ,\G1[12].registers_n_26 ,\G1[12].registers_n_27 ,\G1[12].registers_n_28 ,\G1[12].registers_n_29 ,\G1[12].registers_n_30 ,\G1[12].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[15].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[15].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[15].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[15].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[15].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[15].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[15].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[15].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[15].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[15].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[15].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[15].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[15].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[15].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[15]),
        .Q({\G1[14].registers_n_0 ,\G1[14].registers_n_1 ,\G1[14].registers_n_2 ,\G1[14].registers_n_3 ,\G1[14].registers_n_4 ,\G1[14].registers_n_5 ,\G1[14].registers_n_6 ,\G1[14].registers_n_7 ,\G1[14].registers_n_8 ,\G1[14].registers_n_9 ,\G1[14].registers_n_10 ,\G1[14].registers_n_11 ,\G1[14].registers_n_12 ,\G1[14].registers_n_13 ,\G1[14].registers_n_14 ,\G1[14].registers_n_15 ,\G1[14].registers_n_16 ,\G1[14].registers_n_17 ,\G1[14].registers_n_18 ,\G1[14].registers_n_19 ,\G1[14].registers_n_20 ,\G1[14].registers_n_21 ,\G1[14].registers_n_22 ,\G1[14].registers_n_23 ,\G1[14].registers_n_24 ,\G1[14].registers_n_25 ,\G1[14].registers_n_26 ,\G1[14].registers_n_27 ,\G1[14].registers_n_28 ,\G1[14].registers_n_29 ,\G1[14].registers_n_30 ,\G1[14].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_13 \G1[16].registers 
       (.CLK(CLK),
        .E(reg_en[16]),
        .Q({\G1[16].registers_n_0 ,\G1[16].registers_n_1 ,\G1[16].registers_n_2 ,\G1[16].registers_n_3 ,\G1[16].registers_n_4 ,\G1[16].registers_n_5 ,\G1[16].registers_n_6 ,\G1[16].registers_n_7 ,\G1[16].registers_n_8 ,\G1[16].registers_n_9 ,\G1[16].registers_n_10 ,\G1[16].registers_n_11 ,\G1[16].registers_n_12 ,\G1[16].registers_n_13 ,\G1[16].registers_n_14 ,\G1[16].registers_n_15 ,\G1[16].registers_n_16 ,\G1[16].registers_n_17 ,\G1[16].registers_n_18 ,\G1[16].registers_n_19 ,\G1[16].registers_n_20 ,\G1[16].registers_n_21 ,\G1[16].registers_n_22 ,\G1[16].registers_n_23 ,\G1[16].registers_n_24 ,\G1[16].registers_n_25 ,\G1[16].registers_n_26 ,\G1[16].registers_n_27 ,\G1[16].registers_n_28 ,\G1[16].registers_n_29 ,\G1[16].registers_n_30 ,\G1[16].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_14 \G1[17].registers 
       (.CLK(CLK),
        .E(reg_en[17]),
        .Q({\G1[17].registers_n_0 ,\G1[17].registers_n_1 ,\G1[17].registers_n_2 ,\G1[17].registers_n_3 ,\G1[17].registers_n_4 ,\G1[17].registers_n_5 ,\G1[17].registers_n_6 ,\G1[17].registers_n_7 ,\G1[17].registers_n_8 ,\G1[17].registers_n_9 ,\G1[17].registers_n_10 ,\G1[17].registers_n_11 ,\G1[17].registers_n_12 ,\G1[17].registers_n_13 ,\G1[17].registers_n_14 ,\G1[17].registers_n_15 ,\G1[17].registers_n_16 ,\G1[17].registers_n_17 ,\G1[17].registers_n_18 ,\G1[17].registers_n_19 ,\G1[17].registers_n_20 ,\G1[17].registers_n_21 ,\G1[17].registers_n_22 ,\G1[17].registers_n_23 ,\G1[17].registers_n_24 ,\G1[17].registers_n_25 ,\G1[17].registers_n_26 ,\G1[17].registers_n_27 ,\G1[17].registers_n_28 ,\G1[17].registers_n_29 ,\G1[17].registers_n_30 ,\G1[17].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_15 \G1[18].registers 
       (.CLK(CLK),
        .E(reg_en[18]),
        .Q({\G1[18].registers_n_0 ,\G1[18].registers_n_1 ,\G1[18].registers_n_2 ,\G1[18].registers_n_3 ,\G1[18].registers_n_4 ,\G1[18].registers_n_5 ,\G1[18].registers_n_6 ,\G1[18].registers_n_7 ,\G1[18].registers_n_8 ,\G1[18].registers_n_9 ,\G1[18].registers_n_10 ,\G1[18].registers_n_11 ,\G1[18].registers_n_12 ,\G1[18].registers_n_13 ,\G1[18].registers_n_14 ,\G1[18].registers_n_15 ,\G1[18].registers_n_16 ,\G1[18].registers_n_17 ,\G1[18].registers_n_18 ,\G1[18].registers_n_19 ,\G1[18].registers_n_20 ,\G1[18].registers_n_21 ,\G1[18].registers_n_22 ,\G1[18].registers_n_23 ,\G1[18].registers_n_24 ,\G1[18].registers_n_25 ,\G1[18].registers_n_26 ,\G1[18].registers_n_27 ,\G1[18].registers_n_28 ,\G1[18].registers_n_29 ,\G1[18].registers_n_30 ,\G1[18].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_16 \G1[19].registers 
       (.\B_inter_reg[0]_0 (\G1[23].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[23].registers_n_32 ),
        .\B_inter_reg[0]_i_3_0 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_3_1 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[23].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[23].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[23].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[23].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[23].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[23].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[23].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[23].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[23].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[23].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[23].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[23].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[23].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[23].registers_n_48 ),
        .\B_inter_reg[16]_i_3_0 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_3_1 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[23].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[23].registers_n_49 ),
        .\B_inter_reg[18]_0 (\G1[19].registers_n_32 ),
        .\B_inter_reg[18]_1 (\G1[19].registers_n_33 ),
        .\B_inter_reg[18]_10 (\G1[19].registers_n_42 ),
        .\B_inter_reg[18]_11 (\G1[19].registers_n_43 ),
        .\B_inter_reg[18]_12 (\G1[19].registers_n_44 ),
        .\B_inter_reg[18]_13 (\G1[19].registers_n_45 ),
        .\B_inter_reg[18]_14 (\G1[19].registers_n_46 ),
        .\B_inter_reg[18]_15 (\G1[19].registers_n_47 ),
        .\B_inter_reg[18]_16 (\G1[19].registers_n_48 ),
        .\B_inter_reg[18]_17 (\G1[19].registers_n_49 ),
        .\B_inter_reg[18]_18 (\G1[19].registers_n_50 ),
        .\B_inter_reg[18]_19 (\G1[19].registers_n_51 ),
        .\B_inter_reg[18]_2 (\G1[19].registers_n_34 ),
        .\B_inter_reg[18]_20 (\G1[19].registers_n_52 ),
        .\B_inter_reg[18]_21 (\G1[19].registers_n_53 ),
        .\B_inter_reg[18]_22 (\G1[19].registers_n_54 ),
        .\B_inter_reg[18]_23 (\G1[19].registers_n_55 ),
        .\B_inter_reg[18]_24 (\G1[19].registers_n_56 ),
        .\B_inter_reg[18]_25 (\G1[19].registers_n_57 ),
        .\B_inter_reg[18]_26 (\G1[19].registers_n_58 ),
        .\B_inter_reg[18]_27 (\G1[19].registers_n_59 ),
        .\B_inter_reg[18]_28 (\G1[19].registers_n_60 ),
        .\B_inter_reg[18]_29 (\G1[19].registers_n_61 ),
        .\B_inter_reg[18]_3 (\G1[19].registers_n_35 ),
        .\B_inter_reg[18]_30 (\G1[19].registers_n_62 ),
        .\B_inter_reg[18]_31 (\G1[19].registers_n_63 ),
        .\B_inter_reg[18]_32 (\G1[23].registers_n_18 ),
        .\B_inter_reg[18]_33 (\G1[23].registers_n_50 ),
        .\B_inter_reg[18]_4 (\G1[19].registers_n_36 ),
        .\B_inter_reg[18]_5 (\G1[19].registers_n_37 ),
        .\B_inter_reg[18]_6 (\G1[19].registers_n_38 ),
        .\B_inter_reg[18]_7 (\G1[19].registers_n_39 ),
        .\B_inter_reg[18]_8 (\G1[19].registers_n_40 ),
        .\B_inter_reg[18]_9 (\G1[19].registers_n_41 ),
        .\B_inter_reg[19]_0 (\G1[23].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[23].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[23].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[23].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[23].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[23].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[23].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[23].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[23].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[23].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[19].registers_n_0 ),
        .\B_inter_reg[23]_1 (\G1[19].registers_n_1 ),
        .\B_inter_reg[23]_10 (\G1[19].registers_n_10 ),
        .\B_inter_reg[23]_11 (\G1[19].registers_n_11 ),
        .\B_inter_reg[23]_12 (\G1[19].registers_n_12 ),
        .\B_inter_reg[23]_13 (\G1[19].registers_n_13 ),
        .\B_inter_reg[23]_14 (\G1[19].registers_n_14 ),
        .\B_inter_reg[23]_15 (\G1[19].registers_n_15 ),
        .\B_inter_reg[23]_16 (\G1[19].registers_n_16 ),
        .\B_inter_reg[23]_17 (\G1[19].registers_n_17 ),
        .\B_inter_reg[23]_18 (\G1[19].registers_n_18 ),
        .\B_inter_reg[23]_19 (\G1[19].registers_n_19 ),
        .\B_inter_reg[23]_2 (\G1[19].registers_n_2 ),
        .\B_inter_reg[23]_20 (\G1[19].registers_n_20 ),
        .\B_inter_reg[23]_21 (\G1[19].registers_n_21 ),
        .\B_inter_reg[23]_22 (\G1[19].registers_n_22 ),
        .\B_inter_reg[23]_23 (\G1[19].registers_n_23 ),
        .\B_inter_reg[23]_24 (\G1[19].registers_n_24 ),
        .\B_inter_reg[23]_25 (\G1[19].registers_n_25 ),
        .\B_inter_reg[23]_26 (\G1[19].registers_n_26 ),
        .\B_inter_reg[23]_27 (\G1[19].registers_n_27 ),
        .\B_inter_reg[23]_28 (\G1[19].registers_n_28 ),
        .\B_inter_reg[23]_29 (\G1[19].registers_n_29 ),
        .\B_inter_reg[23]_3 (\G1[19].registers_n_3 ),
        .\B_inter_reg[23]_30 (\G1[19].registers_n_30 ),
        .\B_inter_reg[23]_31 (\G1[19].registers_n_31 ),
        .\B_inter_reg[23]_32 (\G1[23].registers_n_23 ),
        .\B_inter_reg[23]_33 (\G1[23].registers_n_55 ),
        .\B_inter_reg[23]_4 (\G1[19].registers_n_4 ),
        .\B_inter_reg[23]_5 (\G1[19].registers_n_5 ),
        .\B_inter_reg[23]_6 (\G1[19].registers_n_6 ),
        .\B_inter_reg[23]_7 (\G1[19].registers_n_7 ),
        .\B_inter_reg[23]_8 (\G1[19].registers_n_8 ),
        .\B_inter_reg[23]_9 (\G1[19].registers_n_9 ),
        .\B_inter_reg[24]_0 (\G1[23].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[23].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[23].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[23].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[23].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[23].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[23].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[23].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[23].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[23].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[23].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[23].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[23].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[23].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[23].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[23].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[23].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[23].registers_n_63 ),
        .\B_inter_reg[31]_i_3__0_0 ({\G1[18].registers_n_0 ,\G1[18].registers_n_1 ,\G1[18].registers_n_2 ,\G1[18].registers_n_3 ,\G1[18].registers_n_4 ,\G1[18].registers_n_5 ,\G1[18].registers_n_6 ,\G1[18].registers_n_7 ,\G1[18].registers_n_8 ,\G1[18].registers_n_9 ,\G1[18].registers_n_10 ,\G1[18].registers_n_11 ,\G1[18].registers_n_12 ,\G1[18].registers_n_13 ,\G1[18].registers_n_14 ,\G1[18].registers_n_15 ,\G1[18].registers_n_16 ,\G1[18].registers_n_17 ,\G1[18].registers_n_18 ,\G1[18].registers_n_19 ,\G1[18].registers_n_20 ,\G1[18].registers_n_21 ,\G1[18].registers_n_22 ,\G1[18].registers_n_23 ,\G1[18].registers_n_24 ,\G1[18].registers_n_25 ,\G1[18].registers_n_26 ,\G1[18].registers_n_27 ,\G1[18].registers_n_28 ,\G1[18].registers_n_29 ,\G1[18].registers_n_30 ,\G1[18].registers_n_31 }),
        .\B_inter_reg[31]_i_3__0_1 ({\G1[17].registers_n_0 ,\G1[17].registers_n_1 ,\G1[17].registers_n_2 ,\G1[17].registers_n_3 ,\G1[17].registers_n_4 ,\G1[17].registers_n_5 ,\G1[17].registers_n_6 ,\G1[17].registers_n_7 ,\G1[17].registers_n_8 ,\G1[17].registers_n_9 ,\G1[17].registers_n_10 ,\G1[17].registers_n_11 ,\G1[17].registers_n_12 ,\G1[17].registers_n_13 ,\G1[17].registers_n_14 ,\G1[17].registers_n_15 ,\G1[17].registers_n_16 ,\G1[17].registers_n_17 ,\G1[17].registers_n_18 ,\G1[17].registers_n_19 ,\G1[17].registers_n_20 ,\G1[17].registers_n_21 ,\G1[17].registers_n_22 ,\G1[17].registers_n_23 ,\G1[17].registers_n_24 ,\G1[17].registers_n_25 ,\G1[17].registers_n_26 ,\G1[17].registers_n_27 ,\G1[17].registers_n_28 ,\G1[17].registers_n_29 ,\G1[17].registers_n_30 ,\G1[17].registers_n_31 }),
        .\B_inter_reg[31]_i_3__0_2 ({\G1[16].registers_n_0 ,\G1[16].registers_n_1 ,\G1[16].registers_n_2 ,\G1[16].registers_n_3 ,\G1[16].registers_n_4 ,\G1[16].registers_n_5 ,\G1[16].registers_n_6 ,\G1[16].registers_n_7 ,\G1[16].registers_n_8 ,\G1[16].registers_n_9 ,\G1[16].registers_n_10 ,\G1[16].registers_n_11 ,\G1[16].registers_n_12 ,\G1[16].registers_n_13 ,\G1[16].registers_n_14 ,\G1[16].registers_n_15 ,\G1[16].registers_n_16 ,\G1[16].registers_n_17 ,\G1[16].registers_n_18 ,\G1[16].registers_n_19 ,\G1[16].registers_n_20 ,\G1[16].registers_n_21 ,\G1[16].registers_n_22 ,\G1[16].registers_n_23 ,\G1[16].registers_n_24 ,\G1[16].registers_n_25 ,\G1[16].registers_n_26 ,\G1[16].registers_n_27 ,\G1[16].registers_n_28 ,\G1[16].registers_n_29 ,\G1[16].registers_n_30 ,\G1[16].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[23].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[23].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[23].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[23].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[23].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[23].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[23].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[23].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[23].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[23].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[23].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[23].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[23].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[23].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[19]),
        .Q({Q[6:5],Q[2:0]}),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_17 \G1[1].registers 
       (.CLK(CLK),
        .E(reg_en[1]),
        .Q({\G1[1].registers_n_0 ,\G1[1].registers_n_1 ,\G1[1].registers_n_2 ,\G1[1].registers_n_3 ,\G1[1].registers_n_4 ,\G1[1].registers_n_5 ,\G1[1].registers_n_6 ,\G1[1].registers_n_7 ,\G1[1].registers_n_8 ,\G1[1].registers_n_9 ,\G1[1].registers_n_10 ,\G1[1].registers_n_11 ,\G1[1].registers_n_12 ,\G1[1].registers_n_13 ,\G1[1].registers_n_14 ,\G1[1].registers_n_15 ,\G1[1].registers_n_16 ,\G1[1].registers_n_17 ,\G1[1].registers_n_18 ,\G1[1].registers_n_19 ,\G1[1].registers_n_20 ,\G1[1].registers_n_21 ,\G1[1].registers_n_22 ,\G1[1].registers_n_23 ,\G1[1].registers_n_24 ,\G1[1].registers_n_25 ,\G1[1].registers_n_26 ,\G1[1].registers_n_27 ,\G1[1].registers_n_28 ,\G1[1].registers_n_29 ,\G1[1].registers_n_30 ,\G1[1].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_18 \G1[20].registers 
       (.CLK(CLK),
        .E(reg_en[20]),
        .Q({\G1[20].registers_n_0 ,\G1[20].registers_n_1 ,\G1[20].registers_n_2 ,\G1[20].registers_n_3 ,\G1[20].registers_n_4 ,\G1[20].registers_n_5 ,\G1[20].registers_n_6 ,\G1[20].registers_n_7 ,\G1[20].registers_n_8 ,\G1[20].registers_n_9 ,\G1[20].registers_n_10 ,\G1[20].registers_n_11 ,\G1[20].registers_n_12 ,\G1[20].registers_n_13 ,\G1[20].registers_n_14 ,\G1[20].registers_n_15 ,\G1[20].registers_n_16 ,\G1[20].registers_n_17 ,\G1[20].registers_n_18 ,\G1[20].registers_n_19 ,\G1[20].registers_n_20 ,\G1[20].registers_n_21 ,\G1[20].registers_n_22 ,\G1[20].registers_n_23 ,\G1[20].registers_n_24 ,\G1[20].registers_n_25 ,\G1[20].registers_n_26 ,\G1[20].registers_n_27 ,\G1[20].registers_n_28 ,\G1[20].registers_n_29 ,\G1[20].registers_n_30 ,\G1[20].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_19 \G1[21].registers 
       (.CLK(CLK),
        .E(reg_en[21]),
        .Q({\G1[21].registers_n_0 ,\G1[21].registers_n_1 ,\G1[21].registers_n_2 ,\G1[21].registers_n_3 ,\G1[21].registers_n_4 ,\G1[21].registers_n_5 ,\G1[21].registers_n_6 ,\G1[21].registers_n_7 ,\G1[21].registers_n_8 ,\G1[21].registers_n_9 ,\G1[21].registers_n_10 ,\G1[21].registers_n_11 ,\G1[21].registers_n_12 ,\G1[21].registers_n_13 ,\G1[21].registers_n_14 ,\G1[21].registers_n_15 ,\G1[21].registers_n_16 ,\G1[21].registers_n_17 ,\G1[21].registers_n_18 ,\G1[21].registers_n_19 ,\G1[21].registers_n_20 ,\G1[21].registers_n_21 ,\G1[21].registers_n_22 ,\G1[21].registers_n_23 ,\G1[21].registers_n_24 ,\G1[21].registers_n_25 ,\G1[21].registers_n_26 ,\G1[21].registers_n_27 ,\G1[21].registers_n_28 ,\G1[21].registers_n_29 ,\G1[21].registers_n_30 ,\G1[21].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_20 \G1[22].registers 
       (.CLK(CLK),
        .E(reg_en[22]),
        .Q({\G1[22].registers_n_0 ,\G1[22].registers_n_1 ,\G1[22].registers_n_2 ,\G1[22].registers_n_3 ,\G1[22].registers_n_4 ,\G1[22].registers_n_5 ,\G1[22].registers_n_6 ,\G1[22].registers_n_7 ,\G1[22].registers_n_8 ,\G1[22].registers_n_9 ,\G1[22].registers_n_10 ,\G1[22].registers_n_11 ,\G1[22].registers_n_12 ,\G1[22].registers_n_13 ,\G1[22].registers_n_14 ,\G1[22].registers_n_15 ,\G1[22].registers_n_16 ,\G1[22].registers_n_17 ,\G1[22].registers_n_18 ,\G1[22].registers_n_19 ,\G1[22].registers_n_20 ,\G1[22].registers_n_21 ,\G1[22].registers_n_22 ,\G1[22].registers_n_23 ,\G1[22].registers_n_24 ,\G1[22].registers_n_25 ,\G1[22].registers_n_26 ,\G1[22].registers_n_27 ,\G1[22].registers_n_28 ,\G1[22].registers_n_29 ,\G1[22].registers_n_30 ,\G1[22].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_21 \G1[23].registers 
       (.\B_inter_reg[0]_0 (\G1[23].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[23].registers_n_32 ),
        .\B_inter_reg[0]_i_3 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_3_0 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[23].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[23].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[23].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[23].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[23].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[23].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[23].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[23].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[23].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[23].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[23].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[23].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[23].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[23].registers_n_48 ),
        .\B_inter_reg[16]_i_3 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_3_0 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[23].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[23].registers_n_49 ),
        .\B_inter_reg[17]_i_3 ({Q[5],Q[1:0]}),
        .\B_inter_reg[18]_0 (\G1[23].registers_n_18 ),
        .\B_inter_reg[18]_1 (\G1[23].registers_n_50 ),
        .\B_inter_reg[19]_0 (\G1[23].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[23].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[23].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[23].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[23].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[23].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[23].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[23].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[23].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[23].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[23].registers_n_23 ),
        .\B_inter_reg[23]_1 (\G1[23].registers_n_55 ),
        .\B_inter_reg[24]_0 (\G1[23].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[23].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[23].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[23].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[23].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[23].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[23].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[23].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[23].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[23].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[23].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[23].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[23].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[23].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[23].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[23].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[23].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[23].registers_n_63 ),
        .\B_inter_reg[31]_i_3__0 ({\G1[21].registers_n_0 ,\G1[21].registers_n_1 ,\G1[21].registers_n_2 ,\G1[21].registers_n_3 ,\G1[21].registers_n_4 ,\G1[21].registers_n_5 ,\G1[21].registers_n_6 ,\G1[21].registers_n_7 ,\G1[21].registers_n_8 ,\G1[21].registers_n_9 ,\G1[21].registers_n_10 ,\G1[21].registers_n_11 ,\G1[21].registers_n_12 ,\G1[21].registers_n_13 ,\G1[21].registers_n_14 ,\G1[21].registers_n_15 ,\G1[21].registers_n_16 ,\G1[21].registers_n_17 ,\G1[21].registers_n_18 ,\G1[21].registers_n_19 ,\G1[21].registers_n_20 ,\G1[21].registers_n_21 ,\G1[21].registers_n_22 ,\G1[21].registers_n_23 ,\G1[21].registers_n_24 ,\G1[21].registers_n_25 ,\G1[21].registers_n_26 ,\G1[21].registers_n_27 ,\G1[21].registers_n_28 ,\G1[21].registers_n_29 ,\G1[21].registers_n_30 ,\G1[21].registers_n_31 }),
        .\B_inter_reg[31]_i_3__0_0 ({\G1[20].registers_n_0 ,\G1[20].registers_n_1 ,\G1[20].registers_n_2 ,\G1[20].registers_n_3 ,\G1[20].registers_n_4 ,\G1[20].registers_n_5 ,\G1[20].registers_n_6 ,\G1[20].registers_n_7 ,\G1[20].registers_n_8 ,\G1[20].registers_n_9 ,\G1[20].registers_n_10 ,\G1[20].registers_n_11 ,\G1[20].registers_n_12 ,\G1[20].registers_n_13 ,\G1[20].registers_n_14 ,\G1[20].registers_n_15 ,\G1[20].registers_n_16 ,\G1[20].registers_n_17 ,\G1[20].registers_n_18 ,\G1[20].registers_n_19 ,\G1[20].registers_n_20 ,\G1[20].registers_n_21 ,\G1[20].registers_n_22 ,\G1[20].registers_n_23 ,\G1[20].registers_n_24 ,\G1[20].registers_n_25 ,\G1[20].registers_n_26 ,\G1[20].registers_n_27 ,\G1[20].registers_n_28 ,\G1[20].registers_n_29 ,\G1[20].registers_n_30 ,\G1[20].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[23].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[23].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[23].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[23].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[23].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[23].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[23].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[23].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[23].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[23].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[23].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[23].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[23].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[23].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[23]),
        .Q({\G1[22].registers_n_0 ,\G1[22].registers_n_1 ,\G1[22].registers_n_2 ,\G1[22].registers_n_3 ,\G1[22].registers_n_4 ,\G1[22].registers_n_5 ,\G1[22].registers_n_6 ,\G1[22].registers_n_7 ,\G1[22].registers_n_8 ,\G1[22].registers_n_9 ,\G1[22].registers_n_10 ,\G1[22].registers_n_11 ,\G1[22].registers_n_12 ,\G1[22].registers_n_13 ,\G1[22].registers_n_14 ,\G1[22].registers_n_15 ,\G1[22].registers_n_16 ,\G1[22].registers_n_17 ,\G1[22].registers_n_18 ,\G1[22].registers_n_19 ,\G1[22].registers_n_20 ,\G1[22].registers_n_21 ,\G1[22].registers_n_22 ,\G1[22].registers_n_23 ,\G1[22].registers_n_24 ,\G1[22].registers_n_25 ,\G1[22].registers_n_26 ,\G1[22].registers_n_27 ,\G1[22].registers_n_28 ,\G1[22].registers_n_29 ,\G1[22].registers_n_30 ,\G1[22].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_22 \G1[24].registers 
       (.CLK(CLK),
        .E(reg_en[24]),
        .Q({\G1[24].registers_n_0 ,\G1[24].registers_n_1 ,\G1[24].registers_n_2 ,\G1[24].registers_n_3 ,\G1[24].registers_n_4 ,\G1[24].registers_n_5 ,\G1[24].registers_n_6 ,\G1[24].registers_n_7 ,\G1[24].registers_n_8 ,\G1[24].registers_n_9 ,\G1[24].registers_n_10 ,\G1[24].registers_n_11 ,\G1[24].registers_n_12 ,\G1[24].registers_n_13 ,\G1[24].registers_n_14 ,\G1[24].registers_n_15 ,\G1[24].registers_n_16 ,\G1[24].registers_n_17 ,\G1[24].registers_n_18 ,\G1[24].registers_n_19 ,\G1[24].registers_n_20 ,\G1[24].registers_n_21 ,\G1[24].registers_n_22 ,\G1[24].registers_n_23 ,\G1[24].registers_n_24 ,\G1[24].registers_n_25 ,\G1[24].registers_n_26 ,\G1[24].registers_n_27 ,\G1[24].registers_n_28 ,\G1[24].registers_n_29 ,\G1[24].registers_n_30 ,\G1[24].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_23 \G1[25].registers 
       (.CLK(CLK),
        .E(reg_en[25]),
        .Q({\G1[25].registers_n_0 ,\G1[25].registers_n_1 ,\G1[25].registers_n_2 ,\G1[25].registers_n_3 ,\G1[25].registers_n_4 ,\G1[25].registers_n_5 ,\G1[25].registers_n_6 ,\G1[25].registers_n_7 ,\G1[25].registers_n_8 ,\G1[25].registers_n_9 ,\G1[25].registers_n_10 ,\G1[25].registers_n_11 ,\G1[25].registers_n_12 ,\G1[25].registers_n_13 ,\G1[25].registers_n_14 ,\G1[25].registers_n_15 ,\G1[25].registers_n_16 ,\G1[25].registers_n_17 ,\G1[25].registers_n_18 ,\G1[25].registers_n_19 ,\G1[25].registers_n_20 ,\G1[25].registers_n_21 ,\G1[25].registers_n_22 ,\G1[25].registers_n_23 ,\G1[25].registers_n_24 ,\G1[25].registers_n_25 ,\G1[25].registers_n_26 ,\G1[25].registers_n_27 ,\G1[25].registers_n_28 ,\G1[25].registers_n_29 ,\G1[25].registers_n_30 ,\G1[25].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_24 \G1[26].registers 
       (.CLK(CLK),
        .E(reg_en[26]),
        .Q({\G1[26].registers_n_0 ,\G1[26].registers_n_1 ,\G1[26].registers_n_2 ,\G1[26].registers_n_3 ,\G1[26].registers_n_4 ,\G1[26].registers_n_5 ,\G1[26].registers_n_6 ,\G1[26].registers_n_7 ,\G1[26].registers_n_8 ,\G1[26].registers_n_9 ,\G1[26].registers_n_10 ,\G1[26].registers_n_11 ,\G1[26].registers_n_12 ,\G1[26].registers_n_13 ,\G1[26].registers_n_14 ,\G1[26].registers_n_15 ,\G1[26].registers_n_16 ,\G1[26].registers_n_17 ,\G1[26].registers_n_18 ,\G1[26].registers_n_19 ,\G1[26].registers_n_20 ,\G1[26].registers_n_21 ,\G1[26].registers_n_22 ,\G1[26].registers_n_23 ,\G1[26].registers_n_24 ,\G1[26].registers_n_25 ,\G1[26].registers_n_26 ,\G1[26].registers_n_27 ,\G1[26].registers_n_28 ,\G1[26].registers_n_29 ,\G1[26].registers_n_30 ,\G1[26].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_25 \G1[27].registers 
       (.\B_inter_reg[0]_0 (\G1[19].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[11].registers_n_0 ),
        .\B_inter_reg[0]_2 (\G1[3].registers_n_0 ),
        .\B_inter_reg[0]_3 (\G1[31].registers_n_0 ),
        .\B_inter_reg[0]_4 (\G1[19].registers_n_32 ),
        .\B_inter_reg[0]_5 (\G1[11].registers_n_32 ),
        .\B_inter_reg[0]_6 (\G1[3].registers_n_32 ),
        .\B_inter_reg[0]_7 (\G1[31].registers_n_32 ),
        .\B_inter_reg[0]_i_2_0 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_2_1 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[19].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[11].registers_n_10 ),
        .\B_inter_reg[10]_2 (\G1[3].registers_n_10 ),
        .\B_inter_reg[10]_3 (\G1[31].registers_n_10 ),
        .\B_inter_reg[10]_4 (\G1[19].registers_n_42 ),
        .\B_inter_reg[10]_5 (\G1[11].registers_n_42 ),
        .\B_inter_reg[10]_6 (\G1[3].registers_n_42 ),
        .\B_inter_reg[10]_7 (\G1[31].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[19].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[11].registers_n_11 ),
        .\B_inter_reg[11]_2 (\G1[3].registers_n_11 ),
        .\B_inter_reg[11]_3 (\G1[31].registers_n_11 ),
        .\B_inter_reg[11]_4 (\G1[19].registers_n_43 ),
        .\B_inter_reg[11]_5 (\G1[11].registers_n_43 ),
        .\B_inter_reg[11]_6 (\G1[3].registers_n_43 ),
        .\B_inter_reg[11]_7 (\G1[31].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[19].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[11].registers_n_12 ),
        .\B_inter_reg[12]_2 (\G1[3].registers_n_12 ),
        .\B_inter_reg[12]_3 (\G1[31].registers_n_12 ),
        .\B_inter_reg[12]_4 (\G1[19].registers_n_44 ),
        .\B_inter_reg[12]_5 (\G1[11].registers_n_44 ),
        .\B_inter_reg[12]_6 (\G1[3].registers_n_44 ),
        .\B_inter_reg[12]_7 (\G1[31].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[19].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[11].registers_n_13 ),
        .\B_inter_reg[13]_2 (\G1[3].registers_n_13 ),
        .\B_inter_reg[13]_3 (\G1[31].registers_n_13 ),
        .\B_inter_reg[13]_4 (\G1[19].registers_n_45 ),
        .\B_inter_reg[13]_5 (\G1[11].registers_n_45 ),
        .\B_inter_reg[13]_6 (\G1[3].registers_n_45 ),
        .\B_inter_reg[13]_7 (\G1[31].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[19].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[11].registers_n_14 ),
        .\B_inter_reg[14]_2 (\G1[3].registers_n_14 ),
        .\B_inter_reg[14]_3 (\G1[31].registers_n_14 ),
        .\B_inter_reg[14]_4 (\G1[19].registers_n_46 ),
        .\B_inter_reg[14]_5 (\G1[11].registers_n_46 ),
        .\B_inter_reg[14]_6 (\G1[3].registers_n_46 ),
        .\B_inter_reg[14]_7 (\G1[31].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[19].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[11].registers_n_15 ),
        .\B_inter_reg[15]_2 (\G1[3].registers_n_15 ),
        .\B_inter_reg[15]_3 (\G1[31].registers_n_15 ),
        .\B_inter_reg[15]_4 (\G1[19].registers_n_47 ),
        .\B_inter_reg[15]_5 (\G1[11].registers_n_47 ),
        .\B_inter_reg[15]_6 (\G1[3].registers_n_47 ),
        .\B_inter_reg[15]_7 (\G1[31].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[19].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[11].registers_n_16 ),
        .\B_inter_reg[16]_2 (\G1[3].registers_n_16 ),
        .\B_inter_reg[16]_3 (\G1[31].registers_n_16 ),
        .\B_inter_reg[16]_4 (\G1[19].registers_n_48 ),
        .\B_inter_reg[16]_5 (\G1[11].registers_n_48 ),
        .\B_inter_reg[16]_6 (\G1[3].registers_n_48 ),
        .\B_inter_reg[16]_7 (\G1[31].registers_n_48 ),
        .\B_inter_reg[16]_i_2_0 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_2_1 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[19].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[11].registers_n_17 ),
        .\B_inter_reg[17]_2 (\G1[3].registers_n_17 ),
        .\B_inter_reg[17]_3 (\G1[31].registers_n_17 ),
        .\B_inter_reg[17]_4 (\G1[19].registers_n_49 ),
        .\B_inter_reg[17]_5 (\G1[11].registers_n_49 ),
        .\B_inter_reg[17]_6 (\G1[3].registers_n_49 ),
        .\B_inter_reg[17]_7 (\G1[31].registers_n_49 ),
        .\B_inter_reg[18]_0 (\G1[19].registers_n_18 ),
        .\B_inter_reg[18]_1 (\G1[11].registers_n_18 ),
        .\B_inter_reg[18]_2 (\G1[3].registers_n_18 ),
        .\B_inter_reg[18]_3 (\G1[31].registers_n_18 ),
        .\B_inter_reg[18]_4 (\G1[19].registers_n_50 ),
        .\B_inter_reg[18]_5 (\G1[11].registers_n_50 ),
        .\B_inter_reg[18]_6 (\G1[3].registers_n_50 ),
        .\B_inter_reg[18]_7 (\G1[31].registers_n_50 ),
        .\B_inter_reg[19]_0 (\G1[19].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[11].registers_n_19 ),
        .\B_inter_reg[19]_2 (\G1[3].registers_n_19 ),
        .\B_inter_reg[19]_3 (\G1[31].registers_n_19 ),
        .\B_inter_reg[19]_4 (\G1[19].registers_n_51 ),
        .\B_inter_reg[19]_5 (\G1[11].registers_n_51 ),
        .\B_inter_reg[19]_6 (\G1[3].registers_n_51 ),
        .\B_inter_reg[19]_7 (\G1[31].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[19].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[11].registers_n_1 ),
        .\B_inter_reg[1]_2 (\G1[3].registers_n_1 ),
        .\B_inter_reg[1]_3 (\G1[31].registers_n_1 ),
        .\B_inter_reg[1]_4 (\G1[19].registers_n_33 ),
        .\B_inter_reg[1]_5 (\G1[11].registers_n_33 ),
        .\B_inter_reg[1]_6 (\G1[3].registers_n_33 ),
        .\B_inter_reg[1]_7 (\G1[31].registers_n_33 ),
        .\B_inter_reg[20]_0 (\B_inter_reg[20] ),
        .\B_inter_reg[20]_1 (\G1[19].registers_n_20 ),
        .\B_inter_reg[20]_2 (\G1[11].registers_n_20 ),
        .\B_inter_reg[20]_3 (\G1[3].registers_n_20 ),
        .\B_inter_reg[20]_4 (\G1[31].registers_n_20 ),
        .\B_inter_reg[20]_5 (\G1[19].registers_n_52 ),
        .\B_inter_reg[20]_6 (\G1[11].registers_n_52 ),
        .\B_inter_reg[20]_7 (\G1[3].registers_n_52 ),
        .\B_inter_reg[20]_8 (\G1[31].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[19].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[11].registers_n_21 ),
        .\B_inter_reg[21]_2 (\G1[3].registers_n_21 ),
        .\B_inter_reg[21]_3 (\G1[31].registers_n_21 ),
        .\B_inter_reg[21]_4 (\G1[19].registers_n_53 ),
        .\B_inter_reg[21]_5 (\G1[11].registers_n_53 ),
        .\B_inter_reg[21]_6 (\G1[3].registers_n_53 ),
        .\B_inter_reg[21]_7 (\G1[31].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[19].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[11].registers_n_22 ),
        .\B_inter_reg[22]_2 (\G1[3].registers_n_22 ),
        .\B_inter_reg[22]_3 (\G1[31].registers_n_22 ),
        .\B_inter_reg[22]_4 (\G1[19].registers_n_54 ),
        .\B_inter_reg[22]_5 (\G1[11].registers_n_54 ),
        .\B_inter_reg[22]_6 (\G1[3].registers_n_54 ),
        .\B_inter_reg[22]_7 (\G1[31].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[19].registers_n_23 ),
        .\B_inter_reg[23]_1 (\G1[11].registers_n_23 ),
        .\B_inter_reg[23]_2 (\G1[3].registers_n_23 ),
        .\B_inter_reg[23]_3 (\G1[31].registers_n_23 ),
        .\B_inter_reg[23]_4 (\G1[19].registers_n_55 ),
        .\B_inter_reg[23]_5 (\G1[11].registers_n_55 ),
        .\B_inter_reg[23]_6 (\G1[3].registers_n_55 ),
        .\B_inter_reg[23]_7 (\G1[31].registers_n_55 ),
        .\B_inter_reg[24]_0 (\G1[19].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[11].registers_n_24 ),
        .\B_inter_reg[24]_2 (\G1[3].registers_n_24 ),
        .\B_inter_reg[24]_3 (\G1[31].registers_n_24 ),
        .\B_inter_reg[24]_4 (\G1[19].registers_n_56 ),
        .\B_inter_reg[24]_5 (\G1[11].registers_n_56 ),
        .\B_inter_reg[24]_6 (\G1[3].registers_n_56 ),
        .\B_inter_reg[24]_7 (\G1[31].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[19].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[11].registers_n_25 ),
        .\B_inter_reg[25]_2 (\G1[3].registers_n_25 ),
        .\B_inter_reg[25]_3 (\G1[31].registers_n_25 ),
        .\B_inter_reg[25]_4 (\G1[19].registers_n_57 ),
        .\B_inter_reg[25]_5 (\G1[11].registers_n_57 ),
        .\B_inter_reg[25]_6 (\G1[3].registers_n_57 ),
        .\B_inter_reg[25]_7 (\G1[31].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[19].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[11].registers_n_26 ),
        .\B_inter_reg[26]_2 (\G1[3].registers_n_26 ),
        .\B_inter_reg[26]_3 (\G1[31].registers_n_26 ),
        .\B_inter_reg[26]_4 (\G1[19].registers_n_58 ),
        .\B_inter_reg[26]_5 (\G1[11].registers_n_58 ),
        .\B_inter_reg[26]_6 (\G1[3].registers_n_58 ),
        .\B_inter_reg[26]_7 (\G1[31].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[19].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[11].registers_n_27 ),
        .\B_inter_reg[27]_2 (\G1[3].registers_n_27 ),
        .\B_inter_reg[27]_3 (\G1[31].registers_n_27 ),
        .\B_inter_reg[27]_4 (\G1[19].registers_n_59 ),
        .\B_inter_reg[27]_5 (\G1[11].registers_n_59 ),
        .\B_inter_reg[27]_6 (\G1[3].registers_n_59 ),
        .\B_inter_reg[27]_7 (\G1[31].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[19].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[11].registers_n_28 ),
        .\B_inter_reg[28]_2 (\G1[3].registers_n_28 ),
        .\B_inter_reg[28]_3 (\G1[31].registers_n_28 ),
        .\B_inter_reg[28]_4 (\G1[19].registers_n_60 ),
        .\B_inter_reg[28]_5 (\G1[11].registers_n_60 ),
        .\B_inter_reg[28]_6 (\G1[3].registers_n_60 ),
        .\B_inter_reg[28]_7 (\G1[31].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[19].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[11].registers_n_29 ),
        .\B_inter_reg[29]_2 (\G1[3].registers_n_29 ),
        .\B_inter_reg[29]_3 (\G1[31].registers_n_29 ),
        .\B_inter_reg[29]_4 (\G1[19].registers_n_61 ),
        .\B_inter_reg[29]_5 (\G1[11].registers_n_61 ),
        .\B_inter_reg[29]_6 (\G1[3].registers_n_61 ),
        .\B_inter_reg[29]_7 (\G1[31].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[19].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[11].registers_n_2 ),
        .\B_inter_reg[2]_2 (\G1[3].registers_n_2 ),
        .\B_inter_reg[2]_3 (\G1[31].registers_n_2 ),
        .\B_inter_reg[2]_4 (\G1[19].registers_n_34 ),
        .\B_inter_reg[2]_5 (\G1[11].registers_n_34 ),
        .\B_inter_reg[2]_6 (\G1[3].registers_n_34 ),
        .\B_inter_reg[2]_7 (\G1[31].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[19].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[11].registers_n_30 ),
        .\B_inter_reg[30]_2 (\G1[3].registers_n_30 ),
        .\B_inter_reg[30]_3 (\G1[31].registers_n_30 ),
        .\B_inter_reg[30]_4 (\G1[19].registers_n_62 ),
        .\B_inter_reg[30]_5 (\G1[11].registers_n_62 ),
        .\B_inter_reg[30]_6 (\G1[3].registers_n_62 ),
        .\B_inter_reg[30]_7 (\G1[31].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[19].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[11].registers_n_31 ),
        .\B_inter_reg[31]_2 (\G1[3].registers_n_31 ),
        .\B_inter_reg[31]_3 (\G1[31].registers_n_31 ),
        .\B_inter_reg[31]_4 (\G1[19].registers_n_63 ),
        .\B_inter_reg[31]_5 (\G1[11].registers_n_63 ),
        .\B_inter_reg[31]_6 (\G1[3].registers_n_63 ),
        .\B_inter_reg[31]_7 (\G1[31].registers_n_63 ),
        .\B_inter_reg[31]_i_2__0_0 ({\G1[26].registers_n_0 ,\G1[26].registers_n_1 ,\G1[26].registers_n_2 ,\G1[26].registers_n_3 ,\G1[26].registers_n_4 ,\G1[26].registers_n_5 ,\G1[26].registers_n_6 ,\G1[26].registers_n_7 ,\G1[26].registers_n_8 ,\G1[26].registers_n_9 ,\G1[26].registers_n_10 ,\G1[26].registers_n_11 ,\G1[26].registers_n_12 ,\G1[26].registers_n_13 ,\G1[26].registers_n_14 ,\G1[26].registers_n_15 ,\G1[26].registers_n_16 ,\G1[26].registers_n_17 ,\G1[26].registers_n_18 ,\G1[26].registers_n_19 ,\G1[26].registers_n_20 ,\G1[26].registers_n_21 ,\G1[26].registers_n_22 ,\G1[26].registers_n_23 ,\G1[26].registers_n_24 ,\G1[26].registers_n_25 ,\G1[26].registers_n_26 ,\G1[26].registers_n_27 ,\G1[26].registers_n_28 ,\G1[26].registers_n_29 ,\G1[26].registers_n_30 ,\G1[26].registers_n_31 }),
        .\B_inter_reg[31]_i_2__0_1 ({\G1[25].registers_n_0 ,\G1[25].registers_n_1 ,\G1[25].registers_n_2 ,\G1[25].registers_n_3 ,\G1[25].registers_n_4 ,\G1[25].registers_n_5 ,\G1[25].registers_n_6 ,\G1[25].registers_n_7 ,\G1[25].registers_n_8 ,\G1[25].registers_n_9 ,\G1[25].registers_n_10 ,\G1[25].registers_n_11 ,\G1[25].registers_n_12 ,\G1[25].registers_n_13 ,\G1[25].registers_n_14 ,\G1[25].registers_n_15 ,\G1[25].registers_n_16 ,\G1[25].registers_n_17 ,\G1[25].registers_n_18 ,\G1[25].registers_n_19 ,\G1[25].registers_n_20 ,\G1[25].registers_n_21 ,\G1[25].registers_n_22 ,\G1[25].registers_n_23 ,\G1[25].registers_n_24 ,\G1[25].registers_n_25 ,\G1[25].registers_n_26 ,\G1[25].registers_n_27 ,\G1[25].registers_n_28 ,\G1[25].registers_n_29 ,\G1[25].registers_n_30 ,\G1[25].registers_n_31 }),
        .\B_inter_reg[31]_i_2__0_2 ({\G1[24].registers_n_0 ,\G1[24].registers_n_1 ,\G1[24].registers_n_2 ,\G1[24].registers_n_3 ,\G1[24].registers_n_4 ,\G1[24].registers_n_5 ,\G1[24].registers_n_6 ,\G1[24].registers_n_7 ,\G1[24].registers_n_8 ,\G1[24].registers_n_9 ,\G1[24].registers_n_10 ,\G1[24].registers_n_11 ,\G1[24].registers_n_12 ,\G1[24].registers_n_13 ,\G1[24].registers_n_14 ,\G1[24].registers_n_15 ,\G1[24].registers_n_16 ,\G1[24].registers_n_17 ,\G1[24].registers_n_18 ,\G1[24].registers_n_19 ,\G1[24].registers_n_20 ,\G1[24].registers_n_21 ,\G1[24].registers_n_22 ,\G1[24].registers_n_23 ,\G1[24].registers_n_24 ,\G1[24].registers_n_25 ,\G1[24].registers_n_26 ,\G1[24].registers_n_27 ,\G1[24].registers_n_28 ,\G1[24].registers_n_29 ,\G1[24].registers_n_30 ,\G1[24].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[19].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[11].registers_n_3 ),
        .\B_inter_reg[3]_2 (\G1[3].registers_n_3 ),
        .\B_inter_reg[3]_3 (\G1[31].registers_n_3 ),
        .\B_inter_reg[3]_4 (\G1[19].registers_n_35 ),
        .\B_inter_reg[3]_5 (\G1[11].registers_n_35 ),
        .\B_inter_reg[3]_6 (\G1[3].registers_n_35 ),
        .\B_inter_reg[3]_7 (\G1[31].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[19].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[11].registers_n_4 ),
        .\B_inter_reg[4]_2 (\G1[3].registers_n_4 ),
        .\B_inter_reg[4]_3 (\G1[31].registers_n_4 ),
        .\B_inter_reg[4]_4 (\G1[19].registers_n_36 ),
        .\B_inter_reg[4]_5 (\G1[11].registers_n_36 ),
        .\B_inter_reg[4]_6 (\G1[3].registers_n_36 ),
        .\B_inter_reg[4]_7 (\G1[31].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[19].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[11].registers_n_5 ),
        .\B_inter_reg[5]_2 (\G1[3].registers_n_5 ),
        .\B_inter_reg[5]_3 (\G1[31].registers_n_5 ),
        .\B_inter_reg[5]_4 (\G1[19].registers_n_37 ),
        .\B_inter_reg[5]_5 (\G1[11].registers_n_37 ),
        .\B_inter_reg[5]_6 (\G1[3].registers_n_37 ),
        .\B_inter_reg[5]_7 (\G1[31].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[19].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[11].registers_n_6 ),
        .\B_inter_reg[6]_2 (\G1[3].registers_n_6 ),
        .\B_inter_reg[6]_3 (\G1[31].registers_n_6 ),
        .\B_inter_reg[6]_4 (\G1[19].registers_n_38 ),
        .\B_inter_reg[6]_5 (\G1[11].registers_n_38 ),
        .\B_inter_reg[6]_6 (\G1[3].registers_n_38 ),
        .\B_inter_reg[6]_7 (\G1[31].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[19].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[11].registers_n_7 ),
        .\B_inter_reg[7]_2 (\G1[3].registers_n_7 ),
        .\B_inter_reg[7]_3 (\G1[31].registers_n_7 ),
        .\B_inter_reg[7]_4 (\G1[19].registers_n_39 ),
        .\B_inter_reg[7]_5 (\G1[11].registers_n_39 ),
        .\B_inter_reg[7]_6 (\G1[3].registers_n_39 ),
        .\B_inter_reg[7]_7 (\G1[31].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[19].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[11].registers_n_8 ),
        .\B_inter_reg[8]_2 (\G1[3].registers_n_8 ),
        .\B_inter_reg[8]_3 (\G1[31].registers_n_8 ),
        .\B_inter_reg[8]_4 (\G1[19].registers_n_40 ),
        .\B_inter_reg[8]_5 (\G1[11].registers_n_40 ),
        .\B_inter_reg[8]_6 (\G1[3].registers_n_40 ),
        .\B_inter_reg[8]_7 (\G1[31].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[19].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[11].registers_n_9 ),
        .\B_inter_reg[9]_2 (\G1[3].registers_n_9 ),
        .\B_inter_reg[9]_3 (\G1[31].registers_n_9 ),
        .\B_inter_reg[9]_4 (\G1[19].registers_n_41 ),
        .\B_inter_reg[9]_5 (\G1[11].registers_n_41 ),
        .\B_inter_reg[9]_6 (\G1[3].registers_n_41 ),
        .\B_inter_reg[9]_7 (\G1[31].registers_n_41 ),
        .CLK(CLK),
        .D(D),
        .E(reg_en[27]),
        .Q(Q),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_26 \G1[28].registers 
       (.CLK(CLK),
        .E(reg_en[28]),
        .Q({\G1[28].registers_n_0 ,\G1[28].registers_n_1 ,\G1[28].registers_n_2 ,\G1[28].registers_n_3 ,\G1[28].registers_n_4 ,\G1[28].registers_n_5 ,\G1[28].registers_n_6 ,\G1[28].registers_n_7 ,\G1[28].registers_n_8 ,\G1[28].registers_n_9 ,\G1[28].registers_n_10 ,\G1[28].registers_n_11 ,\G1[28].registers_n_12 ,\G1[28].registers_n_13 ,\G1[28].registers_n_14 ,\G1[28].registers_n_15 ,\G1[28].registers_n_16 ,\G1[28].registers_n_17 ,\G1[28].registers_n_18 ,\G1[28].registers_n_19 ,\G1[28].registers_n_20 ,\G1[28].registers_n_21 ,\G1[28].registers_n_22 ,\G1[28].registers_n_23 ,\G1[28].registers_n_24 ,\G1[28].registers_n_25 ,\G1[28].registers_n_26 ,\G1[28].registers_n_27 ,\G1[28].registers_n_28 ,\G1[28].registers_n_29 ,\G1[28].registers_n_30 ,\G1[28].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_27 \G1[29].registers 
       (.CLK(CLK),
        .E(reg_en[29]),
        .Q({\G1[29].registers_n_0 ,\G1[29].registers_n_1 ,\G1[29].registers_n_2 ,\G1[29].registers_n_3 ,\G1[29].registers_n_4 ,\G1[29].registers_n_5 ,\G1[29].registers_n_6 ,\G1[29].registers_n_7 ,\G1[29].registers_n_8 ,\G1[29].registers_n_9 ,\G1[29].registers_n_10 ,\G1[29].registers_n_11 ,\G1[29].registers_n_12 ,\G1[29].registers_n_13 ,\G1[29].registers_n_14 ,\G1[29].registers_n_15 ,\G1[29].registers_n_16 ,\G1[29].registers_n_17 ,\G1[29].registers_n_18 ,\G1[29].registers_n_19 ,\G1[29].registers_n_20 ,\G1[29].registers_n_21 ,\G1[29].registers_n_22 ,\G1[29].registers_n_23 ,\G1[29].registers_n_24 ,\G1[29].registers_n_25 ,\G1[29].registers_n_26 ,\G1[29].registers_n_27 ,\G1[29].registers_n_28 ,\G1[29].registers_n_29 ,\G1[29].registers_n_30 ,\G1[29].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_28 \G1[2].registers 
       (.CLK(CLK),
        .E(reg_en[2]),
        .Q({\G1[2].registers_n_0 ,\G1[2].registers_n_1 ,\G1[2].registers_n_2 ,\G1[2].registers_n_3 ,\G1[2].registers_n_4 ,\G1[2].registers_n_5 ,\G1[2].registers_n_6 ,\G1[2].registers_n_7 ,\G1[2].registers_n_8 ,\G1[2].registers_n_9 ,\G1[2].registers_n_10 ,\G1[2].registers_n_11 ,\G1[2].registers_n_12 ,\G1[2].registers_n_13 ,\G1[2].registers_n_14 ,\G1[2].registers_n_15 ,\G1[2].registers_n_16 ,\G1[2].registers_n_17 ,\G1[2].registers_n_18 ,\G1[2].registers_n_19 ,\G1[2].registers_n_20 ,\G1[2].registers_n_21 ,\G1[2].registers_n_22 ,\G1[2].registers_n_23 ,\G1[2].registers_n_24 ,\G1[2].registers_n_25 ,\G1[2].registers_n_26 ,\G1[2].registers_n_27 ,\G1[2].registers_n_28 ,\G1[2].registers_n_29 ,\G1[2].registers_n_30 ,\G1[2].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_29 \G1[30].registers 
       (.CLK(CLK),
        .E(reg_en[30]),
        .Q({\G1[30].registers_n_0 ,\G1[30].registers_n_1 ,\G1[30].registers_n_2 ,\G1[30].registers_n_3 ,\G1[30].registers_n_4 ,\G1[30].registers_n_5 ,\G1[30].registers_n_6 ,\G1[30].registers_n_7 ,\G1[30].registers_n_8 ,\G1[30].registers_n_9 ,\G1[30].registers_n_10 ,\G1[30].registers_n_11 ,\G1[30].registers_n_12 ,\G1[30].registers_n_13 ,\G1[30].registers_n_14 ,\G1[30].registers_n_15 ,\G1[30].registers_n_16 ,\G1[30].registers_n_17 ,\G1[30].registers_n_18 ,\G1[30].registers_n_19 ,\G1[30].registers_n_20 ,\G1[30].registers_n_21 ,\G1[30].registers_n_22 ,\G1[30].registers_n_23 ,\G1[30].registers_n_24 ,\G1[30].registers_n_25 ,\G1[30].registers_n_26 ,\G1[30].registers_n_27 ,\G1[30].registers_n_28 ,\G1[30].registers_n_29 ,\G1[30].registers_n_30 ,\G1[30].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_30 \G1[31].registers 
       (.\B_inter_reg[0]_0 (\G1[31].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[31].registers_n_32 ),
        .\B_inter_reg[0]_i_2 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_2_0 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[31].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[31].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[31].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[31].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[31].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[31].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[31].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[31].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[31].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[31].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[31].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[31].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[31].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[31].registers_n_48 ),
        .\B_inter_reg[16]_i_2 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_2_0 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[31].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[31].registers_n_49 ),
        .\B_inter_reg[17]_i_2 ({Q[5],Q[1:0]}),
        .\B_inter_reg[18]_0 (\G1[31].registers_n_18 ),
        .\B_inter_reg[18]_1 (\G1[31].registers_n_50 ),
        .\B_inter_reg[19]_0 (\G1[31].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[31].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[31].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[31].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[31].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[31].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[31].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[31].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[31].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[31].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[31].registers_n_23 ),
        .\B_inter_reg[23]_1 (\G1[31].registers_n_55 ),
        .\B_inter_reg[24]_0 (\G1[31].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[31].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[31].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[31].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[31].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[31].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[31].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[31].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[31].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[31].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[31].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[31].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[31].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[31].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[31].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[31].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[31].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[31].registers_n_63 ),
        .\B_inter_reg[31]_i_2__0 ({\G1[29].registers_n_0 ,\G1[29].registers_n_1 ,\G1[29].registers_n_2 ,\G1[29].registers_n_3 ,\G1[29].registers_n_4 ,\G1[29].registers_n_5 ,\G1[29].registers_n_6 ,\G1[29].registers_n_7 ,\G1[29].registers_n_8 ,\G1[29].registers_n_9 ,\G1[29].registers_n_10 ,\G1[29].registers_n_11 ,\G1[29].registers_n_12 ,\G1[29].registers_n_13 ,\G1[29].registers_n_14 ,\G1[29].registers_n_15 ,\G1[29].registers_n_16 ,\G1[29].registers_n_17 ,\G1[29].registers_n_18 ,\G1[29].registers_n_19 ,\G1[29].registers_n_20 ,\G1[29].registers_n_21 ,\G1[29].registers_n_22 ,\G1[29].registers_n_23 ,\G1[29].registers_n_24 ,\G1[29].registers_n_25 ,\G1[29].registers_n_26 ,\G1[29].registers_n_27 ,\G1[29].registers_n_28 ,\G1[29].registers_n_29 ,\G1[29].registers_n_30 ,\G1[29].registers_n_31 }),
        .\B_inter_reg[31]_i_2__0_0 ({\G1[28].registers_n_0 ,\G1[28].registers_n_1 ,\G1[28].registers_n_2 ,\G1[28].registers_n_3 ,\G1[28].registers_n_4 ,\G1[28].registers_n_5 ,\G1[28].registers_n_6 ,\G1[28].registers_n_7 ,\G1[28].registers_n_8 ,\G1[28].registers_n_9 ,\G1[28].registers_n_10 ,\G1[28].registers_n_11 ,\G1[28].registers_n_12 ,\G1[28].registers_n_13 ,\G1[28].registers_n_14 ,\G1[28].registers_n_15 ,\G1[28].registers_n_16 ,\G1[28].registers_n_17 ,\G1[28].registers_n_18 ,\G1[28].registers_n_19 ,\G1[28].registers_n_20 ,\G1[28].registers_n_21 ,\G1[28].registers_n_22 ,\G1[28].registers_n_23 ,\G1[28].registers_n_24 ,\G1[28].registers_n_25 ,\G1[28].registers_n_26 ,\G1[28].registers_n_27 ,\G1[28].registers_n_28 ,\G1[28].registers_n_29 ,\G1[28].registers_n_30 ,\G1[28].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[31].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[31].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[31].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[31].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[31].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[31].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[31].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[31].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[31].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[31].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[31].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[31].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[31].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[31].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[31]),
        .Q({\G1[30].registers_n_0 ,\G1[30].registers_n_1 ,\G1[30].registers_n_2 ,\G1[30].registers_n_3 ,\G1[30].registers_n_4 ,\G1[30].registers_n_5 ,\G1[30].registers_n_6 ,\G1[30].registers_n_7 ,\G1[30].registers_n_8 ,\G1[30].registers_n_9 ,\G1[30].registers_n_10 ,\G1[30].registers_n_11 ,\G1[30].registers_n_12 ,\G1[30].registers_n_13 ,\G1[30].registers_n_14 ,\G1[30].registers_n_15 ,\G1[30].registers_n_16 ,\G1[30].registers_n_17 ,\G1[30].registers_n_18 ,\G1[30].registers_n_19 ,\G1[30].registers_n_20 ,\G1[30].registers_n_21 ,\G1[30].registers_n_22 ,\G1[30].registers_n_23 ,\G1[30].registers_n_24 ,\G1[30].registers_n_25 ,\G1[30].registers_n_26 ,\G1[30].registers_n_27 ,\G1[30].registers_n_28 ,\G1[30].registers_n_29 ,\G1[30].registers_n_30 ,\G1[30].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_31 \G1[3].registers 
       (.\B_inter_reg[0]_0 (\G1[7].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[7].registers_n_32 ),
        .\B_inter_reg[0]_i_5_0 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_5_1 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[7].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[7].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[7].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[7].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[7].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[7].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[7].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[7].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[7].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[7].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[7].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[7].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[7].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[7].registers_n_48 ),
        .\B_inter_reg[16]_i_5_0 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_5_1 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[7].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[7].registers_n_49 ),
        .\B_inter_reg[18]_0 (\G1[3].registers_n_32 ),
        .\B_inter_reg[18]_1 (\G1[3].registers_n_33 ),
        .\B_inter_reg[18]_10 (\G1[3].registers_n_42 ),
        .\B_inter_reg[18]_11 (\G1[3].registers_n_43 ),
        .\B_inter_reg[18]_12 (\G1[3].registers_n_44 ),
        .\B_inter_reg[18]_13 (\G1[3].registers_n_45 ),
        .\B_inter_reg[18]_14 (\G1[3].registers_n_46 ),
        .\B_inter_reg[18]_15 (\G1[3].registers_n_47 ),
        .\B_inter_reg[18]_16 (\G1[3].registers_n_48 ),
        .\B_inter_reg[18]_17 (\G1[3].registers_n_49 ),
        .\B_inter_reg[18]_18 (\G1[3].registers_n_50 ),
        .\B_inter_reg[18]_19 (\G1[3].registers_n_51 ),
        .\B_inter_reg[18]_2 (\G1[3].registers_n_34 ),
        .\B_inter_reg[18]_20 (\G1[3].registers_n_52 ),
        .\B_inter_reg[18]_21 (\G1[3].registers_n_53 ),
        .\B_inter_reg[18]_22 (\G1[3].registers_n_54 ),
        .\B_inter_reg[18]_23 (\G1[3].registers_n_55 ),
        .\B_inter_reg[18]_24 (\G1[3].registers_n_56 ),
        .\B_inter_reg[18]_25 (\G1[3].registers_n_57 ),
        .\B_inter_reg[18]_26 (\G1[3].registers_n_58 ),
        .\B_inter_reg[18]_27 (\G1[3].registers_n_59 ),
        .\B_inter_reg[18]_28 (\G1[3].registers_n_60 ),
        .\B_inter_reg[18]_29 (\G1[3].registers_n_61 ),
        .\B_inter_reg[18]_3 (\G1[3].registers_n_35 ),
        .\B_inter_reg[18]_30 (\G1[3].registers_n_62 ),
        .\B_inter_reg[18]_31 (\G1[3].registers_n_63 ),
        .\B_inter_reg[18]_32 (\G1[7].registers_n_18 ),
        .\B_inter_reg[18]_33 (\G1[7].registers_n_50 ),
        .\B_inter_reg[18]_4 (\G1[3].registers_n_36 ),
        .\B_inter_reg[18]_5 (\G1[3].registers_n_37 ),
        .\B_inter_reg[18]_6 (\G1[3].registers_n_38 ),
        .\B_inter_reg[18]_7 (\G1[3].registers_n_39 ),
        .\B_inter_reg[18]_8 (\G1[3].registers_n_40 ),
        .\B_inter_reg[18]_9 (\G1[3].registers_n_41 ),
        .\B_inter_reg[19]_0 (\G1[7].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[7].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[7].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[7].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[7].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[7].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[7].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[7].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[7].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[7].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[3].registers_n_0 ),
        .\B_inter_reg[23]_1 (\G1[3].registers_n_1 ),
        .\B_inter_reg[23]_10 (\G1[3].registers_n_10 ),
        .\B_inter_reg[23]_11 (\G1[3].registers_n_11 ),
        .\B_inter_reg[23]_12 (\G1[3].registers_n_12 ),
        .\B_inter_reg[23]_13 (\G1[3].registers_n_13 ),
        .\B_inter_reg[23]_14 (\G1[3].registers_n_14 ),
        .\B_inter_reg[23]_15 (\G1[3].registers_n_15 ),
        .\B_inter_reg[23]_16 (\G1[3].registers_n_16 ),
        .\B_inter_reg[23]_17 (\G1[3].registers_n_17 ),
        .\B_inter_reg[23]_18 (\G1[3].registers_n_18 ),
        .\B_inter_reg[23]_19 (\G1[3].registers_n_19 ),
        .\B_inter_reg[23]_2 (\G1[3].registers_n_2 ),
        .\B_inter_reg[23]_20 (\G1[3].registers_n_20 ),
        .\B_inter_reg[23]_21 (\G1[3].registers_n_21 ),
        .\B_inter_reg[23]_22 (\G1[3].registers_n_22 ),
        .\B_inter_reg[23]_23 (\G1[3].registers_n_23 ),
        .\B_inter_reg[23]_24 (\G1[3].registers_n_24 ),
        .\B_inter_reg[23]_25 (\G1[3].registers_n_25 ),
        .\B_inter_reg[23]_26 (\G1[3].registers_n_26 ),
        .\B_inter_reg[23]_27 (\G1[3].registers_n_27 ),
        .\B_inter_reg[23]_28 (\G1[3].registers_n_28 ),
        .\B_inter_reg[23]_29 (\G1[3].registers_n_29 ),
        .\B_inter_reg[23]_3 (\G1[3].registers_n_3 ),
        .\B_inter_reg[23]_30 (\G1[3].registers_n_30 ),
        .\B_inter_reg[23]_31 (\G1[3].registers_n_31 ),
        .\B_inter_reg[23]_32 (\G1[7].registers_n_23 ),
        .\B_inter_reg[23]_33 (\G1[7].registers_n_55 ),
        .\B_inter_reg[23]_4 (\G1[3].registers_n_4 ),
        .\B_inter_reg[23]_5 (\G1[3].registers_n_5 ),
        .\B_inter_reg[23]_6 (\G1[3].registers_n_6 ),
        .\B_inter_reg[23]_7 (\G1[3].registers_n_7 ),
        .\B_inter_reg[23]_8 (\G1[3].registers_n_8 ),
        .\B_inter_reg[23]_9 (\G1[3].registers_n_9 ),
        .\B_inter_reg[24]_0 (\G1[7].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[7].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[7].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[7].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[7].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[7].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[7].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[7].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[7].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[7].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[7].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[7].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[7].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[7].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[7].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[7].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[7].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[7].registers_n_63 ),
        .\B_inter_reg[31]_i_5__0_0 ({\G1[2].registers_n_0 ,\G1[2].registers_n_1 ,\G1[2].registers_n_2 ,\G1[2].registers_n_3 ,\G1[2].registers_n_4 ,\G1[2].registers_n_5 ,\G1[2].registers_n_6 ,\G1[2].registers_n_7 ,\G1[2].registers_n_8 ,\G1[2].registers_n_9 ,\G1[2].registers_n_10 ,\G1[2].registers_n_11 ,\G1[2].registers_n_12 ,\G1[2].registers_n_13 ,\G1[2].registers_n_14 ,\G1[2].registers_n_15 ,\G1[2].registers_n_16 ,\G1[2].registers_n_17 ,\G1[2].registers_n_18 ,\G1[2].registers_n_19 ,\G1[2].registers_n_20 ,\G1[2].registers_n_21 ,\G1[2].registers_n_22 ,\G1[2].registers_n_23 ,\G1[2].registers_n_24 ,\G1[2].registers_n_25 ,\G1[2].registers_n_26 ,\G1[2].registers_n_27 ,\G1[2].registers_n_28 ,\G1[2].registers_n_29 ,\G1[2].registers_n_30 ,\G1[2].registers_n_31 }),
        .\B_inter_reg[31]_i_5__0_1 ({\G1[1].registers_n_0 ,\G1[1].registers_n_1 ,\G1[1].registers_n_2 ,\G1[1].registers_n_3 ,\G1[1].registers_n_4 ,\G1[1].registers_n_5 ,\G1[1].registers_n_6 ,\G1[1].registers_n_7 ,\G1[1].registers_n_8 ,\G1[1].registers_n_9 ,\G1[1].registers_n_10 ,\G1[1].registers_n_11 ,\G1[1].registers_n_12 ,\G1[1].registers_n_13 ,\G1[1].registers_n_14 ,\G1[1].registers_n_15 ,\G1[1].registers_n_16 ,\G1[1].registers_n_17 ,\G1[1].registers_n_18 ,\G1[1].registers_n_19 ,\G1[1].registers_n_20 ,\G1[1].registers_n_21 ,\G1[1].registers_n_22 ,\G1[1].registers_n_23 ,\G1[1].registers_n_24 ,\G1[1].registers_n_25 ,\G1[1].registers_n_26 ,\G1[1].registers_n_27 ,\G1[1].registers_n_28 ,\G1[1].registers_n_29 ,\G1[1].registers_n_30 ,\G1[1].registers_n_31 }),
        .\B_inter_reg[31]_i_5__0_2 (B_inter),
        .\B_inter_reg[3]_0 (\G1[7].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[7].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[7].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[7].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[7].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[7].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[7].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[7].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[7].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[7].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[7].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[7].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[7].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[7].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[3]),
        .Q({Q[6:5],Q[2:0]}),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_32 \G1[4].registers 
       (.CLK(CLK),
        .E(reg_en[4]),
        .Q({\G1[4].registers_n_0 ,\G1[4].registers_n_1 ,\G1[4].registers_n_2 ,\G1[4].registers_n_3 ,\G1[4].registers_n_4 ,\G1[4].registers_n_5 ,\G1[4].registers_n_6 ,\G1[4].registers_n_7 ,\G1[4].registers_n_8 ,\G1[4].registers_n_9 ,\G1[4].registers_n_10 ,\G1[4].registers_n_11 ,\G1[4].registers_n_12 ,\G1[4].registers_n_13 ,\G1[4].registers_n_14 ,\G1[4].registers_n_15 ,\G1[4].registers_n_16 ,\G1[4].registers_n_17 ,\G1[4].registers_n_18 ,\G1[4].registers_n_19 ,\G1[4].registers_n_20 ,\G1[4].registers_n_21 ,\G1[4].registers_n_22 ,\G1[4].registers_n_23 ,\G1[4].registers_n_24 ,\G1[4].registers_n_25 ,\G1[4].registers_n_26 ,\G1[4].registers_n_27 ,\G1[4].registers_n_28 ,\G1[4].registers_n_29 ,\G1[4].registers_n_30 ,\G1[4].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_33 \G1[5].registers 
       (.CLK(CLK),
        .E(reg_en[5]),
        .Q({\G1[5].registers_n_0 ,\G1[5].registers_n_1 ,\G1[5].registers_n_2 ,\G1[5].registers_n_3 ,\G1[5].registers_n_4 ,\G1[5].registers_n_5 ,\G1[5].registers_n_6 ,\G1[5].registers_n_7 ,\G1[5].registers_n_8 ,\G1[5].registers_n_9 ,\G1[5].registers_n_10 ,\G1[5].registers_n_11 ,\G1[5].registers_n_12 ,\G1[5].registers_n_13 ,\G1[5].registers_n_14 ,\G1[5].registers_n_15 ,\G1[5].registers_n_16 ,\G1[5].registers_n_17 ,\G1[5].registers_n_18 ,\G1[5].registers_n_19 ,\G1[5].registers_n_20 ,\G1[5].registers_n_21 ,\G1[5].registers_n_22 ,\G1[5].registers_n_23 ,\G1[5].registers_n_24 ,\G1[5].registers_n_25 ,\G1[5].registers_n_26 ,\G1[5].registers_n_27 ,\G1[5].registers_n_28 ,\G1[5].registers_n_29 ,\G1[5].registers_n_30 ,\G1[5].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_34 \G1[6].registers 
       (.CLK(CLK),
        .E(reg_en[6]),
        .Q({\G1[6].registers_n_0 ,\G1[6].registers_n_1 ,\G1[6].registers_n_2 ,\G1[6].registers_n_3 ,\G1[6].registers_n_4 ,\G1[6].registers_n_5 ,\G1[6].registers_n_6 ,\G1[6].registers_n_7 ,\G1[6].registers_n_8 ,\G1[6].registers_n_9 ,\G1[6].registers_n_10 ,\G1[6].registers_n_11 ,\G1[6].registers_n_12 ,\G1[6].registers_n_13 ,\G1[6].registers_n_14 ,\G1[6].registers_n_15 ,\G1[6].registers_n_16 ,\G1[6].registers_n_17 ,\G1[6].registers_n_18 ,\G1[6].registers_n_19 ,\G1[6].registers_n_20 ,\G1[6].registers_n_21 ,\G1[6].registers_n_22 ,\G1[6].registers_n_23 ,\G1[6].registers_n_24 ,\G1[6].registers_n_25 ,\G1[6].registers_n_26 ,\G1[6].registers_n_27 ,\G1[6].registers_n_28 ,\G1[6].registers_n_29 ,\G1[6].registers_n_30 ,\G1[6].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_35 \G1[7].registers 
       (.\B_inter_reg[0]_0 (\G1[7].registers_n_0 ),
        .\B_inter_reg[0]_1 (\G1[7].registers_n_32 ),
        .\B_inter_reg[0]_i_5 (\B_inter_reg[0]_i_4 ),
        .\B_inter_reg[0]_i_5_0 (\B_inter_reg[0]_i_4_0 ),
        .\B_inter_reg[10]_0 (\G1[7].registers_n_10 ),
        .\B_inter_reg[10]_1 (\G1[7].registers_n_42 ),
        .\B_inter_reg[11]_0 (\G1[7].registers_n_11 ),
        .\B_inter_reg[11]_1 (\G1[7].registers_n_43 ),
        .\B_inter_reg[12]_0 (\G1[7].registers_n_12 ),
        .\B_inter_reg[12]_1 (\G1[7].registers_n_44 ),
        .\B_inter_reg[13]_0 (\G1[7].registers_n_13 ),
        .\B_inter_reg[13]_1 (\G1[7].registers_n_45 ),
        .\B_inter_reg[14]_0 (\G1[7].registers_n_14 ),
        .\B_inter_reg[14]_1 (\G1[7].registers_n_46 ),
        .\B_inter_reg[15]_0 (\G1[7].registers_n_15 ),
        .\B_inter_reg[15]_1 (\G1[7].registers_n_47 ),
        .\B_inter_reg[16]_0 (\G1[7].registers_n_16 ),
        .\B_inter_reg[16]_1 (\G1[7].registers_n_48 ),
        .\B_inter_reg[16]_i_5 (\B_inter_reg[16]_i_4 ),
        .\B_inter_reg[16]_i_5_0 (\B_inter_reg[16]_i_4_0 ),
        .\B_inter_reg[17]_0 (\G1[7].registers_n_17 ),
        .\B_inter_reg[17]_1 (\G1[7].registers_n_49 ),
        .\B_inter_reg[17]_i_5 ({Q[5],Q[1:0]}),
        .\B_inter_reg[18]_0 (\G1[7].registers_n_18 ),
        .\B_inter_reg[18]_1 (\G1[7].registers_n_50 ),
        .\B_inter_reg[19]_0 (\G1[7].registers_n_19 ),
        .\B_inter_reg[19]_1 (\G1[7].registers_n_51 ),
        .\B_inter_reg[1]_0 (\G1[7].registers_n_1 ),
        .\B_inter_reg[1]_1 (\G1[7].registers_n_33 ),
        .\B_inter_reg[20]_0 (\G1[7].registers_n_20 ),
        .\B_inter_reg[20]_1 (\G1[7].registers_n_52 ),
        .\B_inter_reg[21]_0 (\G1[7].registers_n_21 ),
        .\B_inter_reg[21]_1 (\G1[7].registers_n_53 ),
        .\B_inter_reg[22]_0 (\G1[7].registers_n_22 ),
        .\B_inter_reg[22]_1 (\G1[7].registers_n_54 ),
        .\B_inter_reg[23]_0 (\G1[7].registers_n_23 ),
        .\B_inter_reg[23]_1 (\G1[7].registers_n_55 ),
        .\B_inter_reg[24]_0 (\G1[7].registers_n_24 ),
        .\B_inter_reg[24]_1 (\G1[7].registers_n_56 ),
        .\B_inter_reg[25]_0 (\G1[7].registers_n_25 ),
        .\B_inter_reg[25]_1 (\G1[7].registers_n_57 ),
        .\B_inter_reg[26]_0 (\G1[7].registers_n_26 ),
        .\B_inter_reg[26]_1 (\G1[7].registers_n_58 ),
        .\B_inter_reg[27]_0 (\G1[7].registers_n_27 ),
        .\B_inter_reg[27]_1 (\G1[7].registers_n_59 ),
        .\B_inter_reg[28]_0 (\G1[7].registers_n_28 ),
        .\B_inter_reg[28]_1 (\G1[7].registers_n_60 ),
        .\B_inter_reg[29]_0 (\G1[7].registers_n_29 ),
        .\B_inter_reg[29]_1 (\G1[7].registers_n_61 ),
        .\B_inter_reg[2]_0 (\G1[7].registers_n_2 ),
        .\B_inter_reg[2]_1 (\G1[7].registers_n_34 ),
        .\B_inter_reg[30]_0 (\G1[7].registers_n_30 ),
        .\B_inter_reg[30]_1 (\G1[7].registers_n_62 ),
        .\B_inter_reg[31]_0 (\G1[7].registers_n_31 ),
        .\B_inter_reg[31]_1 (\G1[7].registers_n_63 ),
        .\B_inter_reg[31]_i_5__0 ({\G1[5].registers_n_0 ,\G1[5].registers_n_1 ,\G1[5].registers_n_2 ,\G1[5].registers_n_3 ,\G1[5].registers_n_4 ,\G1[5].registers_n_5 ,\G1[5].registers_n_6 ,\G1[5].registers_n_7 ,\G1[5].registers_n_8 ,\G1[5].registers_n_9 ,\G1[5].registers_n_10 ,\G1[5].registers_n_11 ,\G1[5].registers_n_12 ,\G1[5].registers_n_13 ,\G1[5].registers_n_14 ,\G1[5].registers_n_15 ,\G1[5].registers_n_16 ,\G1[5].registers_n_17 ,\G1[5].registers_n_18 ,\G1[5].registers_n_19 ,\G1[5].registers_n_20 ,\G1[5].registers_n_21 ,\G1[5].registers_n_22 ,\G1[5].registers_n_23 ,\G1[5].registers_n_24 ,\G1[5].registers_n_25 ,\G1[5].registers_n_26 ,\G1[5].registers_n_27 ,\G1[5].registers_n_28 ,\G1[5].registers_n_29 ,\G1[5].registers_n_30 ,\G1[5].registers_n_31 }),
        .\B_inter_reg[31]_i_5__0_0 ({\G1[4].registers_n_0 ,\G1[4].registers_n_1 ,\G1[4].registers_n_2 ,\G1[4].registers_n_3 ,\G1[4].registers_n_4 ,\G1[4].registers_n_5 ,\G1[4].registers_n_6 ,\G1[4].registers_n_7 ,\G1[4].registers_n_8 ,\G1[4].registers_n_9 ,\G1[4].registers_n_10 ,\G1[4].registers_n_11 ,\G1[4].registers_n_12 ,\G1[4].registers_n_13 ,\G1[4].registers_n_14 ,\G1[4].registers_n_15 ,\G1[4].registers_n_16 ,\G1[4].registers_n_17 ,\G1[4].registers_n_18 ,\G1[4].registers_n_19 ,\G1[4].registers_n_20 ,\G1[4].registers_n_21 ,\G1[4].registers_n_22 ,\G1[4].registers_n_23 ,\G1[4].registers_n_24 ,\G1[4].registers_n_25 ,\G1[4].registers_n_26 ,\G1[4].registers_n_27 ,\G1[4].registers_n_28 ,\G1[4].registers_n_29 ,\G1[4].registers_n_30 ,\G1[4].registers_n_31 }),
        .\B_inter_reg[3]_0 (\G1[7].registers_n_3 ),
        .\B_inter_reg[3]_1 (\G1[7].registers_n_35 ),
        .\B_inter_reg[4]_0 (\G1[7].registers_n_4 ),
        .\B_inter_reg[4]_1 (\G1[7].registers_n_36 ),
        .\B_inter_reg[5]_0 (\G1[7].registers_n_5 ),
        .\B_inter_reg[5]_1 (\G1[7].registers_n_37 ),
        .\B_inter_reg[6]_0 (\G1[7].registers_n_6 ),
        .\B_inter_reg[6]_1 (\G1[7].registers_n_38 ),
        .\B_inter_reg[7]_0 (\G1[7].registers_n_7 ),
        .\B_inter_reg[7]_1 (\G1[7].registers_n_39 ),
        .\B_inter_reg[8]_0 (\G1[7].registers_n_8 ),
        .\B_inter_reg[8]_1 (\G1[7].registers_n_40 ),
        .\B_inter_reg[9]_0 (\G1[7].registers_n_9 ),
        .\B_inter_reg[9]_1 (\G1[7].registers_n_41 ),
        .CLK(CLK),
        .E(reg_en[7]),
        .Q({\G1[6].registers_n_0 ,\G1[6].registers_n_1 ,\G1[6].registers_n_2 ,\G1[6].registers_n_3 ,\G1[6].registers_n_4 ,\G1[6].registers_n_5 ,\G1[6].registers_n_6 ,\G1[6].registers_n_7 ,\G1[6].registers_n_8 ,\G1[6].registers_n_9 ,\G1[6].registers_n_10 ,\G1[6].registers_n_11 ,\G1[6].registers_n_12 ,\G1[6].registers_n_13 ,\G1[6].registers_n_14 ,\G1[6].registers_n_15 ,\G1[6].registers_n_16 ,\G1[6].registers_n_17 ,\G1[6].registers_n_18 ,\G1[6].registers_n_19 ,\G1[6].registers_n_20 ,\G1[6].registers_n_21 ,\G1[6].registers_n_22 ,\G1[6].registers_n_23 ,\G1[6].registers_n_24 ,\G1[6].registers_n_25 ,\G1[6].registers_n_26 ,\G1[6].registers_n_27 ,\G1[6].registers_n_28 ,\G1[6].registers_n_29 ,\G1[6].registers_n_30 ,\G1[6].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_36 \G1[8].registers 
       (.CLK(CLK),
        .E(reg_en[8]),
        .Q({\G1[8].registers_n_0 ,\G1[8].registers_n_1 ,\G1[8].registers_n_2 ,\G1[8].registers_n_3 ,\G1[8].registers_n_4 ,\G1[8].registers_n_5 ,\G1[8].registers_n_6 ,\G1[8].registers_n_7 ,\G1[8].registers_n_8 ,\G1[8].registers_n_9 ,\G1[8].registers_n_10 ,\G1[8].registers_n_11 ,\G1[8].registers_n_12 ,\G1[8].registers_n_13 ,\G1[8].registers_n_14 ,\G1[8].registers_n_15 ,\G1[8].registers_n_16 ,\G1[8].registers_n_17 ,\G1[8].registers_n_18 ,\G1[8].registers_n_19 ,\G1[8].registers_n_20 ,\G1[8].registers_n_21 ,\G1[8].registers_n_22 ,\G1[8].registers_n_23 ,\G1[8].registers_n_24 ,\G1[8].registers_n_25 ,\G1[8].registers_n_26 ,\G1[8].registers_n_27 ,\G1[8].registers_n_28 ,\G1[8].registers_n_29 ,\G1[8].registers_n_30 ,\G1[8].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_reg_37 \G1[9].registers 
       (.CLK(CLK),
        .E(reg_en[9]),
        .Q({\G1[9].registers_n_0 ,\G1[9].registers_n_1 ,\G1[9].registers_n_2 ,\G1[9].registers_n_3 ,\G1[9].registers_n_4 ,\G1[9].registers_n_5 ,\G1[9].registers_n_6 ,\G1[9].registers_n_7 ,\G1[9].registers_n_8 ,\G1[9].registers_n_9 ,\G1[9].registers_n_10 ,\G1[9].registers_n_11 ,\G1[9].registers_n_12 ,\G1[9].registers_n_13 ,\G1[9].registers_n_14 ,\G1[9].registers_n_15 ,\G1[9].registers_n_16 ,\G1[9].registers_n_17 ,\G1[9].registers_n_18 ,\G1[9].registers_n_19 ,\G1[9].registers_n_20 ,\G1[9].registers_n_21 ,\G1[9].registers_n_22 ,\G1[9].registers_n_23 ,\G1[9].registers_n_24 ,\G1[9].registers_n_25 ,\G1[9].registers_n_26 ,\G1[9].registers_n_27 ,\G1[9].registers_n_28 ,\G1[9].registers_n_29 ,\G1[9].registers_n_30 ,\G1[9].registers_n_31 }),
        .RST(RST),
        .WriteData(WriteData));
  Lab_4_top_level_0_0_Decoder_RF dec
       (.Q(reg_en),
        .RegWrite(RegWrite),
        .WriteReg(WriteReg));
endmodule

(* ORIG_REF_NAME = "control_unit" *) 
module Lab_4_top_level_0_0_control_unit
   (RegWrite,
    RegDst,
    \B_inter_reg[31] ,
    \FSM_onehot_pr_state_reg[3]_0 ,
    \FSM_onehot_pr_state_reg[7]_0 ,
    \B_inter_reg[15] ,
    ALU_in2,
    \FSM_onehot_pr_state_reg[7]_1 ,
    \B_inter_reg[23] ,
    \B_inter_reg[19] ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[11] ,
    \B_inter_reg[7] ,
    \B_inter_reg[3] ,
    \B_inter_reg[28] ,
    \FSM_onehot_pr_state_reg[7]_2 ,
    \FSM_onehot_pr_state_reg[3]_1 ,
    \FSM_onehot_pr_state_reg[8]_0 ,
    \FSM_onehot_pr_state_reg[3]_2 ,
    \FSM_onehot_pr_state_reg[11]_0 ,
    \FSM_onehot_pr_state_reg[17]_0 ,
    \FSM_onehot_pr_state_reg[4]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[7]_0 ,
    \FSM_onehot_pr_state_reg[7]_3 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[15]_2 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[9] ,
    \B_inter_reg[10] ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[4] ,
    \B_inter_reg[18] ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[14] ,
    \B_inter_reg[15]_3 ,
    DI,
    \B_inter_reg[6] ,
    \B_inter_reg[31]_1 ,
    \B_inter_reg[31]_2 ,
    data14,
    \B_inter_reg[0] ,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[0]_2 ,
    \B_inter_reg[0]_3 ,
    \B_inter_reg[0]_4 ,
    \B_inter_reg[0]_5 ,
    \B_inter_reg[0]_6 ,
    \B_inter_reg[15]_4 ,
    \B_inter_reg[0]_7 ,
    \B_inter_reg[15]_5 ,
    \B_inter_reg[0]_8 ,
    \B_inter_reg[15]_6 ,
    \B_inter_reg[2] ,
    \B_inter_reg[0]_9 ,
    \B_inter_reg[0]_10 ,
    \B_inter_reg[0]_11 ,
    \B_inter_reg[0]_12 ,
    \B_inter_reg[0]_13 ,
    \B_inter_reg[0]_14 ,
    \B_inter_reg[0]_15 ,
    \B_inter_reg[0]_16 ,
    \B_inter_reg[0]_17 ,
    \B_inter_reg[0]_18 ,
    \B_inter_reg[0]_19 ,
    \B_inter_reg[0]_20 ,
    \B_inter_reg[0]_21 ,
    \B_inter_reg[0]_22 ,
    \B_inter_reg[1] ,
    \B_inter_reg[20] ,
    \B_inter_reg[15]_7 ,
    \B_inter_reg[0]_23 ,
    \B_inter_reg[0]_24 ,
    \B_inter_reg[0]_25 ,
    \B_inter_reg[0]_26 ,
    \B_inter_reg[0]_27 ,
    \B_inter_reg[0]_28 ,
    \B_inter_reg[0]_29 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[0]_30 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[10]_2 ,
    \B_inter_reg[10]_3 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[7]_2 ,
    \B_inter_reg[7]_3 ,
    \B_inter_reg[8] ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[7]_4 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[7]_5 ,
    \B_inter_reg[3]_2 ,
    \B_inter_reg[7]_6 ,
    \B_inter_reg[7]_7 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[7]_8 ,
    \B_inter_reg[7]_9 ,
    \B_inter_reg[7]_10 ,
    \B_inter_reg[8]_2 ,
    \B_inter_reg[7]_11 ,
    \B_inter_reg[7]_12 ,
    \B_inter_reg[7]_13 ,
    \B_inter_reg[7]_14 ,
    \B_inter_reg[7]_15 ,
    \B_inter_reg[7]_16 ,
    \B_inter_reg[7]_17 ,
    \B_inter_reg[7]_18 ,
    \B_inter_reg[7]_19 ,
    \B_inter_reg[24] ,
    \B_inter_reg[26] ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[30] ,
    \B_inter_reg[7]_20 ,
    \B_inter_reg[25] ,
    \B_inter_reg[27] ,
    \B_inter_reg[29] ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[7]_21 ,
    \B_inter_reg[7]_22 ,
    \B_inter_reg[7]_23 ,
    \B_inter_reg[7]_24 ,
    \B_inter_reg[7]_25 ,
    \B_inter_reg[7]_26 ,
    \B_inter_reg[7]_27 ,
    \B_inter_reg[7]_28 ,
    \B_inter_reg[7]_29 ,
    \B_inter_reg[15]_8 ,
    \B_inter_reg[15]_9 ,
    \B_inter_reg[15]_10 ,
    \B_inter_reg[7]_30 ,
    \B_inter_reg[7]_31 ,
    \B_inter_reg[7]_32 ,
    \B_inter_reg[15]_11 ,
    \B_inter_reg[7]_33 ,
    \B_inter_reg[15]_12 ,
    \B_inter_reg[7]_34 ,
    \B_inter_reg[7]_35 ,
    \B_inter_reg[7]_36 ,
    \B_inter_reg[7]_37 ,
    \B_inter_reg[15]_13 ,
    \B_inter_reg[10]_4 ,
    \B_inter_reg[31]_3 ,
    \B_inter_reg[7]_38 ,
    \B_inter_reg[31]_4 ,
    \B_inter_reg[7]_39 ,
    \B_inter_reg[1]_2 ,
    \B_inter_reg[2]_2 ,
    \B_inter_reg[15]_14 ,
    \B_inter_reg[16] ,
    \B_inter_reg[17] ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[7]_40 ,
    \B_inter_reg[7]_41 ,
    \B_inter_reg[7]_42 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[7]_43 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[7]_44 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[7]_45 ,
    \B_inter_reg[7]_46 ,
    \B_inter_reg[7]_47 ,
    \B_inter_reg[7]_48 ,
    \B_inter_reg[7]_49 ,
    \B_inter_reg[7]_50 ,
    \B_inter_reg[7]_51 ,
    \B_inter_reg[7]_52 ,
    \B_inter_reg[7]_53 ,
    \B_inter_reg[7]_54 ,
    \B_inter_reg[7]_55 ,
    \B_inter_reg[7]_56 ,
    \B_inter_reg[7]_57 ,
    \B_inter_reg[7]_58 ,
    \B_inter_reg[7]_59 ,
    S,
    \B_inter_reg[2]_3 ,
    \B_inter_reg[15]_15 ,
    \B_inter_reg[19]_2 ,
    \B_inter_reg[31]_5 ,
    D,
    E,
    \FSM_onehot_pr_state_reg[3]_3 ,
    \FSM_onehot_pr_state_reg[3]_4 ,
    \FSM_onehot_pr_state_reg[3]_5 ,
    \FSM_onehot_pr_state_reg[3]_6 ,
    \B_inter_reg[26]_0 ,
    \FSM_onehot_pr_state_reg[3]_7 ,
    \FSM_onehot_pr_state_reg[3]_8 ,
    \B_inter_reg[4]_0 ,
    AR,
    \FSM_onehot_pr_state_reg[3]_9 ,
    \FSM_onehot_pr_state_reg[9]_0 ,
    MemoryAddress,
    \FSM_onehot_pr_state_reg[17]_1 ,
    \FSM_onehot_pr_state_reg[5]_0 ,
    \FSM_onehot_pr_state_reg[1]_0 ,
    WriteData,
    Q,
    \B_inter[18]_i_10__1_0 ,
    ALU_in1,
    \MemoryAddress[31] ,
    \B_inter_reg[31]_i_23 ,
    \B_inter[29]_i_25 ,
    \MemoryAddress[31]_0 ,
    \B_inter_reg[31]_6 ,
    \B_inter[8]_i_13__1_0 ,
    \B_inter[9]_i_15 ,
    \B_inter_reg[0]_i_45 ,
    \B_inter_reg[0]_i_45_0 ,
    \B_inter_reg[0]_i_45_1 ,
    \B_inter_reg[0]_i_59 ,
    \B_inter_reg[27]_2 ,
    shift_sig,
    \B_inter_reg[27]_3 ,
    \B_inter[20]_i_6__1 ,
    \B_inter[21]_i_6__1 ,
    \B_inter[22]_i_6__1 ,
    \B_inter[23]_i_6__1 ,
    \B_inter[24]_i_6__1 ,
    \B_inter[25]_i_6__1 ,
    \B_inter[26]_i_6__1 ,
    \B_inter_reg[27]_4 ,
    \B_inter_reg[27]_5 ,
    \B_inter_reg[27]_6 ,
    \B_inter_reg[27]_7 ,
    \B_inter[28]_i_2 ,
    \B_inter[28]_i_2_0 ,
    \B_inter[29]_i_2 ,
    \B_inter[29]_i_2_0 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[30]_2 ,
    \B_inter[0]_i_10__1 ,
    \B_inter[3]_i_6__1 ,
    \B_inter[4]_i_6__1 ,
    \B_inter[5]_i_6__1 ,
    \B_inter[6]_i_6__1 ,
    \B_inter[7]_i_6__1 ,
    \B_inter[8]_i_6__1 ,
    \B_inter[9]_i_6__1 ,
    \B_inter[10]_i_6__1 ,
    \B_inter[11]_i_6__1 ,
    \B_inter[14]_i_6__1 ,
    \B_inter[13]_i_6__1 ,
    \B_inter[12]_i_6__1 ,
    \B_inter[14]_i_6__1_0 ,
    \B_inter[14]_i_6__1_1 ,
    \B_inter[19]_i_6__1 ,
    \B_inter[31]_i_53 ,
    \B_inter[31]_i_53_0 ,
    \B_inter[8]_i_27_0 ,
    SHAMT_sig,
    \B_inter[27]_i_24 ,
    \B_inter[30]_i_4 ,
    \B_inter[30]_i_4_0 ,
    \B_inter_reg[27]_8 ,
    \B_inter_reg[27]_9 ,
    \B_inter_reg[27]_10 ,
    \FSM_onehot_pr_state_reg[1]_1 ,
    \ALUOp_reg[3] ,
    \ALUOp_reg[3]_0 ,
    \B_inter[29]_i_10__1 ,
    \B_inter[29]_i_10__1_0 ,
    \ALUOp_reg[1] ,
    \ALUOp_reg[0] ,
    \ALUOp_reg[2]_i_2 ,
    \B_inter[30]_i_25 ,
    \ALUOp_reg[2] ,
    \ALUOp_reg[2]_i_2_0 ,
    \ALUOp_reg[3]_i_11 ,
    \B_inter[30]_i_25_0 ,
    \FSM_onehot_pr_state_reg[17]_2 ,
    \MemtoReg_reg[2]_0 ,
    \MemtoReg_reg[1]_0 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[4]_2 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[0]_31 ,
    \B_inter_reg[2]_4 ,
    CLK,
    RST,
    \FSM_onehot_pr_state_reg[16]_0 ,
    \B_inter_reg[4]_3 );
  output RegWrite;
  output RegDst;
  output [3:0]\B_inter_reg[31] ;
  output \FSM_onehot_pr_state_reg[3]_0 ;
  output \FSM_onehot_pr_state_reg[7]_0 ;
  output [3:0]\B_inter_reg[15] ;
  output [31:0]ALU_in2;
  output \FSM_onehot_pr_state_reg[7]_1 ;
  output [3:0]\B_inter_reg[23] ;
  output [3:0]\B_inter_reg[19] ;
  output [3:0]\B_inter_reg[15]_0 ;
  output [3:0]\B_inter_reg[11] ;
  output [3:0]\B_inter_reg[7] ;
  output [3:0]\B_inter_reg[3] ;
  output \B_inter_reg[28] ;
  output \FSM_onehot_pr_state_reg[7]_2 ;
  output \FSM_onehot_pr_state_reg[3]_1 ;
  output \FSM_onehot_pr_state_reg[8]_0 ;
  output \FSM_onehot_pr_state_reg[3]_2 ;
  output \FSM_onehot_pr_state_reg[11]_0 ;
  output [8:0]\FSM_onehot_pr_state_reg[17]_0 ;
  output [2:0]\FSM_onehot_pr_state_reg[4]_0 ;
  output [3:0]\B_inter_reg[3]_0 ;
  output [3:0]\B_inter_reg[7]_0 ;
  output \FSM_onehot_pr_state_reg[7]_3 ;
  output [3:0]\B_inter_reg[11]_0 ;
  output [3:0]\B_inter_reg[15]_1 ;
  output [3:0]\B_inter_reg[19]_0 ;
  output [3:0]\B_inter_reg[23]_0 ;
  output [3:0]\B_inter_reg[15]_2 ;
  output [3:0]\B_inter_reg[31]_0 ;
  output \B_inter_reg[9] ;
  output \B_inter_reg[10] ;
  output \B_inter_reg[9]_0 ;
  output \B_inter_reg[4] ;
  output [0:0]\B_inter_reg[18] ;
  output [0:0]\B_inter_reg[19]_1 ;
  output [3:0]\B_inter_reg[14] ;
  output [3:0]\B_inter_reg[15]_3 ;
  output [3:0]DI;
  output [3:0]\B_inter_reg[6] ;
  output \B_inter_reg[31]_1 ;
  output [0:0]\B_inter_reg[31]_2 ;
  output [0:0]data14;
  output \B_inter_reg[0] ;
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[0]_2 ;
  output \B_inter_reg[0]_3 ;
  output \B_inter_reg[0]_4 ;
  output \B_inter_reg[0]_5 ;
  output \B_inter_reg[0]_6 ;
  output \B_inter_reg[15]_4 ;
  output \B_inter_reg[0]_7 ;
  output \B_inter_reg[15]_5 ;
  output \B_inter_reg[0]_8 ;
  output \B_inter_reg[15]_6 ;
  output \B_inter_reg[2] ;
  output \B_inter_reg[0]_9 ;
  output \B_inter_reg[0]_10 ;
  output \B_inter_reg[0]_11 ;
  output \B_inter_reg[0]_12 ;
  output \B_inter_reg[0]_13 ;
  output \B_inter_reg[0]_14 ;
  output \B_inter_reg[0]_15 ;
  output \B_inter_reg[0]_16 ;
  output \B_inter_reg[0]_17 ;
  output \B_inter_reg[0]_18 ;
  output \B_inter_reg[0]_19 ;
  output \B_inter_reg[0]_20 ;
  output \B_inter_reg[0]_21 ;
  output \B_inter_reg[0]_22 ;
  output \B_inter_reg[1] ;
  output \B_inter_reg[20] ;
  output \B_inter_reg[15]_7 ;
  output \B_inter_reg[0]_23 ;
  output \B_inter_reg[0]_24 ;
  output \B_inter_reg[0]_25 ;
  output \B_inter_reg[0]_26 ;
  output \B_inter_reg[0]_27 ;
  output \B_inter_reg[0]_28 ;
  output \B_inter_reg[0]_29 ;
  output \B_inter_reg[10]_0 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[0]_30 ;
  output \B_inter_reg[10]_1 ;
  output [0:0]\B_inter_reg[10]_2 ;
  output \B_inter_reg[10]_3 ;
  output \B_inter_reg[7]_1 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[7]_2 ;
  output \B_inter_reg[7]_3 ;
  output \B_inter_reg[8] ;
  output \B_inter_reg[2]_1 ;
  output \B_inter_reg[7]_4 ;
  output \B_inter_reg[8]_0 ;
  output \B_inter_reg[7]_5 ;
  output \B_inter_reg[3]_2 ;
  output \B_inter_reg[7]_6 ;
  output \B_inter_reg[7]_7 ;
  output \B_inter_reg[8]_1 ;
  output \B_inter_reg[7]_8 ;
  output \B_inter_reg[7]_9 ;
  output \B_inter_reg[7]_10 ;
  output \B_inter_reg[8]_2 ;
  output \B_inter_reg[7]_11 ;
  output \B_inter_reg[7]_12 ;
  output \B_inter_reg[7]_13 ;
  output \B_inter_reg[7]_14 ;
  output \B_inter_reg[7]_15 ;
  output \B_inter_reg[7]_16 ;
  output \B_inter_reg[7]_17 ;
  output \B_inter_reg[7]_18 ;
  output \B_inter_reg[7]_19 ;
  output \B_inter_reg[24] ;
  output \B_inter_reg[26] ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[30] ;
  output \B_inter_reg[7]_20 ;
  output \B_inter_reg[25] ;
  output \B_inter_reg[27] ;
  output \B_inter_reg[29] ;
  output \B_inter_reg[27]_0 ;
  output \B_inter_reg[7]_21 ;
  output \B_inter_reg[7]_22 ;
  output \B_inter_reg[7]_23 ;
  output \B_inter_reg[7]_24 ;
  output \B_inter_reg[7]_25 ;
  output \B_inter_reg[7]_26 ;
  output \B_inter_reg[7]_27 ;
  output \B_inter_reg[7]_28 ;
  output \B_inter_reg[7]_29 ;
  output \B_inter_reg[15]_8 ;
  output \B_inter_reg[15]_9 ;
  output \B_inter_reg[15]_10 ;
  output \B_inter_reg[7]_30 ;
  output \B_inter_reg[7]_31 ;
  output \B_inter_reg[7]_32 ;
  output \B_inter_reg[15]_11 ;
  output \B_inter_reg[7]_33 ;
  output \B_inter_reg[15]_12 ;
  output \B_inter_reg[7]_34 ;
  output \B_inter_reg[7]_35 ;
  output \B_inter_reg[7]_36 ;
  output \B_inter_reg[7]_37 ;
  output \B_inter_reg[15]_13 ;
  output \B_inter_reg[10]_4 ;
  output \B_inter_reg[31]_3 ;
  output \B_inter_reg[7]_38 ;
  output \B_inter_reg[31]_4 ;
  output \B_inter_reg[7]_39 ;
  output \B_inter_reg[1]_2 ;
  output \B_inter_reg[2]_2 ;
  output \B_inter_reg[15]_14 ;
  output \B_inter_reg[16] ;
  output \B_inter_reg[17] ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[27]_1 ;
  output \B_inter_reg[7]_40 ;
  output \B_inter_reg[7]_41 ;
  output \B_inter_reg[7]_42 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[7]_43 ;
  output \B_inter_reg[30]_0 ;
  output \B_inter_reg[7]_44 ;
  output \B_inter_reg[25]_0 ;
  output \B_inter_reg[7]_45 ;
  output \B_inter_reg[7]_46 ;
  output \B_inter_reg[7]_47 ;
  output \B_inter_reg[7]_48 ;
  output \B_inter_reg[7]_49 ;
  output \B_inter_reg[7]_50 ;
  output \B_inter_reg[7]_51 ;
  output \B_inter_reg[7]_52 ;
  output \B_inter_reg[7]_53 ;
  output \B_inter_reg[7]_54 ;
  output \B_inter_reg[7]_55 ;
  output \B_inter_reg[7]_56 ;
  output \B_inter_reg[7]_57 ;
  output \B_inter_reg[7]_58 ;
  output \B_inter_reg[7]_59 ;
  output [3:0]S;
  output [1:0]\B_inter_reg[2]_3 ;
  output [3:0]\B_inter_reg[15]_15 ;
  output [0:0]\B_inter_reg[19]_2 ;
  output [0:0]\B_inter_reg[31]_5 ;
  output [0:0]D;
  output [0:0]E;
  output \FSM_onehot_pr_state_reg[3]_3 ;
  output \FSM_onehot_pr_state_reg[3]_4 ;
  output \FSM_onehot_pr_state_reg[3]_5 ;
  output \FSM_onehot_pr_state_reg[3]_6 ;
  output [0:0]\B_inter_reg[26]_0 ;
  output \FSM_onehot_pr_state_reg[3]_7 ;
  output \FSM_onehot_pr_state_reg[3]_8 ;
  output \B_inter_reg[4]_0 ;
  output [0:0]AR;
  output \FSM_onehot_pr_state_reg[3]_9 ;
  output \FSM_onehot_pr_state_reg[9]_0 ;
  output [31:0]MemoryAddress;
  output [0:0]\FSM_onehot_pr_state_reg[17]_1 ;
  output [0:0]\FSM_onehot_pr_state_reg[5]_0 ;
  output \FSM_onehot_pr_state_reg[1]_0 ;
  output [29:0]WriteData;
  input [19:0]Q;
  input [31:0]\B_inter[18]_i_10__1_0 ;
  input [25:0]ALU_in1;
  input [31:0]\MemoryAddress[31] ;
  input [16:0]\B_inter_reg[31]_i_23 ;
  input \B_inter[29]_i_25 ;
  input [31:0]\MemoryAddress[31]_0 ;
  input [27:0]\B_inter_reg[31]_6 ;
  input \B_inter[8]_i_13__1_0 ;
  input \B_inter[9]_i_15 ;
  input \B_inter_reg[0]_i_45 ;
  input \B_inter_reg[0]_i_45_0 ;
  input \B_inter_reg[0]_i_45_1 ;
  input \B_inter_reg[0]_i_59 ;
  input [2:0]\B_inter_reg[27]_2 ;
  input shift_sig;
  input \B_inter_reg[27]_3 ;
  input \B_inter[20]_i_6__1 ;
  input \B_inter[21]_i_6__1 ;
  input \B_inter[22]_i_6__1 ;
  input \B_inter[23]_i_6__1 ;
  input \B_inter[24]_i_6__1 ;
  input \B_inter[25]_i_6__1 ;
  input \B_inter[26]_i_6__1 ;
  input \B_inter_reg[27]_4 ;
  input \B_inter_reg[27]_5 ;
  input \B_inter_reg[27]_6 ;
  input \B_inter_reg[27]_7 ;
  input \B_inter[28]_i_2 ;
  input \B_inter[28]_i_2_0 ;
  input \B_inter[29]_i_2 ;
  input \B_inter[29]_i_2_0 ;
  input \B_inter_reg[30]_1 ;
  input \B_inter_reg[30]_2 ;
  input \B_inter[0]_i_10__1 ;
  input \B_inter[3]_i_6__1 ;
  input \B_inter[4]_i_6__1 ;
  input \B_inter[5]_i_6__1 ;
  input \B_inter[6]_i_6__1 ;
  input \B_inter[7]_i_6__1 ;
  input \B_inter[8]_i_6__1 ;
  input \B_inter[9]_i_6__1 ;
  input \B_inter[10]_i_6__1 ;
  input \B_inter[11]_i_6__1 ;
  input \B_inter[14]_i_6__1 ;
  input \B_inter[13]_i_6__1 ;
  input \B_inter[12]_i_6__1 ;
  input \B_inter[14]_i_6__1_0 ;
  input \B_inter[14]_i_6__1_1 ;
  input \B_inter[19]_i_6__1 ;
  input \B_inter[31]_i_53 ;
  input \B_inter[31]_i_53_0 ;
  input \B_inter[8]_i_27_0 ;
  input [2:0]SHAMT_sig;
  input \B_inter[27]_i_24 ;
  input \B_inter[30]_i_4 ;
  input \B_inter[30]_i_4_0 ;
  input \B_inter_reg[27]_8 ;
  input \B_inter_reg[27]_9 ;
  input \B_inter_reg[27]_10 ;
  input [0:0]\FSM_onehot_pr_state_reg[1]_1 ;
  input \ALUOp_reg[3] ;
  input \ALUOp_reg[3]_0 ;
  input \B_inter[29]_i_10__1 ;
  input \B_inter[29]_i_10__1_0 ;
  input \ALUOp_reg[1] ;
  input \ALUOp_reg[0] ;
  input \ALUOp_reg[2]_i_2 ;
  input \B_inter[30]_i_25 ;
  input \ALUOp_reg[2] ;
  input \ALUOp_reg[2]_i_2_0 ;
  input \ALUOp_reg[3]_i_11 ;
  input \B_inter[30]_i_25_0 ;
  input \FSM_onehot_pr_state_reg[17]_2 ;
  input \MemtoReg_reg[2]_0 ;
  input \MemtoReg_reg[1]_0 ;
  input \B_inter_reg[4]_1 ;
  input \B_inter_reg[4]_2 ;
  input [7:0]\B_inter_reg[9]_1 ;
  input \B_inter_reg[0]_31 ;
  input \B_inter_reg[2]_4 ;
  input CLK;
  input RST;
  input [7:0]\FSM_onehot_pr_state_reg[16]_0 ;
  input [0:0]\B_inter_reg[4]_3 ;

  wire \ALUOp_reg[0] ;
  wire \ALUOp_reg[1] ;
  wire \ALUOp_reg[2] ;
  wire \ALUOp_reg[2]_i_2 ;
  wire \ALUOp_reg[2]_i_2_0 ;
  wire \ALUOp_reg[3] ;
  wire \ALUOp_reg[3]_0 ;
  wire \ALUOp_reg[3]_i_11 ;
  wire \ALUOp_reg[3]_i_26_n_0 ;
  wire \ALUOp_reg[3]_i_27_n_0 ;
  wire \ALUOp_reg[3]_i_28_n_0 ;
  wire \ALUOp_reg[3]_i_29_n_0 ;
  wire [25:0]ALU_in1;
  wire [31:0]ALU_in2;
  wire [0:0]AR;
  wire \B_inter[0]_i_10__1 ;
  wire \B_inter[0]_i_18_n_0 ;
  wire \B_inter[0]_i_19_n_0 ;
  wire \B_inter[10]_i_21_n_0 ;
  wire \B_inter[10]_i_23_n_0 ;
  wire \B_inter[10]_i_25_n_0 ;
  wire \B_inter[10]_i_6__1 ;
  wire \B_inter[11]_i_25_n_0 ;
  wire \B_inter[11]_i_27_n_0 ;
  wire \B_inter[11]_i_29_n_0 ;
  wire \B_inter[11]_i_31_n_0 ;
  wire \B_inter[11]_i_32_n_0 ;
  wire \B_inter[11]_i_50_n_0 ;
  wire \B_inter[11]_i_51_n_0 ;
  wire \B_inter[11]_i_52_n_0 ;
  wire \B_inter[11]_i_53_n_0 ;
  wire \B_inter[11]_i_6__1 ;
  wire \B_inter[12]_i_21_n_0 ;
  wire \B_inter[12]_i_23_n_0 ;
  wire \B_inter[12]_i_25_n_0 ;
  wire \B_inter[12]_i_27_n_0 ;
  wire \B_inter[12]_i_6__1 ;
  wire \B_inter[13]_i_21_n_0 ;
  wire \B_inter[13]_i_23_n_0 ;
  wire \B_inter[13]_i_25_n_0 ;
  wire \B_inter[13]_i_27_n_0 ;
  wire \B_inter[13]_i_29_n_0 ;
  wire \B_inter[13]_i_6__1 ;
  wire \B_inter[14]_i_21_n_0 ;
  wire \B_inter[14]_i_23_n_0 ;
  wire \B_inter[14]_i_25_n_0 ;
  wire \B_inter[14]_i_27_n_0 ;
  wire \B_inter[14]_i_29_n_0 ;
  wire \B_inter[14]_i_6__1 ;
  wire \B_inter[14]_i_6__1_0 ;
  wire \B_inter[14]_i_6__1_1 ;
  wire \B_inter[15]_i_26_n_0 ;
  wire \B_inter[15]_i_28_n_0 ;
  wire \B_inter[15]_i_30_n_0 ;
  wire \B_inter[15]_i_31_n_0 ;
  wire \B_inter[15]_i_34_n_0 ;
  wire \B_inter[15]_i_56_n_0 ;
  wire \B_inter[15]_i_58_n_0 ;
  wire \B_inter[16]_i_22_n_0 ;
  wire \B_inter[16]_i_24_n_0 ;
  wire \B_inter[16]_i_26_n_0 ;
  wire \B_inter[16]_i_27_n_0 ;
  wire \B_inter[16]_i_30_n_0 ;
  wire \B_inter[16]_i_32_n_0 ;
  wire \B_inter[16]_i_34_n_0 ;
  wire \B_inter[17]_i_22_n_0 ;
  wire \B_inter[17]_i_24_n_0 ;
  wire \B_inter[17]_i_26_n_0 ;
  wire \B_inter[17]_i_27_n_0 ;
  wire \B_inter[17]_i_30_n_0 ;
  wire \B_inter[17]_i_32_n_0 ;
  wire \B_inter[17]_i_34_n_0 ;
  wire [31:0]\B_inter[18]_i_10__1_0 ;
  wire \B_inter[18]_i_22_n_0 ;
  wire \B_inter[18]_i_23_n_0 ;
  wire \B_inter[18]_i_26_n_0 ;
  wire \B_inter[18]_i_28_n_0 ;
  wire \B_inter[18]_i_29_n_0 ;
  wire \B_inter[18]_i_32_n_0 ;
  wire \B_inter[18]_i_35_n_0 ;
  wire \B_inter[18]_i_40_n_0 ;
  wire \B_inter[19]_i_25_n_0 ;
  wire \B_inter[19]_i_26_n_0 ;
  wire \B_inter[19]_i_29_n_0 ;
  wire \B_inter[19]_i_31_n_0 ;
  wire \B_inter[19]_i_33_n_0 ;
  wire \B_inter[19]_i_63_n_0 ;
  wire \B_inter[19]_i_6__1 ;
  wire \B_inter[20]_i_21_n_0 ;
  wire \B_inter[20]_i_22_n_0 ;
  wire \B_inter[20]_i_25_n_0 ;
  wire \B_inter[20]_i_27_n_0 ;
  wire \B_inter[20]_i_29_n_0 ;
  wire \B_inter[20]_i_31_n_0 ;
  wire \B_inter[20]_i_6__1 ;
  wire \B_inter[21]_i_21_n_0 ;
  wire \B_inter[21]_i_22_n_0 ;
  wire \B_inter[21]_i_25_n_0 ;
  wire \B_inter[21]_i_27_n_0 ;
  wire \B_inter[21]_i_29_n_0 ;
  wire \B_inter[21]_i_31_n_0 ;
  wire \B_inter[21]_i_6__1 ;
  wire \B_inter[22]_i_21_n_0 ;
  wire \B_inter[22]_i_23_n_0 ;
  wire \B_inter[22]_i_25_n_0 ;
  wire \B_inter[22]_i_27_n_0 ;
  wire \B_inter[22]_i_29_n_0 ;
  wire \B_inter[22]_i_6__1 ;
  wire \B_inter[23]_i_25_n_0 ;
  wire \B_inter[23]_i_27_n_0 ;
  wire \B_inter[23]_i_31_n_0 ;
  wire \B_inter[23]_i_57_n_0 ;
  wire \B_inter[23]_i_6__1 ;
  wire \B_inter[24]_i_19_n_0 ;
  wire \B_inter[24]_i_20_n_0 ;
  wire \B_inter[24]_i_23_n_0 ;
  wire \B_inter[24]_i_26_n_0 ;
  wire \B_inter[24]_i_28_n_0 ;
  wire \B_inter[24]_i_6__1 ;
  wire \B_inter[25]_i_21_n_0 ;
  wire \B_inter[25]_i_22_n_0 ;
  wire \B_inter[25]_i_25_n_0 ;
  wire \B_inter[25]_i_26_n_0 ;
  wire \B_inter[25]_i_27_n_0 ;
  wire \B_inter[25]_i_33_n_0 ;
  wire \B_inter[25]_i_35_n_0 ;
  wire \B_inter[25]_i_6__1 ;
  wire \B_inter[26]_i_21_n_0 ;
  wire \B_inter[26]_i_22_n_0 ;
  wire \B_inter[26]_i_25_n_0 ;
  wire \B_inter[26]_i_26_n_0 ;
  wire \B_inter[26]_i_31_n_0 ;
  wire \B_inter[26]_i_34_n_0 ;
  wire \B_inter[26]_i_6__1 ;
  wire \B_inter[27]_i_16_n_0 ;
  wire \B_inter[27]_i_17_n_0 ;
  wire \B_inter[27]_i_24 ;
  wire \B_inter[27]_i_29_n_0 ;
  wire \B_inter[27]_i_2_n_0 ;
  wire \B_inter[27]_i_31_n_0 ;
  wire \B_inter[27]_i_32_n_0 ;
  wire \B_inter[27]_i_33_n_0 ;
  wire \B_inter[27]_i_34_n_0 ;
  wire \B_inter[27]_i_35_n_0 ;
  wire \B_inter[27]_i_36_n_0 ;
  wire \B_inter[27]_i_37_n_0 ;
  wire \B_inter[27]_i_38_n_0 ;
  wire \B_inter[27]_i_3_n_0 ;
  wire \B_inter[28]_i_2 ;
  wire \B_inter[28]_i_20_n_0 ;
  wire \B_inter[28]_i_21_n_0 ;
  wire \B_inter[28]_i_2_0 ;
  wire \B_inter[29]_i_10__1 ;
  wire \B_inter[29]_i_10__1_0 ;
  wire \B_inter[29]_i_2 ;
  wire \B_inter[29]_i_25 ;
  wire \B_inter[29]_i_2_0 ;
  wire \B_inter[29]_i_34_n_0 ;
  wire \B_inter[2]_i_17_n_0 ;
  wire \B_inter[2]_i_25_n_0 ;
  wire \B_inter[30]_i_16_n_0 ;
  wire \B_inter[30]_i_23_n_0 ;
  wire \B_inter[30]_i_25 ;
  wire \B_inter[30]_i_25_0 ;
  wire \B_inter[30]_i_26_n_0 ;
  wire \B_inter[30]_i_28_n_0 ;
  wire \B_inter[30]_i_4 ;
  wire \B_inter[30]_i_4_0 ;
  wire \B_inter[31]_i_35_n_0 ;
  wire \B_inter[31]_i_36_n_0 ;
  wire \B_inter[31]_i_37_n_0 ;
  wire \B_inter[31]_i_38_n_0 ;
  wire \B_inter[31]_i_3__0_n_0 ;
  wire \B_inter[31]_i_45_n_0 ;
  wire \B_inter[31]_i_46_n_0 ;
  wire \B_inter[31]_i_47_n_0 ;
  wire \B_inter[31]_i_48_n_0 ;
  wire \B_inter[31]_i_49_n_0 ;
  wire \B_inter[31]_i_50_n_0 ;
  wire \B_inter[31]_i_53 ;
  wire \B_inter[31]_i_53_0 ;
  wire \B_inter[31]_i_75_n_0 ;
  wire \B_inter[31]_i_76_n_0 ;
  wire \B_inter[31]_i_77_n_0 ;
  wire \B_inter[31]_i_78_n_0 ;
  wire \B_inter[31]_i_89_n_0 ;
  wire \B_inter[31]_i_90_n_0 ;
  wire \B_inter[31]_i_91_n_0 ;
  wire \B_inter[31]_i_93_n_0 ;
  wire \B_inter[3]_i_66_n_0 ;
  wire \B_inter[3]_i_6__1 ;
  wire \B_inter[4]_i_21_n_0 ;
  wire \B_inter[4]_i_26_n_0 ;
  wire \B_inter[4]_i_3__1_n_0 ;
  wire \B_inter[4]_i_4__1_n_0 ;
  wire \B_inter[4]_i_6__1 ;
  wire \B_inter[5]_i_21_n_0 ;
  wire \B_inter[5]_i_23_n_0 ;
  wire \B_inter[5]_i_2__1_n_0 ;
  wire \B_inter[5]_i_3__1_n_0 ;
  wire \B_inter[5]_i_6__1 ;
  wire \B_inter[6]_i_19_n_0 ;
  wire \B_inter[6]_i_23_n_0 ;
  wire \B_inter[6]_i_6__1 ;
  wire \B_inter[7]_i_25_n_0 ;
  wire \B_inter[7]_i_27_n_0 ;
  wire \B_inter[7]_i_29_n_0 ;
  wire \B_inter[7]_i_31_n_0 ;
  wire \B_inter[7]_i_55_n_0 ;
  wire \B_inter[7]_i_6__1 ;
  wire \B_inter[8]_i_13__1_0 ;
  wire \B_inter[8]_i_21_n_0 ;
  wire \B_inter[8]_i_23_n_0 ;
  wire \B_inter[8]_i_25_n_0 ;
  wire \B_inter[8]_i_27_0 ;
  wire \B_inter[8]_i_27_n_0 ;
  wire \B_inter[8]_i_29_n_0 ;
  wire \B_inter[8]_i_6__1 ;
  wire \B_inter[9]_i_15 ;
  wire \B_inter[9]_i_21_n_0 ;
  wire \B_inter[9]_i_23_n_0 ;
  wire \B_inter[9]_i_25_n_0 ;
  wire \B_inter[9]_i_6__1 ;
  wire \B_inter_reg[0] ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_10 ;
  wire \B_inter_reg[0]_11 ;
  wire \B_inter_reg[0]_12 ;
  wire \B_inter_reg[0]_13 ;
  wire \B_inter_reg[0]_14 ;
  wire \B_inter_reg[0]_15 ;
  wire \B_inter_reg[0]_16 ;
  wire \B_inter_reg[0]_17 ;
  wire \B_inter_reg[0]_18 ;
  wire \B_inter_reg[0]_19 ;
  wire \B_inter_reg[0]_2 ;
  wire \B_inter_reg[0]_20 ;
  wire \B_inter_reg[0]_21 ;
  wire \B_inter_reg[0]_22 ;
  wire \B_inter_reg[0]_23 ;
  wire \B_inter_reg[0]_24 ;
  wire \B_inter_reg[0]_25 ;
  wire \B_inter_reg[0]_26 ;
  wire \B_inter_reg[0]_27 ;
  wire \B_inter_reg[0]_28 ;
  wire \B_inter_reg[0]_29 ;
  wire \B_inter_reg[0]_3 ;
  wire \B_inter_reg[0]_30 ;
  wire \B_inter_reg[0]_31 ;
  wire \B_inter_reg[0]_4 ;
  wire \B_inter_reg[0]_5 ;
  wire \B_inter_reg[0]_6 ;
  wire \B_inter_reg[0]_7 ;
  wire \B_inter_reg[0]_8 ;
  wire \B_inter_reg[0]_9 ;
  wire \B_inter_reg[0]_i_45 ;
  wire \B_inter_reg[0]_i_45_0 ;
  wire \B_inter_reg[0]_i_45_1 ;
  wire \B_inter_reg[0]_i_59 ;
  wire \B_inter_reg[10] ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire [0:0]\B_inter_reg[10]_2 ;
  wire \B_inter_reg[10]_3 ;
  wire \B_inter_reg[10]_4 ;
  wire [3:0]\B_inter_reg[11] ;
  wire [3:0]\B_inter_reg[11]_0 ;
  wire [3:0]\B_inter_reg[14] ;
  wire [3:0]\B_inter_reg[15] ;
  wire [3:0]\B_inter_reg[15]_0 ;
  wire [3:0]\B_inter_reg[15]_1 ;
  wire \B_inter_reg[15]_10 ;
  wire \B_inter_reg[15]_11 ;
  wire \B_inter_reg[15]_12 ;
  wire \B_inter_reg[15]_13 ;
  wire \B_inter_reg[15]_14 ;
  wire [3:0]\B_inter_reg[15]_15 ;
  wire [3:0]\B_inter_reg[15]_2 ;
  wire [3:0]\B_inter_reg[15]_3 ;
  wire \B_inter_reg[15]_4 ;
  wire \B_inter_reg[15]_5 ;
  wire \B_inter_reg[15]_6 ;
  wire \B_inter_reg[15]_7 ;
  wire \B_inter_reg[15]_8 ;
  wire \B_inter_reg[15]_9 ;
  wire \B_inter_reg[16] ;
  wire \B_inter_reg[17] ;
  wire [0:0]\B_inter_reg[18] ;
  wire \B_inter_reg[18]_0 ;
  wire [3:0]\B_inter_reg[19] ;
  wire [3:0]\B_inter_reg[19]_0 ;
  wire [0:0]\B_inter_reg[19]_1 ;
  wire [0:0]\B_inter_reg[19]_2 ;
  wire \B_inter_reg[1] ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[1]_2 ;
  wire \B_inter_reg[20] ;
  wire [3:0]\B_inter_reg[23] ;
  wire [3:0]\B_inter_reg[23]_0 ;
  wire \B_inter_reg[24] ;
  wire \B_inter_reg[25] ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[26] ;
  wire [0:0]\B_inter_reg[26]_0 ;
  wire \B_inter_reg[27] ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[27]_10 ;
  wire [2:0]\B_inter_reg[27]_2 ;
  wire \B_inter_reg[27]_3 ;
  wire \B_inter_reg[27]_4 ;
  wire \B_inter_reg[27]_5 ;
  wire \B_inter_reg[27]_6 ;
  wire \B_inter_reg[27]_7 ;
  wire \B_inter_reg[27]_8 ;
  wire \B_inter_reg[27]_9 ;
  wire \B_inter_reg[28] ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[29] ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[2] ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[2]_2 ;
  wire [1:0]\B_inter_reg[2]_3 ;
  wire \B_inter_reg[2]_4 ;
  wire \B_inter_reg[30] ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[30]_2 ;
  wire [3:0]\B_inter_reg[31] ;
  wire [3:0]\B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [0:0]\B_inter_reg[31]_2 ;
  wire \B_inter_reg[31]_3 ;
  wire \B_inter_reg[31]_4 ;
  wire [0:0]\B_inter_reg[31]_5 ;
  wire [27:0]\B_inter_reg[31]_6 ;
  wire [16:0]\B_inter_reg[31]_i_23 ;
  wire [3:0]\B_inter_reg[3] ;
  wire [3:0]\B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[3]_2 ;
  wire \B_inter_reg[4] ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[4]_2 ;
  wire [0:0]\B_inter_reg[4]_3 ;
  wire [3:0]\B_inter_reg[6] ;
  wire [3:0]\B_inter_reg[7] ;
  wire [3:0]\B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[7]_10 ;
  wire \B_inter_reg[7]_11 ;
  wire \B_inter_reg[7]_12 ;
  wire \B_inter_reg[7]_13 ;
  wire \B_inter_reg[7]_14 ;
  wire \B_inter_reg[7]_15 ;
  wire \B_inter_reg[7]_16 ;
  wire \B_inter_reg[7]_17 ;
  wire \B_inter_reg[7]_18 ;
  wire \B_inter_reg[7]_19 ;
  wire \B_inter_reg[7]_2 ;
  wire \B_inter_reg[7]_20 ;
  wire \B_inter_reg[7]_21 ;
  wire \B_inter_reg[7]_22 ;
  wire \B_inter_reg[7]_23 ;
  wire \B_inter_reg[7]_24 ;
  wire \B_inter_reg[7]_25 ;
  wire \B_inter_reg[7]_26 ;
  wire \B_inter_reg[7]_27 ;
  wire \B_inter_reg[7]_28 ;
  wire \B_inter_reg[7]_29 ;
  wire \B_inter_reg[7]_3 ;
  wire \B_inter_reg[7]_30 ;
  wire \B_inter_reg[7]_31 ;
  wire \B_inter_reg[7]_32 ;
  wire \B_inter_reg[7]_33 ;
  wire \B_inter_reg[7]_34 ;
  wire \B_inter_reg[7]_35 ;
  wire \B_inter_reg[7]_36 ;
  wire \B_inter_reg[7]_37 ;
  wire \B_inter_reg[7]_38 ;
  wire \B_inter_reg[7]_39 ;
  wire \B_inter_reg[7]_4 ;
  wire \B_inter_reg[7]_40 ;
  wire \B_inter_reg[7]_41 ;
  wire \B_inter_reg[7]_42 ;
  wire \B_inter_reg[7]_43 ;
  wire \B_inter_reg[7]_44 ;
  wire \B_inter_reg[7]_45 ;
  wire \B_inter_reg[7]_46 ;
  wire \B_inter_reg[7]_47 ;
  wire \B_inter_reg[7]_48 ;
  wire \B_inter_reg[7]_49 ;
  wire \B_inter_reg[7]_5 ;
  wire \B_inter_reg[7]_50 ;
  wire \B_inter_reg[7]_51 ;
  wire \B_inter_reg[7]_52 ;
  wire \B_inter_reg[7]_53 ;
  wire \B_inter_reg[7]_54 ;
  wire \B_inter_reg[7]_55 ;
  wire \B_inter_reg[7]_56 ;
  wire \B_inter_reg[7]_57 ;
  wire \B_inter_reg[7]_58 ;
  wire \B_inter_reg[7]_59 ;
  wire \B_inter_reg[7]_6 ;
  wire \B_inter_reg[7]_7 ;
  wire \B_inter_reg[7]_8 ;
  wire \B_inter_reg[7]_9 ;
  wire \B_inter_reg[8] ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[8]_2 ;
  wire \B_inter_reg[9] ;
  wire \B_inter_reg[9]_0 ;
  wire [7:0]\B_inter_reg[9]_1 ;
  wire CLK;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_nx_state_reg[10]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[10]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[11]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[11]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[11]_i_3_n_0 ;
  wire \FSM_onehot_nx_state_reg[11]_i_4_n_0 ;
  wire \FSM_onehot_nx_state_reg[14]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[14]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[14]_i_3_n_0 ;
  wire \FSM_onehot_nx_state_reg[14]_i_4_n_0 ;
  wire \FSM_onehot_nx_state_reg[15]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[17]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[17]_i_3_n_0 ;
  wire \FSM_onehot_nx_state_reg[17]_i_5_n_0 ;
  wire \FSM_onehot_nx_state_reg[17]_i_6_n_0 ;
  wire \FSM_onehot_nx_state_reg[17]_i_7_n_0 ;
  wire \FSM_onehot_nx_state_reg[17]_i_8_n_0 ;
  wire \FSM_onehot_nx_state_reg[1]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[1]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[1]_i_3_n_0 ;
  wire \FSM_onehot_nx_state_reg[1]_i_4_n_0 ;
  wire \FSM_onehot_nx_state_reg[1]_i_5_n_0 ;
  wire \FSM_onehot_nx_state_reg[2]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[6]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg[8]_i_1_n_0 ;
  wire \FSM_onehot_nx_state_reg_n_0_[10] ;
  wire \FSM_onehot_nx_state_reg_n_0_[11] ;
  wire \FSM_onehot_nx_state_reg_n_0_[12] ;
  wire \FSM_onehot_nx_state_reg_n_0_[13] ;
  wire \FSM_onehot_nx_state_reg_n_0_[14] ;
  wire \FSM_onehot_nx_state_reg_n_0_[15] ;
  wire \FSM_onehot_nx_state_reg_n_0_[16] ;
  wire \FSM_onehot_nx_state_reg_n_0_[17] ;
  wire \FSM_onehot_nx_state_reg_n_0_[1] ;
  wire \FSM_onehot_nx_state_reg_n_0_[2] ;
  wire \FSM_onehot_nx_state_reg_n_0_[3] ;
  wire \FSM_onehot_nx_state_reg_n_0_[4] ;
  wire \FSM_onehot_nx_state_reg_n_0_[5] ;
  wire \FSM_onehot_nx_state_reg_n_0_[6] ;
  wire \FSM_onehot_nx_state_reg_n_0_[7] ;
  wire \FSM_onehot_nx_state_reg_n_0_[8] ;
  wire \FSM_onehot_nx_state_reg_n_0_[9] ;
  wire \FSM_onehot_pr_state_reg[11]_0 ;
  wire [7:0]\FSM_onehot_pr_state_reg[16]_0 ;
  wire [8:0]\FSM_onehot_pr_state_reg[17]_0 ;
  wire [0:0]\FSM_onehot_pr_state_reg[17]_1 ;
  wire \FSM_onehot_pr_state_reg[17]_2 ;
  wire \FSM_onehot_pr_state_reg[1]_0 ;
  wire [0:0]\FSM_onehot_pr_state_reg[1]_1 ;
  wire \FSM_onehot_pr_state_reg[3]_0 ;
  wire \FSM_onehot_pr_state_reg[3]_1 ;
  wire \FSM_onehot_pr_state_reg[3]_2 ;
  wire \FSM_onehot_pr_state_reg[3]_3 ;
  wire \FSM_onehot_pr_state_reg[3]_4 ;
  wire \FSM_onehot_pr_state_reg[3]_5 ;
  wire \FSM_onehot_pr_state_reg[3]_6 ;
  wire \FSM_onehot_pr_state_reg[3]_7 ;
  wire \FSM_onehot_pr_state_reg[3]_8 ;
  wire \FSM_onehot_pr_state_reg[3]_9 ;
  wire [2:0]\FSM_onehot_pr_state_reg[4]_0 ;
  wire [0:0]\FSM_onehot_pr_state_reg[5]_0 ;
  wire \FSM_onehot_pr_state_reg[7]_0 ;
  wire \FSM_onehot_pr_state_reg[7]_1 ;
  wire \FSM_onehot_pr_state_reg[7]_2 ;
  wire \FSM_onehot_pr_state_reg[7]_3 ;
  wire \FSM_onehot_pr_state_reg[8]_0 ;
  wire \FSM_onehot_pr_state_reg[9]_0 ;
  wire \FSM_onehot_pr_state_reg_n_0_[10] ;
  wire \FSM_onehot_pr_state_reg_n_0_[12] ;
  wire \FSM_onehot_pr_state_reg_n_0_[13] ;
  wire \FSM_onehot_pr_state_reg_n_0_[15] ;
  wire \FSM_onehot_pr_state_reg_n_0_[16] ;
  wire \FSM_onehot_pr_state_reg_n_0_[5] ;
  wire \FSM_onehot_pr_state_reg_n_0_[6] ;
  wire \FSM_onehot_pr_state_reg_n_0_[7] ;
  wire \FSM_onehot_pr_state_reg_n_0_[8] ;
  wire [31:0]MemoryAddress;
  wire [31:0]\MemoryAddress[31] ;
  wire [31:0]\MemoryAddress[31]_0 ;
  wire \MemtoReg_reg[0]_i_1_n_0 ;
  wire \MemtoReg_reg[1]_0 ;
  wire \MemtoReg_reg[1]_i_1_n_0 ;
  wire \MemtoReg_reg[2]_0 ;
  wire \MemtoReg_reg[2]_i_2_n_0 ;
  wire \MemtoReg_reg[2]_i_5_n_0 ;
  wire [19:0]Q;
  wire RST;
  wire RegDst;
  wire RegDst_reg_i_1_n_0;
  wire RegWrite;
  wire RegWrite_reg_i_1_n_0;
  wire [3:0]S;
  wire [2:0]SHAMT_sig;
  wire [29:0]WriteData;
  wire [0:0]data14;
  wire nx_state__0;
  wire shift_sig;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ALUOp_reg[0]_i_3 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\ALUOp_reg[0] ),
        .I2(\FSM_onehot_pr_state_reg[3]_5 ),
        .O(AR));
  LUT6 #(
    .INIT(64'h0040004000400000)) 
    \ALUOp_reg[0]_i_6 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\B_inter[29]_i_25 ),
        .I2(\FSM_onehot_pr_state_reg[3]_1 ),
        .I3(\B_inter[30]_i_25 ),
        .I4(\FSM_onehot_pr_state_reg[3]_8 ),
        .I5(\FSM_onehot_pr_state_reg[8]_0 ),
        .O(\FSM_onehot_pr_state_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ALUOp_reg[1]_i_1 
       (.I0(\FSM_onehot_pr_state_reg[3]_4 ),
        .I1(\ALUOp_reg[1] ),
        .O(\B_inter_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALUOp_reg[1]_i_7 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\FSM_onehot_pr_state_reg[8]_0 ),
        .O(\FSM_onehot_pr_state_reg[3]_9 ));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    \ALUOp_reg[2]_i_10 
       (.I0(\FSM_onehot_pr_state_reg[7]_2 ),
        .I1(Q[18]),
        .I2(\FSM_onehot_pr_state_reg[3]_1 ),
        .I3(\B_inter[29]_i_25 ),
        .I4(\FSM_onehot_pr_state_reg[8]_0 ),
        .I5(\FSM_onehot_pr_state_reg[3]_2 ),
        .O(\B_inter_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ALUOp_reg[2]_i_3 
       (.I0(\ALUOp_reg[2] ),
        .I1(\B_inter_reg[28] ),
        .I2(\FSM_onehot_pr_state_reg[3]_5 ),
        .I3(\ALUOp_reg[0] ),
        .I4(\FSM_onehot_pr_state_reg[3]_2 ),
        .O(\B_inter_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \ALUOp_reg[3]_i_10 
       (.I0(\FSM_onehot_pr_state_reg[3]_5 ),
        .I1(\ALUOp_reg[0] ),
        .I2(\FSM_onehot_pr_state_reg[3]_2 ),
        .I3(\ALUOp_reg[2]_i_2 ),
        .O(\FSM_onehot_pr_state_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ALUOp_reg[3]_i_14 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I1(\ALUOp_reg[3]_i_11 ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .O(\FSM_onehot_pr_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ALUOp_reg[3]_i_15 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .O(\FSM_onehot_pr_state_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0DDDDD)) 
    \ALUOp_reg[3]_i_16 
       (.I0(\ALUOp_reg[3]_i_26_n_0 ),
        .I1(\ALUOp_reg[3]_i_27_n_0 ),
        .I2(\FSM_onehot_nx_state_reg[17]_i_7_n_0 ),
        .I3(\FSM_onehot_nx_state_reg[17]_i_8_n_0 ),
        .I4(\ALUOp_reg[3]_i_28_n_0 ),
        .I5(\ALUOp_reg[3]_i_29_n_0 ),
        .O(\FSM_onehot_pr_state_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALUOp_reg[3]_i_19 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I1(\ALUOp_reg[3]_i_11 ),
        .O(\FSM_onehot_pr_state_reg[3]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ALUOp_reg[3]_i_2 
       (.I0(\FSM_onehot_pr_state_reg[3]_3 ),
        .I1(\FSM_onehot_pr_state_reg[3]_4 ),
        .I2(\ALUOp_reg[3] ),
        .I3(\ALUOp_reg[3]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0D000D0D)) 
    \ALUOp_reg[3]_i_21 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I1(\ALUOp_reg[3]_i_11 ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I3(\FSM_onehot_pr_state_reg[7]_2 ),
        .I4(Q[16]),
        .O(\FSM_onehot_pr_state_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ALUOp_reg[3]_i_26 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .O(\ALUOp_reg[3]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ALUOp_reg[3]_i_27 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I1(Q[19]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .O(\ALUOp_reg[3]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ALUOp_reg[3]_i_28 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .O(\ALUOp_reg[3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ALUOp_reg[3]_i_29 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I1(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I4(\FSM_onehot_pr_state_reg_n_0_[15] ),
        .O(\ALUOp_reg[3]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \ALUOp_reg[3]_i_6 
       (.I0(\ALUOp_reg[3]_i_11 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I2(\FSM_onehot_pr_state_reg[8]_0 ),
        .O(\FSM_onehot_pr_state_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h0D000D0D)) 
    \ALUOp_reg[3]_i_7 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I1(\ALUOp_reg[3]_i_11 ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I3(\FSM_onehot_pr_state_reg[7]_2 ),
        .I4(Q[17]),
        .O(\FSM_onehot_pr_state_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ALUOp_reg[3]_i_9 
       (.I0(\FSM_onehot_pr_state_reg[3]_5 ),
        .I1(\FSM_onehot_pr_state_reg[3]_2 ),
        .I2(\ALUOp_reg[2]_i_2_0 ),
        .O(\FSM_onehot_pr_state_reg[3]_3 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[0]_i_15 
       (.I0(\B_inter[18]_i_10__1_0 [0]),
        .I1(Q[0]),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\FSM_onehot_pr_state_reg[3]_0 ),
        .O(ALU_in2[0]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_18 
       (.I0(ALU_in2[1]),
        .I1(ALU_in2[17]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[25]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[9]),
        .O(\B_inter[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_19 
       (.I0(ALU_in2[3]),
        .I1(ALU_in2[19]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[27]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[11]),
        .O(\B_inter[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \B_inter[0]_i_1__3 
       (.I0(\B_inter_reg[9]_1 [0]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter_reg[0]_31 ),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\MemoryAddress[31]_0 [0]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(WriteData[0]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_22 
       (.I0(ALU_in2[0]),
        .I1(ALU_in2[16]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[24]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[8]),
        .O(\B_inter_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \B_inter[0]_i_23 
       (.I0(ALU_in2[2]),
        .I1(ALU_in2[1]),
        .I2(ALU_in1[0]),
        .I3(\B_inter[0]_i_10__1 ),
        .O(\B_inter_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \B_inter[0]_i_26 
       (.I0(\B_inter_reg[10]_2 ),
        .I1(SHAMT_sig[2]),
        .I2(ALU_in2[0]),
        .O(\B_inter_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \B_inter[0]_i_27 
       (.I0(\B_inter_reg[10]_2 ),
        .I1(SHAMT_sig[2]),
        .I2(ALU_in1[0]),
        .O(\B_inter_reg[10]_3 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \B_inter[0]_i_48 
       (.I0(ALU_in2[18]),
        .I1(\B_inter_reg[31]_i_23 [10]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [18]),
        .I4(ALU_in1[18]),
        .I5(ALU_in2[19]),
        .O(\B_inter_reg[18] ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \B_inter[0]_i_52 
       (.I0(ALU_in2[19]),
        .I1(\MemoryAddress[31] [19]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [11]),
        .I4(ALU_in2[18]),
        .I5(ALU_in1[17]),
        .O(\B_inter_reg[19]_2 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \B_inter[0]_i_57 
       (.I0(ALU_in2[19]),
        .I1(\MemoryAddress[31] [19]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [11]),
        .I4(ALU_in2[18]),
        .I5(ALU_in1[17]),
        .O(\B_inter_reg[19]_1 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \B_inter[0]_i_60 
       (.I0(ALU_in2[14]),
        .I1(\B_inter_reg[31]_i_23 [6]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [14]),
        .I4(ALU_in1[15]),
        .I5(ALU_in2[15]),
        .O(\B_inter_reg[14] [3]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \B_inter[0]_i_61 
       (.I0(ALU_in2[12]),
        .I1(\B_inter_reg[31]_i_23 [5]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [12]),
        .I4(ALU_in1[13]),
        .I5(ALU_in2[13]),
        .O(\B_inter_reg[14] [2]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \B_inter[0]_i_62 
       (.I0(ALU_in2[10]),
        .I1(\B_inter_reg[31]_i_23 [4]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [10]),
        .I4(ALU_in1[11]),
        .I5(ALU_in2[11]),
        .O(\B_inter_reg[14] [1]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \B_inter[0]_i_63 
       (.I0(ALU_in2[8]),
        .I1(\B_inter_reg[31]_i_23 [3]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [8]),
        .I4(ALU_in1[9]),
        .I5(ALU_in2[9]),
        .O(\B_inter_reg[14] [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \B_inter[0]_i_64 
       (.I0(ALU_in2[15]),
        .I1(\MemoryAddress[31] [15]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [7]),
        .I4(ALU_in2[14]),
        .I5(ALU_in1[14]),
        .O(\B_inter_reg[15]_15 [3]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_65 
       (.I0(\B_inter_reg[0]_i_45 ),
        .I1(\B_inter[18]_i_10__1_0 [12]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[12]),
        .I5(ALU_in1[12]),
        .O(\B_inter_reg[15]_15 [2]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_66 
       (.I0(\B_inter_reg[0]_i_45_0 ),
        .I1(\B_inter[18]_i_10__1_0 [10]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[10]),
        .I5(ALU_in1[10]),
        .O(\B_inter_reg[15]_15 [1]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_67 
       (.I0(\B_inter_reg[0]_i_45_1 ),
        .I1(\B_inter[18]_i_10__1_0 [8]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[8]),
        .I5(ALU_in1[8]),
        .O(\B_inter_reg[15]_15 [0]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \B_inter[0]_i_69 
       (.I0(ALU_in2[15]),
        .I1(\MemoryAddress[31] [15]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [7]),
        .I4(ALU_in2[14]),
        .I5(ALU_in1[14]),
        .O(\B_inter_reg[15]_3 [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_6__1 
       (.I0(\B_inter[0]_i_18_n_0 ),
        .I1(\B_inter[4]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[6]_i_19_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[0]_i_19_n_0 ),
        .O(\B_inter_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_70 
       (.I0(\B_inter_reg[0]_i_45 ),
        .I1(\B_inter[18]_i_10__1_0 [12]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[12]),
        .I5(ALU_in1[12]),
        .O(\B_inter_reg[15]_3 [2]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_71 
       (.I0(\B_inter_reg[0]_i_45_0 ),
        .I1(\B_inter[18]_i_10__1_0 [10]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[10]),
        .I5(ALU_in1[10]),
        .O(\B_inter_reg[15]_3 [1]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_72 
       (.I0(\B_inter_reg[0]_i_45_1 ),
        .I1(\B_inter[18]_i_10__1_0 [8]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[8]),
        .I5(ALU_in1[8]),
        .O(\B_inter_reg[15]_3 [0]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \B_inter[0]_i_73 
       (.I0(ALU_in2[6]),
        .I1(\B_inter_reg[31]_i_23 [2]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [6]),
        .I4(ALU_in1[7]),
        .I5(ALU_in2[7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \B_inter[0]_i_74 
       (.I0(ALU_in2[4]),
        .I1(ALU_in1[4]),
        .I2(\MemoryAddress[31] [5]),
        .I3(\FSM_onehot_pr_state_reg[7]_3 ),
        .I4(\B_inter_reg[31]_i_23 [1]),
        .I5(ALU_in2[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \B_inter[0]_i_75 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[2]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[3]),
        .O(\B_inter_reg[2]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \B_inter[0]_i_76 
       (.I0(ALU_in2[0]),
        .I1(ALU_in1[0]),
        .I2(ALU_in1[1]),
        .I3(ALU_in2[1]),
        .O(\B_inter_reg[2]_3 [0]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_77 
       (.I0(\B_inter_reg[0]_i_59 ),
        .I1(\B_inter[18]_i_10__1_0 [6]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[6]),
        .I5(ALU_in1[6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \B_inter[0]_i_78 
       (.I0(ALU_in2[5]),
        .I1(\MemoryAddress[31] [5]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [1]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \B_inter[0]_i_79 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[2]),
        .I3(ALU_in1[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \B_inter[0]_i_80 
       (.I0(ALU_in2[1]),
        .I1(ALU_in1[1]),
        .I2(ALU_in2[0]),
        .I3(ALU_in1[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \B_inter[0]_i_84 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[2]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \B_inter[0]_i_85 
       (.I0(ALU_in2[0]),
        .I1(ALU_in1[0]),
        .I2(ALU_in1[1]),
        .I3(ALU_in2[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0455040051005155)) 
    \B_inter[0]_i_86 
       (.I0(\B_inter_reg[0]_i_59 ),
        .I1(\B_inter[18]_i_10__1_0 [6]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[6]),
        .I5(ALU_in1[6]),
        .O(\B_inter_reg[6] [3]));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \B_inter[0]_i_87 
       (.I0(ALU_in2[5]),
        .I1(\MemoryAddress[31] [5]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [1]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[4]),
        .O(\B_inter_reg[6] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \B_inter[0]_i_88 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[2]),
        .I3(ALU_in1[2]),
        .O(\B_inter_reg[6] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \B_inter[0]_i_89 
       (.I0(ALU_in2[1]),
        .I1(ALU_in1[1]),
        .I2(ALU_in2[0]),
        .I3(ALU_in1[0]),
        .O(\B_inter_reg[6] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_10__1 
       (.I0(\B_inter[16]_i_22_n_0 ),
        .I1(\B_inter[12]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[14]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[10]_i_21_n_0 ),
        .O(\B_inter_reg[7]_52 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[10]_i_13__1 
       (.I0(ALU_in2[3]),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in2[7]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[12]_i_23_n_0 ),
        .O(\B_inter_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_16 
       (.I0(\B_inter[16]_i_27_n_0 ),
        .I1(\B_inter[12]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[14]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[10]_i_23_n_0 ),
        .O(\B_inter_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[10]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[11]_i_32_n_0 ),
        .I3(\B_inter[10]_i_25_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[10]_i_6__1 ),
        .O(\B_inter_reg[0]_17 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[10]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [10]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[10]),
        .O(ALU_in2[10]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[10]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [6]),
        .I1(\MemoryAddress[31]_0 [10]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[8]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[10]_i_21 
       (.I0(ALU_in2[19]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[27]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[11]),
        .O(\B_inter[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[10]_i_23 
       (.I0(ALU_in2[19]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[27]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[11]),
        .O(\B_inter[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[10]_i_25 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[2]),
        .I2(\B_inter[8]_i_27_0 ),
        .I3(ALU_in2[7]),
        .I4(ALU_in1[1]),
        .I5(\B_inter[11]_i_50_n_0 ),
        .O(\B_inter[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_10__1 
       (.I0(\B_inter[17]_i_22_n_0 ),
        .I1(\B_inter[13]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[15]_i_26_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[11]_i_25_n_0 ),
        .O(\B_inter_reg[7]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[11]_i_13__1 
       (.I0(\B_inter[11]_i_27_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[13]_i_23_n_0 ),
        .O(\B_inter_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_16 
       (.I0(\B_inter[17]_i_27_n_0 ),
        .I1(\B_inter[13]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[15]_i_31_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[11]_i_29_n_0 ),
        .O(\B_inter_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[11]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[11]_i_31_n_0 ),
        .I3(\B_inter[11]_i_32_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[11]_i_6__1 ),
        .O(\B_inter_reg[0]_18 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[11]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [11]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[11]),
        .O(ALU_in2[11]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[11]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [11]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [7]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[9]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[11]_i_25 
       (.I0(ALU_in2[20]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[28]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[12]),
        .O(\B_inter[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[11]_i_27 
       (.I0(ALU_in2[4]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in2[0]),
        .I3(ALU_in2[8]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10]_0 ),
        .O(\B_inter[11]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[11]_i_29 
       (.I0(ALU_in2[20]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[28]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[12]),
        .O(\B_inter[11]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[11]_i_31 
       (.I0(\B_inter[11]_i_50_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[11]_i_51_n_0 ),
        .O(\B_inter[11]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[11]_i_32 
       (.I0(\B_inter[11]_i_52_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[11]_i_53_n_0 ),
        .O(\B_inter[11]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_38 
       (.I0(\B_inter[18]_i_10__1_0 [11]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[11]),
        .I4(ALU_in1[11]),
        .O(\B_inter_reg[11] [3]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_39 
       (.I0(\B_inter[18]_i_10__1_0 [10]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[10]),
        .I4(ALU_in1[10]),
        .O(\B_inter_reg[11] [2]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_40 
       (.I0(\B_inter[18]_i_10__1_0 [9]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[9]),
        .I4(ALU_in1[9]),
        .O(\B_inter_reg[11] [1]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_41 
       (.I0(\B_inter[18]_i_10__1_0 [8]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[8]),
        .I4(ALU_in1[8]),
        .O(\B_inter_reg[11] [0]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_46 
       (.I0(\B_inter[18]_i_10__1_0 [11]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[11]),
        .I4(ALU_in1[11]),
        .O(\B_inter_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_47 
       (.I0(\B_inter[18]_i_10__1_0 [10]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[10]),
        .I4(ALU_in1[10]),
        .O(\B_inter_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_48 
       (.I0(\B_inter[18]_i_10__1_0 [9]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[9]),
        .I4(ALU_in1[9]),
        .O(\B_inter_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[11]_i_49 
       (.I0(\B_inter[18]_i_10__1_0 [8]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[8]),
        .I4(ALU_in1[8]),
        .O(\B_inter_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[11]_i_50 
       (.I0(ALU_in2[5]),
        .I1(ALU_in1[2]),
        .I2(ALU_in2[1]),
        .I3(ALU_in2[9]),
        .I4(ALU_in1[3]),
        .I5(ALU_in1[4]),
        .O(\B_inter[11]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[11]_i_51 
       (.I0(ALU_in2[7]),
        .I1(ALU_in1[2]),
        .I2(ALU_in2[3]),
        .I3(ALU_in2[11]),
        .I4(ALU_in1[3]),
        .I5(ALU_in1[4]),
        .O(\B_inter[11]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[11]_i_52 
       (.I0(ALU_in2[4]),
        .I1(ALU_in1[2]),
        .I2(ALU_in2[0]),
        .I3(ALU_in2[8]),
        .I4(ALU_in1[3]),
        .I5(ALU_in1[4]),
        .O(\B_inter[11]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[11]_i_53 
       (.I0(ALU_in2[6]),
        .I1(ALU_in1[2]),
        .I2(ALU_in2[2]),
        .I3(ALU_in2[10]),
        .I4(ALU_in1[3]),
        .I5(ALU_in1[4]),
        .O(\B_inter[11]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_10__1 
       (.I0(\B_inter[18]_i_23_n_0 ),
        .I1(\B_inter[14]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[16]_i_22_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[12]_i_21_n_0 ),
        .O(\B_inter_reg[7]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[12]_i_13__1 
       (.I0(\B_inter[12]_i_23_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[14]_i_23_n_0 ),
        .O(\B_inter_reg[7]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_16 
       (.I0(\B_inter[18]_i_29_n_0 ),
        .I1(\B_inter[14]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[16]_i_27_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[12]_i_25_n_0 ),
        .O(\B_inter_reg[27] ));
  LUT6 #(
    .INIT(64'hABABAAAAABAAABAA)) 
    \B_inter[12]_i_18 
       (.I0(\B_inter[12]_i_27_n_0 ),
        .I1(\B_inter_reg[27]_2 [0]),
        .I2(\B_inter[14]_i_6__1 ),
        .I3(\B_inter[13]_i_6__1 ),
        .I4(\B_inter[12]_i_6__1 ),
        .I5(ALU_in2[0]),
        .O(\B_inter_reg[0]_19 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[12]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [12]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[12]),
        .O(ALU_in2[12]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[12]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [12]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [8]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[10]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[12]_i_21 
       (.I0(ALU_in2[21]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[29]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[13]),
        .O(\B_inter[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[12]_i_23 
       (.I0(ALU_in2[5]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in2[1]),
        .I3(ALU_in2[9]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10]_0 ),
        .O(\B_inter[12]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[12]_i_25 
       (.I0(ALU_in2[21]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[29]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[13]),
        .O(\B_inter[12]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[12]_i_27 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[11]_i_31_n_0 ),
        .I2(\B_inter[13]_i_29_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_10__1 
       (.I0(\B_inter[19]_i_26_n_0 ),
        .I1(\B_inter[15]_i_26_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[17]_i_22_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[13]_i_21_n_0 ),
        .O(\B_inter_reg[7]_58 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[13]_i_13__1 
       (.I0(\B_inter[13]_i_23_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[15]_i_28_n_0 ),
        .I3(SHAMT_sig[1]),
        .I4(\B_inter[19]_i_29_n_0 ),
        .O(\B_inter_reg[7]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_16 
       (.I0(\B_inter[15]_i_30_n_0 ),
        .I1(\B_inter[15]_i_31_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[17]_i_27_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[13]_i_25_n_0 ),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hABABAAAAABAAABAA)) 
    \B_inter[13]_i_18 
       (.I0(\B_inter[13]_i_27_n_0 ),
        .I1(\B_inter_reg[27]_2 [0]),
        .I2(\B_inter[14]_i_6__1 ),
        .I3(\B_inter[14]_i_6__1_0 ),
        .I4(\B_inter[13]_i_6__1 ),
        .I5(ALU_in2[0]),
        .O(\B_inter_reg[0]_20 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[13]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [13]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[13]),
        .O(ALU_in2[13]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[13]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [9]),
        .I1(\MemoryAddress[31]_0 [13]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[11]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[13]_i_21 
       (.I0(ALU_in2[22]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[30]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[14]),
        .O(\B_inter[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[13]_i_23 
       (.I0(ALU_in2[6]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in2[2]),
        .I3(ALU_in2[10]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10]_0 ),
        .O(\B_inter[13]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[13]_i_25 
       (.I0(ALU_in2[22]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[30]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[14]),
        .O(\B_inter[13]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[13]_i_27 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[13]_i_29_n_0 ),
        .I2(\B_inter[14]_i_29_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter[13]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[13]_i_29 
       (.I0(\B_inter[11]_i_53_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[15]_i_56_n_0 ),
        .O(\B_inter[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_10__1 
       (.I0(\B_inter[20]_i_22_n_0 ),
        .I1(\B_inter[16]_i_22_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[18]_i_23_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[14]_i_21_n_0 ),
        .O(\B_inter_reg[7]_54 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[14]_i_13__1 
       (.I0(\B_inter[14]_i_23_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[16]_i_24_n_0 ),
        .I3(SHAMT_sig[1]),
        .I4(\B_inter[20]_i_25_n_0 ),
        .O(\B_inter_reg[7]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_16 
       (.I0(\B_inter[16]_i_26_n_0 ),
        .I1(\B_inter[16]_i_27_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[18]_i_29_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[14]_i_25_n_0 ),
        .O(\B_inter_reg[29] ));
  LUT6 #(
    .INIT(64'hABABAAAAABAAABAA)) 
    \B_inter[14]_i_18 
       (.I0(\B_inter[14]_i_27_n_0 ),
        .I1(\B_inter_reg[27]_2 [0]),
        .I2(\B_inter[14]_i_6__1 ),
        .I3(\B_inter[14]_i_6__1_1 ),
        .I4(\B_inter[14]_i_6__1_0 ),
        .I5(ALU_in2[0]),
        .O(\B_inter_reg[0]_21 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[14]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [14]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[14]),
        .O(ALU_in2[14]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[14]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [10]),
        .I1(\MemoryAddress[31]_0 [14]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[14]_i_21 
       (.I0(ALU_in2[23]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[15]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[14]_i_23 
       (.I0(ALU_in2[7]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in2[3]),
        .I3(ALU_in2[11]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10]_0 ),
        .O(\B_inter[14]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \B_inter[14]_i_25 
       (.I0(ALU_in2[23]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[15]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[14]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[14]_i_27 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[14]_i_29_n_0 ),
        .I2(\B_inter[15]_i_34_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter[14]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[14]_i_29 
       (.I0(\B_inter[11]_i_51_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[16]_i_32_n_0 ),
        .O(\B_inter[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_10__1 
       (.I0(\B_inter[21]_i_22_n_0 ),
        .I1(\B_inter[17]_i_22_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[19]_i_26_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[15]_i_26_n_0 ),
        .O(\B_inter_reg[7]_59 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_13__1 
       (.I0(\B_inter[15]_i_28_n_0 ),
        .I1(\B_inter[19]_i_29_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[17]_i_24_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[21]_i_25_n_0 ),
        .O(\B_inter_reg[7]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_16 
       (.I0(\B_inter[17]_i_26_n_0 ),
        .I1(\B_inter[17]_i_27_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[15]_i_30_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[15]_i_31_n_0 ),
        .O(\B_inter_reg[30] ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[15]_i_18 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[15]_i_34_n_0 ),
        .I2(\B_inter[16]_i_30_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter_reg[0]_24 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[15]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [15]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [11]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[13]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \B_inter[15]_i_20 
       (.I0(ALU_in2[15]),
        .I1(\B_inter_reg[27]_6 ),
        .I2(\MemoryAddress[31] [15]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\B_inter_reg[31]_i_23 [7]),
        .I5(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[15]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[15]_i_25 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [15]),
        .O(ALU_in2[15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[15]_i_26 
       (.I0(ALU_in2[24]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[16]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[15]_i_28 
       (.I0(ALU_in2[0]),
        .I1(ALU_in2[8]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[15]_i_30 
       (.I0(\B_inter[18]_i_10__1_0 [28]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [20]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[15]_i_31 
       (.I0(\B_inter[18]_i_10__1_0 [24]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [16]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[15]_i_34 
       (.I0(\B_inter[15]_i_56_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[17]_i_32_n_0 ),
        .O(\B_inter[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[15]_i_42 
       (.I0(ALU_in2[15]),
        .I1(\MemoryAddress[31] [15]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [7]),
        .O(\B_inter_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[15]_i_43 
       (.I0(\B_inter[18]_i_10__1_0 [14]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[14]),
        .I4(ALU_in1[14]),
        .O(\B_inter_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[15]_i_44 
       (.I0(\B_inter[18]_i_10__1_0 [13]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[13]),
        .I4(ALU_in1[13]),
        .O(\B_inter_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[15]_i_45 
       (.I0(\B_inter[18]_i_10__1_0 [12]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[12]),
        .I4(ALU_in1[12]),
        .O(\B_inter_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[15]_i_52 
       (.I0(ALU_in2[15]),
        .I1(\MemoryAddress[31] [15]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [7]),
        .O(\B_inter_reg[15]_1 [3]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[15]_i_53 
       (.I0(\B_inter[18]_i_10__1_0 [14]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[14]),
        .I4(ALU_in1[14]),
        .O(\B_inter_reg[15]_1 [2]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[15]_i_54 
       (.I0(\B_inter[18]_i_10__1_0 [13]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[13]),
        .I4(ALU_in1[13]),
        .O(\B_inter_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[15]_i_55 
       (.I0(\B_inter[18]_i_10__1_0 [12]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[12]),
        .I4(ALU_in1[12]),
        .O(\B_inter_reg[15]_1 [0]));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[15]_i_56 
       (.I0(ALU_in2[0]),
        .I1(ALU_in2[8]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[15]_i_58_n_0 ),
        .O(\B_inter[15]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000ACACAC00AC)) 
    \B_inter[15]_i_58 
       (.I0(ALU_in2[4]),
        .I1(ALU_in2[12]),
        .I2(ALU_in1[3]),
        .I3(\B_inter_reg[31]_i_23 [0]),
        .I4(\FSM_onehot_pr_state_reg[7]_3 ),
        .I5(\MemoryAddress[31] [4]),
        .O(\B_inter[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_10__1 
       (.I0(\B_inter[18]_i_22_n_0 ),
        .I1(\B_inter[18]_i_23_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[20]_i_22_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[16]_i_22_n_0 ),
        .O(\B_inter_reg[7]_44 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_13__1 
       (.I0(\B_inter[16]_i_24_n_0 ),
        .I1(\B_inter[20]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[18]_i_26_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[22]_i_23_n_0 ),
        .O(\B_inter_reg[7]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_16 
       (.I0(\B_inter[18]_i_28_n_0 ),
        .I1(\B_inter[18]_i_29_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[16]_i_26_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[16]_i_27_n_0 ),
        .O(\B_inter_reg[27]_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[16]_i_18 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[16]_i_30_n_0 ),
        .I2(\B_inter[17]_i_30_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter_reg[0]_25 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[16]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [12]),
        .I1(\MemoryAddress[31]_0 [16]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[14]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \B_inter[16]_i_20 
       (.I0(ALU_in2[16]),
        .I1(\B_inter_reg[27]_6 ),
        .I2(\MemoryAddress[31] [16]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\B_inter_reg[31]_i_23 [8]),
        .I5(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[16]_i_21 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [16]),
        .O(ALU_in2[16]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[16]_i_22 
       (.I0(ALU_in2[25]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[17]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[16]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[16]_i_24 
       (.I0(ALU_in2[1]),
        .I1(ALU_in2[9]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[16]_i_26 
       (.I0(\B_inter[18]_i_10__1_0 [29]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [21]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[16]_i_27 
       (.I0(\B_inter[18]_i_10__1_0 [25]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [17]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[16]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[16]_i_30 
       (.I0(\B_inter[16]_i_32_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[18]_i_35_n_0 ),
        .O(\B_inter[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[16]_i_32 
       (.I0(ALU_in2[1]),
        .I1(ALU_in2[9]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[16]_i_34_n_0 ),
        .O(\B_inter[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h000000ACACAC00AC)) 
    \B_inter[16]_i_34 
       (.I0(ALU_in2[5]),
        .I1(ALU_in2[13]),
        .I2(ALU_in1[3]),
        .I3(\B_inter_reg[31]_i_23 [0]),
        .I4(\FSM_onehot_pr_state_reg[7]_3 ),
        .I5(\MemoryAddress[31] [4]),
        .O(\B_inter[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_10__1 
       (.I0(\B_inter[19]_i_25_n_0 ),
        .I1(\B_inter[19]_i_26_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[21]_i_22_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[17]_i_22_n_0 ),
        .O(\B_inter_reg[7]_47 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_13__1 
       (.I0(\B_inter[17]_i_24_n_0 ),
        .I1(\B_inter[21]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[19]_i_29_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[23]_i_27_n_0 ),
        .O(\B_inter_reg[7]_20 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[17]_i_16 
       (.I0(\B_inter[19]_i_31_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[17]_i_26_n_0 ),
        .I3(\B_inter[9]_i_15 ),
        .I4(\B_inter[17]_i_27_n_0 ),
        .O(\B_inter_reg[7]_22 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[17]_i_18 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[17]_i_30_n_0 ),
        .I2(\B_inter[18]_i_32_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter_reg[0]_26 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[17]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [13]),
        .I1(\MemoryAddress[31]_0 [17]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[15]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \B_inter[17]_i_20 
       (.I0(ALU_in2[17]),
        .I1(\B_inter_reg[27]_6 ),
        .I2(\MemoryAddress[31] [17]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\B_inter_reg[31]_i_23 [9]),
        .I5(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[17] ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[17]_i_21 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [17]),
        .O(ALU_in2[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[17]_i_22 
       (.I0(ALU_in2[26]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[18]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[17]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[17]_i_24 
       (.I0(ALU_in2[2]),
        .I1(ALU_in2[10]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[17]_i_26 
       (.I0(\B_inter[18]_i_10__1_0 [30]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [22]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[17]_i_27 
       (.I0(\B_inter[18]_i_10__1_0 [26]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [18]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[17]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[17]_i_30 
       (.I0(\B_inter[17]_i_32_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[19]_i_63_n_0 ),
        .O(\B_inter[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[17]_i_32 
       (.I0(ALU_in2[2]),
        .I1(ALU_in2[10]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[17]_i_34_n_0 ),
        .O(\B_inter[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h000000ACACAC00AC)) 
    \B_inter[17]_i_34 
       (.I0(ALU_in2[6]),
        .I1(ALU_in2[14]),
        .I2(ALU_in1[3]),
        .I3(\B_inter_reg[31]_i_23 [0]),
        .I4(\FSM_onehot_pr_state_reg[7]_3 ),
        .I5(\MemoryAddress[31] [4]),
        .O(\B_inter[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_10__1 
       (.I0(\B_inter[20]_i_21_n_0 ),
        .I1(\B_inter[20]_i_22_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[18]_i_22_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[18]_i_23_n_0 ),
        .O(\B_inter_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_13__1 
       (.I0(\B_inter[18]_i_26_n_0 ),
        .I1(\B_inter[22]_i_23_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[20]_i_25_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[24]_i_23_n_0 ),
        .O(\B_inter_reg[7]_21 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[18]_i_16 
       (.I0(\B_inter[20]_i_27_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[18]_i_28_n_0 ),
        .I3(\B_inter[9]_i_15 ),
        .I4(\B_inter[18]_i_29_n_0 ),
        .O(\B_inter_reg[7]_24 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[18]_i_18 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[18]_i_32_n_0 ),
        .I2(\B_inter[19]_i_33_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter_reg[0]_27 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[18]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [14]),
        .I1(\MemoryAddress[31]_0 [18]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[16]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \B_inter[18]_i_20 
       (.I0(ALU_in2[18]),
        .I1(\B_inter_reg[27]_6 ),
        .I2(\MemoryAddress[31] [18]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\B_inter_reg[31]_i_23 [10]),
        .I5(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[18]_i_21 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [18]),
        .O(ALU_in2[18]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF0E2)) 
    \B_inter[18]_i_22 
       (.I0(ALU_in2[23]),
        .I1(\B_inter_reg[10] ),
        .I2(ALU_in2[31]),
        .I3(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[18]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[18]_i_23 
       (.I0(ALU_in2[27]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[19]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[18]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[18]_i_26 
       (.I0(ALU_in2[3]),
        .I1(ALU_in2[11]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[18]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[18]_i_28 
       (.I0(ALU_in2[31]),
        .I1(ALU_in2[23]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10] ),
        .O(\B_inter[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CECECFCC)) 
    \B_inter[18]_i_29 
       (.I0(\B_inter[18]_i_10__1_0 [27]),
        .I1(\B_inter_reg[15]_7 ),
        .I2(\FSM_onehot_pr_state_reg[11]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [19]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[18]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[18]_i_32 
       (.I0(\B_inter[18]_i_35_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[20]_i_31_n_0 ),
        .O(\B_inter[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[18]_i_35 
       (.I0(ALU_in2[3]),
        .I1(ALU_in2[11]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[18]_i_40_n_0 ),
        .O(\B_inter[18]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h000000ACACAC00AC)) 
    \B_inter[18]_i_40 
       (.I0(ALU_in2[7]),
        .I1(ALU_in2[15]),
        .I2(ALU_in1[3]),
        .I3(\B_inter_reg[31]_i_23 [0]),
        .I4(\FSM_onehot_pr_state_reg[7]_3 ),
        .I5(\MemoryAddress[31] [4]),
        .O(\B_inter[18]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_10__1 
       (.I0(\B_inter[21]_i_21_n_0 ),
        .I1(\B_inter[21]_i_22_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[19]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[19]_i_26_n_0 ),
        .O(\B_inter_reg[7]_48 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_13__1 
       (.I0(\B_inter[19]_i_29_n_0 ),
        .I1(\B_inter[23]_i_27_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[21]_i_25_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[25]_i_25_n_0 ),
        .O(\B_inter_reg[7]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_16 
       (.I0(\B_inter[21]_i_27_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[19]_i_31_n_0 ),
        .O(\B_inter_reg[7]_26 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[19]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[20]_i_29_n_0 ),
        .I3(\B_inter[19]_i_33_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[19]_i_6__1 ),
        .O(\B_inter_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[19]_i_19 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [19]),
        .O(ALU_in2[19]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[19]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [19]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [15]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hF0E2)) 
    \B_inter[19]_i_25 
       (.I0(ALU_in2[24]),
        .I1(\B_inter_reg[10] ),
        .I2(ALU_in2[31]),
        .I3(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[19]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[19]_i_26 
       (.I0(ALU_in2[28]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[20]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[19]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[19]_i_29 
       (.I0(ALU_in2[4]),
        .I1(ALU_in2[12]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[19]_i_31 
       (.I0(ALU_in2[24]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[28]),
        .I3(ALU_in2[20]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[19]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_33 
       (.I0(\B_inter[19]_i_63_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[21]_i_31_n_0 ),
        .O(\B_inter[19]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[19]_i_45 
       (.I0(ALU_in2[19]),
        .I1(\MemoryAddress[31] [19]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [11]),
        .O(\B_inter_reg[19] [3]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[19]_i_46 
       (.I0(ALU_in2[18]),
        .I1(\MemoryAddress[31] [18]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [10]),
        .O(\B_inter_reg[19] [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[19]_i_47 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [17]),
        .I4(ALU_in1[16]),
        .O(\B_inter_reg[19] [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[19]_i_48 
       (.I0(ALU_in2[16]),
        .I1(\MemoryAddress[31] [16]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [8]),
        .O(\B_inter_reg[19] [0]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[19]_i_59 
       (.I0(ALU_in2[19]),
        .I1(\MemoryAddress[31] [19]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [11]),
        .O(\B_inter_reg[19]_0 [3]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[19]_i_60 
       (.I0(ALU_in2[18]),
        .I1(\MemoryAddress[31] [18]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [10]),
        .O(\B_inter_reg[19]_0 [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[19]_i_61 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [17]),
        .I4(ALU_in1[16]),
        .O(\B_inter_reg[19]_0 [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[19]_i_62 
       (.I0(ALU_in2[16]),
        .I1(\MemoryAddress[31] [16]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [8]),
        .O(\B_inter_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[19]_i_63 
       (.I0(ALU_in2[4]),
        .I1(ALU_in2[12]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[23]_i_57_n_0 ),
        .O(\B_inter[19]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[1]_i_11__1 
       (.I0(\B_inter[18]_i_10__1_0 [1]),
        .I1(Q[1]),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(RegWrite_reg_i_1_n_0),
        .I4(\B_inter[30]_i_28_n_0 ),
        .O(ALU_in2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[1]_i_13__1 
       (.I0(\B_inter_reg[9]_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter_reg[8] ),
        .O(\B_inter_reg[7]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[1]_i_4__0 
       (.I0(ALU_in2[1]),
        .I1(\B_inter_reg[27]_6 ),
        .I2(ALU_in1[1]),
        .I3(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[20]_i_10__1 
       (.I0(\B_inter[22]_i_21_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[20]_i_21_n_0 ),
        .I3(\B_inter[9]_i_15 ),
        .I4(\B_inter[20]_i_22_n_0 ),
        .O(\B_inter_reg[7]_45 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_13__1 
       (.I0(\B_inter[20]_i_25_n_0 ),
        .I1(\B_inter[24]_i_23_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[22]_i_23_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[26]_i_25_n_0 ),
        .O(\B_inter_reg[7]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[20]_i_16 
       (.I0(\B_inter[22]_i_25_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[20]_i_27_n_0 ),
        .O(\B_inter_reg[7]_28 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[20]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[21]_i_29_n_0 ),
        .I3(\B_inter[20]_i_29_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[20]_i_6__1 ),
        .O(\B_inter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[20]_i_19 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [20]),
        .O(ALU_in2[20]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[20]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [16]),
        .I1(\MemoryAddress[31]_0 [20]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[18]));
  LUT6 #(
    .INIT(64'hF0FFF0F0F0FEF0F2)) 
    \B_inter[20]_i_21 
       (.I0(\B_inter[18]_i_10__1_0 [25]),
        .I1(\B_inter_reg[10] ),
        .I2(\B_inter_reg[15]_7 ),
        .I3(\FSM_onehot_pr_state_reg[11]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [31]),
        .I5(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[20]_i_22 
       (.I0(ALU_in2[29]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[21]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[20]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[20]_i_25 
       (.I0(ALU_in2[5]),
        .I1(ALU_in2[13]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[20]_i_27 
       (.I0(ALU_in2[25]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[29]),
        .I3(ALU_in2[21]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[20]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[20]_i_29 
       (.I0(\B_inter[20]_i_31_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[22]_i_29_n_0 ),
        .O(\B_inter[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[20]_i_31 
       (.I0(ALU_in2[5]),
        .I1(ALU_in2[13]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[24]_i_28_n_0 ),
        .O(\B_inter[20]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[21]_i_10__1 
       (.I0(\B_inter[23]_i_25_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[21]_i_21_n_0 ),
        .I3(\B_inter[9]_i_15 ),
        .I4(\B_inter[21]_i_22_n_0 ),
        .O(\B_inter_reg[7]_49 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_13__1 
       (.I0(\B_inter[21]_i_25_n_0 ),
        .I1(\B_inter[25]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[23]_i_27_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[25]_i_27_n_0 ),
        .O(\B_inter_reg[7]_27 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[21]_i_16 
       (.I0(ALU_in2[28]),
        .I1(\B_inter[9]_i_15 ),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in2[24]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[21]_i_27_n_0 ),
        .O(\B_inter_reg[15]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[21]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[22]_i_27_n_0 ),
        .I3(\B_inter[21]_i_29_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[21]_i_6__1 ),
        .O(\B_inter_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[21]_i_19 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [21]),
        .O(ALU_in2[21]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[21]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [21]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [17]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF0E2)) 
    \B_inter[21]_i_21 
       (.I0(ALU_in2[26]),
        .I1(\B_inter_reg[10] ),
        .I2(ALU_in2[31]),
        .I3(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[21]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[21]_i_22 
       (.I0(ALU_in2[30]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[22]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[10] ),
        .O(\B_inter[21]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[21]_i_25 
       (.I0(ALU_in2[6]),
        .I1(ALU_in2[14]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[21]_i_27 
       (.I0(ALU_in2[26]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[30]),
        .I3(ALU_in2[22]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[21]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[21]_i_29 
       (.I0(\B_inter[23]_i_57_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_35_n_0 ),
        .I3(\B_inter[21]_i_31_n_0 ),
        .I4(ALU_in1[1]),
        .O(\B_inter[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[21]_i_31 
       (.I0(ALU_in2[6]),
        .I1(ALU_in2[14]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[25]_i_35_n_0 ),
        .O(\B_inter[21]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[22]_i_10__1 
       (.I0(\B_inter[24]_i_20_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[22]_i_21_n_0 ),
        .O(\B_inter_reg[7]_46 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_13__1 
       (.I0(\B_inter[22]_i_23_n_0 ),
        .I1(\B_inter[26]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[24]_i_23_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[26]_i_26_n_0 ),
        .O(\B_inter_reg[7]_29 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[22]_i_16 
       (.I0(ALU_in2[29]),
        .I1(\B_inter[9]_i_15 ),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in2[25]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[22]_i_25_n_0 ),
        .O(\B_inter_reg[15]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[22]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[23]_i_31_n_0 ),
        .I3(\B_inter[22]_i_27_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[22]_i_6__1 ),
        .O(\B_inter_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[22]_i_19 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [22]),
        .O(ALU_in2[22]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[22]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [22]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [18]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[20]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[22]_i_21 
       (.I0(ALU_in2[27]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[23]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[31]),
        .I5(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[22]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \B_inter[22]_i_23 
       (.I0(ALU_in2[7]),
        .I1(ALU_in2[15]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(\B_inter_reg[10]_0 ),
        .O(\B_inter[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[22]_i_25 
       (.I0(ALU_in2[27]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[31]),
        .I3(ALU_in2[23]),
        .I4(\B_inter[8]_i_13__1_0 ),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[22]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[22]_i_27 
       (.I0(\B_inter[24]_i_28_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_31_n_0 ),
        .I3(\B_inter[22]_i_29_n_0 ),
        .I4(ALU_in1[1]),
        .O(\B_inter[22]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00ACFFFF00AC0000)) 
    \B_inter[22]_i_29 
       (.I0(ALU_in2[7]),
        .I1(ALU_in2[15]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in1[2]),
        .I5(\B_inter[26]_i_34_n_0 ),
        .O(\B_inter[22]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_10__1 
       (.I0(\B_inter[25]_i_22_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[23]_i_25_n_0 ),
        .O(\B_inter_reg[7]_50 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_13__1 
       (.I0(\B_inter[23]_i_27_n_0 ),
        .I1(\B_inter[25]_i_27_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[25]_i_25_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[25]_i_26_n_0 ),
        .O(\B_inter_reg[7]_39 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[23]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[24]_i_26_n_0 ),
        .I3(\B_inter[23]_i_31_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[23]_i_6__1 ),
        .O(\B_inter_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[23]_i_19 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [23]),
        .O(ALU_in2[23]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[23]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [23]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [19]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[21]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[23]_i_25 
       (.I0(ALU_in2[28]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[24]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[31]),
        .I5(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[23]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[23]_i_27 
       (.I0(ALU_in2[8]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[0]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[16]),
        .O(\B_inter[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[23]_i_31 
       (.I0(\B_inter[25]_i_35_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_37_n_0 ),
        .I3(\B_inter[23]_i_57_n_0 ),
        .I4(\B_inter[27]_i_35_n_0 ),
        .I5(ALU_in1[1]),
        .O(\B_inter[23]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[23]_i_41 
       (.I0(ALU_in2[23]),
        .I1(\MemoryAddress[31] [23]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [13]),
        .O(\B_inter_reg[23] [3]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[23]_i_42 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [22]),
        .I4(ALU_in1[20]),
        .O(\B_inter_reg[23] [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[23]_i_43 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [21]),
        .I4(ALU_in1[19]),
        .O(\B_inter_reg[23] [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[23]_i_44 
       (.I0(ALU_in2[20]),
        .I1(\MemoryAddress[31] [20]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [12]),
        .O(\B_inter_reg[23] [0]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[23]_i_53 
       (.I0(ALU_in2[23]),
        .I1(\MemoryAddress[31] [23]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [13]),
        .O(\B_inter_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[23]_i_54 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [22]),
        .I4(ALU_in1[20]),
        .O(\B_inter_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[23]_i_55 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [21]),
        .I4(ALU_in1[19]),
        .O(\B_inter_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[23]_i_56 
       (.I0(ALU_in2[20]),
        .I1(\MemoryAddress[31] [20]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [12]),
        .O(\B_inter_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[23]_i_57 
       (.I0(ALU_in2[8]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[0]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[16]),
        .O(\B_inter[23]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[24]_i_10__1 
       (.I0(\B_inter[24]_i_19_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[24]_i_20_n_0 ),
        .O(\B_inter_reg[7]_42 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_13__1 
       (.I0(\B_inter[24]_i_23_n_0 ),
        .I1(\B_inter[26]_i_26_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[26]_i_25_n_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[30]_i_23_n_0 ),
        .O(\B_inter_reg[7]_38 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[24]_i_16 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[25]_i_33_n_0 ),
        .I3(\B_inter[24]_i_26_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[24]_i_6__1 ),
        .O(\B_inter_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[24]_i_17 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [24]),
        .O(ALU_in2[24]));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \B_inter[24]_i_19 
       (.I0(ALU_in2[27]),
        .I1(\B_inter_reg[10] ),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[31]),
        .I4(\B_inter[9]_i_15 ),
        .O(\B_inter[24]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[24]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [24]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [20]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[22]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[24]_i_20 
       (.I0(ALU_in2[29]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[25]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[31]),
        .I5(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[24]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[24]_i_23 
       (.I0(ALU_in2[9]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[1]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[17]),
        .O(\B_inter[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[24]_i_26 
       (.I0(\B_inter[26]_i_34_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_33_n_0 ),
        .I3(\B_inter[24]_i_28_n_0 ),
        .I4(\B_inter[27]_i_31_n_0 ),
        .I5(ALU_in1[1]),
        .O(\B_inter[24]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[24]_i_28 
       (.I0(ALU_in2[9]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[1]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[17]),
        .O(\B_inter[24]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[25]_i_10__1 
       (.I0(\B_inter[25]_i_21_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[25]_i_22_n_0 ),
        .O(\B_inter_reg[7]_43 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_13__1 
       (.I0(\B_inter[25]_i_25_n_0 ),
        .I1(\B_inter[25]_i_26_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[25]_i_27_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_37_n_0 ),
        .O(\B_inter_reg[7]_33 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[25]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[26]_i_31_n_0 ),
        .I3(\B_inter[25]_i_33_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[25]_i_6__1 ),
        .O(\B_inter_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[25]_i_19 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [25]),
        .O(ALU_in2[25]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[25]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [21]),
        .I1(\MemoryAddress[31]_0 [25]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[23]));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \B_inter[25]_i_21 
       (.I0(ALU_in2[28]),
        .I1(\B_inter_reg[10] ),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[31]),
        .I4(\B_inter[9]_i_15 ),
        .O(\B_inter[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[25]_i_22 
       (.I0(ALU_in2[30]),
        .I1(\B_inter[9]_i_15 ),
        .I2(ALU_in2[26]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[31]),
        .I5(\B_inter[8]_i_13__1_0 ),
        .O(\B_inter[25]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_25 
       (.I0(ALU_in2[10]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[2]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[18]),
        .O(\B_inter[25]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_26 
       (.I0(ALU_in2[14]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[6]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[22]),
        .O(\B_inter[25]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_27 
       (.I0(ALU_in2[12]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[4]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[20]),
        .O(\B_inter[25]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \B_inter[25]_i_33 
       (.I0(\B_inter[25]_i_35_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_37_n_0 ),
        .I3(\B_inter[27]_i_35_n_0 ),
        .I4(\B_inter[27]_i_36_n_0 ),
        .I5(ALU_in1[1]),
        .O(\B_inter[25]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_35 
       (.I0(ALU_in2[10]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[2]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[18]),
        .O(\B_inter[25]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[26]_i_10__1 
       (.I0(\B_inter[26]_i_21_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[26]_i_22_n_0 ),
        .I3(\B_inter[8]_i_13__1_0 ),
        .I4(ALU_in2[31]),
        .I5(\B_inter[9]_i_15 ),
        .O(\B_inter_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_13__1 
       (.I0(\B_inter[26]_i_25_n_0 ),
        .I1(\B_inter[30]_i_23_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[26]_i_26_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_47_n_0 ),
        .O(\B_inter_reg[7]_37 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[26]_i_16 
       (.I0(ALU_in2[29]),
        .I1(SHAMT_sig[0]),
        .I2(ALU_in2[31]),
        .I3(\B_inter[9]_i_15 ),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in2[27]),
        .O(\B_inter_reg[15]_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[26]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[27]_i_17_n_0 ),
        .I3(\B_inter[26]_i_31_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[26]_i_6__1 ),
        .O(\B_inter_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[26]_i_19 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [26]),
        .O(ALU_in2[26]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[26]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [26]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [22]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[24]));
  LUT6 #(
    .INIT(64'h0FCC00CC0ACC0ACC)) 
    \B_inter[26]_i_21 
       (.I0(\B_inter[18]_i_10__1_0 [29]),
        .I1(Q[15]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [31]),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0FCC00CC0ACC0ACC)) 
    \B_inter[26]_i_22 
       (.I0(\B_inter[18]_i_10__1_0 [27]),
        .I1(Q[15]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [31]),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[26]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[26]_i_25 
       (.I0(ALU_in2[11]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[3]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[19]),
        .O(\B_inter[26]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[26]_i_26 
       (.I0(ALU_in2[13]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[5]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[21]),
        .O(\B_inter[26]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[26]_i_29 
       (.I0(ALU_in2[28]),
        .I1(SHAMT_sig[0]),
        .I2(ALU_in2[30]),
        .I3(\B_inter[9]_i_15 ),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in2[26]),
        .O(\B_inter_reg[15]_10 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \B_inter[26]_i_31 
       (.I0(\B_inter[26]_i_34_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_33_n_0 ),
        .I3(\B_inter[27]_i_31_n_0 ),
        .I4(\B_inter[27]_i_32_n_0 ),
        .I5(ALU_in1[1]),
        .O(\B_inter[26]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_inter[26]_i_33 
       (.I0(RegWrite_reg_i_1_n_0),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .O(\FSM_onehot_pr_state_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[26]_i_34 
       (.I0(ALU_in2[11]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[19]),
        .O(\B_inter[26]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \B_inter[27]_i_12__1 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I5(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .O(\B_inter_reg[15]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \B_inter[27]_i_13__1 
       (.I0(\B_inter[27]_i_29_n_0 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I4(RegWrite_reg_i_1_n_0),
        .I5(\FSM_onehot_pr_state_reg[7]_0 ),
        .O(\FSM_onehot_pr_state_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \B_inter[27]_i_16 
       (.I0(\B_inter[27]_i_31_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[27]_i_32_n_0 ),
        .I3(ALU_in1[1]),
        .I4(\B_inter[27]_i_33_n_0 ),
        .I5(\B_inter[27]_i_34_n_0 ),
        .O(\B_inter[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_17 
       (.I0(\B_inter[27]_i_35_n_0 ),
        .I1(\B_inter[27]_i_36_n_0 ),
        .I2(ALU_in1[1]),
        .I3(\B_inter[27]_i_37_n_0 ),
        .I4(ALU_in1[2]),
        .I5(\B_inter[27]_i_38_n_0 ),
        .O(\B_inter[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBB8B8B8)) 
    \B_inter[27]_i_1__2 
       (.I0(\MemoryAddress[31]_0 [27]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I2(\B_inter_reg[27]_9 ),
        .I3(\B_inter_reg[27]_2 [2]),
        .I4(\B_inter_reg[27]_10 ),
        .I5(\B_inter[27]_i_2_n_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[27]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [27]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [23]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \B_inter[27]_i_2 
       (.I0(\B_inter_reg[27]_4 ),
        .I1(\B_inter[27]_i_3_n_0 ),
        .I2(\B_inter_reg[27]_5 ),
        .I3(ALU_in2[27]),
        .I4(\B_inter_reg[27]_6 ),
        .I5(\B_inter_reg[27]_7 ),
        .O(\B_inter[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[27]_i_25 
       (.I0(ALU_in2[30]),
        .I1(\B_inter_reg[10] ),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[28]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[9]_i_15 ),
        .O(\B_inter_reg[15]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_27 
       (.I0(\B_inter[25]_i_27_n_0 ),
        .I1(\B_inter[31]_i_37_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[25]_i_26_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_36_n_0 ),
        .O(\B_inter_reg[7]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \B_inter[27]_i_29 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .O(\B_inter[27]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[27]_i_3 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[27]_i_17_n_0 ),
        .I2(\B_inter[27]_i_16_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[27]_i_31 
       (.I0(ALU_in2[13]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[5]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[21]),
        .O(\B_inter[27]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[27]_i_32 
       (.I0(ALU_in2[25]),
        .I1(ALU_in2[9]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[1]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[17]),
        .O(\B_inter[27]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[27]_i_33 
       (.I0(ALU_in2[15]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[7]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[23]),
        .O(\B_inter[27]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[27]_i_34 
       (.I0(ALU_in2[27]),
        .I1(ALU_in2[11]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[3]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[19]),
        .O(\B_inter[27]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[27]_i_35 
       (.I0(ALU_in2[12]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[4]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[20]),
        .O(\B_inter[27]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[27]_i_36 
       (.I0(ALU_in2[24]),
        .I1(ALU_in2[8]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[0]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[16]),
        .O(\B_inter[27]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[27]_i_37 
       (.I0(ALU_in2[14]),
        .I1(ALU_in1[3]),
        .I2(ALU_in2[6]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[22]),
        .O(\B_inter[27]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[27]_i_38 
       (.I0(ALU_in2[26]),
        .I1(ALU_in2[10]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[2]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[18]),
        .O(\B_inter[27]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    \B_inter[27]_i_4 
       (.I0(\B_inter_reg[15]_7 ),
        .I1(\FSM_onehot_pr_state_reg[11]_0 ),
        .I2(\B_inter[18]_i_10__1_0 [27]),
        .I3(\B_inter_reg[27]_6 ),
        .I4(ALU_in1[22]),
        .I5(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[27]_1 ));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[27]_i_48 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [27]),
        .I4(ALU_in1[22]),
        .O(\B_inter_reg[15] [3]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[27]_i_49 
       (.I0(ALU_in2[26]),
        .I1(\MemoryAddress[31] [26]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [15]),
        .O(\B_inter_reg[15] [2]));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[27]_i_4__0 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [27]),
        .O(ALU_in2[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[27]_i_5 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[27]_i_16_n_0 ),
        .I3(\B_inter[27]_i_17_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter_reg[27]_5 ),
        .O(\B_inter_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[27]_i_50 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [25]),
        .I4(ALU_in1[21]),
        .O(\B_inter_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[27]_i_51 
       (.I0(ALU_in2[24]),
        .I1(\MemoryAddress[31] [24]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [14]),
        .O(\B_inter_reg[15] [0]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[27]_i_60 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [27]),
        .I4(ALU_in1[22]),
        .O(\B_inter_reg[15]_2 [3]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[27]_i_61 
       (.I0(ALU_in2[26]),
        .I1(\MemoryAddress[31] [26]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [15]),
        .O(\B_inter_reg[15]_2 [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[27]_i_62 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [25]),
        .I4(ALU_in1[21]),
        .O(\B_inter_reg[15]_2 [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[27]_i_63 
       (.I0(ALU_in2[24]),
        .I1(\MemoryAddress[31] [24]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [14]),
        .O(\B_inter_reg[15]_2 [0]));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[28]_i_17 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [28]),
        .O(ALU_in2[28]));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[28]_i_19 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[27]_i_16_n_0 ),
        .I2(\B_inter[29]_i_34_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[28]_i_1__3 
       (.I0(\MemoryAddress[31]_0 [28]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I2(\B_inter_reg[31]_6 [24]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[26]));
  LUT6 #(
    .INIT(64'h0FCC00CC0ACC0ACC)) 
    \B_inter[28]_i_20 
       (.I0(\B_inter[18]_i_10__1_0 [30]),
        .I1(Q[15]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [31]),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0FCC00CC0ACC0ACC)) 
    \B_inter[28]_i_21 
       (.I0(\B_inter[18]_i_10__1_0 [28]),
        .I1(Q[15]),
        .I2(\FSM_onehot_pr_state_reg[3]_0 ),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [31]),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_24 
       (.I0(\B_inter[26]_i_26_n_0 ),
        .I1(\B_inter[31]_i_47_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[30]_i_23_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_46_n_0 ),
        .O(\B_inter_reg[7]_34 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \B_inter[28]_i_4 
       (.I0(\B_inter_reg[27]_4 ),
        .I1(\B_inter_reg[0]_7 ),
        .I2(\B_inter[28]_i_2 ),
        .I3(ALU_in2[28]),
        .I4(\B_inter_reg[27]_6 ),
        .I5(\B_inter[28]_i_2_0 ),
        .O(\B_inter_reg[15]_4 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[28]_i_8__1 
       (.I0(\B_inter[28]_i_20_n_0 ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter[28]_i_21_n_0 ),
        .I3(\B_inter[8]_i_13__1_0 ),
        .I4(ALU_in2[31]),
        .I5(\B_inter[9]_i_15 ),
        .O(\B_inter_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[29]_i_19 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [29]),
        .O(ALU_in2[29]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[29]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [25]),
        .I1(\MemoryAddress[31]_0 [29]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[27]));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[29]_i_21 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[29]_i_34_n_0 ),
        .I2(\B_inter[30]_i_26_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hDF10DF10DF101010)) 
    \B_inter[29]_i_24 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\FSM_onehot_pr_state_reg[3]_5 ),
        .I2(\B_inter[29]_i_10__1 ),
        .I3(Q[10]),
        .I4(\B_inter[29]_i_10__1_0 ),
        .I5(\FSM_onehot_pr_state_reg[3]_6 ),
        .O(\B_inter_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_27 
       (.I0(\B_inter[25]_i_26_n_0 ),
        .I1(\B_inter[31]_i_36_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[31]_i_37_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_38_n_0 ),
        .O(\B_inter_reg[7]_31 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[29]_i_31 
       (.I0(ALU_in2[31]),
        .I1(\B_inter_reg[10] ),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[29]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[9]_i_15 ),
        .O(\B_inter_reg[15]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \B_inter[29]_i_32 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .O(\FSM_onehot_pr_state_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_34 
       (.I0(\B_inter[27]_i_37_n_0 ),
        .I1(\B_inter[27]_i_38_n_0 ),
        .I2(ALU_in1[1]),
        .I3(\B_inter[27]_i_36_n_0 ),
        .I4(ALU_in1[2]),
        .I5(\B_inter[31]_i_76_n_0 ),
        .O(\B_inter[29]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \B_inter[29]_i_4 
       (.I0(\B_inter_reg[27]_4 ),
        .I1(\B_inter_reg[0]_8 ),
        .I2(\B_inter[29]_i_2 ),
        .I3(ALU_in2[29]),
        .I4(\B_inter_reg[27]_6 ),
        .I5(\B_inter[29]_i_2_0 ),
        .O(\B_inter_reg[15]_5 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \B_inter[2]_i_13__1 
       (.I0(\B_inter[18]_i_10__1_0 [2]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[2]),
        .O(ALU_in2[2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[2]_i_17 
       (.I0(ALU_in2[2]),
        .I1(ALU_in2[18]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[26]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[10]),
        .O(\B_inter[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \B_inter[2]_i_1__3 
       (.I0(\B_inter_reg[9]_1 [1]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter_reg[2]_4 ),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\MemoryAddress[31]_0 [2]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(WriteData[1]));
  LUT6 #(
    .INIT(64'h7520FFFF75200000)) 
    \B_inter[2]_i_21 
       (.I0(\B_inter[8]_i_13__1_0 ),
        .I1(\B_inter_reg[10] ),
        .I2(ALU_in2[16]),
        .I3(\B_inter[2]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter_reg[4] ),
        .O(\B_inter_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[2]_i_22 
       (.I0(\B_inter[5]_i_21_n_0 ),
        .I1(\B_inter[9]_i_15 ),
        .I2(\B_inter[2]_i_17_n_0 ),
        .O(\B_inter_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \B_inter[2]_i_24 
       (.I0(ALU_in2[1]),
        .I1(ALU_in2[2]),
        .O(\B_inter_reg[1] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \B_inter[2]_i_25 
       (.I0(ALU_in2[24]),
        .I1(\B_inter_reg[10] ),
        .I2(\B_inter[18]_i_10__1_0 [8]),
        .I3(\FSM_onehot_pr_state_reg[3]_0 ),
        .I4(\FSM_onehot_pr_state_reg[7]_0 ),
        .I5(Q[8]),
        .O(\B_inter[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[2]_i_4__0 
       (.I0(ALU_in2[2]),
        .I1(\B_inter_reg[27]_6 ),
        .I2(ALU_in1[2]),
        .I3(\B_inter_reg[27]_8 ),
        .O(\B_inter_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[2]_i_7__2 
       (.I0(\B_inter[7]_i_25_n_0 ),
        .I1(\B_inter[9]_i_15 ),
        .I2(\B_inter_reg[4] ),
        .O(\B_inter_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_9__1 
       (.I0(\B_inter[7]_i_25_n_0 ),
        .I1(\B_inter_reg[4] ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[5]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[2]_i_17_n_0 ),
        .O(\B_inter_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \B_inter[30]_i_10__1 
       (.I0(ALU_in2[31]),
        .I1(\B_inter[30]_i_4 ),
        .I2(\MemoryAddress[31] [31]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\B_inter_reg[31]_i_23 [16]),
        .I5(\B_inter[30]_i_4_0 ),
        .O(\B_inter_reg[31]_4 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[30]_i_16 
       (.I0(\B_inter[31]_i_49_n_0 ),
        .I1(ALU_in1[0]),
        .I2(\B_inter[30]_i_26_n_0 ),
        .I3(\B_inter_reg[27]_3 ),
        .I4(\B_inter_reg[27]_2 [0]),
        .O(\B_inter[30]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \B_inter[30]_i_18 
       (.I0(Q[15]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(\B_inter[18]_i_10__1_0 [30]),
        .O(ALU_in2[30]));
  LUT5 #(
    .INIT(32'h000000AC)) 
    \B_inter[30]_i_1__3 
       (.I0(\B_inter_reg[31]_6 [26]),
        .I1(\MemoryAddress[31]_0 [30]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[28]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[30]_i_23 
       (.I0(ALU_in2[15]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[7]),
        .I3(\B_inter_reg[10]_0 ),
        .I4(ALU_in2[23]),
        .O(\B_inter[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[30]_i_26 
       (.I0(\B_inter[27]_i_32_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[31]_i_77_n_0 ),
        .I3(\B_inter[27]_i_33_n_0 ),
        .I4(\B_inter[27]_i_34_n_0 ),
        .I5(ALU_in1[1]),
        .O(\B_inter[30]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \B_inter[30]_i_28 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .O(\B_inter[30]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \B_inter[30]_i_29 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .O(\FSM_onehot_pr_state_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \B_inter[30]_i_30 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\FSM_onehot_pr_state_reg[8]_0 ),
        .I2(\B_inter[29]_i_25 ),
        .I3(\FSM_onehot_pr_state_reg[3]_1 ),
        .I4(\B_inter[30]_i_25 ),
        .I5(\B_inter[30]_i_25_0 ),
        .O(\FSM_onehot_pr_state_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \B_inter[30]_i_5 
       (.I0(\B_inter_reg[27]_4 ),
        .I1(\B_inter[30]_i_16_n_0 ),
        .I2(\B_inter_reg[30]_1 ),
        .I3(ALU_in2[30]),
        .I4(\B_inter_reg[27]_6 ),
        .I5(\B_inter_reg[30]_2 ),
        .O(\B_inter_reg[15]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_9__1 
       (.I0(\B_inter[30]_i_23_n_0 ),
        .I1(\B_inter[31]_i_46_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[31]_i_47_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_48_n_0 ),
        .O(\B_inter_reg[7]_35 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[31]_i_10__1 
       (.I0(ALU_in2[31]),
        .I1(shift_sig),
        .I2(\MemoryAddress[31] [31]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\B_inter_reg[31]_i_23 [16]),
        .O(data14));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_13__1 
       (.I0(\B_inter[31]_i_35_n_0 ),
        .I1(\B_inter[31]_i_36_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[31]_i_37_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_38_n_0 ),
        .O(\B_inter_reg[7]_32 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_17 
       (.I0(\B_inter[31]_i_45_n_0 ),
        .I1(\B_inter[31]_i_46_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[31]_i_47_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[31]_i_48_n_0 ),
        .O(\B_inter_reg[7]_36 ));
  LUT5 #(
    .INIT(32'h00005140)) 
    \B_inter[31]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(ALU_in1[0]),
        .I2(\B_inter[31]_i_49_n_0 ),
        .I3(\B_inter[31]_i_50_n_0 ),
        .I4(\B_inter_reg[27]_3 ),
        .O(\B_inter_reg[0]_23 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \B_inter[31]_i_1__1 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I1(\B_inter[31]_i_3__0_n_0 ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .O(\FSM_onehot_pr_state_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_inter[31]_i_1__2 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I4(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I5(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .O(\FSM_onehot_pr_state_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \B_inter[31]_i_24 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .O(\FSM_onehot_pr_state_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h3A0A)) 
    \B_inter[31]_i_25 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [31]),
        .O(ALU_in2[31]));
  LUT3 #(
    .INIT(8'h10)) 
    \B_inter[31]_i_26 
       (.I0(\B_inter_reg[10]_0 ),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[31]),
        .O(\B_inter_reg[10]_4 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \B_inter[31]_i_28 
       (.I0(\B_inter_reg[10]_0 ),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(\B_inter_reg[31]_i_23 [16]),
        .I3(\FSM_onehot_pr_state_reg[7]_1 ),
        .I4(\MemoryAddress[31] [31]),
        .O(\B_inter_reg[31]_3 ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \B_inter[31]_i_2__1 
       (.I0(\MemoryAddress[31]_0 [31]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\B_inter_reg[31]_6 [27]),
        .O(WriteData[29]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_35 
       (.I0(ALU_in2[30]),
        .I1(ALU_in2[14]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[6]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[22]),
        .O(\B_inter[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_36 
       (.I0(ALU_in2[26]),
        .I1(ALU_in2[10]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[2]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[18]),
        .O(\B_inter[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_37 
       (.I0(ALU_in2[24]),
        .I1(ALU_in2[8]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[0]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[16]),
        .O(\B_inter[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_38 
       (.I0(ALU_in2[28]),
        .I1(ALU_in2[12]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[4]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[20]),
        .O(\B_inter[31]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \B_inter[31]_i_3__0 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .O(\B_inter[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_45 
       (.I0(ALU_in2[31]),
        .I1(ALU_in2[15]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[7]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[23]),
        .O(\B_inter[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_46 
       (.I0(ALU_in2[27]),
        .I1(ALU_in2[11]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[3]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[19]),
        .O(\B_inter[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_47 
       (.I0(ALU_in2[25]),
        .I1(ALU_in2[9]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[1]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[17]),
        .O(\B_inter[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_48 
       (.I0(ALU_in2[29]),
        .I1(ALU_in2[13]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[5]),
        .I4(\B_inter_reg[10]_0 ),
        .I5(ALU_in2[21]),
        .O(\B_inter[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_49 
       (.I0(\B_inter[31]_i_75_n_0 ),
        .I1(\B_inter[27]_i_38_n_0 ),
        .I2(ALU_in1[1]),
        .I3(\B_inter[27]_i_36_n_0 ),
        .I4(ALU_in1[2]),
        .I5(\B_inter[31]_i_76_n_0 ),
        .O(\B_inter[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \B_inter[31]_i_50 
       (.I0(\B_inter[27]_i_32_n_0 ),
        .I1(ALU_in1[2]),
        .I2(\B_inter[31]_i_77_n_0 ),
        .I3(\B_inter[31]_i_78_n_0 ),
        .I4(\B_inter[27]_i_34_n_0 ),
        .I5(ALU_in1[1]),
        .O(\B_inter[31]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \B_inter[31]_i_54 
       (.I0(ALU_in2[31]),
        .I1(\B_inter_reg[31]_i_23 [16]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\MemoryAddress[31] [31]),
        .O(\B_inter_reg[31]_2 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \B_inter[31]_i_58 
       (.I0(\MemoryAddress[31] [31]),
        .I1(\FSM_onehot_pr_state_reg[7]_1 ),
        .I2(\B_inter_reg[31]_i_23 [16]),
        .I3(ALU_in2[31]),
        .O(\B_inter_reg[31] [3]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[31]_i_59 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [30]),
        .I4(ALU_in1[25]),
        .O(\B_inter_reg[31] [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[31]_i_60 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [29]),
        .I4(ALU_in1[24]),
        .O(\B_inter_reg[31] [1]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[31]_i_61 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [28]),
        .I4(ALU_in1[23]),
        .O(\B_inter_reg[31] [0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \B_inter[31]_i_62 
       (.I0(ALU_in2[31]),
        .I1(\B_inter_reg[31]_i_23 [16]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\MemoryAddress[31] [31]),
        .O(\B_inter_reg[31]_5 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \B_inter[31]_i_66 
       (.I0(\MemoryAddress[31] [31]),
        .I1(\FSM_onehot_pr_state_reg[7]_3 ),
        .I2(\B_inter_reg[31]_i_23 [16]),
        .I3(ALU_in2[31]),
        .O(\B_inter_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[31]_i_67 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [30]),
        .I4(ALU_in1[25]),
        .O(\B_inter_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[31]_i_68 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [29]),
        .I4(ALU_in1[24]),
        .O(\B_inter_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'h3A0AC5F5)) 
    \B_inter[31]_i_69 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [28]),
        .I4(ALU_in1[23]),
        .O(\B_inter_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_75 
       (.I0(ALU_in2[30]),
        .I1(ALU_in2[14]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[6]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[22]),
        .O(\B_inter[31]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_76 
       (.I0(ALU_in2[28]),
        .I1(ALU_in2[12]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[20]),
        .O(\B_inter[31]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_77 
       (.I0(ALU_in2[29]),
        .I1(ALU_in2[13]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[5]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[21]),
        .O(\B_inter[31]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_78 
       (.I0(ALU_in2[31]),
        .I1(ALU_in2[15]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[7]),
        .I4(ALU_in1[4]),
        .I5(ALU_in2[23]),
        .O(\B_inter[31]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[31]_i_87 
       (.I0(\B_inter[31]_i_53 ),
        .I1(\B_inter[31]_i_89_n_0 ),
        .I2(\B_inter[31]_i_90_n_0 ),
        .I3(\B_inter[31]_i_91_n_0 ),
        .I4(\B_inter[31]_i_53_0 ),
        .I5(\B_inter[31]_i_93_n_0 ),
        .O(\B_inter_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000000004445)) 
    \B_inter[31]_i_89 
       (.I0(\B_inter_reg[15]_7 ),
        .I1(\FSM_onehot_pr_state_reg[11]_0 ),
        .I2(\B_inter[18]_i_10__1_0 [16]),
        .I3(\B_inter[18]_i_10__1_0 [15]),
        .I4(ALU_in2[14]),
        .I5(ALU_in2[13]),
        .O(\B_inter[31]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \B_inter[31]_i_90 
       (.I0(ALU_in2[6]),
        .I1(ALU_in2[5]),
        .I2(ALU_in2[8]),
        .I3(ALU_in2[7]),
        .O(\B_inter[31]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \B_inter[31]_i_91 
       (.I0(ALU_in2[12]),
        .I1(ALU_in2[11]),
        .I2(ALU_in2[10]),
        .I3(ALU_in2[9]),
        .O(\B_inter[31]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_inter[31]_i_93 
       (.I0(ALU_in2[30]),
        .I1(ALU_in2[29]),
        .I2(ALU_in2[28]),
        .I3(ALU_in2[27]),
        .I4(ALU_in2[21]),
        .I5(ALU_in2[22]),
        .O(\B_inter[31]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h004747B8FFB8B800)) 
    \B_inter[31]_i_9__1 
       (.I0(\MemoryAddress[31] [31]),
        .I1(\FSM_onehot_pr_state_reg[7]_1 ),
        .I2(\B_inter_reg[31]_i_23 [16]),
        .I3(ALU_in2[31]),
        .I4(\B_inter_reg[27]_2 [0]),
        .I5(\B_inter_reg[27]_2 [1]),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_10__1 
       (.I0(\B_inter[9]_i_21_n_0 ),
        .I1(\B_inter[5]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[7]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter_reg[4] ),
        .O(\B_inter_reg[7]_7 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[3]_i_13__1 
       (.I0(ALU_in2[0]),
        .I1(\B_inter_reg[10]_0 ),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[2]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[9]_i_15 ),
        .O(\B_inter_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_15 
       (.I0(\B_inter_reg[9] ),
        .I1(SHAMT_sig[0]),
        .I2(\B_inter_reg[8]_0 ),
        .O(\B_inter_reg[7]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[3]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[4]_i_26_n_0 ),
        .I3(\B_inter_reg[0]_10 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[3]_i_6__1 ),
        .O(\B_inter_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[3]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [3]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[3]),
        .O(ALU_in2[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_25 
       (.I0(\B_inter[8]_i_21_n_0 ),
        .I1(\B_inter[9]_i_15 ),
        .I2(\B_inter[4]_i_21_n_0 ),
        .O(\B_inter_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_26 
       (.I0(\B_inter[6]_i_19_n_0 ),
        .I1(\B_inter[9]_i_15 ),
        .I2(\B_inter[0]_i_19_n_0 ),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[3]_i_28 
       (.I0(ALU_in2[4]),
        .I1(ALU_in2[20]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[28]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[12]),
        .O(\B_inter_reg[4] ));
  LUT6 #(
    .INIT(64'h7520FFFF75200000)) 
    \B_inter[3]_i_30 
       (.I0(\B_inter[8]_i_13__1_0 ),
        .I1(\B_inter_reg[10] ),
        .I2(ALU_in2[17]),
        .I3(\B_inter[3]_i_66_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[4]_i_21_n_0 ),
        .O(\B_inter_reg[9] ));
  LUT5 #(
    .INIT(32'h000088C0)) 
    \B_inter[3]_i_32 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[8]_i_27_0 ),
        .I2(ALU_in2[2]),
        .I3(ALU_in1[1]),
        .I4(ALU_in1[2]),
        .O(\B_inter_reg[0]_10 ));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_46 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[3]),
        .O(\B_inter_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_47 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[2]),
        .O(\B_inter_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_48 
       (.I0(ALU_in2[1]),
        .I1(ALU_in1[1]),
        .O(\B_inter_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_49 
       (.I0(ALU_in2[0]),
        .I1(ALU_in1[0]),
        .O(\B_inter_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_5__0 
       (.I0(\B_inter[8]_i_21_n_0 ),
        .I1(\B_inter[4]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[6]_i_19_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[0]_i_19_n_0 ),
        .O(\B_inter_reg[7]_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_62 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[3]),
        .O(\B_inter_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_63 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[2]),
        .O(\B_inter_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_64 
       (.I0(ALU_in2[1]),
        .I1(ALU_in1[1]),
        .O(\B_inter_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \B_inter[3]_i_65 
       (.I0(ALU_in2[0]),
        .I1(ALU_in1[0]),
        .O(\B_inter_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h3A0AFFFF3A0A0000)) 
    \B_inter[3]_i_66 
       (.I0(Q[15]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(\B_inter[18]_i_10__1_0 [25]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[9]),
        .O(\B_inter[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_10__1 
       (.I0(\B_inter[10]_i_21_n_0 ),
        .I1(\B_inter[6]_i_19_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[8]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[4]_i_21_n_0 ),
        .O(\B_inter_reg[7]_10 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[4]_i_13__1 
       (.I0(ALU_in2[1]),
        .I1(\B_inter_reg[10]_0 ),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[3]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[9]_i_15 ),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_16 
       (.I0(\B_inter[10]_i_23_n_0 ),
        .I1(\B_inter[6]_i_19_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[8]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[4]_i_21_n_0 ),
        .O(\B_inter_reg[7]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \B_inter[4]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[4]_i_26_n_0 ),
        .I3(ALU_in1[0]),
        .I4(\B_inter[5]_i_23_n_0 ),
        .I5(\B_inter[4]_i_6__1 ),
        .O(\B_inter_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[4]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [4]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[4]),
        .O(ALU_in2[4]));
  LUT6 #(
    .INIT(64'hFFFFF100F100F100)) 
    \B_inter[4]_i_1__3 
       (.I0(\B_inter_reg[4]_1 ),
        .I1(\B_inter_reg[4]_2 ),
        .I2(\B_inter[4]_i_3__1_n_0 ),
        .I3(\B_inter[4]_i_4__1_n_0 ),
        .I4(\B_inter_reg[9]_1 [2]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .O(WriteData[2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[4]_i_21 
       (.I0(ALU_in2[5]),
        .I1(ALU_in2[21]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[29]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[13]),
        .O(\B_inter[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDF10DF10DF101010)) 
    \B_inter[4]_i_23 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\FSM_onehot_pr_state_reg[3]_5 ),
        .I2(\B_inter[29]_i_10__1 ),
        .I3(Q[10]),
        .I4(\B_inter[29]_i_10__1_0 ),
        .I5(\FSM_onehot_pr_state_reg[3]_6 ),
        .O(\B_inter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_24 
       (.I0(\B_inter[9]_i_23_n_0 ),
        .I1(\B_inter[5]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[7]_i_29_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter_reg[4] ),
        .O(\B_inter_reg[7]_6 ));
  LUT5 #(
    .INIT(32'h000088C0)) 
    \B_inter[4]_i_26 
       (.I0(ALU_in2[1]),
        .I1(\B_inter[8]_i_27_0 ),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[1]),
        .I4(ALU_in1[2]),
        .O(\B_inter[4]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \B_inter[4]_i_3__1 
       (.I0(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I1(\B_inter_reg[31]_6 [0]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .O(\B_inter[4]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0B0A)) 
    \B_inter[4]_i_4__1 
       (.I0(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I3(\MemoryAddress[31]_0 [4]),
        .O(\B_inter[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_10__1 
       (.I0(\B_inter[11]_i_25_n_0 ),
        .I1(\B_inter[7]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[9]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[5]_i_21_n_0 ),
        .O(\B_inter_reg[7]_13 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[5]_i_13__1 
       (.I0(ALU_in2[2]),
        .I1(SHAMT_sig[0]),
        .I2(ALU_in2[0]),
        .I3(SHAMT_sig[1]),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in2[4]),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_16 
       (.I0(\B_inter[11]_i_29_n_0 ),
        .I1(\B_inter[7]_i_29_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[9]_i_23_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[5]_i_21_n_0 ),
        .O(\B_inter_reg[7]_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[5]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[6]_i_23_n_0 ),
        .I3(\B_inter[5]_i_23_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[5]_i_6__1 ),
        .O(\B_inter_reg[0]_12 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[5]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [5]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[5]),
        .O(ALU_in2[5]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \B_inter[5]_i_1__3 
       (.I0(\B_inter_reg[9]_1 [3]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter[5]_i_2__1_n_0 ),
        .I3(\B_inter[5]_i_3__1_n_0 ),
        .I4(\B_inter_reg[4]_1 ),
        .O(WriteData[3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[5]_i_21 
       (.I0(ALU_in2[6]),
        .I1(ALU_in2[22]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[30]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[14]),
        .O(\B_inter[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[5]_i_23 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[1]),
        .I2(ALU_in2[0]),
        .I3(ALU_in1[2]),
        .I4(\B_inter[8]_i_27_0 ),
        .I5(ALU_in2[4]),
        .O(\B_inter[5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \B_inter[5]_i_2__1 
       (.I0(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I1(\MemoryAddress[31]_0 [5]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(\B_inter[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \B_inter[5]_i_3__1 
       (.I0(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I1(\B_inter_reg[31]_6 [1]),
        .I2(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(\B_inter[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_10__1 
       (.I0(\B_inter[12]_i_21_n_0 ),
        .I1(\B_inter[8]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[10]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[6]_i_19_n_0 ),
        .O(\B_inter_reg[7]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_14 
       (.I0(\B_inter[12]_i_25_n_0 ),
        .I1(\B_inter[8]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[10]_i_23_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[6]_i_19_n_0 ),
        .O(\B_inter_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[6]_i_16 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[7]_i_31_n_0 ),
        .I3(\B_inter[6]_i_23_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[6]_i_6__1 ),
        .O(\B_inter_reg[0]_13 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[6]_i_17 
       (.I0(\B_inter[18]_i_10__1_0 [6]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[6]),
        .O(ALU_in2[6]));
  LUT6 #(
    .INIT(64'hFCFC0C0CFA0AFA0A)) 
    \B_inter[6]_i_19 
       (.I0(ALU_in2[7]),
        .I1(ALU_in2[23]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[15]),
        .I4(ALU_in2[31]),
        .I5(\B_inter_reg[10] ),
        .O(\B_inter[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \B_inter[6]_i_1__3 
       (.I0(\B_inter_reg[9]_1 [4]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter_reg[31]_6 [2]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\MemoryAddress[31]_0 [6]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(WriteData[4]));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[6]_i_21 
       (.I0(ALU_in2[3]),
        .I1(SHAMT_sig[0]),
        .I2(ALU_in2[1]),
        .I3(SHAMT_sig[1]),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in2[5]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[6]_i_23 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[1]),
        .I2(ALU_in2[1]),
        .I3(ALU_in1[2]),
        .I4(\B_inter[8]_i_27_0 ),
        .I5(ALU_in2[5]),
        .O(\B_inter[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_10__1 
       (.I0(\B_inter[13]_i_21_n_0 ),
        .I1(\B_inter[9]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[11]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[7]_i_25_n_0 ),
        .O(\B_inter_reg[7]_55 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[7]_i_13__1 
       (.I0(ALU_in2[0]),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in2[4]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[7]_i_27_n_0 ),
        .O(\B_inter_reg[0]_30 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_16 
       (.I0(\B_inter[13]_i_25_n_0 ),
        .I1(\B_inter[9]_i_23_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[11]_i_29_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[7]_i_29_n_0 ),
        .O(\B_inter_reg[7]_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[7]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[8]_i_27_n_0 ),
        .I3(\B_inter[7]_i_31_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[7]_i_6__1 ),
        .O(\B_inter_reg[0]_14 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[7]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [7]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[7]),
        .O(ALU_in2[7]));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \B_inter[7]_i_1__3 
       (.I0(\B_inter_reg[9]_1 [5]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter_reg[31]_6 [3]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\MemoryAddress[31]_0 [7]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(WriteData[5]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[7]_i_25 
       (.I0(ALU_in2[16]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[24]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[8]),
        .O(\B_inter[7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \B_inter[7]_i_27 
       (.I0(ALU_in2[2]),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter_reg[10]_2 ),
        .I3(SHAMT_sig[2]),
        .I4(ALU_in2[6]),
        .O(\B_inter[7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[7]_i_29 
       (.I0(ALU_in2[16]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[24]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[8]),
        .O(\B_inter[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[7]_i_31 
       (.I0(ALU_in2[0]),
        .I1(ALU_in1[2]),
        .I2(\B_inter[8]_i_27_0 ),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[1]),
        .I5(\B_inter[7]_i_55_n_0 ),
        .O(\B_inter[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[7]_i_39 
       (.I0(\B_inter[18]_i_10__1_0 [7]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[7]),
        .I4(ALU_in1[7]),
        .O(\B_inter_reg[7] [3]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[7]_i_40 
       (.I0(\B_inter[18]_i_10__1_0 [6]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[6]),
        .I4(ALU_in1[6]),
        .O(\B_inter_reg[7] [2]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[7]_i_41 
       (.I0(\B_inter[18]_i_10__1_0 [5]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[5]),
        .I4(ALU_in1[5]),
        .O(\B_inter_reg[7] [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[7]_i_42 
       (.I0(ALU_in2[4]),
        .I1(\MemoryAddress[31] [4]),
        .I2(\FSM_onehot_pr_state_reg[7]_1 ),
        .I3(\B_inter_reg[31]_i_23 [0]),
        .O(\B_inter_reg[7] [0]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[7]_i_49 
       (.I0(\B_inter[18]_i_10__1_0 [7]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[7]),
        .I4(ALU_in1[7]),
        .O(\B_inter_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[7]_i_50 
       (.I0(\B_inter[18]_i_10__1_0 [6]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[6]),
        .I4(ALU_in1[6]),
        .O(\B_inter_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h2F20D0DF)) 
    \B_inter[7]_i_51 
       (.I0(\B_inter[18]_i_10__1_0 [5]),
        .I1(\FSM_onehot_pr_state_reg[3]_0 ),
        .I2(\FSM_onehot_pr_state_reg[7]_0 ),
        .I3(Q[5]),
        .I4(ALU_in1[5]),
        .O(\B_inter_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9A95)) 
    \B_inter[7]_i_52 
       (.I0(ALU_in2[4]),
        .I1(\MemoryAddress[31] [4]),
        .I2(\FSM_onehot_pr_state_reg[7]_3 ),
        .I3(\B_inter_reg[31]_i_23 [0]),
        .O(\B_inter_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hDF10DF10DF101010)) 
    \B_inter[7]_i_53 
       (.I0(\FSM_onehot_pr_state_reg[3]_2 ),
        .I1(\FSM_onehot_pr_state_reg[3]_5 ),
        .I2(\B_inter[29]_i_10__1 ),
        .I3(Q[10]),
        .I4(\B_inter[29]_i_10__1_0 ),
        .I5(\FSM_onehot_pr_state_reg[3]_6 ),
        .O(\B_inter_reg[10]_2 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \B_inter[7]_i_55 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[2]),
        .I2(\B_inter[8]_i_27_0 ),
        .I3(ALU_in2[6]),
        .O(\B_inter[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_10__1 
       (.I0(\B_inter[14]_i_21_n_0 ),
        .I1(\B_inter[10]_i_21_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[12]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[8]_i_21_n_0 ),
        .O(\B_inter_reg[7]_51 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[8]_i_13__1 
       (.I0(ALU_in2[1]),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in2[5]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[8]_i_23_n_0 ),
        .O(\B_inter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_16 
       (.I0(\B_inter[14]_i_25_n_0 ),
        .I1(\B_inter[10]_i_23_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[12]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[8]_i_25_n_0 ),
        .O(\B_inter_reg[7]_41 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[8]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[9]_i_25_n_0 ),
        .I3(\B_inter[8]_i_27_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[8]_i_6__1 ),
        .O(\B_inter_reg[0]_15 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[8]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [8]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[8]),
        .O(ALU_in2[8]));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \B_inter[8]_i_1__3 
       (.I0(\B_inter_reg[9]_1 [6]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter_reg[31]_6 [4]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\MemoryAddress[31]_0 [8]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(WriteData[6]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[8]_i_21 
       (.I0(ALU_in2[17]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[25]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[9]),
        .O(\B_inter[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \B_inter[8]_i_23 
       (.I0(ALU_in2[3]),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter_reg[10] ),
        .I3(\B_inter[8]_i_13__1_0 ),
        .I4(ALU_in2[7]),
        .O(\B_inter[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[8]_i_25 
       (.I0(ALU_in2[17]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[25]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[9]),
        .O(\B_inter[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[8]_i_27 
       (.I0(ALU_in2[1]),
        .I1(ALU_in1[2]),
        .I2(\B_inter[8]_i_27_0 ),
        .I3(ALU_in2[5]),
        .I4(ALU_in1[1]),
        .I5(\B_inter[8]_i_29_n_0 ),
        .O(\B_inter[8]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \B_inter[8]_i_29 
       (.I0(ALU_in2[3]),
        .I1(ALU_in1[2]),
        .I2(\B_inter[8]_i_27_0 ),
        .I3(ALU_in2[7]),
        .O(\B_inter[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_10__1 
       (.I0(\B_inter[15]_i_26_n_0 ),
        .I1(\B_inter[11]_i_25_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[13]_i_21_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[9]_i_21_n_0 ),
        .O(\B_inter_reg[7]_56 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[9]_i_13__1 
       (.I0(ALU_in2[2]),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in2[6]),
        .I4(SHAMT_sig[0]),
        .I5(\B_inter[11]_i_27_n_0 ),
        .O(\B_inter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_16 
       (.I0(\B_inter[15]_i_31_n_0 ),
        .I1(\B_inter[11]_i_29_n_0 ),
        .I2(SHAMT_sig[0]),
        .I3(\B_inter[13]_i_25_n_0 ),
        .I4(\B_inter[9]_i_15 ),
        .I5(\B_inter[9]_i_23_n_0 ),
        .O(\B_inter_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11001010)) 
    \B_inter[9]_i_18 
       (.I0(\B_inter_reg[27]_2 [0]),
        .I1(\B_inter_reg[27]_3 ),
        .I2(\B_inter[10]_i_25_n_0 ),
        .I3(\B_inter[9]_i_25_n_0 ),
        .I4(ALU_in1[0]),
        .I5(\B_inter[9]_i_6__1 ),
        .O(\B_inter_reg[0]_16 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \B_inter[9]_i_19 
       (.I0(\B_inter[18]_i_10__1_0 [9]),
        .I1(\B_inter[30]_i_28_n_0 ),
        .I2(RegWrite_reg_i_1_n_0),
        .I3(\FSM_onehot_pr_state_reg[7]_0 ),
        .I4(Q[9]),
        .O(ALU_in2[9]));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \B_inter[9]_i_1__4 
       (.I0(\B_inter_reg[9]_1 [7]),
        .I1(\FSM_onehot_pr_state_reg[4]_0 [2]),
        .I2(\B_inter_reg[31]_6 [5]),
        .I3(\FSM_onehot_pr_state_reg[4]_0 [0]),
        .I4(\MemoryAddress[31]_0 [9]),
        .I5(\FSM_onehot_pr_state_reg[4]_0 [1]),
        .O(WriteData[7]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[9]_i_21 
       (.I0(ALU_in2[18]),
        .I1(ALU_in2[31]),
        .I2(\B_inter[8]_i_13__1_0 ),
        .I3(ALU_in2[26]),
        .I4(\B_inter_reg[10] ),
        .I5(ALU_in2[10]),
        .O(\B_inter[9]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[9]_i_23 
       (.I0(ALU_in2[18]),
        .I1(\B_inter[8]_i_13__1_0 ),
        .I2(ALU_in2[26]),
        .I3(\B_inter_reg[10] ),
        .I4(ALU_in2[10]),
        .O(\B_inter[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[9]_i_25 
       (.I0(ALU_in2[2]),
        .I1(ALU_in1[2]),
        .I2(\B_inter[8]_i_27_0 ),
        .I3(ALU_in2[6]),
        .I4(ALU_in1[1]),
        .I5(\B_inter[11]_i_52_n_0 ),
        .O(\B_inter[9]_i_25_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[10] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[10]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[10] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_onehot_nx_state_reg[10]_i_1 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_nx_state_reg[10]_i_2_n_0 ),
        .O(\FSM_onehot_nx_state_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_nx_state_reg[10]_i_2 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .O(\FSM_onehot_nx_state_reg[10]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[11] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[11]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[11] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_nx_state_reg[11]_i_1 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .I3(\FSM_onehot_nx_state_reg[11]_i_2_n_0 ),
        .I4(\FSM_onehot_nx_state_reg[11]_i_3_n_0 ),
        .I5(\FSM_onehot_nx_state_reg[11]_i_4_n_0 ),
        .O(\FSM_onehot_nx_state_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_nx_state_reg[11]_i_2 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .O(\FSM_onehot_nx_state_reg[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_nx_state_reg[11]_i_3 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .O(\FSM_onehot_nx_state_reg[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_nx_state_reg[11]_i_4 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .O(\FSM_onehot_nx_state_reg[11]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[12] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [5]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[13] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [6]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[13] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_onehot_nx_state_reg[13]_i_2 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .O(\FSM_onehot_pr_state_reg[1]_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[14] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[14]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[14] ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \FSM_onehot_nx_state_reg[14]_i_1 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I1(\FSM_onehot_nx_state_reg[14]_i_2_n_0 ),
        .I2(\FSM_onehot_nx_state_reg[14]_i_3_n_0 ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I5(\FSM_onehot_nx_state_reg[14]_i_4_n_0 ),
        .O(\FSM_onehot_nx_state_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_nx_state_reg[14]_i_2 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .O(\FSM_onehot_nx_state_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_nx_state_reg[14]_i_3 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .O(\FSM_onehot_nx_state_reg[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_nx_state_reg[14]_i_4 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .O(\FSM_onehot_nx_state_reg[14]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[15] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[15]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[15] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_nx_state_reg[15]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[17]_i_3_n_0 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .O(\FSM_onehot_nx_state_reg[15]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[16] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [7]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[16] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[17] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[17]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[17] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_nx_state_reg[17]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[17]_i_3_n_0 ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[15] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .O(\FSM_onehot_nx_state_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \FSM_onehot_nx_state_reg[17]_i_2 
       (.I0(\FSM_onehot_pr_state_reg[17]_2 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I2(\FSM_onehot_nx_state_reg[17]_i_5_n_0 ),
        .I3(\FSM_onehot_nx_state_reg[17]_i_6_n_0 ),
        .O(nx_state__0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_onehot_nx_state_reg[17]_i_3 
       (.I0(\FSM_onehot_nx_state_reg[17]_i_7_n_0 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I4(\FSM_onehot_nx_state_reg[17]_i_8_n_0 ),
        .O(\FSM_onehot_nx_state_reg[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_nx_state_reg[17]_i_5 
       (.I0(\FSM_onehot_nx_state_reg[14]_i_3_n_0 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .O(\FSM_onehot_nx_state_reg[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_nx_state_reg[17]_i_6 
       (.I0(\FSM_onehot_nx_state_reg[14]_i_4_n_0 ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[15] ),
        .O(\FSM_onehot_nx_state_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_nx_state_reg[17]_i_7 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .O(\FSM_onehot_nx_state_reg[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_nx_state_reg[17]_i_8 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .O(\FSM_onehot_nx_state_reg[17]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b1)) 
    \FSM_onehot_nx_state_reg[1] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[1]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFF00FFF4)) 
    \FSM_onehot_nx_state_reg[1]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[1]_i_2_n_0 ),
        .I1(\FSM_onehot_nx_state_reg[1]_i_3_n_0 ),
        .I2(\FSM_onehot_pr_state_reg[1]_1 ),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .O(\FSM_onehot_nx_state_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    \FSM_onehot_nx_state_reg[1]_i_2 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_nx_state_reg[1]_i_4_n_0 ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I5(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .O(\FSM_onehot_nx_state_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFB)) 
    \FSM_onehot_nx_state_reg[1]_i_3 
       (.I0(\FSM_onehot_nx_state_reg[1]_i_5_n_0 ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I2(\FSM_onehot_pr_state_reg_n_0_[15] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[13] ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .O(\FSM_onehot_nx_state_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_nx_state_reg[1]_i_4 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [5]),
        .I1(\FSM_onehot_pr_state_reg_n_0_[10] ),
        .O(\FSM_onehot_nx_state_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_nx_state_reg[1]_i_5 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [6]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I5(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .O(\FSM_onehot_nx_state_reg[1]_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[2] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[2]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_nx_state_reg[2]_i_1 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .O(\FSM_onehot_nx_state_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[3] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [0]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[4] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [1]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[5] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [2]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[6] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[6]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[6] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_nx_state_reg[6]_i_1 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I3(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .O(\FSM_onehot_nx_state_reg[6]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[7] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [3]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[8] 
       (.CLR(1'b0),
        .D(\FSM_onehot_nx_state_reg[8]_i_1_n_0 ),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_onehot_nx_state_reg[8]_i_1 
       (.I0(\FSM_onehot_pr_state_reg[17]_0 [2]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [1]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I5(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .O(\FSM_onehot_nx_state_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_nx_state_reg[9] 
       (.CLR(1'b0),
        .D(\FSM_onehot_pr_state_reg[16]_0 [4]),
        .G(nx_state__0),
        .GE(1'b1),
        .Q(\FSM_onehot_nx_state_reg_n_0_[9] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RST),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [0]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[10] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[10] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[11] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [6]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[12] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[12] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[13] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[13] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[14] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [7]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[15] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[15] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[16] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[16] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[17] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [8]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b1)) 
    \FSM_onehot_pr_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [1]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [2]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [3]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [4]));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[7] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_pr_state_reg_n_0_[8] ));
  (* FSM_ENCODED_STATES = "loadtemp:000100000000000000,loadexe:000010000000000000,clocompl:000001000000000000,exer:000000000000100000,storecompl:100000000000000000,instrd:000000000000000100,storeexe:010000000000000000,instrf:000000000000000010,multcompl:000000000000010000,start:000000000000000001,jumpcompl:000000000000001000,branchexe:000000001000000000,icompl:000000000100000000,bcompl:000000100000000000,branchtemp:000000010000000000,rcompl:000000000001000000,loadcompl:001000000000000000,exei:000000000010000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_pr_state_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(RST),
        .D(\FSM_onehot_nx_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_pr_state_reg[17]_0 [5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[0]_INST_0 
       (.I0(\MemoryAddress[31]_0 [0]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [0]),
        .O(MemoryAddress[0]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[10]_INST_0 
       (.I0(\MemoryAddress[31]_0 [10]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [10]),
        .O(MemoryAddress[10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[11]_INST_0 
       (.I0(\MemoryAddress[31]_0 [11]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [11]),
        .O(MemoryAddress[11]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[12]_INST_0 
       (.I0(\MemoryAddress[31]_0 [12]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [12]),
        .O(MemoryAddress[12]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[13]_INST_0 
       (.I0(\MemoryAddress[31]_0 [13]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [13]),
        .O(MemoryAddress[13]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[14]_INST_0 
       (.I0(\MemoryAddress[31]_0 [14]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [14]),
        .O(MemoryAddress[14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[15]_INST_0 
       (.I0(\MemoryAddress[31]_0 [15]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [15]),
        .O(MemoryAddress[15]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[16]_INST_0 
       (.I0(\MemoryAddress[31]_0 [16]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [16]),
        .O(MemoryAddress[16]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[17]_INST_0 
       (.I0(\MemoryAddress[31]_0 [17]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [17]),
        .O(MemoryAddress[17]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[18]_INST_0 
       (.I0(\MemoryAddress[31]_0 [18]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [18]),
        .O(MemoryAddress[18]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[19]_INST_0 
       (.I0(\MemoryAddress[31]_0 [19]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [19]),
        .O(MemoryAddress[19]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[1]_INST_0 
       (.I0(\MemoryAddress[31]_0 [1]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [1]),
        .O(MemoryAddress[1]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[20]_INST_0 
       (.I0(\MemoryAddress[31]_0 [20]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [20]),
        .O(MemoryAddress[20]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[21]_INST_0 
       (.I0(\MemoryAddress[31]_0 [21]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [21]),
        .O(MemoryAddress[21]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[22]_INST_0 
       (.I0(\MemoryAddress[31]_0 [22]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [22]),
        .O(MemoryAddress[22]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[23]_INST_0 
       (.I0(\MemoryAddress[31]_0 [23]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [23]),
        .O(MemoryAddress[23]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[24]_INST_0 
       (.I0(\MemoryAddress[31]_0 [24]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [24]),
        .O(MemoryAddress[24]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[25]_INST_0 
       (.I0(\MemoryAddress[31]_0 [25]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [25]),
        .O(MemoryAddress[25]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[26]_INST_0 
       (.I0(\MemoryAddress[31]_0 [26]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [26]),
        .O(MemoryAddress[26]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[27]_INST_0 
       (.I0(\MemoryAddress[31]_0 [27]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [27]),
        .O(MemoryAddress[27]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[28]_INST_0 
       (.I0(\MemoryAddress[31]_0 [28]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [28]),
        .O(MemoryAddress[28]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[29]_INST_0 
       (.I0(\MemoryAddress[31]_0 [29]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [29]),
        .O(MemoryAddress[29]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[2]_INST_0 
       (.I0(\MemoryAddress[31]_0 [2]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [2]),
        .O(MemoryAddress[2]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[30]_INST_0 
       (.I0(\MemoryAddress[31]_0 [30]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [30]),
        .O(MemoryAddress[30]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[31]_INST_0 
       (.I0(\MemoryAddress[31]_0 [31]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [31]),
        .O(MemoryAddress[31]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[3]_INST_0 
       (.I0(\MemoryAddress[31]_0 [3]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [3]),
        .O(MemoryAddress[3]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[4]_INST_0 
       (.I0(\MemoryAddress[31]_0 [4]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [4]),
        .O(MemoryAddress[4]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[5]_INST_0 
       (.I0(\MemoryAddress[31]_0 [5]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [5]),
        .O(MemoryAddress[5]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[6]_INST_0 
       (.I0(\MemoryAddress[31]_0 [6]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [6]),
        .O(MemoryAddress[6]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[7]_INST_0 
       (.I0(\MemoryAddress[31]_0 [7]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [7]),
        .O(MemoryAddress[7]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[8]_INST_0 
       (.I0(\MemoryAddress[31]_0 [8]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [8]),
        .O(MemoryAddress[8]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \MemoryAddress[9]_INST_0 
       (.I0(\MemoryAddress[31]_0 [9]),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [7]),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\MemoryAddress[31] [9]),
        .O(MemoryAddress[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \MemtoReg_reg[0] 
       (.CLR(1'b0),
        .D(\MemtoReg_reg[0]_i_1_n_0 ),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_pr_state_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \MemtoReg_reg[0]_i_1 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[15] ),
        .O(\MemtoReg_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \MemtoReg_reg[1] 
       (.CLR(1'b0),
        .D(\MemtoReg_reg[1]_i_1_n_0 ),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_pr_state_reg[4]_0 [1]));
  LUT3 #(
    .INIT(8'hEA)) 
    \MemtoReg_reg[1]_i_1 
       (.I0(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I1(\MemtoReg_reg[1]_0 ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .O(\MemtoReg_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \MemtoReg_reg[2] 
       (.CLR(1'b0),
        .D(\B_inter_reg[4]_3 ),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_onehot_pr_state_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    \MemtoReg_reg[2]_i_2 
       (.I0(\MemtoReg_reg[2]_0 ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .I2(\MemtoReg_reg[2]_i_5_n_0 ),
        .I3(\FSM_onehot_nx_state_reg[11]_i_2_n_0 ),
        .I4(\FSM_onehot_pr_state_reg[17]_0 [0]),
        .I5(\FSM_onehot_pr_state_reg[17]_0 [3]),
        .O(\MemtoReg_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \MemtoReg_reg[2]_i_5 
       (.I0(\FSM_onehot_nx_state_reg[17]_i_6_n_0 ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [8]),
        .I3(\FSM_onehot_pr_state_reg_n_0_[16] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I5(\FSM_onehot_pr_state_reg_n_0_[7] ),
        .O(\MemtoReg_reg[2]_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    RegDst_reg
       (.CLR(1'b0),
        .D(RegDst_reg_i_1_n_0),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(RegDst));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    RegDst_reg_i_1
       (.I0(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I1(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .O(RegDst_reg_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    RegWrite_reg
       (.CLR(1'b0),
        .D(RegWrite_reg_i_1_n_0),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(RegWrite));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RegWrite_reg_i_1
       (.I0(\FSM_onehot_pr_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_pr_state_reg[17]_0 [4]),
        .I2(\FSM_onehot_pr_state_reg_n_0_[12] ),
        .I3(\FSM_onehot_pr_state_reg_n_0_[15] ),
        .I4(\FSM_onehot_pr_state_reg_n_0_[8] ),
        .O(RegWrite_reg_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg
   (\B_inter_reg[17]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_1 ,
    Q,
    \B_inter[2]_i_19 ,
    \B_inter[2]_i_19_0 ,
    \B_inter_reg[3]_2 ,
    \B_inter_reg[3]_3 ,
    \B_inter_reg[31]_1 ,
    D,
    CLK,
    RST);
  output \B_inter_reg[17]_0 ;
  output [31:0]\B_inter_reg[31]_0 ;
  output \B_inter_reg[17]_1 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[3]_1 ;
  input [1:0]Q;
  input [1:0]\B_inter[2]_i_19 ;
  input \B_inter[2]_i_19_0 ;
  input [3:0]\B_inter_reg[3]_2 ;
  input [1:0]\B_inter_reg[3]_3 ;
  input [0:0]\B_inter_reg[31]_1 ;
  input [31:0]D;
  input CLK;
  input RST;

  wire \B_inter[0]_i_3__1_n_0 ;
  wire \B_inter[0]_i_4__1_n_0 ;
  wire \B_inter[0]_i_5__0_n_0 ;
  wire \B_inter[0]_i_6__2_n_0 ;
  wire \B_inter[0]_i_7__2_n_0 ;
  wire \B_inter[0]_i_8__2_n_0 ;
  wire \B_inter[0]_i_9__2_n_0 ;
  wire \B_inter[1]_i_3__1_n_0 ;
  wire \B_inter[1]_i_4__1_n_0 ;
  wire \B_inter[1]_i_5__1_n_0 ;
  wire [1:0]\B_inter[2]_i_19 ;
  wire \B_inter[2]_i_19_0 ;
  wire \B_inter[2]_i_3__1_n_0 ;
  wire \B_inter[2]_i_4__1_n_0 ;
  wire \B_inter[2]_i_5__1_n_0 ;
  wire \B_inter[3]_i_3__1_n_0 ;
  wire \B_inter[3]_i_4__1_n_0 ;
  wire \B_inter[3]_i_5__1_n_0 ;
  wire \B_inter[4]_i_5__0_n_0 ;
  wire \B_inter[5]_i_10__2_n_0 ;
  wire \B_inter[5]_i_11__2_n_0 ;
  wire \B_inter[5]_i_12__2_n_0 ;
  wire \B_inter[5]_i_13__2_n_0 ;
  wire \B_inter[5]_i_14__0_n_0 ;
  wire \B_inter[5]_i_15__0_n_0 ;
  wire \B_inter[5]_i_16__0_n_0 ;
  wire \B_inter[5]_i_17__0_n_0 ;
  wire \B_inter[5]_i_18__0_n_0 ;
  wire \B_inter[5]_i_19__0_n_0 ;
  wire \B_inter[5]_i_20__0_n_0 ;
  wire \B_inter[5]_i_21__0_n_0 ;
  wire \B_inter[5]_i_22__0_n_0 ;
  wire \B_inter[5]_i_23__0_n_0 ;
  wire \B_inter[5]_i_24__0_n_0 ;
  wire \B_inter[5]_i_25__0_n_0 ;
  wire \B_inter[5]_i_26_n_0 ;
  wire \B_inter[5]_i_27_n_0 ;
  wire \B_inter[5]_i_28_n_0 ;
  wire \B_inter[5]_i_29_n_0 ;
  wire \B_inter[5]_i_30_n_0 ;
  wire \B_inter[5]_i_31_n_0 ;
  wire \B_inter[5]_i_32_n_0 ;
  wire \B_inter[5]_i_5__0_n_0 ;
  wire \B_inter[5]_i_6__2_n_0 ;
  wire \B_inter[5]_i_7__2_n_0 ;
  wire \B_inter[5]_i_8__2_n_0 ;
  wire \B_inter[5]_i_9__2_n_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[2]_0 ;
  wire [31:0]\B_inter_reg[31]_0 ;
  wire [0:0]\B_inter_reg[31]_1 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire [3:0]\B_inter_reg[3]_2 ;
  wire [1:0]\B_inter_reg[3]_3 ;
  wire CLK;
  wire [31:0]D;
  wire [1:0]Q;
  wire RST;

  LUT6 #(
    .INIT(64'hFF1FFFFFFF1F0000)) 
    \B_inter[0]_i_2__1 
       (.I0(\B_inter[1]_i_3__1_n_0 ),
        .I1(\B_inter[0]_i_3__1_n_0 ),
        .I2(\B_inter[0]_i_4__1_n_0 ),
        .I3(\B_inter[0]_i_5__0_n_0 ),
        .I4(Q[1]),
        .I5(\B_inter_reg[3]_2 [0]),
        .O(\B_inter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h08AAAAAAAAAAAAAA)) 
    \B_inter[0]_i_3__1 
       (.I0(\B_inter[0]_i_6__2_n_0 ),
        .I1(\B_inter_reg[31]_0 [16]),
        .I2(\B_inter_reg[31]_0 [15]),
        .I3(\B_inter_reg[31]_0 [18]),
        .I4(\B_inter_reg[31]_0 [17]),
        .I5(\B_inter[4]_i_5__0_n_0 ),
        .O(\B_inter[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD000FF00)) 
    \B_inter[0]_i_4__1 
       (.I0(\B_inter_reg[31]_0 [25]),
        .I1(\B_inter_reg[31]_0 [24]),
        .I2(\B_inter_reg[31]_0 [26]),
        .I3(\B_inter_reg[31]_0 [28]),
        .I4(\B_inter_reg[31]_0 [27]),
        .I5(\B_inter[0]_i_7__2_n_0 ),
        .O(\B_inter[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h1011555510111011)) 
    \B_inter[0]_i_5__0 
       (.I0(\B_inter[5]_i_11__2_n_0 ),
        .I1(\B_inter[0]_i_8__2_n_0 ),
        .I2(\B_inter_reg[31]_0 [3]),
        .I3(\B_inter_reg[31]_0 [4]),
        .I4(\B_inter_reg[31]_0 [30]),
        .I5(\B_inter_reg[31]_0 [31]),
        .O(\B_inter[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA200FF00)) 
    \B_inter[0]_i_6__2 
       (.I0(\B_inter_reg[31]_0 [20]),
        .I1(\B_inter_reg[31]_0 [19]),
        .I2(\B_inter_reg[31]_0 [18]),
        .I3(\B_inter_reg[31]_0 [22]),
        .I4(\B_inter_reg[31]_0 [21]),
        .I5(\B_inter[0]_i_9__2_n_0 ),
        .O(\B_inter[0]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \B_inter[0]_i_7__2 
       (.I0(\B_inter_reg[31]_0 [31]),
        .I1(\B_inter_reg[31]_0 [30]),
        .I2(\B_inter_reg[31]_0 [29]),
        .O(\B_inter[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \B_inter[0]_i_8__2 
       (.I0(\B_inter_reg[31]_0 [6]),
        .I1(\B_inter_reg[31]_0 [5]),
        .I2(\B_inter[5]_i_26_n_0 ),
        .I3(\B_inter[5]_i_25__0_n_0 ),
        .I4(\B_inter_reg[31]_0 [10]),
        .I5(\B_inter_reg[31]_0 [7]),
        .O(\B_inter[0]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \B_inter[0]_i_9__2 
       (.I0(\B_inter_reg[31]_0 [25]),
        .I1(\B_inter[5]_i_16__0_n_0 ),
        .I2(\B_inter_reg[31]_0 [24]),
        .I3(\B_inter_reg[31]_0 [23]),
        .O(\B_inter[0]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \B_inter[10]_i_27 
       (.I0(\B_inter_reg[31]_0 [3]),
        .I1(\B_inter[2]_i_19 [0]),
        .I2(\B_inter_reg[31]_0 [4]),
        .I3(\B_inter[2]_i_19_0 ),
        .I4(\B_inter[2]_i_19 [1]),
        .O(\B_inter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h99009900F0FFF000)) 
    \B_inter[1]_i_2__1 
       (.I0(\B_inter[1]_i_3__1_n_0 ),
        .I1(\B_inter[1]_i_4__1_n_0 ),
        .I2(\B_inter_reg[3]_2 [1]),
        .I3(Q[0]),
        .I4(\B_inter_reg[3]_3 [0]),
        .I5(Q[1]),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0000000)) 
    \B_inter[1]_i_3__1 
       (.I0(\B_inter_reg[31]_0 [7]),
        .I1(\B_inter_reg[31]_0 [6]),
        .I2(\B_inter_reg[31]_0 [9]),
        .I3(\B_inter_reg[31]_0 [8]),
        .I4(\B_inter[5]_i_15__0_n_0 ),
        .I5(\B_inter[1]_i_5__1_n_0 ),
        .O(\B_inter[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_inter[1]_i_4__1 
       (.I0(\B_inter[5]_i_10__2_n_0 ),
        .I1(\B_inter[5]_i_9__2_n_0 ),
        .I2(\B_inter[5]_i_11__2_n_0 ),
        .O(\B_inter[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h00002F000000FFFF)) 
    \B_inter[1]_i_5__1 
       (.I0(\B_inter_reg[31]_0 [10]),
        .I1(\B_inter_reg[31]_0 [9]),
        .I2(\B_inter_reg[31]_0 [11]),
        .I3(\B_inter_reg[31]_0 [12]),
        .I4(\B_inter[5]_i_28_n_0 ),
        .I5(\B_inter_reg[31]_0 [13]),
        .O(\B_inter[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669FFFF96690000)) 
    \B_inter[2]_i_2__1 
       (.I0(\B_inter[2]_i_3__1_n_0 ),
        .I1(\B_inter[2]_i_4__1_n_0 ),
        .I2(\B_inter[5]_i_7__2_n_0 ),
        .I3(\B_inter[2]_i_5__1_n_0 ),
        .I4(Q[1]),
        .I5(\B_inter_reg[3]_2 [2]),
        .O(\B_inter_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \B_inter[2]_i_3__1 
       (.I0(\B_inter[1]_i_3__1_n_0 ),
        .I1(\B_inter[5]_i_11__2_n_0 ),
        .I2(\B_inter[5]_i_9__2_n_0 ),
        .I3(\B_inter[5]_i_10__2_n_0 ),
        .O(\B_inter[2]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \B_inter[2]_i_4__1 
       (.I0(\B_inter[5]_i_9__2_n_0 ),
        .I1(\B_inter[5]_i_10__2_n_0 ),
        .I2(\B_inter[5]_i_11__2_n_0 ),
        .O(\B_inter[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h5545454545454545)) 
    \B_inter[2]_i_5__1 
       (.I0(\B_inter[5]_i_13__2_n_0 ),
        .I1(\B_inter[5]_i_17__0_n_0 ),
        .I2(\B_inter_reg[31]_0 [19]),
        .I3(\B_inter_reg[31]_0 [18]),
        .I4(\B_inter_reg[31]_0 [17]),
        .I5(\B_inter_reg[31]_0 [16]),
        .O(\B_inter[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h66006600F0FFF000)) 
    \B_inter[3]_i_2__1 
       (.I0(\B_inter[5]_i_5__0_n_0 ),
        .I1(\B_inter[3]_i_3__1_n_0 ),
        .I2(\B_inter_reg[3]_2 [3]),
        .I3(Q[0]),
        .I4(\B_inter_reg[3]_3 [1]),
        .I5(Q[1]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hDD2DDDDDDDDDDDDD)) 
    \B_inter[3]_i_3__1 
       (.I0(\B_inter[2]_i_5__1_n_0 ),
        .I1(\B_inter[5]_i_7__2_n_0 ),
        .I2(\B_inter_reg[31]_0 [21]),
        .I3(\B_inter[5]_i_13__2_n_0 ),
        .I4(\B_inter_reg[31]_0 [20]),
        .I5(\B_inter[3]_i_4__1_n_0 ),
        .O(\B_inter[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \B_inter[3]_i_4__1 
       (.I0(\B_inter_reg[31]_0 [12]),
        .I1(\B_inter_reg[31]_0 [14]),
        .I2(\B_inter[3]_i_5__1_n_0 ),
        .I3(\B_inter_reg[31]_0 [13]),
        .I4(\B_inter_reg[31]_0 [11]),
        .I5(\B_inter_reg[31]_0 [10]),
        .O(\B_inter[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \B_inter[3]_i_5__1 
       (.I0(\B_inter_reg[31]_0 [15]),
        .I1(\B_inter_reg[31]_0 [16]),
        .I2(\B_inter_reg[31]_0 [17]),
        .I3(\B_inter[5]_i_17__0_n_0 ),
        .I4(\B_inter_reg[31]_0 [19]),
        .I5(\B_inter_reg[31]_0 [18]),
        .O(\B_inter[3]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \B_inter[4]_i_2__1 
       (.I0(\B_inter[4]_i_5__0_n_0 ),
        .I1(\B_inter_reg[31]_0 [17]),
        .I2(\B_inter_reg[31]_0 [18]),
        .I3(\B_inter_reg[31]_0 [16]),
        .O(\B_inter_reg[17]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \B_inter[4]_i_5__0 
       (.I0(\B_inter_reg[31]_0 [19]),
        .I1(\B_inter_reg[31]_0 [21]),
        .I2(\B_inter_reg[31]_0 [20]),
        .I3(\B_inter[5]_i_13__2_n_0 ),
        .O(\B_inter[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hADA10000ADA1ADA1)) 
    \B_inter[5]_i_10__2 
       (.I0(\B_inter[5]_i_23__0_n_0 ),
        .I1(\B_inter_reg[31]_0 [25]),
        .I2(\B_inter[5]_i_16__0_n_0 ),
        .I3(\B_inter_reg[31]_0 [24]),
        .I4(\B_inter[5]_i_24__0_n_0 ),
        .I5(\B_inter[5]_i_6__2_n_0 ),
        .O(\B_inter[5]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    \B_inter[5]_i_11__2 
       (.I0(\B_inter[5]_i_14__0_n_0 ),
        .I1(\B_inter_reg[31]_0 [1]),
        .I2(\B_inter_reg[31]_0 [0]),
        .I3(\B_inter_reg[31]_0 [3]),
        .I4(\B_inter_reg[31]_0 [2]),
        .O(\B_inter[5]_i_11__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \B_inter[5]_i_12__2 
       (.I0(\B_inter_reg[31]_0 [7]),
        .I1(\B_inter_reg[31]_0 [9]),
        .I2(\B_inter[3]_i_4__1_n_0 ),
        .I3(\B_inter_reg[31]_0 [8]),
        .O(\B_inter[5]_i_12__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \B_inter[5]_i_13__2 
       (.I0(\B_inter_reg[31]_0 [23]),
        .I1(\B_inter_reg[31]_0 [24]),
        .I2(\B_inter[5]_i_16__0_n_0 ),
        .I3(\B_inter_reg[31]_0 [25]),
        .I4(\B_inter_reg[31]_0 [22]),
        .O(\B_inter[5]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \B_inter[5]_i_14__0 
       (.I0(\B_inter_reg[31]_0 [4]),
        .I1(\B_inter_reg[31]_0 [7]),
        .I2(\B_inter_reg[31]_0 [10]),
        .I3(\B_inter[5]_i_25__0_n_0 ),
        .I4(\B_inter[5]_i_26_n_0 ),
        .I5(\B_inter[5]_i_27_n_0 ),
        .O(\B_inter[5]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \B_inter[5]_i_15__0 
       (.I0(\B_inter_reg[31]_0 [10]),
        .I1(\B_inter_reg[31]_0 [13]),
        .I2(\B_inter[5]_i_28_n_0 ),
        .I3(\B_inter_reg[31]_0 [12]),
        .I4(\B_inter_reg[31]_0 [11]),
        .O(\B_inter[5]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \B_inter[5]_i_16__0 
       (.I0(\B_inter_reg[31]_0 [27]),
        .I1(\B_inter_reg[31]_0 [26]),
        .I2(\B_inter_reg[31]_0 [31]),
        .I3(\B_inter_reg[31]_0 [30]),
        .I4(\B_inter_reg[31]_0 [29]),
        .I5(\B_inter_reg[31]_0 [28]),
        .O(\B_inter[5]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \B_inter[5]_i_17__0 
       (.I0(\B_inter_reg[31]_0 [21]),
        .I1(\B_inter[5]_i_13__2_n_0 ),
        .I2(\B_inter_reg[31]_0 [20]),
        .O(\B_inter[5]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \B_inter[5]_i_18__0 
       (.I0(\B_inter_reg[31]_0 [19]),
        .I1(\B_inter_reg[31]_0 [18]),
        .O(\B_inter[5]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00B00000)) 
    \B_inter[5]_i_19__0 
       (.I0(\B_inter_reg[31]_0 [18]),
        .I1(\B_inter_reg[31]_0 [19]),
        .I2(\B_inter_reg[31]_0 [20]),
        .I3(\B_inter[5]_i_13__2_n_0 ),
        .I4(\B_inter_reg[31]_0 [21]),
        .O(\B_inter[5]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_inter[5]_i_20__0 
       (.I0(\B_inter_reg[31]_0 [1]),
        .I1(\B_inter_reg[31]_0 [2]),
        .I2(\B_inter_reg[31]_0 [3]),
        .O(\B_inter[5]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000020002000)) 
    \B_inter[5]_i_21__0 
       (.I0(\B_inter_reg[31]_0 [13]),
        .I1(\B_inter[5]_i_28_n_0 ),
        .I2(\B_inter_reg[31]_0 [12]),
        .I3(\B_inter_reg[31]_0 [11]),
        .I4(\B_inter_reg[31]_0 [9]),
        .I5(\B_inter_reg[31]_0 [10]),
        .O(\B_inter[5]_i_21__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000B000)) 
    \B_inter[5]_i_22__0 
       (.I0(\B_inter_reg[31]_0 [18]),
        .I1(\B_inter_reg[31]_0 [19]),
        .I2(\B_inter_reg[31]_0 [21]),
        .I3(\B_inter_reg[31]_0 [20]),
        .I4(\B_inter[5]_i_13__2_n_0 ),
        .O(\B_inter[5]_i_22__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \B_inter[5]_i_23__0 
       (.I0(\B_inter_reg[31]_0 [28]),
        .I1(\B_inter_reg[31]_0 [29]),
        .I2(\B_inter_reg[31]_0 [30]),
        .I3(\B_inter_reg[31]_0 [31]),
        .O(\B_inter[5]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0B0F030F030F030)) 
    \B_inter[5]_i_24__0 
       (.I0(\B_inter_reg[31]_0 [7]),
        .I1(\B_inter_reg[31]_0 [10]),
        .I2(\B_inter[5]_i_29_n_0 ),
        .I3(\B_inter[5]_i_30_n_0 ),
        .I4(\B_inter_reg[31]_0 [8]),
        .I5(\B_inter_reg[31]_0 [9]),
        .O(\B_inter[5]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \B_inter[5]_i_25__0 
       (.I0(\B_inter_reg[31]_0 [11]),
        .I1(\B_inter_reg[31]_0 [12]),
        .I2(\B_inter_reg[31]_0 [16]),
        .I3(\B_inter[5]_i_31_n_0 ),
        .I4(\B_inter[5]_i_32_n_0 ),
        .I5(\B_inter_reg[31]_0 [13]),
        .O(\B_inter[5]_i_25__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \B_inter[5]_i_26 
       (.I0(\B_inter_reg[31]_0 [8]),
        .I1(\B_inter_reg[31]_0 [9]),
        .O(\B_inter[5]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \B_inter[5]_i_27 
       (.I0(\B_inter_reg[31]_0 [5]),
        .I1(\B_inter_reg[31]_0 [6]),
        .O(\B_inter[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \B_inter[5]_i_28 
       (.I0(\B_inter_reg[31]_0 [16]),
        .I1(\B_inter_reg[31]_0 [18]),
        .I2(\B_inter_reg[31]_0 [17]),
        .I3(\B_inter[4]_i_5__0_n_0 ),
        .I4(\B_inter_reg[31]_0 [15]),
        .I5(\B_inter_reg[31]_0 [14]),
        .O(\B_inter[5]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \B_inter[5]_i_29 
       (.I0(\B_inter_reg[31]_0 [13]),
        .I1(\B_inter_reg[31]_0 [14]),
        .I2(\B_inter_reg[31]_0 [15]),
        .I3(\B_inter[5]_i_31_n_0 ),
        .I4(\B_inter_reg[31]_0 [16]),
        .O(\B_inter[5]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \B_inter[5]_i_30 
       (.I0(\B_inter_reg[31]_0 [12]),
        .I1(\B_inter_reg[31]_0 [11]),
        .O(\B_inter[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \B_inter[5]_i_31 
       (.I0(\B_inter_reg[31]_0 [18]),
        .I1(\B_inter_reg[31]_0 [17]),
        .I2(\B_inter[5]_i_13__2_n_0 ),
        .I3(\B_inter_reg[31]_0 [20]),
        .I4(\B_inter_reg[31]_0 [21]),
        .I5(\B_inter_reg[31]_0 [19]),
        .O(\B_inter[5]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \B_inter[5]_i_32 
       (.I0(\B_inter_reg[31]_0 [14]),
        .I1(\B_inter_reg[31]_0 [15]),
        .O(\B_inter[5]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \B_inter[5]_i_4__1 
       (.I0(\B_inter[5]_i_5__0_n_0 ),
        .I1(\B_inter[5]_i_6__2_n_0 ),
        .I2(\B_inter[5]_i_7__2_n_0 ),
        .I3(Q[1]),
        .O(\B_inter_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h3113F3FF31131331)) 
    \B_inter[5]_i_5__0 
       (.I0(\B_inter[1]_i_3__1_n_0 ),
        .I1(\B_inter[5]_i_8__2_n_0 ),
        .I2(\B_inter[5]_i_9__2_n_0 ),
        .I3(\B_inter[5]_i_10__2_n_0 ),
        .I4(\B_inter[5]_i_11__2_n_0 ),
        .I5(\B_inter[5]_i_12__2_n_0 ),
        .O(\B_inter[5]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h51111111)) 
    \B_inter[5]_i_6__2 
       (.I0(\B_inter[5]_i_13__2_n_0 ),
        .I1(\B_inter[4]_i_5__0_n_0 ),
        .I2(\B_inter_reg[31]_0 [17]),
        .I3(\B_inter_reg[31]_0 [18]),
        .I4(\B_inter_reg[31]_0 [16]),
        .O(\B_inter[5]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFBA0045)) 
    \B_inter[5]_i_7__2 
       (.I0(\B_inter[5]_i_14__0_n_0 ),
        .I1(\B_inter[5]_i_15__0_n_0 ),
        .I2(\B_inter[4]_i_5__0_n_0 ),
        .I3(\B_inter[5]_i_16__0_n_0 ),
        .I4(\B_inter[5]_i_17__0_n_0 ),
        .I5(\B_inter[5]_i_18__0_n_0 ),
        .O(\B_inter[5]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h55556656AAAA99A9)) 
    \B_inter[5]_i_8__2 
       (.I0(\B_inter[5]_i_19__0_n_0 ),
        .I1(\B_inter[5]_i_16__0_n_0 ),
        .I2(\B_inter[4]_i_5__0_n_0 ),
        .I3(\B_inter[5]_i_15__0_n_0 ),
        .I4(\B_inter[5]_i_14__0_n_0 ),
        .I5(\B_inter[2]_i_5__1_n_0 ),
        .O(\B_inter[5]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF2FFF2FFF)) 
    \B_inter[5]_i_9__2 
       (.I0(\B_inter[5]_i_14__0_n_0 ),
        .I1(\B_inter[5]_i_20__0_n_0 ),
        .I2(\B_inter_reg[31]_0 [30]),
        .I3(\B_inter_reg[31]_0 [31]),
        .I4(\B_inter[5]_i_21__0_n_0 ),
        .I5(\B_inter[5]_i_22__0_n_0 ),
        .O(\B_inter[5]_i_9__2_n_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[0]),
        .Q(\B_inter_reg[31]_0 [0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[10]),
        .Q(\B_inter_reg[31]_0 [10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[11]),
        .Q(\B_inter_reg[31]_0 [11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[12]),
        .Q(\B_inter_reg[31]_0 [12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[13]),
        .Q(\B_inter_reg[31]_0 [13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[14]),
        .Q(\B_inter_reg[31]_0 [14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[15]),
        .Q(\B_inter_reg[31]_0 [15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[16]),
        .Q(\B_inter_reg[31]_0 [16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[17]),
        .Q(\B_inter_reg[31]_0 [17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[18]),
        .Q(\B_inter_reg[31]_0 [18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[19]),
        .Q(\B_inter_reg[31]_0 [19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[1]),
        .Q(\B_inter_reg[31]_0 [1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[20]),
        .Q(\B_inter_reg[31]_0 [20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[21]),
        .Q(\B_inter_reg[31]_0 [21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[22]),
        .Q(\B_inter_reg[31]_0 [22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[23]),
        .Q(\B_inter_reg[31]_0 [23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[24]),
        .Q(\B_inter_reg[31]_0 [24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[25]),
        .Q(\B_inter_reg[31]_0 [25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[26]),
        .Q(\B_inter_reg[31]_0 [26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[27]),
        .Q(\B_inter_reg[31]_0 [27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[28]),
        .Q(\B_inter_reg[31]_0 [28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[29]),
        .Q(\B_inter_reg[31]_0 [29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[2]),
        .Q(\B_inter_reg[31]_0 [2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[30]),
        .Q(\B_inter_reg[31]_0 [30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[31]),
        .Q(\B_inter_reg[31]_0 [31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[3]),
        .Q(\B_inter_reg[31]_0 [3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[4]),
        .Q(\B_inter_reg[31]_0 [4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[5]),
        .Q(\B_inter_reg[31]_0 [5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[6]),
        .Q(\B_inter_reg[31]_0 [6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[7]),
        .Q(\B_inter_reg[31]_0 [7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[8]),
        .Q(\B_inter_reg[31]_0 [8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_1 ),
        .CLR(RST),
        .D(D[9]),
        .Q(\B_inter_reg[31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_0
   (D,
    Q,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[31]_1 ,
    E,
    CLK,
    RST);
  output [1:0]D;
  output [31:0]Q;
  input [0:0]\B_inter_reg[31]_0 ;
  input [31:0]\B_inter_reg[31]_1 ;
  input [0:0]E;
  input CLK;
  input RST;

  wire [0:0]\B_inter_reg[31]_0 ;
  wire [31:0]\B_inter_reg[31]_1 ;
  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[30]_i_1__2 
       (.I0(Q[30]),
        .I1(\B_inter_reg[31]_0 ),
        .I2(\B_inter_reg[31]_1 [30]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_2__0 
       (.I0(Q[31]),
        .I1(\B_inter_reg[31]_0 ),
        .I2(\B_inter_reg[31]_1 [31]),
        .O(D[1]));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[31]_1 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_1
   (\B_inter_reg[31]_0 ,
    Q,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[31]_1 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[31]_2 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[29]_2 ,
    ALU_in1,
    \B_inter_reg[0]_i_24 ,
    \B_inter_reg[0]_i_24_0 ,
    \B_inter[25]_i_15 ,
    \B_inter[25]_i_15_0 ,
    shift_sig,
    CO,
    \B_inter[0]_i_3 ,
    \B_inter[0]_i_3_0 ,
    \B_inter_reg[31]_3 ,
    D,
    CLK,
    RST);
  output [3:0]\B_inter_reg[31]_0 ;
  output [31:0]Q;
  output [2:0]\B_inter_reg[29]_0 ;
  output [2:0]\B_inter_reg[22]_0 ;
  output [2:0]\B_inter_reg[23]_0 ;
  output [0:0]\B_inter_reg[31]_1 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[20]_0 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[29]_1 ;
  output \B_inter_reg[31]_2 ;
  output [2:0]\B_inter_reg[23]_2 ;
  output [2:0]\B_inter_reg[29]_2 ;
  input [13:0]ALU_in1;
  input \B_inter_reg[0]_i_24 ;
  input \B_inter_reg[0]_i_24_0 ;
  input \B_inter[25]_i_15 ;
  input \B_inter[25]_i_15_0 ;
  input shift_sig;
  input [0:0]CO;
  input [0:0]\B_inter[0]_i_3 ;
  input [0:0]\B_inter[0]_i_3_0 ;
  input [0:0]\B_inter_reg[31]_3 ;
  input [31:0]D;
  input CLK;
  input RST;

  wire [13:0]ALU_in1;
  wire [0:0]\B_inter[0]_i_3 ;
  wire [0:0]\B_inter[0]_i_3_0 ;
  wire \B_inter[25]_i_15 ;
  wire \B_inter[25]_i_15_0 ;
  wire \B_inter_reg[0]_i_24 ;
  wire \B_inter_reg[0]_i_24_0 ;
  wire \B_inter_reg[20]_0 ;
  wire [2:0]\B_inter_reg[22]_0 ;
  wire [2:0]\B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire [2:0]\B_inter_reg[23]_2 ;
  wire \B_inter_reg[28]_0 ;
  wire [2:0]\B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire [2:0]\B_inter_reg[29]_2 ;
  wire [3:0]\B_inter_reg[31]_0 ;
  wire [0:0]\B_inter_reg[31]_1 ;
  wire \B_inter_reg[31]_2 ;
  wire [0:0]\B_inter_reg[31]_3 ;
  wire CLK;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]Q;
  wire RST;
  wire shift_sig;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \B_inter[0]_i_12__1 
       (.I0(shift_sig),
        .I1(ALU_in1[13]),
        .I2(CO),
        .I3(\B_inter[0]_i_3 ),
        .I4(\B_inter[0]_i_3_0 ),
        .O(\B_inter_reg[31]_2 ));
  LUT6 #(
    .INIT(64'h0D000D00FF01FD00)) 
    \B_inter[0]_i_31 
       (.I0(Q[31]),
        .I1(\B_inter_reg[0]_i_24_0 ),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(ALU_in1[13]),
        .I4(Q[30]),
        .I5(ALU_in1[12]),
        .O(\B_inter_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h3F003F2F3F003F02)) 
    \B_inter[0]_i_32 
       (.I0(Q[28]),
        .I1(ALU_in1[10]),
        .I2(ALU_in1[11]),
        .I3(\B_inter_reg[0]_i_24 ),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(Q[29]),
        .O(\B_inter_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h3F003F2F3F003F02)) 
    \B_inter[0]_i_33 
       (.I0(Q[26]),
        .I1(ALU_in1[8]),
        .I2(ALU_in1[9]),
        .I3(\B_inter_reg[0]_i_24 ),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(Q[27]),
        .O(\B_inter_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h3F003F2F3F003F02)) 
    \B_inter[0]_i_34 
       (.I0(Q[24]),
        .I1(ALU_in1[6]),
        .I2(ALU_in1[7]),
        .I3(\B_inter_reg[0]_i_24 ),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(Q[25]),
        .O(\B_inter_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_36 
       (.I0(Q[29]),
        .I1(ALU_in1[11]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[28]),
        .I5(ALU_in1[10]),
        .O(\B_inter_reg[29]_2 [2]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_37 
       (.I0(Q[27]),
        .I1(ALU_in1[9]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[26]),
        .I5(ALU_in1[8]),
        .O(\B_inter_reg[29]_2 [1]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_38 
       (.I0(Q[25]),
        .I1(ALU_in1[7]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[24]),
        .I5(ALU_in1[6]),
        .O(\B_inter_reg[29]_2 [0]));
  LUT6 #(
    .INIT(64'h00F200F2F2F3F0F2)) 
    \B_inter[0]_i_40 
       (.I0(Q[31]),
        .I1(\B_inter_reg[0]_i_24_0 ),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(ALU_in1[13]),
        .I4(Q[30]),
        .I5(ALU_in1[12]),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_42 
       (.I0(Q[29]),
        .I1(ALU_in1[11]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[28]),
        .I5(ALU_in1[10]),
        .O(\B_inter_reg[29]_0 [2]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_43 
       (.I0(Q[27]),
        .I1(ALU_in1[9]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[26]),
        .I5(ALU_in1[8]),
        .O(\B_inter_reg[29]_0 [1]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_44 
       (.I0(Q[25]),
        .I1(ALU_in1[7]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[24]),
        .I5(ALU_in1[6]),
        .O(\B_inter_reg[29]_0 [0]));
  LUT6 #(
    .INIT(64'h3F003F2F3F003F02)) 
    \B_inter[0]_i_46 
       (.I0(Q[22]),
        .I1(ALU_in1[4]),
        .I2(ALU_in1[5]),
        .I3(\B_inter_reg[0]_i_24 ),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(Q[23]),
        .O(\B_inter_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h3F003F2F3F003F02)) 
    \B_inter[0]_i_47 
       (.I0(Q[20]),
        .I1(ALU_in1[2]),
        .I2(ALU_in1[3]),
        .I3(\B_inter_reg[0]_i_24 ),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(Q[21]),
        .O(\B_inter_reg[22]_0 [1]));
  LUT6 #(
    .INIT(64'h3F003F2F3F003F02)) 
    \B_inter[0]_i_49 
       (.I0(Q[16]),
        .I1(ALU_in1[0]),
        .I2(ALU_in1[1]),
        .I3(\B_inter_reg[0]_i_24 ),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(Q[17]),
        .O(\B_inter_reg[22]_0 [0]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_50 
       (.I0(Q[23]),
        .I1(ALU_in1[5]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[22]),
        .I5(ALU_in1[4]),
        .O(\B_inter_reg[23]_2 [2]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_51 
       (.I0(Q[21]),
        .I1(ALU_in1[3]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[20]),
        .I5(ALU_in1[2]),
        .O(\B_inter_reg[23]_2 [1]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_53 
       (.I0(Q[17]),
        .I1(ALU_in1[1]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[16]),
        .I5(ALU_in1[0]),
        .O(\B_inter_reg[23]_2 [0]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_55 
       (.I0(Q[23]),
        .I1(ALU_in1[5]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[22]),
        .I5(ALU_in1[4]),
        .O(\B_inter_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_56 
       (.I0(Q[21]),
        .I1(ALU_in1[3]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[20]),
        .I5(ALU_in1[2]),
        .O(\B_inter_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hC0C9C0C003000309)) 
    \B_inter[0]_i_58 
       (.I0(Q[17]),
        .I1(ALU_in1[1]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[16]),
        .I5(ALU_in1[0]),
        .O(\B_inter_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hF0F0F0F00000B080)) 
    \B_inter[23]_i_29 
       (.I0(Q[28]),
        .I1(\B_inter[25]_i_15 ),
        .I2(\B_inter[25]_i_15_0 ),
        .I3(Q[24]),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(\B_inter_reg[0]_i_24 ),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F00000B080)) 
    \B_inter[25]_i_31 
       (.I0(Q[29]),
        .I1(\B_inter[25]_i_15 ),
        .I2(\B_inter[25]_i_15_0 ),
        .I3(Q[25]),
        .I4(\B_inter_reg[0]_i_24_0 ),
        .I5(\B_inter_reg[0]_i_24 ),
        .O(\B_inter_reg[29]_1 ));
  LUT6 #(
    .INIT(64'h0F000F000F000F01)) 
    \B_inter[31]_i_88 
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[18]),
        .I5(Q[17]),
        .O(\B_inter_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0FFF0FFF0FE)) 
    \B_inter[31]_i_92 
       (.I0(Q[23]),
        .I1(Q[24]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(\B_inter_reg[23]_1 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_3 ),
        .CLR(RST),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_10
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_11
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_12
   (\B_inter_reg[0]_0 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    Q,
    \B_inter_reg[0]_i_4 ,
    \B_inter_reg[31]_i_4__0 ,
    \B_inter_reg[0]_i_4_0 ,
    \B_inter_reg[31]_i_4__0_0 ,
    \B_inter_reg[16]_i_4 ,
    \B_inter_reg[16]_i_4_0 ,
    \B_inter_reg[17]_i_4 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[4]_0 ;
  output \B_inter_reg[5]_0 ;
  output \B_inter_reg[6]_0 ;
  output \B_inter_reg[7]_0 ;
  output \B_inter_reg[8]_0 ;
  output \B_inter_reg[9]_0 ;
  output \B_inter_reg[10]_0 ;
  output \B_inter_reg[11]_0 ;
  output \B_inter_reg[12]_0 ;
  output \B_inter_reg[13]_0 ;
  output \B_inter_reg[14]_0 ;
  output \B_inter_reg[15]_0 ;
  output \B_inter_reg[16]_0 ;
  output \B_inter_reg[17]_0 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[19]_0 ;
  output \B_inter_reg[20]_0 ;
  output \B_inter_reg[21]_0 ;
  output \B_inter_reg[22]_0 ;
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[24]_0 ;
  output \B_inter_reg[25]_0 ;
  output \B_inter_reg[26]_0 ;
  output \B_inter_reg[27]_0 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[30]_0 ;
  output \B_inter_reg[31]_0 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[2]_1 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter_reg[4]_1 ;
  output \B_inter_reg[5]_1 ;
  output \B_inter_reg[6]_1 ;
  output \B_inter_reg[7]_1 ;
  output \B_inter_reg[8]_1 ;
  output \B_inter_reg[9]_1 ;
  output \B_inter_reg[10]_1 ;
  output \B_inter_reg[11]_1 ;
  output \B_inter_reg[12]_1 ;
  output \B_inter_reg[13]_1 ;
  output \B_inter_reg[14]_1 ;
  output \B_inter_reg[15]_1 ;
  output \B_inter_reg[16]_1 ;
  output \B_inter_reg[17]_1 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[19]_1 ;
  output \B_inter_reg[20]_1 ;
  output \B_inter_reg[21]_1 ;
  output \B_inter_reg[22]_1 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[24]_1 ;
  output \B_inter_reg[25]_1 ;
  output \B_inter_reg[26]_1 ;
  output \B_inter_reg[27]_1 ;
  output \B_inter_reg[28]_1 ;
  output \B_inter_reg[29]_1 ;
  output \B_inter_reg[30]_1 ;
  output \B_inter_reg[31]_1 ;
  input [31:0]Q;
  input \B_inter_reg[0]_i_4 ;
  input [31:0]\B_inter_reg[31]_i_4__0 ;
  input \B_inter_reg[0]_i_4_0 ;
  input [31:0]\B_inter_reg[31]_i_4__0_0 ;
  input \B_inter_reg[16]_i_4 ;
  input \B_inter_reg[16]_i_4_0 ;
  input [2:0]\B_inter_reg[17]_i_4 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_4 ;
  wire \B_inter_reg[0]_i_4_0 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_4 ;
  wire \B_inter_reg[16]_i_4_0 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire [2:0]\B_inter_reg[17]_i_4 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_4__0 ;
  wire [31:0]\B_inter_reg[31]_i_4__0_0 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_11 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [0]),
        .I4(\B_inter_reg[0]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [0]),
        .O(\B_inter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_11__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [0]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [0]),
        .O(\B_inter_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_11 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [10]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [10]),
        .O(\B_inter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_11__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [10]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [10]),
        .O(\B_inter_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_11 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [11]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [11]),
        .O(\B_inter_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_11__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [11]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [11]),
        .O(\B_inter_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_11 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [12]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [12]),
        .O(\B_inter_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_11__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [12]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [12]),
        .O(\B_inter_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_11 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [13]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [13]),
        .O(\B_inter_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_11__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [13]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [13]),
        .O(\B_inter_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_11 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [14]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [14]),
        .O(\B_inter_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_11__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [14]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [14]),
        .O(\B_inter_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_11 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [15]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [15]),
        .O(\B_inter_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_11__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [15]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [15]),
        .O(\B_inter_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_11 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [16]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [16]),
        .O(\B_inter_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_11__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [16]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [16]),
        .O(\B_inter_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_11 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [17]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [17]),
        .O(\B_inter_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_11__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [17]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [17]),
        .O(\B_inter_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_11 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [18]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [18]),
        .O(\B_inter_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_11__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [18]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [18]),
        .O(\B_inter_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_11 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [19]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [19]),
        .O(\B_inter_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_11__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [19]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [19]),
        .O(\B_inter_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_11 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [1]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [1]),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_11__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [1]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [1]),
        .O(\B_inter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_11 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [20]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [20]),
        .O(\B_inter_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_11__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [20]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [20]),
        .O(\B_inter_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_11 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [21]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [21]),
        .O(\B_inter_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_11__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [21]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [21]),
        .O(\B_inter_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_11 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [22]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [22]),
        .O(\B_inter_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_11__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [22]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [22]),
        .O(\B_inter_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_11 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [23]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [23]),
        .O(\B_inter_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_11__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [23]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [23]),
        .O(\B_inter_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_11 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [24]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [24]),
        .O(\B_inter_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_11__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [24]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [24]),
        .O(\B_inter_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_11 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [25]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [25]),
        .O(\B_inter_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_11__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [25]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [25]),
        .O(\B_inter_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_11 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [26]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [26]),
        .O(\B_inter_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_11__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [26]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [26]),
        .O(\B_inter_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_11 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [27]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [27]),
        .O(\B_inter_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_11__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [27]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [27]),
        .O(\B_inter_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_11 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [28]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [28]),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_11__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [28]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [28]),
        .O(\B_inter_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_11 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [29]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [29]),
        .O(\B_inter_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_11__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [29]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [29]),
        .O(\B_inter_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_11 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [2]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [2]),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_11__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [2]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [2]),
        .O(\B_inter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_11 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [30]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [30]),
        .O(\B_inter_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_11__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [30]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [30]),
        .O(\B_inter_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_11 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[16]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0 [31]),
        .I4(\B_inter_reg[17]_i_4 [2]),
        .I5(\B_inter_reg[31]_i_4__0_0 [31]),
        .O(\B_inter_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_11__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [31]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [31]),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_11 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [3]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [3]),
        .O(\B_inter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_11__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [3]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [3]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_11 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [4]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [4]),
        .O(\B_inter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_11__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [4]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [4]),
        .O(\B_inter_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_11 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [5]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [5]),
        .O(\B_inter_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_11__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [5]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [5]),
        .O(\B_inter_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_11 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [6]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [6]),
        .O(\B_inter_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_11__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [6]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [6]),
        .O(\B_inter_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_11 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [7]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [7]),
        .O(\B_inter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_11__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [7]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [7]),
        .O(\B_inter_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_11 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [8]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [8]),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_11__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [8]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [8]),
        .O(\B_inter_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_11 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[0]_i_4 ),
        .I3(\B_inter_reg[31]_i_4__0 [9]),
        .I4(\B_inter_reg[16]_i_4 ),
        .I5(\B_inter_reg[31]_i_4__0_0 [9]),
        .O(\B_inter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_11__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[17]_i_4 [1]),
        .I3(\B_inter_reg[31]_i_4__0 [9]),
        .I4(\B_inter_reg[17]_i_4 [0]),
        .I5(\B_inter_reg[31]_i_4__0_0 [9]),
        .O(\B_inter_reg[9]_1 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_13
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_14
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_15
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_16
   (\B_inter_reg[23]_0 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[23]_5 ,
    \B_inter_reg[23]_6 ,
    \B_inter_reg[23]_7 ,
    \B_inter_reg[23]_8 ,
    \B_inter_reg[23]_9 ,
    \B_inter_reg[23]_10 ,
    \B_inter_reg[23]_11 ,
    \B_inter_reg[23]_12 ,
    \B_inter_reg[23]_13 ,
    \B_inter_reg[23]_14 ,
    \B_inter_reg[23]_15 ,
    \B_inter_reg[23]_16 ,
    \B_inter_reg[23]_17 ,
    \B_inter_reg[23]_18 ,
    \B_inter_reg[23]_19 ,
    \B_inter_reg[23]_20 ,
    \B_inter_reg[23]_21 ,
    \B_inter_reg[23]_22 ,
    \B_inter_reg[23]_23 ,
    \B_inter_reg[23]_24 ,
    \B_inter_reg[23]_25 ,
    \B_inter_reg[23]_26 ,
    \B_inter_reg[23]_27 ,
    \B_inter_reg[23]_28 ,
    \B_inter_reg[23]_29 ,
    \B_inter_reg[23]_30 ,
    \B_inter_reg[23]_31 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[18]_2 ,
    \B_inter_reg[18]_3 ,
    \B_inter_reg[18]_4 ,
    \B_inter_reg[18]_5 ,
    \B_inter_reg[18]_6 ,
    \B_inter_reg[18]_7 ,
    \B_inter_reg[18]_8 ,
    \B_inter_reg[18]_9 ,
    \B_inter_reg[18]_10 ,
    \B_inter_reg[18]_11 ,
    \B_inter_reg[18]_12 ,
    \B_inter_reg[18]_13 ,
    \B_inter_reg[18]_14 ,
    \B_inter_reg[18]_15 ,
    \B_inter_reg[18]_16 ,
    \B_inter_reg[18]_17 ,
    \B_inter_reg[18]_18 ,
    \B_inter_reg[18]_19 ,
    \B_inter_reg[18]_20 ,
    \B_inter_reg[18]_21 ,
    \B_inter_reg[18]_22 ,
    \B_inter_reg[18]_23 ,
    \B_inter_reg[18]_24 ,
    \B_inter_reg[18]_25 ,
    \B_inter_reg[18]_26 ,
    \B_inter_reg[18]_27 ,
    \B_inter_reg[18]_28 ,
    \B_inter_reg[18]_29 ,
    \B_inter_reg[18]_30 ,
    \B_inter_reg[18]_31 ,
    Q,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[31]_i_3__0_0 ,
    \B_inter_reg[0]_i_3_0 ,
    \B_inter_reg[31]_i_3__0_1 ,
    \B_inter_reg[0]_i_3_1 ,
    \B_inter_reg[31]_i_3__0_2 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[16]_i_3_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_i_3_1 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_32 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_32 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_33 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_33 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[23]_2 ;
  output \B_inter_reg[23]_3 ;
  output \B_inter_reg[23]_4 ;
  output \B_inter_reg[23]_5 ;
  output \B_inter_reg[23]_6 ;
  output \B_inter_reg[23]_7 ;
  output \B_inter_reg[23]_8 ;
  output \B_inter_reg[23]_9 ;
  output \B_inter_reg[23]_10 ;
  output \B_inter_reg[23]_11 ;
  output \B_inter_reg[23]_12 ;
  output \B_inter_reg[23]_13 ;
  output \B_inter_reg[23]_14 ;
  output \B_inter_reg[23]_15 ;
  output \B_inter_reg[23]_16 ;
  output \B_inter_reg[23]_17 ;
  output \B_inter_reg[23]_18 ;
  output \B_inter_reg[23]_19 ;
  output \B_inter_reg[23]_20 ;
  output \B_inter_reg[23]_21 ;
  output \B_inter_reg[23]_22 ;
  output \B_inter_reg[23]_23 ;
  output \B_inter_reg[23]_24 ;
  output \B_inter_reg[23]_25 ;
  output \B_inter_reg[23]_26 ;
  output \B_inter_reg[23]_27 ;
  output \B_inter_reg[23]_28 ;
  output \B_inter_reg[23]_29 ;
  output \B_inter_reg[23]_30 ;
  output \B_inter_reg[23]_31 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[18]_2 ;
  output \B_inter_reg[18]_3 ;
  output \B_inter_reg[18]_4 ;
  output \B_inter_reg[18]_5 ;
  output \B_inter_reg[18]_6 ;
  output \B_inter_reg[18]_7 ;
  output \B_inter_reg[18]_8 ;
  output \B_inter_reg[18]_9 ;
  output \B_inter_reg[18]_10 ;
  output \B_inter_reg[18]_11 ;
  output \B_inter_reg[18]_12 ;
  output \B_inter_reg[18]_13 ;
  output \B_inter_reg[18]_14 ;
  output \B_inter_reg[18]_15 ;
  output \B_inter_reg[18]_16 ;
  output \B_inter_reg[18]_17 ;
  output \B_inter_reg[18]_18 ;
  output \B_inter_reg[18]_19 ;
  output \B_inter_reg[18]_20 ;
  output \B_inter_reg[18]_21 ;
  output \B_inter_reg[18]_22 ;
  output \B_inter_reg[18]_23 ;
  output \B_inter_reg[18]_24 ;
  output \B_inter_reg[18]_25 ;
  output \B_inter_reg[18]_26 ;
  output \B_inter_reg[18]_27 ;
  output \B_inter_reg[18]_28 ;
  output \B_inter_reg[18]_29 ;
  output \B_inter_reg[18]_30 ;
  output \B_inter_reg[18]_31 ;
  input [4:0]Q;
  input \B_inter_reg[0]_0 ;
  input [31:0]\B_inter_reg[31]_i_3__0_0 ;
  input \B_inter_reg[0]_i_3_0 ;
  input [31:0]\B_inter_reg[31]_i_3__0_1 ;
  input \B_inter_reg[0]_i_3_1 ;
  input [31:0]\B_inter_reg[31]_i_3__0_2 ;
  input \B_inter_reg[1]_0 ;
  input \B_inter_reg[16]_i_3_0 ;
  input \B_inter_reg[2]_0 ;
  input \B_inter_reg[3]_0 ;
  input \B_inter_reg[4]_0 ;
  input \B_inter_reg[5]_0 ;
  input \B_inter_reg[6]_0 ;
  input \B_inter_reg[7]_0 ;
  input \B_inter_reg[8]_0 ;
  input \B_inter_reg[9]_0 ;
  input \B_inter_reg[10]_0 ;
  input \B_inter_reg[11]_0 ;
  input \B_inter_reg[12]_0 ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[15]_0 ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_i_3_1 ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[18]_32 ;
  input \B_inter_reg[19]_0 ;
  input \B_inter_reg[20]_0 ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[22]_0 ;
  input \B_inter_reg[23]_32 ;
  input \B_inter_reg[24]_0 ;
  input \B_inter_reg[25]_0 ;
  input \B_inter_reg[26]_0 ;
  input \B_inter_reg[27]_0 ;
  input \B_inter_reg[28]_0 ;
  input \B_inter_reg[29]_0 ;
  input \B_inter_reg[30]_0 ;
  input \B_inter_reg[31]_0 ;
  input \B_inter_reg[0]_1 ;
  input \B_inter_reg[1]_1 ;
  input \B_inter_reg[2]_1 ;
  input \B_inter_reg[3]_1 ;
  input \B_inter_reg[4]_1 ;
  input \B_inter_reg[5]_1 ;
  input \B_inter_reg[6]_1 ;
  input \B_inter_reg[7]_1 ;
  input \B_inter_reg[8]_1 ;
  input \B_inter_reg[9]_1 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[15]_1 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[18]_33 ;
  input \B_inter_reg[19]_1 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[22]_1 ;
  input \B_inter_reg[23]_33 ;
  input \B_inter_reg[24]_1 ;
  input \B_inter_reg[25]_1 ;
  input \B_inter_reg[26]_1 ;
  input \B_inter_reg[27]_1 ;
  input \B_inter_reg[28]_1 ;
  input \B_inter_reg[29]_1 ;
  input \B_inter_reg[30]_1 ;
  input \B_inter_reg[31]_1 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter[0]_i_8__0_n_0 ;
  wire \B_inter[0]_i_8_n_0 ;
  wire \B_inter[10]_i_8__0_n_0 ;
  wire \B_inter[10]_i_8_n_0 ;
  wire \B_inter[11]_i_8__0_n_0 ;
  wire \B_inter[11]_i_8_n_0 ;
  wire \B_inter[12]_i_8__0_n_0 ;
  wire \B_inter[12]_i_8_n_0 ;
  wire \B_inter[13]_i_8__0_n_0 ;
  wire \B_inter[13]_i_8_n_0 ;
  wire \B_inter[14]_i_8__0_n_0 ;
  wire \B_inter[14]_i_8_n_0 ;
  wire \B_inter[15]_i_8__0_n_0 ;
  wire \B_inter[15]_i_8_n_0 ;
  wire \B_inter[16]_i_8__0_n_0 ;
  wire \B_inter[16]_i_8_n_0 ;
  wire \B_inter[17]_i_8__0_n_0 ;
  wire \B_inter[17]_i_8_n_0 ;
  wire \B_inter[18]_i_8__0_n_0 ;
  wire \B_inter[18]_i_8_n_0 ;
  wire \B_inter[19]_i_8__0_n_0 ;
  wire \B_inter[19]_i_8_n_0 ;
  wire \B_inter[1]_i_8__0_n_0 ;
  wire \B_inter[1]_i_8_n_0 ;
  wire \B_inter[20]_i_8__0_n_0 ;
  wire \B_inter[20]_i_8_n_0 ;
  wire \B_inter[21]_i_8__0_n_0 ;
  wire \B_inter[21]_i_8_n_0 ;
  wire \B_inter[22]_i_8__0_n_0 ;
  wire \B_inter[22]_i_8_n_0 ;
  wire \B_inter[23]_i_8__0_n_0 ;
  wire \B_inter[23]_i_8_n_0 ;
  wire \B_inter[24]_i_8__0_n_0 ;
  wire \B_inter[24]_i_8_n_0 ;
  wire \B_inter[25]_i_8__0_n_0 ;
  wire \B_inter[25]_i_8_n_0 ;
  wire \B_inter[26]_i_8__0_n_0 ;
  wire \B_inter[26]_i_8_n_0 ;
  wire \B_inter[27]_i_8__0_n_0 ;
  wire \B_inter[27]_i_8_n_0 ;
  wire \B_inter[28]_i_8__0_n_0 ;
  wire \B_inter[28]_i_8_n_0 ;
  wire \B_inter[29]_i_8__0_n_0 ;
  wire \B_inter[29]_i_8_n_0 ;
  wire \B_inter[2]_i_8__0_n_0 ;
  wire \B_inter[2]_i_8_n_0 ;
  wire \B_inter[30]_i_8__0_n_0 ;
  wire \B_inter[30]_i_8_n_0 ;
  wire \B_inter[31]_i_8__0_n_0 ;
  wire \B_inter[31]_i_8_n_0 ;
  wire \B_inter[3]_i_8__0_n_0 ;
  wire \B_inter[3]_i_8_n_0 ;
  wire \B_inter[4]_i_8__0_n_0 ;
  wire \B_inter[4]_i_8_n_0 ;
  wire \B_inter[5]_i_8__0_n_0 ;
  wire \B_inter[5]_i_8_n_0 ;
  wire \B_inter[6]_i_8__0_n_0 ;
  wire \B_inter[6]_i_8_n_0 ;
  wire \B_inter[7]_i_8__0_n_0 ;
  wire \B_inter[7]_i_8_n_0 ;
  wire \B_inter[8]_i_8__0_n_0 ;
  wire \B_inter[8]_i_8_n_0 ;
  wire \B_inter[9]_i_8__0_n_0 ;
  wire \B_inter[9]_i_8_n_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_3_0 ;
  wire \B_inter_reg[0]_i_3_1 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_3_0 ;
  wire \B_inter_reg[16]_i_3_1 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[18]_10 ;
  wire \B_inter_reg[18]_11 ;
  wire \B_inter_reg[18]_12 ;
  wire \B_inter_reg[18]_13 ;
  wire \B_inter_reg[18]_14 ;
  wire \B_inter_reg[18]_15 ;
  wire \B_inter_reg[18]_16 ;
  wire \B_inter_reg[18]_17 ;
  wire \B_inter_reg[18]_18 ;
  wire \B_inter_reg[18]_19 ;
  wire \B_inter_reg[18]_2 ;
  wire \B_inter_reg[18]_20 ;
  wire \B_inter_reg[18]_21 ;
  wire \B_inter_reg[18]_22 ;
  wire \B_inter_reg[18]_23 ;
  wire \B_inter_reg[18]_24 ;
  wire \B_inter_reg[18]_25 ;
  wire \B_inter_reg[18]_26 ;
  wire \B_inter_reg[18]_27 ;
  wire \B_inter_reg[18]_28 ;
  wire \B_inter_reg[18]_29 ;
  wire \B_inter_reg[18]_3 ;
  wire \B_inter_reg[18]_30 ;
  wire \B_inter_reg[18]_31 ;
  wire \B_inter_reg[18]_32 ;
  wire \B_inter_reg[18]_33 ;
  wire \B_inter_reg[18]_4 ;
  wire \B_inter_reg[18]_5 ;
  wire \B_inter_reg[18]_6 ;
  wire \B_inter_reg[18]_7 ;
  wire \B_inter_reg[18]_8 ;
  wire \B_inter_reg[18]_9 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[23]_10 ;
  wire \B_inter_reg[23]_11 ;
  wire \B_inter_reg[23]_12 ;
  wire \B_inter_reg[23]_13 ;
  wire \B_inter_reg[23]_14 ;
  wire \B_inter_reg[23]_15 ;
  wire \B_inter_reg[23]_16 ;
  wire \B_inter_reg[23]_17 ;
  wire \B_inter_reg[23]_18 ;
  wire \B_inter_reg[23]_19 ;
  wire \B_inter_reg[23]_2 ;
  wire \B_inter_reg[23]_20 ;
  wire \B_inter_reg[23]_21 ;
  wire \B_inter_reg[23]_22 ;
  wire \B_inter_reg[23]_23 ;
  wire \B_inter_reg[23]_24 ;
  wire \B_inter_reg[23]_25 ;
  wire \B_inter_reg[23]_26 ;
  wire \B_inter_reg[23]_27 ;
  wire \B_inter_reg[23]_28 ;
  wire \B_inter_reg[23]_29 ;
  wire \B_inter_reg[23]_3 ;
  wire \B_inter_reg[23]_30 ;
  wire \B_inter_reg[23]_31 ;
  wire \B_inter_reg[23]_32 ;
  wire \B_inter_reg[23]_33 ;
  wire \B_inter_reg[23]_4 ;
  wire \B_inter_reg[23]_5 ;
  wire \B_inter_reg[23]_6 ;
  wire \B_inter_reg[23]_7 ;
  wire \B_inter_reg[23]_8 ;
  wire \B_inter_reg[23]_9 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_3__0_0 ;
  wire [31:0]\B_inter_reg[31]_i_3__0_1 ;
  wire [31:0]\B_inter_reg[31]_i_3__0_2 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [4:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_8 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [0]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [0]),
        .I4(\B_inter_reg[0]_i_3_1 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [0]),
        .O(\B_inter[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_8__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [0]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [0]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [0]),
        .O(\B_inter[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_8 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [10]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [10]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [10]),
        .O(\B_inter[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_8__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [10]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [10]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [10]),
        .O(\B_inter[10]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_8 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [11]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [11]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [11]),
        .O(\B_inter[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_8__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [11]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [11]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [11]),
        .O(\B_inter[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_8 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [12]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [12]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [12]),
        .O(\B_inter[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_8__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [12]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [12]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [12]),
        .O(\B_inter[12]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_8 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [13]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [13]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [13]),
        .O(\B_inter[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_8__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [13]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [13]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [13]),
        .O(\B_inter[13]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_8 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [14]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [14]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [14]),
        .O(\B_inter[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_8__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [14]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [14]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [14]),
        .O(\B_inter[14]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_8 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [15]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [15]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [15]),
        .O(\B_inter[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_8__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [15]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [15]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [15]),
        .O(\B_inter[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_8 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [16]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [16]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [16]),
        .O(\B_inter[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_8__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [16]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [16]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [16]),
        .O(\B_inter[16]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_8 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [17]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [17]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [17]),
        .O(\B_inter[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_8__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [17]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [17]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [17]),
        .O(\B_inter[17]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_8 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [18]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [18]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [18]),
        .O(\B_inter[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_8__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [18]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [18]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [18]),
        .O(\B_inter[18]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_8 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [19]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [19]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [19]),
        .O(\B_inter[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_8__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [19]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [19]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [19]),
        .O(\B_inter[19]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_8 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [1]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [1]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [1]),
        .O(\B_inter[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_8__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [1]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [1]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [1]),
        .O(\B_inter[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_8 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [20]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [20]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [20]),
        .O(\B_inter[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_8__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [20]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [20]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [20]),
        .O(\B_inter[20]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_8 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [21]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [21]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [21]),
        .O(\B_inter[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_8__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [21]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [21]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [21]),
        .O(\B_inter[21]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_8 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [22]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [22]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [22]),
        .O(\B_inter[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_8__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [22]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [22]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [22]),
        .O(\B_inter[22]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_8 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [23]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [23]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [23]),
        .O(\B_inter[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_8__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [23]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [23]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [23]),
        .O(\B_inter[23]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_8 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [24]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [24]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [24]),
        .O(\B_inter[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_8__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [24]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [24]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [24]),
        .O(\B_inter[24]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_8 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [25]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [25]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [25]),
        .O(\B_inter[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_8__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [25]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [25]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [25]),
        .O(\B_inter[25]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_8 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [26]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [26]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [26]),
        .O(\B_inter[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_8__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [26]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [26]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [26]),
        .O(\B_inter[26]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_8 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [27]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [27]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [27]),
        .O(\B_inter[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_8__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [27]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [27]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [27]),
        .O(\B_inter[27]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_8 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [28]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [28]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [28]),
        .O(\B_inter[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_8__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [28]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [28]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [28]),
        .O(\B_inter[28]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_8 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [29]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [29]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [29]),
        .O(\B_inter[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_8__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [29]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [29]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [29]),
        .O(\B_inter[29]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_8 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [2]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [2]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [2]),
        .O(\B_inter[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_8__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [2]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [2]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [2]),
        .O(\B_inter[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_8 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [30]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [30]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [30]),
        .O(\B_inter[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_8__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [30]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [30]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [30]),
        .O(\B_inter[30]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_8 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [31]),
        .I2(\B_inter_reg[16]_i_3_1 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [31]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_3__0_2 [31]),
        .O(\B_inter[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_8__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [31]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [31]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [31]),
        .O(\B_inter[31]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_8 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [3]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [3]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [3]),
        .O(\B_inter[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_8__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [3]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [3]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [3]),
        .O(\B_inter[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_8 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [4]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [4]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [4]),
        .O(\B_inter[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_8__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [4]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [4]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [4]),
        .O(\B_inter[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_8 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [5]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [5]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [5]),
        .O(\B_inter[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_8__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [5]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [5]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [5]),
        .O(\B_inter[5]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_8 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [6]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [6]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [6]),
        .O(\B_inter[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_8__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [6]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [6]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [6]),
        .O(\B_inter[6]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_8 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [7]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [7]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [7]),
        .O(\B_inter[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_8__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [7]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [7]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [7]),
        .O(\B_inter[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_8 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [8]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [8]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [8]),
        .O(\B_inter[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_8__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [8]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [8]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [8]),
        .O(\B_inter[8]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_8 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [9]),
        .I2(\B_inter_reg[0]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0_1 [9]),
        .I4(\B_inter_reg[16]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_2 [9]),
        .O(\B_inter[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_8__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_3__0_0 [9]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_3__0_1 [9]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_3__0_2 [9]),
        .O(\B_inter[9]_i_8__0_n_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  MUXF7 \B_inter_reg[0]_i_3 
       (.I0(\B_inter[0]_i_8_n_0 ),
        .I1(\B_inter_reg[0]_0 ),
        .O(\B_inter_reg[23]_0 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[0]_i_3__0 
       (.I0(\B_inter[0]_i_8__0_n_0 ),
        .I1(\B_inter_reg[0]_1 ),
        .O(\B_inter_reg[18]_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  MUXF7 \B_inter_reg[10]_i_3 
       (.I0(\B_inter[10]_i_8_n_0 ),
        .I1(\B_inter_reg[10]_0 ),
        .O(\B_inter_reg[23]_10 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[10]_i_3__0 
       (.I0(\B_inter[10]_i_8__0_n_0 ),
        .I1(\B_inter_reg[10]_1 ),
        .O(\B_inter_reg[18]_10 ),
        .S(Q[2]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  MUXF7 \B_inter_reg[11]_i_3 
       (.I0(\B_inter[11]_i_8_n_0 ),
        .I1(\B_inter_reg[11]_0 ),
        .O(\B_inter_reg[23]_11 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[11]_i_3__0 
       (.I0(\B_inter[11]_i_8__0_n_0 ),
        .I1(\B_inter_reg[11]_1 ),
        .O(\B_inter_reg[18]_11 ),
        .S(Q[2]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  MUXF7 \B_inter_reg[12]_i_3 
       (.I0(\B_inter[12]_i_8_n_0 ),
        .I1(\B_inter_reg[12]_0 ),
        .O(\B_inter_reg[23]_12 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[12]_i_3__0 
       (.I0(\B_inter[12]_i_8__0_n_0 ),
        .I1(\B_inter_reg[12]_1 ),
        .O(\B_inter_reg[18]_12 ),
        .S(Q[2]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  MUXF7 \B_inter_reg[13]_i_3 
       (.I0(\B_inter[13]_i_8_n_0 ),
        .I1(\B_inter_reg[13]_0 ),
        .O(\B_inter_reg[23]_13 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[13]_i_3__0 
       (.I0(\B_inter[13]_i_8__0_n_0 ),
        .I1(\B_inter_reg[13]_1 ),
        .O(\B_inter_reg[18]_13 ),
        .S(Q[2]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  MUXF7 \B_inter_reg[14]_i_3 
       (.I0(\B_inter[14]_i_8_n_0 ),
        .I1(\B_inter_reg[14]_0 ),
        .O(\B_inter_reg[23]_14 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[14]_i_3__0 
       (.I0(\B_inter[14]_i_8__0_n_0 ),
        .I1(\B_inter_reg[14]_1 ),
        .O(\B_inter_reg[18]_14 ),
        .S(Q[2]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  MUXF7 \B_inter_reg[15]_i_3 
       (.I0(\B_inter[15]_i_8_n_0 ),
        .I1(\B_inter_reg[15]_0 ),
        .O(\B_inter_reg[23]_15 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[15]_i_3__0 
       (.I0(\B_inter[15]_i_8__0_n_0 ),
        .I1(\B_inter_reg[15]_1 ),
        .O(\B_inter_reg[18]_15 ),
        .S(Q[2]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  MUXF7 \B_inter_reg[16]_i_3 
       (.I0(\B_inter[16]_i_8_n_0 ),
        .I1(\B_inter_reg[16]_0 ),
        .O(\B_inter_reg[23]_16 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[16]_i_3__0 
       (.I0(\B_inter[16]_i_8__0_n_0 ),
        .I1(\B_inter_reg[16]_1 ),
        .O(\B_inter_reg[18]_16 ),
        .S(Q[2]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  MUXF7 \B_inter_reg[17]_i_3 
       (.I0(\B_inter[17]_i_8_n_0 ),
        .I1(\B_inter_reg[17]_0 ),
        .O(\B_inter_reg[23]_17 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[17]_i_3__0 
       (.I0(\B_inter[17]_i_8__0_n_0 ),
        .I1(\B_inter_reg[17]_1 ),
        .O(\B_inter_reg[18]_17 ),
        .S(Q[2]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  MUXF7 \B_inter_reg[18]_i_3 
       (.I0(\B_inter[18]_i_8_n_0 ),
        .I1(\B_inter_reg[18]_32 ),
        .O(\B_inter_reg[23]_18 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[18]_i_3__0 
       (.I0(\B_inter[18]_i_8__0_n_0 ),
        .I1(\B_inter_reg[18]_33 ),
        .O(\B_inter_reg[18]_18 ),
        .S(Q[2]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  MUXF7 \B_inter_reg[19]_i_3 
       (.I0(\B_inter[19]_i_8_n_0 ),
        .I1(\B_inter_reg[19]_0 ),
        .O(\B_inter_reg[23]_19 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[19]_i_3__0 
       (.I0(\B_inter[19]_i_8__0_n_0 ),
        .I1(\B_inter_reg[19]_1 ),
        .O(\B_inter_reg[18]_19 ),
        .S(Q[2]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  MUXF7 \B_inter_reg[1]_i_3 
       (.I0(\B_inter[1]_i_8_n_0 ),
        .I1(\B_inter_reg[1]_0 ),
        .O(\B_inter_reg[23]_1 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[1]_i_3__0 
       (.I0(\B_inter[1]_i_8__0_n_0 ),
        .I1(\B_inter_reg[1]_1 ),
        .O(\B_inter_reg[18]_1 ),
        .S(Q[2]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  MUXF7 \B_inter_reg[20]_i_3 
       (.I0(\B_inter[20]_i_8_n_0 ),
        .I1(\B_inter_reg[20]_0 ),
        .O(\B_inter_reg[23]_20 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[20]_i_3__0 
       (.I0(\B_inter[20]_i_8__0_n_0 ),
        .I1(\B_inter_reg[20]_1 ),
        .O(\B_inter_reg[18]_20 ),
        .S(Q[2]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  MUXF7 \B_inter_reg[21]_i_3 
       (.I0(\B_inter[21]_i_8_n_0 ),
        .I1(\B_inter_reg[21]_0 ),
        .O(\B_inter_reg[23]_21 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[21]_i_3__0 
       (.I0(\B_inter[21]_i_8__0_n_0 ),
        .I1(\B_inter_reg[21]_1 ),
        .O(\B_inter_reg[18]_21 ),
        .S(Q[2]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  MUXF7 \B_inter_reg[22]_i_3 
       (.I0(\B_inter[22]_i_8_n_0 ),
        .I1(\B_inter_reg[22]_0 ),
        .O(\B_inter_reg[23]_22 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[22]_i_3__0 
       (.I0(\B_inter[22]_i_8__0_n_0 ),
        .I1(\B_inter_reg[22]_1 ),
        .O(\B_inter_reg[18]_22 ),
        .S(Q[2]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  MUXF7 \B_inter_reg[23]_i_3 
       (.I0(\B_inter[23]_i_8_n_0 ),
        .I1(\B_inter_reg[23]_32 ),
        .O(\B_inter_reg[23]_23 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[23]_i_3__0 
       (.I0(\B_inter[23]_i_8__0_n_0 ),
        .I1(\B_inter_reg[23]_33 ),
        .O(\B_inter_reg[18]_23 ),
        .S(Q[2]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  MUXF7 \B_inter_reg[24]_i_3 
       (.I0(\B_inter[24]_i_8_n_0 ),
        .I1(\B_inter_reg[24]_0 ),
        .O(\B_inter_reg[23]_24 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[24]_i_3__0 
       (.I0(\B_inter[24]_i_8__0_n_0 ),
        .I1(\B_inter_reg[24]_1 ),
        .O(\B_inter_reg[18]_24 ),
        .S(Q[2]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  MUXF7 \B_inter_reg[25]_i_3 
       (.I0(\B_inter[25]_i_8_n_0 ),
        .I1(\B_inter_reg[25]_0 ),
        .O(\B_inter_reg[23]_25 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[25]_i_3__0 
       (.I0(\B_inter[25]_i_8__0_n_0 ),
        .I1(\B_inter_reg[25]_1 ),
        .O(\B_inter_reg[18]_25 ),
        .S(Q[2]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  MUXF7 \B_inter_reg[26]_i_3 
       (.I0(\B_inter[26]_i_8_n_0 ),
        .I1(\B_inter_reg[26]_0 ),
        .O(\B_inter_reg[23]_26 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[26]_i_3__0 
       (.I0(\B_inter[26]_i_8__0_n_0 ),
        .I1(\B_inter_reg[26]_1 ),
        .O(\B_inter_reg[18]_26 ),
        .S(Q[2]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  MUXF7 \B_inter_reg[27]_i_3 
       (.I0(\B_inter[27]_i_8_n_0 ),
        .I1(\B_inter_reg[27]_0 ),
        .O(\B_inter_reg[23]_27 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[27]_i_3__0 
       (.I0(\B_inter[27]_i_8__0_n_0 ),
        .I1(\B_inter_reg[27]_1 ),
        .O(\B_inter_reg[18]_27 ),
        .S(Q[2]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  MUXF7 \B_inter_reg[28]_i_3 
       (.I0(\B_inter[28]_i_8_n_0 ),
        .I1(\B_inter_reg[28]_0 ),
        .O(\B_inter_reg[23]_28 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[28]_i_3__0 
       (.I0(\B_inter[28]_i_8__0_n_0 ),
        .I1(\B_inter_reg[28]_1 ),
        .O(\B_inter_reg[18]_28 ),
        .S(Q[2]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  MUXF7 \B_inter_reg[29]_i_3 
       (.I0(\B_inter[29]_i_8_n_0 ),
        .I1(\B_inter_reg[29]_0 ),
        .O(\B_inter_reg[23]_29 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[29]_i_3__0 
       (.I0(\B_inter[29]_i_8__0_n_0 ),
        .I1(\B_inter_reg[29]_1 ),
        .O(\B_inter_reg[18]_29 ),
        .S(Q[2]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  MUXF7 \B_inter_reg[2]_i_3 
       (.I0(\B_inter[2]_i_8_n_0 ),
        .I1(\B_inter_reg[2]_0 ),
        .O(\B_inter_reg[23]_2 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[2]_i_3__0 
       (.I0(\B_inter[2]_i_8__0_n_0 ),
        .I1(\B_inter_reg[2]_1 ),
        .O(\B_inter_reg[18]_2 ),
        .S(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  MUXF7 \B_inter_reg[30]_i_3 
       (.I0(\B_inter[30]_i_8_n_0 ),
        .I1(\B_inter_reg[30]_0 ),
        .O(\B_inter_reg[23]_30 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[30]_i_3__0 
       (.I0(\B_inter[30]_i_8__0_n_0 ),
        .I1(\B_inter_reg[30]_1 ),
        .O(\B_inter_reg[18]_30 ),
        .S(Q[2]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  MUXF7 \B_inter_reg[31]_i_3 
       (.I0(\B_inter[31]_i_8_n_0 ),
        .I1(\B_inter_reg[31]_0 ),
        .O(\B_inter_reg[23]_31 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[31]_i_3__0 
       (.I0(\B_inter[31]_i_8__0_n_0 ),
        .I1(\B_inter_reg[31]_1 ),
        .O(\B_inter_reg[18]_31 ),
        .S(Q[2]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  MUXF7 \B_inter_reg[3]_i_3 
       (.I0(\B_inter[3]_i_8_n_0 ),
        .I1(\B_inter_reg[3]_0 ),
        .O(\B_inter_reg[23]_3 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[3]_i_3__0 
       (.I0(\B_inter[3]_i_8__0_n_0 ),
        .I1(\B_inter_reg[3]_1 ),
        .O(\B_inter_reg[18]_3 ),
        .S(Q[2]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  MUXF7 \B_inter_reg[4]_i_3 
       (.I0(\B_inter[4]_i_8_n_0 ),
        .I1(\B_inter_reg[4]_0 ),
        .O(\B_inter_reg[23]_4 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[4]_i_3__0 
       (.I0(\B_inter[4]_i_8__0_n_0 ),
        .I1(\B_inter_reg[4]_1 ),
        .O(\B_inter_reg[18]_4 ),
        .S(Q[2]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  MUXF7 \B_inter_reg[5]_i_3 
       (.I0(\B_inter[5]_i_8_n_0 ),
        .I1(\B_inter_reg[5]_0 ),
        .O(\B_inter_reg[23]_5 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[5]_i_3__0 
       (.I0(\B_inter[5]_i_8__0_n_0 ),
        .I1(\B_inter_reg[5]_1 ),
        .O(\B_inter_reg[18]_5 ),
        .S(Q[2]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  MUXF7 \B_inter_reg[6]_i_3 
       (.I0(\B_inter[6]_i_8_n_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .O(\B_inter_reg[23]_6 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[6]_i_3__0 
       (.I0(\B_inter[6]_i_8__0_n_0 ),
        .I1(\B_inter_reg[6]_1 ),
        .O(\B_inter_reg[18]_6 ),
        .S(Q[2]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  MUXF7 \B_inter_reg[7]_i_3 
       (.I0(\B_inter[7]_i_8_n_0 ),
        .I1(\B_inter_reg[7]_0 ),
        .O(\B_inter_reg[23]_7 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[7]_i_3__0 
       (.I0(\B_inter[7]_i_8__0_n_0 ),
        .I1(\B_inter_reg[7]_1 ),
        .O(\B_inter_reg[18]_7 ),
        .S(Q[2]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  MUXF7 \B_inter_reg[8]_i_3 
       (.I0(\B_inter[8]_i_8_n_0 ),
        .I1(\B_inter_reg[8]_0 ),
        .O(\B_inter_reg[23]_8 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[8]_i_3__0 
       (.I0(\B_inter[8]_i_8__0_n_0 ),
        .I1(\B_inter_reg[8]_1 ),
        .O(\B_inter_reg[18]_8 ),
        .S(Q[2]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
  MUXF7 \B_inter_reg[9]_i_3 
       (.I0(\B_inter[9]_i_8_n_0 ),
        .I1(\B_inter_reg[9]_0 ),
        .O(\B_inter_reg[23]_9 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[9]_i_3__0 
       (.I0(\B_inter[9]_i_8__0_n_0 ),
        .I1(\B_inter_reg[9]_1 ),
        .O(\B_inter_reg[18]_9 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_17
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_18
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_19
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_2
   (Q,
    \B_inter_reg[27]_0 ,
    DI,
    E,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter[28]_i_4 ,
    \B_inter[28]_i_12__1_0 ,
    \B_inter[29]_i_4 ,
    \B_inter[29]_i_13__1_0 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[3]_1 ,
    \B_inter[30]_i_12__1 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[3]_2 ,
    \B_inter_reg[0]_2 ,
    \ALUOp_reg[0] ,
    \B_inter[1]_i_9__1_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[6]_1 ,
    \B_inter[2]_i_11__1_0 ,
    \B_inter[30]_i_12__1_0 ,
    \B_inter[29]_i_13__1_1 ,
    \B_inter[29]_i_13__1_2 ,
    \B_inter[30]_i_12__1_1 ,
    \B_inter[29]_i_13__1_3 ,
    \B_inter[29]_i_13__1_4 ,
    \B_inter[30]_i_12__1_2 ,
    \B_inter[29]_i_13__1_5 ,
    \B_inter[29]_i_13__1_6 ,
    \B_inter[30]_i_12__1_3 ,
    \B_inter[6]_i_12__1_0 ,
    \B_inter[29]_i_13__1_7 ,
    \B_inter[29]_i_13__1_8 ,
    \B_inter[29]_i_13__1_9 ,
    \B_inter[29]_i_13__1_10 ,
    \B_inter[29]_i_13__1_11 ,
    \B_inter[29]_i_13__1_12 ,
    \B_inter[29]_i_13__1_13 ,
    \B_inter[29]_i_13__1_14 ,
    \B_inter[29]_i_13__1_15 ,
    \B_inter[29]_i_13__1_16 ,
    \B_inter[29]_i_13__1_17 ,
    \B_inter[29]_i_13__1_18 ,
    \B_inter[29]_i_13__1_19 ,
    \B_inter[29]_i_13__1_20 ,
    \B_inter[29]_i_13__1_21 ,
    \B_inter[29]_i_13__1_22 ,
    \B_inter[29]_i_13__1_23 ,
    \B_inter[24]_i_6__2 ,
    \B_inter[0]_i_8__1_0 ,
    \B_inter[29]_i_13__1_24 ,
    \B_inter[24]_i_6__2_0 ,
    \B_inter[29]_i_13__1_25 ,
    \B_inter[30]_i_12__1_4 ,
    \B_inter[25]_i_17_0 ,
    \B_inter[29]_i_13__1_26 ,
    \B_inter[30]_i_12__1_5 ,
    \B_inter[29]_i_13__1_27 ,
    \B_inter[29]_i_13__1_28 ,
    \B_inter[30]_i_12__1_6 ,
    \B_inter_reg[31]_0 ,
    \B_inter[30]_i_15 ,
    \B_inter[1]_i_17_0 ,
    \B_inter[1]_i_9__1_1 ,
    \B_inter[30]_i_15_0 ,
    \B_inter[2]_i_16_0 ,
    \B_inter[29]_i_13__1_29 ,
    \B_inter[3]_i_17_0 ,
    \B_inter[29]_i_13__1_30 ,
    \B_inter[29]_i_13__1_31 ,
    \B_inter[29]_i_13__1_32 ,
    \B_inter[29]_i_13__1_33 ,
    \B_inter[29]_i_13__1_34 ,
    \B_inter[29]_i_13__1_35 ,
    \B_inter[29]_i_13__1_36 ,
    \B_inter[29]_i_13__1_37 ,
    \B_inter[29]_i_13__1_38 ,
    \B_inter[29]_i_13__1_39 ,
    \B_inter[29]_i_13__1_40 ,
    \B_inter[29]_i_13__1_41 ,
    \B_inter[29]_i_13__1_42 ,
    \B_inter[29]_i_13__1_43 ,
    \B_inter[29]_i_13__1_44 ,
    \B_inter[29]_i_13__1_45 ,
    \B_inter[29]_i_13__1_46 ,
    \B_inter[29]_i_13__1_47 ,
    \B_inter[29]_i_13__1_48 ,
    \B_inter[29]_i_13__1_49 ,
    \B_inter[29]_i_13__1_50 ,
    \ALUOp_reg[0]_0 ,
    \ALUOp_reg[0]_1 ,
    \B_inter[29]_i_13__1_51 ,
    \B_inter[28]_i_11__1_0 ,
    \B_inter[29]_i_13__1_52 ,
    \B_inter[28]_i_11__1_1 ,
    \B_inter[29]_i_13__1_53 ,
    \B_inter[28]_i_11__1_2 ,
    \B_inter[29]_i_13__1_54 ,
    \B_inter[28]_i_11__1_3 ,
    \B_inter[29]_i_13__1_55 ,
    \B_inter[28]_i_11__1_4 ,
    \B_inter[29]_i_13__1_56 ,
    \B_inter[28]_i_11__1_5 ,
    \B_inter[29]_i_13__1_57 ,
    \B_inter[28]_i_11__1_6 ,
    \B_inter[29]_i_13__1_58 ,
    \B_inter[28]_i_11__1_7 ,
    \B_inter[29]_i_13__1_59 ,
    \B_inter[28]_i_11__1_8 ,
    \B_inter[29]_i_13__1_60 ,
    \B_inter[28]_i_11__1_9 ,
    \B_inter[29]_i_13__1_61 ,
    \B_inter[28]_i_11__1_10 ,
    \B_inter[29]_i_13__1_62 ,
    \B_inter[28]_i_11__1_11 ,
    \B_inter[29]_i_13__1_63 ,
    \B_inter[28]_i_11__1_12 ,
    \B_inter[29]_i_13__1_64 ,
    \B_inter[28]_i_11__1_13 ,
    \B_inter[29]_i_13__1_65 ,
    \B_inter[28]_i_11__1_14 ,
    \B_inter[29]_i_13__1_66 ,
    \B_inter[28]_i_11__1_15 ,
    \B_inter[29]_i_13__1_67 ,
    \B_inter[29]_i_13__1_68 ,
    \B_inter[29]_i_13__1_69 ,
    \B_inter[29]_i_13__1_70 ,
    \B_inter[0]_i_9__1 ,
    \B_inter_reg[31]_1 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[7]_1 ,
    SHAMT_sig,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter[29]_i_13__1_71 ,
    \B_inter_reg[9]_1 ,
    \B_inter[29]_i_13__1_72 ,
    \B_inter[0]_i_5 ,
    \B_inter[29]_i_13__1_73 ,
    \B_inter_reg[7]_2 ,
    \B_inter[29]_i_13__1_74 ,
    \B_inter[29]_i_13__1_75 ,
    \B_inter[29]_i_13__1_76 ,
    \B_inter[29]_i_13__1_77 ,
    \B_inter[29]_i_13__1_78 ,
    \B_inter[29]_i_13__1_79 ,
    \B_inter[29]_i_13__1_80 ,
    \B_inter[29]_i_13__1_81 ,
    \B_inter[29]_i_13__1_82 ,
    \B_inter[29]_i_13__1_83 ,
    \B_inter[29]_i_13__1_84 ,
    \B_inter[29]_i_13__1_85 ,
    \B_inter[29]_i_13__1_86 ,
    \B_inter[29]_i_13__1_87 ,
    shift_sig,
    \B_inter_reg[3]_3 ,
    \B_inter_reg[3]_4 ,
    \B_inter_reg[27]_2 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    D,
    AR,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[31]_2 ,
    \B_inter_reg[28]_1 ,
    \FSM_onehot_pr_state_reg[2] ,
    \B_inter_reg[3]_5 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[30]_2 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[26]_2 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[24]_0 ,
    S,
    \FSM_onehot_pr_state_reg[4] ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_6 ,
    \B_inter_reg[4]_1 ,
    WriteReg,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[21]_rep_0 ,
    \B_inter_reg[21]_rep__0_0 ,
    \B_inter_reg[22]_rep_0 ,
    \B_inter_reg[22]_rep__0_0 ,
    \B_inter[30]_i_30 ,
    \B_inter[30]_i_31_0 ,
    O,
    \ALUOp_reg[2] ,
    \ALUOp_reg[2]_0 ,
    \B_inter_reg[28]_2 ,
    \B_inter_reg[28]_3 ,
    \B_inter_reg[29]_1 ,
    ALU_in1,
    \B_inter[2]_i_12__1_0 ,
    ALU_in2,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[2]_2 ,
    \B_inter_reg[2]_3 ,
    \B_inter[2]_i_4 ,
    \B_inter[2]_i_4_0 ,
    \B_inter_reg[28]_4 ,
    \B_inter[2]_i_12__1_1 ,
    \B_inter[18]_i_42 ,
    \B_inter[18]_i_42_0 ,
    \B_inter[18]_i_42_1 ,
    \ALUOp_reg[3] ,
    \B_inter[0]_i_10__1 ,
    \B_inter[0]_i_3 ,
    \B_inter[1]_i_10__1 ,
    \B_inter_reg[1]_2 ,
    \B_inter_reg[1]_3 ,
    \B_inter_reg[3]_7 ,
    data14,
    \B_inter_reg[3]_8 ,
    \B_inter_reg[3]_9 ,
    \B_inter_reg[4]_2 ,
    \B_inter_reg[4]_3 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_2 ,
    \B_inter_reg[6]_3 ,
    \B_inter_reg[7]_3 ,
    \B_inter_reg[7]_4 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[8]_2 ,
    \B_inter_reg[9]_2 ,
    \B_inter_reg[9]_3 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[19]_2 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[20]_2 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[22]_2 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[24]_2 ,
    \B_inter_reg[24]_3 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[25]_2 ,
    \B_inter_reg[26]_3 ,
    \B_inter_reg[26]_4 ,
    \B_inter_reg[28]_5 ,
    \B_inter_reg[28]_6 ,
    \B_inter_reg[30]_3 ,
    \B_inter_reg[1]_4 ,
    \B_inter_reg[1]_5 ,
    \B_inter_reg[2]_4 ,
    \B_inter_reg[2]_5 ,
    \B_inter_reg[2]_6 ,
    \B_inter_reg[4]_4 ,
    \B_inter_reg[4]_5 ,
    \B_inter_reg[5]_2 ,
    \B_inter_reg[5]_3 ,
    \B_inter_reg[6]_4 ,
    \B_inter_reg[6]_5 ,
    \B_inter_reg[7]_5 ,
    \B_inter_reg[7]_6 ,
    \B_inter_reg[8]_3 ,
    \B_inter_reg[8]_4 ,
    \B_inter_reg[9]_4 ,
    \B_inter_reg[9]_5 ,
    \B_inter_reg[10]_2 ,
    \B_inter_reg[10]_3 ,
    \B_inter_reg[11]_2 ,
    \B_inter_reg[11]_3 ,
    \B_inter_reg[12]_2 ,
    \B_inter_reg[12]_3 ,
    \B_inter_reg[13]_2 ,
    \B_inter_reg[13]_3 ,
    \B_inter_reg[14]_2 ,
    \B_inter_reg[14]_3 ,
    \B_inter_reg[15]_2 ,
    \B_inter_reg[15]_3 ,
    \B_inter_reg[16]_2 ,
    \B_inter_reg[16]_3 ,
    \B_inter_reg[17]_2 ,
    \B_inter_reg[17]_3 ,
    \B_inter_reg[18]_2 ,
    \B_inter_reg[18]_3 ,
    \B_inter_reg[19]_3 ,
    \B_inter_reg[19]_4 ,
    \B_inter_reg[20]_3 ,
    \B_inter_reg[20]_4 ,
    \B_inter_reg[21]_2 ,
    \B_inter_reg[21]_3 ,
    \B_inter_reg[22]_3 ,
    \B_inter_reg[22]_4 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[24]_4 ,
    \B_inter_reg[26]_5 ,
    \B_inter_reg[26]_6 ,
    \B_inter[28]_i_3__0_0 ,
    \B_inter[28]_i_4__0_0 ,
    \B_inter_reg[2]_7 ,
    \B_inter_reg[4]_6 ,
    \B_inter_reg[5]_4 ,
    \B_inter_reg[5]_5 ,
    \B_inter_reg[6]_6 ,
    \B_inter_reg[6]_7 ,
    \B_inter_reg[8]_5 ,
    \B_inter_reg[8]_6 ,
    \B_inter_reg[9]_6 ,
    \B_inter_reg[9]_7 ,
    \B_inter_reg[10]_4 ,
    \B_inter_reg[10]_5 ,
    \B_inter_reg[11]_4 ,
    \B_inter_reg[11]_5 ,
    \B_inter_reg[12]_4 ,
    \B_inter_reg[12]_5 ,
    \B_inter_reg[13]_4 ,
    \B_inter_reg[13]_5 ,
    \B_inter_reg[14]_4 ,
    \B_inter_reg[14]_5 ,
    \B_inter_reg[15]_4 ,
    \B_inter_reg[15]_5 ,
    \B_inter_reg[16]_4 ,
    \B_inter_reg[16]_5 ,
    \B_inter_reg[17]_4 ,
    \B_inter_reg[17]_5 ,
    \B_inter_reg[18]_4 ,
    \B_inter_reg[18]_5 ,
    \B_inter_reg[19]_5 ,
    \B_inter_reg[19]_6 ,
    \B_inter_reg[20]_5 ,
    \B_inter_reg[20]_6 ,
    \B_inter_reg[21]_4 ,
    \B_inter_reg[21]_5 ,
    \B_inter_reg[22]_5 ,
    \B_inter_reg[22]_6 ,
    \B_inter_reg[23]_5 ,
    \B_inter_reg[23]_6 ,
    \B_inter_reg[24]_5 ,
    \B_inter_reg[24]_6 ,
    \B_inter_reg[25]_3 ,
    \B_inter_reg[25]_4 ,
    \B_inter_reg[26]_7 ,
    \B_inter_reg[26]_8 ,
    \B_inter[0]_i_3_0 ,
    \B_inter[0]_i_3_1 ,
    \B_inter[31]_i_4 ,
    \B_inter[31]_i_4_0 ,
    \B_inter_reg[0]_3 ,
    \B_inter_reg[0]_4 ,
    \B_inter[2]_i_3__0_0 ,
    \B_inter[0]_i_2 ,
    \B_inter[0]_i_2_0 ,
    \B_inter[1]_i_3__0_0 ,
    \B_inter[0]_i_2_1 ,
    \B_inter[0]_i_2_2 ,
    \B_inter[1]_i_6__1_0 ,
    \B_inter[6]_i_4_0 ,
    \B_inter[6]_i_4_1 ,
    \B_inter[2]_i_2_0 ,
    \B_inter[2]_i_3__0_1 ,
    \B_inter[1]_i_3__0_1 ,
    \B_inter[3]_i_2_0 ,
    \B_inter[3]_i_3_0 ,
    \B_inter[3]_i_3_1 ,
    \B_inter[3]_i_3_2 ,
    \B_inter[4]_i_2_0 ,
    \B_inter[4]_i_2_1 ,
    \B_inter[23]_i_5_0 ,
    \B_inter[26]_i_5_0 ,
    \B_inter[26]_i_5_1 ,
    \B_inter[27]_i_3__0_0 ,
    \B_inter[27]_i_3__0_1 ,
    \B_inter[29]_i_2_0 ,
    \B_inter[29]_i_2_1 ,
    \B_inter[29]_i_3_0 ,
    \B_inter[24]_i_5_0 ,
    \B_inter[28]_i_2_0 ,
    \B_inter[28]_i_2_1 ,
    \B_inter[29]_i_2_2 ,
    \B_inter[29]_i_2_3 ,
    \B_inter[25]_i_31 ,
    \B_inter[30]_i_5 ,
    \B_inter[30]_i_5_0 ,
    \B_inter[30]_i_5_1 ,
    \B_inter[8]_i_24 ,
    \ALUOp_reg[0]_i_4_0 ,
    \ALUOp_reg[0]_i_4_1 ,
    \ALUOp_reg[3]_i_2 ,
    \ALUOp_reg[3]_i_2_0 ,
    \B_inter[31]_i_53_0 ,
    \ALUOp_reg[0]_i_3 ,
    \ALUOp_reg[1]_i_1 ,
    \FSM_onehot_pr_state_reg[7] ,
    CO,
    RegDst,
    \B_inter[31]_i_53_1 ,
    \B_inter_reg[5]_6 ,
    MemoryDataIn,
    CLK,
    RST);
  output [28:0]Q;
  output \B_inter_reg[27]_0 ;
  output [1:0]DI;
  output [2:0]E;
  output \B_inter_reg[27]_1 ;
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[26]_0 ;
  output [2:0]\B_inter_reg[4]_0 ;
  output \B_inter[28]_i_4 ;
  output \B_inter[28]_i_12__1_0 ;
  output \B_inter[29]_i_4 ;
  output \B_inter[29]_i_13__1_0 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter[30]_i_12__1 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[3]_2 ;
  output \B_inter_reg[0]_2 ;
  output \ALUOp_reg[0] ;
  output \B_inter[1]_i_9__1_0 ;
  output \B_inter_reg[6]_0 ;
  output \B_inter_reg[6]_1 ;
  output \B_inter[2]_i_11__1_0 ;
  output \B_inter[30]_i_12__1_0 ;
  output \B_inter[29]_i_13__1_1 ;
  output \B_inter[29]_i_13__1_2 ;
  output \B_inter[30]_i_12__1_1 ;
  output \B_inter[29]_i_13__1_3 ;
  output \B_inter[29]_i_13__1_4 ;
  output \B_inter[30]_i_12__1_2 ;
  output \B_inter[29]_i_13__1_5 ;
  output \B_inter[29]_i_13__1_6 ;
  output \B_inter[30]_i_12__1_3 ;
  output \B_inter[6]_i_12__1_0 ;
  output \B_inter[29]_i_13__1_7 ;
  output \B_inter[29]_i_13__1_8 ;
  output \B_inter[29]_i_13__1_9 ;
  output \B_inter[29]_i_13__1_10 ;
  output \B_inter[29]_i_13__1_11 ;
  output \B_inter[29]_i_13__1_12 ;
  output \B_inter[29]_i_13__1_13 ;
  output \B_inter[29]_i_13__1_14 ;
  output \B_inter[29]_i_13__1_15 ;
  output \B_inter[29]_i_13__1_16 ;
  output \B_inter[29]_i_13__1_17 ;
  output \B_inter[29]_i_13__1_18 ;
  output \B_inter[29]_i_13__1_19 ;
  output \B_inter[29]_i_13__1_20 ;
  output \B_inter[29]_i_13__1_21 ;
  output \B_inter[29]_i_13__1_22 ;
  output \B_inter[29]_i_13__1_23 ;
  output \B_inter[24]_i_6__2 ;
  output [0:0]\B_inter[0]_i_8__1_0 ;
  output \B_inter[29]_i_13__1_24 ;
  output \B_inter[24]_i_6__2_0 ;
  output \B_inter[29]_i_13__1_25 ;
  output \B_inter[30]_i_12__1_4 ;
  output \B_inter[25]_i_17_0 ;
  output \B_inter[29]_i_13__1_26 ;
  output \B_inter[30]_i_12__1_5 ;
  output \B_inter[29]_i_13__1_27 ;
  output \B_inter[29]_i_13__1_28 ;
  output \B_inter[30]_i_12__1_6 ;
  output \B_inter_reg[31]_0 ;
  output \B_inter[30]_i_15 ;
  output \B_inter[1]_i_17_0 ;
  output \B_inter[1]_i_9__1_1 ;
  output \B_inter[30]_i_15_0 ;
  output \B_inter[2]_i_16_0 ;
  output \B_inter[29]_i_13__1_29 ;
  output \B_inter[3]_i_17_0 ;
  output \B_inter[29]_i_13__1_30 ;
  output \B_inter[29]_i_13__1_31 ;
  output \B_inter[29]_i_13__1_32 ;
  output \B_inter[29]_i_13__1_33 ;
  output \B_inter[29]_i_13__1_34 ;
  output \B_inter[29]_i_13__1_35 ;
  output \B_inter[29]_i_13__1_36 ;
  output \B_inter[29]_i_13__1_37 ;
  output \B_inter[29]_i_13__1_38 ;
  output \B_inter[29]_i_13__1_39 ;
  output \B_inter[29]_i_13__1_40 ;
  output \B_inter[29]_i_13__1_41 ;
  output \B_inter[29]_i_13__1_42 ;
  output \B_inter[29]_i_13__1_43 ;
  output \B_inter[29]_i_13__1_44 ;
  output \B_inter[29]_i_13__1_45 ;
  output \B_inter[29]_i_13__1_46 ;
  output \B_inter[29]_i_13__1_47 ;
  output \B_inter[29]_i_13__1_48 ;
  output \B_inter[29]_i_13__1_49 ;
  output \B_inter[29]_i_13__1_50 ;
  output \ALUOp_reg[0]_0 ;
  output \ALUOp_reg[0]_1 ;
  output \B_inter[29]_i_13__1_51 ;
  output \B_inter[28]_i_11__1_0 ;
  output \B_inter[29]_i_13__1_52 ;
  output \B_inter[28]_i_11__1_1 ;
  output \B_inter[29]_i_13__1_53 ;
  output \B_inter[28]_i_11__1_2 ;
  output \B_inter[29]_i_13__1_54 ;
  output \B_inter[28]_i_11__1_3 ;
  output \B_inter[29]_i_13__1_55 ;
  output \B_inter[28]_i_11__1_4 ;
  output \B_inter[29]_i_13__1_56 ;
  output \B_inter[28]_i_11__1_5 ;
  output \B_inter[29]_i_13__1_57 ;
  output \B_inter[28]_i_11__1_6 ;
  output \B_inter[29]_i_13__1_58 ;
  output \B_inter[28]_i_11__1_7 ;
  output \B_inter[29]_i_13__1_59 ;
  output \B_inter[28]_i_11__1_8 ;
  output \B_inter[29]_i_13__1_60 ;
  output \B_inter[28]_i_11__1_9 ;
  output \B_inter[29]_i_13__1_61 ;
  output \B_inter[28]_i_11__1_10 ;
  output \B_inter[29]_i_13__1_62 ;
  output \B_inter[28]_i_11__1_11 ;
  output \B_inter[29]_i_13__1_63 ;
  output \B_inter[28]_i_11__1_12 ;
  output \B_inter[29]_i_13__1_64 ;
  output \B_inter[28]_i_11__1_13 ;
  output \B_inter[29]_i_13__1_65 ;
  output \B_inter[28]_i_11__1_14 ;
  output \B_inter[29]_i_13__1_66 ;
  output \B_inter[28]_i_11__1_15 ;
  output \B_inter[29]_i_13__1_67 ;
  output \B_inter[29]_i_13__1_68 ;
  output \B_inter[29]_i_13__1_69 ;
  output \B_inter[29]_i_13__1_70 ;
  output \B_inter[0]_i_9__1 ;
  output \B_inter_reg[31]_1 ;
  output \B_inter_reg[7]_0 ;
  output \B_inter_reg[7]_1 ;
  output [3:0]SHAMT_sig;
  output \B_inter_reg[8]_0 ;
  output \B_inter_reg[9]_0 ;
  output \B_inter[29]_i_13__1_71 ;
  output \B_inter_reg[9]_1 ;
  output \B_inter[29]_i_13__1_72 ;
  output \B_inter[0]_i_5 ;
  output \B_inter[29]_i_13__1_73 ;
  output \B_inter_reg[7]_2 ;
  output \B_inter[29]_i_13__1_74 ;
  output \B_inter[29]_i_13__1_75 ;
  output \B_inter[29]_i_13__1_76 ;
  output \B_inter[29]_i_13__1_77 ;
  output \B_inter[29]_i_13__1_78 ;
  output \B_inter[29]_i_13__1_79 ;
  output \B_inter[29]_i_13__1_80 ;
  output \B_inter[29]_i_13__1_81 ;
  output \B_inter[29]_i_13__1_82 ;
  output \B_inter[29]_i_13__1_83 ;
  output \B_inter[29]_i_13__1_84 ;
  output \B_inter[29]_i_13__1_85 ;
  output \B_inter[29]_i_13__1_86 ;
  output \B_inter[29]_i_13__1_87 ;
  output shift_sig;
  output \B_inter_reg[3]_3 ;
  output \B_inter_reg[3]_4 ;
  output \B_inter_reg[27]_2 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[30]_0 ;
  output [7:0]D;
  output [1:0]AR;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[31]_2 ;
  output \B_inter_reg[28]_1 ;
  output [0:0]\FSM_onehot_pr_state_reg[2] ;
  output \B_inter_reg[3]_5 ;
  output \B_inter_reg[30]_1 ;
  output \B_inter_reg[30]_2 ;
  output \B_inter_reg[26]_1 ;
  output \B_inter_reg[26]_2 ;
  output [2:0]\B_inter_reg[25]_0 ;
  output [2:0]\B_inter_reg[20]_0 ;
  output [2:0]\B_inter_reg[24]_0 ;
  output [3:0]S;
  output [0:0]\FSM_onehot_pr_state_reg[4] ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[3]_6 ;
  output \B_inter_reg[4]_1 ;
  output [4:0]WriteReg;
  output [2:0]\B_inter_reg[24]_1 ;
  output [2:0]\B_inter_reg[22]_0 ;
  output [2:0]\B_inter_reg[19]_0 ;
  output \B_inter_reg[21]_rep_0 ;
  output \B_inter_reg[21]_rep__0_0 ;
  output \B_inter_reg[22]_rep_0 ;
  output \B_inter_reg[22]_rep__0_0 ;
  input \B_inter[30]_i_30 ;
  input [5:0]\B_inter[30]_i_31_0 ;
  input [2:0]O;
  input \ALUOp_reg[2] ;
  input \ALUOp_reg[2]_0 ;
  input \B_inter_reg[28]_2 ;
  input \B_inter_reg[28]_3 ;
  input \B_inter_reg[29]_1 ;
  input [7:0]ALU_in1;
  input \B_inter[2]_i_12__1_0 ;
  input [6:0]ALU_in2;
  input \B_inter_reg[2]_1 ;
  input \B_inter_reg[2]_2 ;
  input \B_inter_reg[2]_3 ;
  input \B_inter[2]_i_4 ;
  input \B_inter[2]_i_4_0 ;
  input [2:0]\B_inter_reg[28]_4 ;
  input \B_inter[2]_i_12__1_1 ;
  input [1:0]\B_inter[18]_i_42 ;
  input \B_inter[18]_i_42_0 ;
  input \B_inter[18]_i_42_1 ;
  input \ALUOp_reg[3] ;
  input \B_inter[0]_i_10__1 ;
  input \B_inter[0]_i_3 ;
  input \B_inter[1]_i_10__1 ;
  input \B_inter_reg[1]_2 ;
  input \B_inter_reg[1]_3 ;
  input \B_inter_reg[3]_7 ;
  input [8:0]data14;
  input \B_inter_reg[3]_8 ;
  input \B_inter_reg[3]_9 ;
  input \B_inter_reg[4]_2 ;
  input \B_inter_reg[4]_3 ;
  input \B_inter_reg[5]_0 ;
  input \B_inter_reg[5]_1 ;
  input \B_inter_reg[6]_2 ;
  input \B_inter_reg[6]_3 ;
  input \B_inter_reg[7]_3 ;
  input \B_inter_reg[7]_4 ;
  input \B_inter_reg[8]_1 ;
  input \B_inter_reg[8]_2 ;
  input \B_inter_reg[9]_2 ;
  input \B_inter_reg[9]_3 ;
  input \B_inter_reg[10]_0 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[11]_0 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[12]_0 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[15]_0 ;
  input \B_inter_reg[15]_1 ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[18]_0 ;
  input \B_inter_reg[18]_1 ;
  input \B_inter_reg[19]_1 ;
  input \B_inter_reg[19]_2 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[20]_2 ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[22]_1 ;
  input \B_inter_reg[22]_2 ;
  input \B_inter_reg[23]_0 ;
  input \B_inter_reg[23]_1 ;
  input \B_inter_reg[23]_2 ;
  input \B_inter_reg[23]_3 ;
  input \B_inter_reg[24]_2 ;
  input \B_inter_reg[24]_3 ;
  input \B_inter_reg[25]_1 ;
  input \B_inter_reg[25]_2 ;
  input \B_inter_reg[26]_3 ;
  input \B_inter_reg[26]_4 ;
  input \B_inter_reg[28]_5 ;
  input \B_inter_reg[28]_6 ;
  input \B_inter_reg[30]_3 ;
  input \B_inter_reg[1]_4 ;
  input \B_inter_reg[1]_5 ;
  input \B_inter_reg[2]_4 ;
  input \B_inter_reg[2]_5 ;
  input \B_inter_reg[2]_6 ;
  input \B_inter_reg[4]_4 ;
  input \B_inter_reg[4]_5 ;
  input \B_inter_reg[5]_2 ;
  input \B_inter_reg[5]_3 ;
  input \B_inter_reg[6]_4 ;
  input \B_inter_reg[6]_5 ;
  input \B_inter_reg[7]_5 ;
  input \B_inter_reg[7]_6 ;
  input \B_inter_reg[8]_3 ;
  input \B_inter_reg[8]_4 ;
  input \B_inter_reg[9]_4 ;
  input \B_inter_reg[9]_5 ;
  input \B_inter_reg[10]_2 ;
  input \B_inter_reg[10]_3 ;
  input \B_inter_reg[11]_2 ;
  input \B_inter_reg[11]_3 ;
  input \B_inter_reg[12]_2 ;
  input \B_inter_reg[12]_3 ;
  input \B_inter_reg[13]_2 ;
  input \B_inter_reg[13]_3 ;
  input \B_inter_reg[14]_2 ;
  input \B_inter_reg[14]_3 ;
  input \B_inter_reg[15]_2 ;
  input \B_inter_reg[15]_3 ;
  input \B_inter_reg[16]_2 ;
  input \B_inter_reg[16]_3 ;
  input \B_inter_reg[17]_2 ;
  input \B_inter_reg[17]_3 ;
  input \B_inter_reg[18]_2 ;
  input \B_inter_reg[18]_3 ;
  input \B_inter_reg[19]_3 ;
  input \B_inter_reg[19]_4 ;
  input \B_inter_reg[20]_3 ;
  input \B_inter_reg[20]_4 ;
  input \B_inter_reg[21]_2 ;
  input \B_inter_reg[21]_3 ;
  input \B_inter_reg[22]_3 ;
  input \B_inter_reg[22]_4 ;
  input \B_inter_reg[23]_4 ;
  input \B_inter_reg[24]_4 ;
  input \B_inter_reg[26]_5 ;
  input \B_inter_reg[26]_6 ;
  input \B_inter[28]_i_3__0_0 ;
  input \B_inter[28]_i_4__0_0 ;
  input \B_inter_reg[2]_7 ;
  input \B_inter_reg[4]_6 ;
  input \B_inter_reg[5]_4 ;
  input \B_inter_reg[5]_5 ;
  input \B_inter_reg[6]_6 ;
  input \B_inter_reg[6]_7 ;
  input \B_inter_reg[8]_5 ;
  input \B_inter_reg[8]_6 ;
  input \B_inter_reg[9]_6 ;
  input \B_inter_reg[9]_7 ;
  input \B_inter_reg[10]_4 ;
  input \B_inter_reg[10]_5 ;
  input \B_inter_reg[11]_4 ;
  input \B_inter_reg[11]_5 ;
  input \B_inter_reg[12]_4 ;
  input \B_inter_reg[12]_5 ;
  input \B_inter_reg[13]_4 ;
  input \B_inter_reg[13]_5 ;
  input \B_inter_reg[14]_4 ;
  input \B_inter_reg[14]_5 ;
  input \B_inter_reg[15]_4 ;
  input \B_inter_reg[15]_5 ;
  input \B_inter_reg[16]_4 ;
  input \B_inter_reg[16]_5 ;
  input \B_inter_reg[17]_4 ;
  input \B_inter_reg[17]_5 ;
  input \B_inter_reg[18]_4 ;
  input \B_inter_reg[18]_5 ;
  input \B_inter_reg[19]_5 ;
  input \B_inter_reg[19]_6 ;
  input \B_inter_reg[20]_5 ;
  input \B_inter_reg[20]_6 ;
  input \B_inter_reg[21]_4 ;
  input \B_inter_reg[21]_5 ;
  input \B_inter_reg[22]_5 ;
  input \B_inter_reg[22]_6 ;
  input \B_inter_reg[23]_5 ;
  input \B_inter_reg[23]_6 ;
  input \B_inter_reg[24]_5 ;
  input \B_inter_reg[24]_6 ;
  input \B_inter_reg[25]_3 ;
  input \B_inter_reg[25]_4 ;
  input \B_inter_reg[26]_7 ;
  input \B_inter_reg[26]_8 ;
  input \B_inter[0]_i_3_0 ;
  input \B_inter[0]_i_3_1 ;
  input \B_inter[31]_i_4 ;
  input \B_inter[31]_i_4_0 ;
  input \B_inter_reg[0]_3 ;
  input \B_inter_reg[0]_4 ;
  input \B_inter[2]_i_3__0_0 ;
  input \B_inter[0]_i_2 ;
  input \B_inter[0]_i_2_0 ;
  input \B_inter[1]_i_3__0_0 ;
  input \B_inter[0]_i_2_1 ;
  input \B_inter[0]_i_2_2 ;
  input \B_inter[1]_i_6__1_0 ;
  input \B_inter[6]_i_4_0 ;
  input \B_inter[6]_i_4_1 ;
  input \B_inter[2]_i_2_0 ;
  input \B_inter[2]_i_3__0_1 ;
  input \B_inter[1]_i_3__0_1 ;
  input \B_inter[3]_i_2_0 ;
  input \B_inter[3]_i_3_0 ;
  input \B_inter[3]_i_3_1 ;
  input \B_inter[3]_i_3_2 ;
  input \B_inter[4]_i_2_0 ;
  input \B_inter[4]_i_2_1 ;
  input \B_inter[23]_i_5_0 ;
  input \B_inter[26]_i_5_0 ;
  input \B_inter[26]_i_5_1 ;
  input \B_inter[27]_i_3__0_0 ;
  input \B_inter[27]_i_3__0_1 ;
  input \B_inter[29]_i_2_0 ;
  input \B_inter[29]_i_2_1 ;
  input \B_inter[29]_i_3_0 ;
  input \B_inter[24]_i_5_0 ;
  input \B_inter[28]_i_2_0 ;
  input \B_inter[28]_i_2_1 ;
  input \B_inter[29]_i_2_2 ;
  input \B_inter[29]_i_2_3 ;
  input \B_inter[25]_i_31 ;
  input [3:0]\B_inter[30]_i_5 ;
  input \B_inter[30]_i_5_0 ;
  input [3:0]\B_inter[30]_i_5_1 ;
  input \B_inter[8]_i_24 ;
  input \ALUOp_reg[0]_i_4_0 ;
  input \ALUOp_reg[0]_i_4_1 ;
  input \ALUOp_reg[3]_i_2 ;
  input \ALUOp_reg[3]_i_2_0 ;
  input \B_inter[31]_i_53_0 ;
  input \ALUOp_reg[0]_i_3 ;
  input \ALUOp_reg[1]_i_1 ;
  input \FSM_onehot_pr_state_reg[7] ;
  input [0:0]CO;
  input RegDst;
  input \B_inter[31]_i_53_1 ;
  input [0:0]\B_inter_reg[5]_6 ;
  input [31:0]MemoryDataIn;
  input CLK;
  input RST;

  wire \ALUOp_reg[0] ;
  wire \ALUOp_reg[0]_0 ;
  wire \ALUOp_reg[0]_1 ;
  wire \ALUOp_reg[0]_i_3 ;
  wire \ALUOp_reg[0]_i_4_0 ;
  wire \ALUOp_reg[0]_i_4_1 ;
  wire \ALUOp_reg[0]_i_4_n_0 ;
  wire \ALUOp_reg[0]_i_5_n_0 ;
  wire \ALUOp_reg[0]_i_7_n_0 ;
  wire \ALUOp_reg[1]_i_1 ;
  wire \ALUOp_reg[1]_i_5_n_0 ;
  wire \ALUOp_reg[1]_i_6_n_0 ;
  wire \ALUOp_reg[2] ;
  wire \ALUOp_reg[2]_0 ;
  wire \ALUOp_reg[2]_i_11_n_0 ;
  wire \ALUOp_reg[2]_i_12_n_0 ;
  wire \ALUOp_reg[2]_i_13_n_0 ;
  wire \ALUOp_reg[2]_i_4_n_0 ;
  wire \ALUOp_reg[2]_i_6_n_0 ;
  wire \ALUOp_reg[2]_i_8_n_0 ;
  wire \ALUOp_reg[3] ;
  wire \ALUOp_reg[3]_i_13_n_0 ;
  wire \ALUOp_reg[3]_i_18_n_0 ;
  wire \ALUOp_reg[3]_i_2 ;
  wire \ALUOp_reg[3]_i_23_n_0 ;
  wire \ALUOp_reg[3]_i_24_n_0 ;
  wire \ALUOp_reg[3]_i_25_n_0 ;
  wire \ALUOp_reg[3]_i_2_0 ;
  wire \ALUOp_reg[3]_i_4_n_0 ;
  wire [7:0]ALU_in1;
  wire [6:0]ALU_in2;
  wire [29:23]\ALUunit/data13 ;
  wire [1:0]AR;
  wire \B_inter[0]_i_10__1 ;
  wire \B_inter[0]_i_2 ;
  wire \B_inter[0]_i_2_0 ;
  wire \B_inter[0]_i_2_1 ;
  wire \B_inter[0]_i_2_2 ;
  wire \B_inter[0]_i_3 ;
  wire \B_inter[0]_i_3_0 ;
  wire \B_inter[0]_i_3_1 ;
  wire \B_inter[0]_i_5 ;
  wire [0:0]\B_inter[0]_i_8__1_0 ;
  wire \B_inter[0]_i_9__1 ;
  wire \B_inter[10]_i_15_n_0 ;
  wire \B_inter[10]_i_9__1_n_0 ;
  wire \B_inter[11]_i_15_n_0 ;
  wire \B_inter[11]_i_9__1_n_0 ;
  wire \B_inter[12]_i_15_n_0 ;
  wire \B_inter[12]_i_9__1_n_0 ;
  wire \B_inter[13]_i_15_n_0 ;
  wire \B_inter[13]_i_9__1_n_0 ;
  wire \B_inter[14]_i_15_n_0 ;
  wire \B_inter[14]_i_9__1_n_0 ;
  wire \B_inter[15]_i_15_n_0 ;
  wire \B_inter[15]_i_9__1_n_0 ;
  wire \B_inter[16]_i_15_n_0 ;
  wire \B_inter[16]_i_9__1_n_0 ;
  wire \B_inter[17]_i_15_n_0 ;
  wire \B_inter[17]_i_9__1_n_0 ;
  wire \B_inter[18]_i_15_n_0 ;
  wire [1:0]\B_inter[18]_i_42 ;
  wire \B_inter[18]_i_42_0 ;
  wire \B_inter[18]_i_42_1 ;
  wire \B_inter[18]_i_9__1_n_0 ;
  wire \B_inter[19]_i_15_n_0 ;
  wire \B_inter[19]_i_9__1_n_0 ;
  wire \B_inter[1]_i_10__1 ;
  wire \B_inter[1]_i_15_n_0 ;
  wire \B_inter[1]_i_16_n_0 ;
  wire \B_inter[1]_i_17_0 ;
  wire \B_inter[1]_i_17_n_0 ;
  wire \B_inter[1]_i_3__0_0 ;
  wire \B_inter[1]_i_3__0_1 ;
  wire \B_inter[1]_i_6__1_0 ;
  wire \B_inter[1]_i_7__2_n_0 ;
  wire \B_inter[1]_i_9__1_0 ;
  wire \B_inter[1]_i_9__1_1 ;
  wire \B_inter[1]_i_9__1_n_0 ;
  wire \B_inter[20]_i_15_n_0 ;
  wire \B_inter[20]_i_9__1_n_0 ;
  wire \B_inter[21]_i_15_n_0 ;
  wire \B_inter[21]_i_9__1_n_0 ;
  wire \B_inter[22]_i_15_n_0 ;
  wire \B_inter[22]_i_9__1_n_0 ;
  wire \B_inter[23]_i_12__1_n_0 ;
  wire \B_inter[23]_i_15_n_0 ;
  wire \B_inter[23]_i_16_n_0 ;
  wire \B_inter[23]_i_4__0_n_0 ;
  wire \B_inter[23]_i_5_0 ;
  wire \B_inter[23]_i_9__1_n_0 ;
  wire \B_inter[24]_i_12__1_n_0 ;
  wire \B_inter[24]_i_15_n_0 ;
  wire \B_inter[24]_i_4__0_n_0 ;
  wire \B_inter[24]_i_5_0 ;
  wire \B_inter[24]_i_6__2 ;
  wire \B_inter[24]_i_6__2_0 ;
  wire \B_inter[24]_i_9__1_n_0 ;
  wire \B_inter[25]_i_12__1_n_0 ;
  wire \B_inter[25]_i_15_n_0 ;
  wire \B_inter[25]_i_17_0 ;
  wire \B_inter[25]_i_17_n_0 ;
  wire \B_inter[25]_i_31 ;
  wire \B_inter[25]_i_3__0_n_0 ;
  wire \B_inter[25]_i_9__1_n_0 ;
  wire \B_inter[26]_i_12__1_n_0 ;
  wire \B_inter[26]_i_15_n_0 ;
  wire \B_inter[26]_i_3__0_n_0 ;
  wire \B_inter[26]_i_5_0 ;
  wire \B_inter[26]_i_5_1 ;
  wire \B_inter[26]_i_9__1_n_0 ;
  wire \B_inter[27]_i_10__1_n_0 ;
  wire \B_inter[27]_i_24_n_0 ;
  wire \B_inter[27]_i_26_n_0 ;
  wire \B_inter[27]_i_3__0_0 ;
  wire \B_inter[27]_i_3__0_1 ;
  wire \B_inter[27]_i_8__1_n_0 ;
  wire \B_inter[27]_i_9__1_n_0 ;
  wire \B_inter[28]_i_11__1_0 ;
  wire \B_inter[28]_i_11__1_1 ;
  wire \B_inter[28]_i_11__1_10 ;
  wire \B_inter[28]_i_11__1_11 ;
  wire \B_inter[28]_i_11__1_12 ;
  wire \B_inter[28]_i_11__1_13 ;
  wire \B_inter[28]_i_11__1_14 ;
  wire \B_inter[28]_i_11__1_15 ;
  wire \B_inter[28]_i_11__1_2 ;
  wire \B_inter[28]_i_11__1_3 ;
  wire \B_inter[28]_i_11__1_4 ;
  wire \B_inter[28]_i_11__1_5 ;
  wire \B_inter[28]_i_11__1_6 ;
  wire \B_inter[28]_i_11__1_7 ;
  wire \B_inter[28]_i_11__1_8 ;
  wire \B_inter[28]_i_11__1_9 ;
  wire \B_inter[28]_i_11__1_n_0 ;
  wire \B_inter[28]_i_12__1_0 ;
  wire \B_inter[28]_i_12__1_n_0 ;
  wire \B_inter[28]_i_13__1_n_0 ;
  wire \B_inter[28]_i_14_n_0 ;
  wire \B_inter[28]_i_26_n_0 ;
  wire \B_inter[28]_i_2_0 ;
  wire \B_inter[28]_i_2_1 ;
  wire \B_inter[28]_i_3__0_0 ;
  wire \B_inter[28]_i_3__0_n_0 ;
  wire \B_inter[28]_i_4 ;
  wire \B_inter[28]_i_4__0_0 ;
  wire \B_inter[28]_i_9__1_n_0 ;
  wire \B_inter[29]_i_10__1_n_0 ;
  wire \B_inter[29]_i_12__1_n_0 ;
  wire \B_inter[29]_i_13__1_0 ;
  wire \B_inter[29]_i_13__1_1 ;
  wire \B_inter[29]_i_13__1_10 ;
  wire \B_inter[29]_i_13__1_11 ;
  wire \B_inter[29]_i_13__1_12 ;
  wire \B_inter[29]_i_13__1_13 ;
  wire \B_inter[29]_i_13__1_14 ;
  wire \B_inter[29]_i_13__1_15 ;
  wire \B_inter[29]_i_13__1_16 ;
  wire \B_inter[29]_i_13__1_17 ;
  wire \B_inter[29]_i_13__1_18 ;
  wire \B_inter[29]_i_13__1_19 ;
  wire \B_inter[29]_i_13__1_2 ;
  wire \B_inter[29]_i_13__1_20 ;
  wire \B_inter[29]_i_13__1_21 ;
  wire \B_inter[29]_i_13__1_22 ;
  wire \B_inter[29]_i_13__1_23 ;
  wire \B_inter[29]_i_13__1_24 ;
  wire \B_inter[29]_i_13__1_25 ;
  wire \B_inter[29]_i_13__1_26 ;
  wire \B_inter[29]_i_13__1_27 ;
  wire \B_inter[29]_i_13__1_28 ;
  wire \B_inter[29]_i_13__1_29 ;
  wire \B_inter[29]_i_13__1_3 ;
  wire \B_inter[29]_i_13__1_30 ;
  wire \B_inter[29]_i_13__1_31 ;
  wire \B_inter[29]_i_13__1_32 ;
  wire \B_inter[29]_i_13__1_33 ;
  wire \B_inter[29]_i_13__1_34 ;
  wire \B_inter[29]_i_13__1_35 ;
  wire \B_inter[29]_i_13__1_36 ;
  wire \B_inter[29]_i_13__1_37 ;
  wire \B_inter[29]_i_13__1_38 ;
  wire \B_inter[29]_i_13__1_39 ;
  wire \B_inter[29]_i_13__1_4 ;
  wire \B_inter[29]_i_13__1_40 ;
  wire \B_inter[29]_i_13__1_41 ;
  wire \B_inter[29]_i_13__1_42 ;
  wire \B_inter[29]_i_13__1_43 ;
  wire \B_inter[29]_i_13__1_44 ;
  wire \B_inter[29]_i_13__1_45 ;
  wire \B_inter[29]_i_13__1_46 ;
  wire \B_inter[29]_i_13__1_47 ;
  wire \B_inter[29]_i_13__1_48 ;
  wire \B_inter[29]_i_13__1_49 ;
  wire \B_inter[29]_i_13__1_5 ;
  wire \B_inter[29]_i_13__1_50 ;
  wire \B_inter[29]_i_13__1_51 ;
  wire \B_inter[29]_i_13__1_52 ;
  wire \B_inter[29]_i_13__1_53 ;
  wire \B_inter[29]_i_13__1_54 ;
  wire \B_inter[29]_i_13__1_55 ;
  wire \B_inter[29]_i_13__1_56 ;
  wire \B_inter[29]_i_13__1_57 ;
  wire \B_inter[29]_i_13__1_58 ;
  wire \B_inter[29]_i_13__1_59 ;
  wire \B_inter[29]_i_13__1_6 ;
  wire \B_inter[29]_i_13__1_60 ;
  wire \B_inter[29]_i_13__1_61 ;
  wire \B_inter[29]_i_13__1_62 ;
  wire \B_inter[29]_i_13__1_63 ;
  wire \B_inter[29]_i_13__1_64 ;
  wire \B_inter[29]_i_13__1_65 ;
  wire \B_inter[29]_i_13__1_66 ;
  wire \B_inter[29]_i_13__1_67 ;
  wire \B_inter[29]_i_13__1_68 ;
  wire \B_inter[29]_i_13__1_69 ;
  wire \B_inter[29]_i_13__1_7 ;
  wire \B_inter[29]_i_13__1_70 ;
  wire \B_inter[29]_i_13__1_71 ;
  wire \B_inter[29]_i_13__1_72 ;
  wire \B_inter[29]_i_13__1_73 ;
  wire \B_inter[29]_i_13__1_74 ;
  wire \B_inter[29]_i_13__1_75 ;
  wire \B_inter[29]_i_13__1_76 ;
  wire \B_inter[29]_i_13__1_77 ;
  wire \B_inter[29]_i_13__1_78 ;
  wire \B_inter[29]_i_13__1_79 ;
  wire \B_inter[29]_i_13__1_8 ;
  wire \B_inter[29]_i_13__1_80 ;
  wire \B_inter[29]_i_13__1_81 ;
  wire \B_inter[29]_i_13__1_82 ;
  wire \B_inter[29]_i_13__1_83 ;
  wire \B_inter[29]_i_13__1_84 ;
  wire \B_inter[29]_i_13__1_85 ;
  wire \B_inter[29]_i_13__1_86 ;
  wire \B_inter[29]_i_13__1_87 ;
  wire \B_inter[29]_i_13__1_9 ;
  wire \B_inter[29]_i_14_n_0 ;
  wire \B_inter[29]_i_15_n_0 ;
  wire \B_inter[29]_i_22_n_0 ;
  wire \B_inter[29]_i_23_n_0 ;
  wire \B_inter[29]_i_26_n_0 ;
  wire \B_inter[29]_i_29_n_0 ;
  wire \B_inter[29]_i_2_0 ;
  wire \B_inter[29]_i_2_1 ;
  wire \B_inter[29]_i_2_2 ;
  wire \B_inter[29]_i_2_3 ;
  wire \B_inter[29]_i_30_n_0 ;
  wire \B_inter[29]_i_3_0 ;
  wire \B_inter[29]_i_3__0_n_0 ;
  wire \B_inter[29]_i_4 ;
  wire \B_inter[29]_i_9__1_n_0 ;
  wire \B_inter[2]_i_11__1_0 ;
  wire \B_inter[2]_i_11__1_n_0 ;
  wire \B_inter[2]_i_12__1_0 ;
  wire \B_inter[2]_i_12__1_1 ;
  wire \B_inter[2]_i_15_n_0 ;
  wire \B_inter[2]_i_16_0 ;
  wire \B_inter[2]_i_16_n_0 ;
  wire \B_inter[2]_i_20_n_0 ;
  wire \B_inter[2]_i_2_0 ;
  wire \B_inter[2]_i_3__0_0 ;
  wire \B_inter[2]_i_3__0_1 ;
  wire \B_inter[2]_i_4 ;
  wire \B_inter[2]_i_4_0 ;
  wire \B_inter[2]_i_5__0_n_0 ;
  wire \B_inter[30]_i_11__1_n_0 ;
  wire \B_inter[30]_i_12__1 ;
  wire \B_inter[30]_i_12__1_0 ;
  wire \B_inter[30]_i_12__1_1 ;
  wire \B_inter[30]_i_12__1_2 ;
  wire \B_inter[30]_i_12__1_3 ;
  wire \B_inter[30]_i_12__1_4 ;
  wire \B_inter[30]_i_12__1_5 ;
  wire \B_inter[30]_i_12__1_6 ;
  wire \B_inter[30]_i_13__1_n_0 ;
  wire \B_inter[30]_i_14_n_0 ;
  wire \B_inter[30]_i_15 ;
  wire \B_inter[30]_i_15_0 ;
  wire \B_inter[30]_i_30 ;
  wire [5:0]\B_inter[30]_i_31_0 ;
  wire \B_inter[30]_i_31_n_0 ;
  wire \B_inter[30]_i_32_n_0 ;
  wire [3:0]\B_inter[30]_i_5 ;
  wire \B_inter[30]_i_5_0 ;
  wire [3:0]\B_inter[30]_i_5_1 ;
  wire \B_inter[31]_i_27_n_0 ;
  wire \B_inter[31]_i_39_n_0 ;
  wire \B_inter[31]_i_4 ;
  wire \B_inter[31]_i_4_0 ;
  wire \B_inter[31]_i_53_0 ;
  wire \B_inter[31]_i_53_1 ;
  wire \B_inter[31]_i_72_n_0 ;
  wire \B_inter[3]_i_12__1_n_0 ;
  wire \B_inter[3]_i_14_n_0 ;
  wire \B_inter[3]_i_17_0 ;
  wire \B_inter[3]_i_17_n_0 ;
  wire \B_inter[3]_i_2_0 ;
  wire \B_inter[3]_i_3_0 ;
  wire \B_inter[3]_i_3_1 ;
  wire \B_inter[3]_i_3_2 ;
  wire \B_inter[3]_i_3__0_n_0 ;
  wire \B_inter[3]_i_9__1_n_0 ;
  wire \B_inter[4]_i_12__1_n_0 ;
  wire \B_inter[4]_i_14_n_0 ;
  wire \B_inter[4]_i_15_n_0 ;
  wire \B_inter[4]_i_2_0 ;
  wire \B_inter[4]_i_2_1 ;
  wire \B_inter[4]_i_3__0_n_0 ;
  wire \B_inter[4]_i_9__1_n_0 ;
  wire \B_inter[5]_i_12__1_n_0 ;
  wire \B_inter[5]_i_15_n_0 ;
  wire \B_inter[5]_i_3__0_n_0 ;
  wire \B_inter[5]_i_9__1_n_0 ;
  wire \B_inter[6]_i_12__1_0 ;
  wire \B_inter[6]_i_12__1_n_0 ;
  wire \B_inter[6]_i_13__1_n_0 ;
  wire \B_inter[6]_i_3__0_n_0 ;
  wire \B_inter[6]_i_4_0 ;
  wire \B_inter[6]_i_4_1 ;
  wire \B_inter[6]_i_9__1_n_0 ;
  wire \B_inter[7]_i_15_n_0 ;
  wire \B_inter[7]_i_9__1_n_0 ;
  wire \B_inter[8]_i_15_n_0 ;
  wire \B_inter[8]_i_24 ;
  wire \B_inter[8]_i_9__1_n_0 ;
  wire \B_inter[9]_i_15_n_0 ;
  wire \B_inter[9]_i_9__1_n_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_2 ;
  wire \B_inter_reg[0]_3 ;
  wire \B_inter_reg[0]_4 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[10]_2 ;
  wire \B_inter_reg[10]_3 ;
  wire \B_inter_reg[10]_4 ;
  wire \B_inter_reg[10]_5 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[11]_2 ;
  wire \B_inter_reg[11]_3 ;
  wire \B_inter_reg[11]_4 ;
  wire \B_inter_reg[11]_5 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[12]_2 ;
  wire \B_inter_reg[12]_3 ;
  wire \B_inter_reg[12]_4 ;
  wire \B_inter_reg[12]_5 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[13]_2 ;
  wire \B_inter_reg[13]_3 ;
  wire \B_inter_reg[13]_4 ;
  wire \B_inter_reg[13]_5 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[14]_2 ;
  wire \B_inter_reg[14]_3 ;
  wire \B_inter_reg[14]_4 ;
  wire \B_inter_reg[14]_5 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[15]_2 ;
  wire \B_inter_reg[15]_3 ;
  wire \B_inter_reg[15]_4 ;
  wire \B_inter_reg[15]_5 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_2 ;
  wire \B_inter_reg[16]_3 ;
  wire \B_inter_reg[16]_4 ;
  wire \B_inter_reg[16]_5 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[17]_2 ;
  wire \B_inter_reg[17]_3 ;
  wire \B_inter_reg[17]_4 ;
  wire \B_inter_reg[17]_5 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[18]_2 ;
  wire \B_inter_reg[18]_3 ;
  wire \B_inter_reg[18]_4 ;
  wire \B_inter_reg[18]_5 ;
  wire [2:0]\B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[19]_2 ;
  wire \B_inter_reg[19]_3 ;
  wire \B_inter_reg[19]_4 ;
  wire \B_inter_reg[19]_5 ;
  wire \B_inter_reg[19]_6 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[1]_2 ;
  wire \B_inter_reg[1]_3 ;
  wire \B_inter_reg[1]_4 ;
  wire \B_inter_reg[1]_5 ;
  wire [2:0]\B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[20]_2 ;
  wire \B_inter_reg[20]_3 ;
  wire \B_inter_reg[20]_4 ;
  wire \B_inter_reg[20]_5 ;
  wire \B_inter_reg[20]_6 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[21]_2 ;
  wire \B_inter_reg[21]_3 ;
  wire \B_inter_reg[21]_4 ;
  wire \B_inter_reg[21]_5 ;
  wire \B_inter_reg[21]_rep_0 ;
  wire \B_inter_reg[21]_rep__0_0 ;
  wire [2:0]\B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[22]_2 ;
  wire \B_inter_reg[22]_3 ;
  wire \B_inter_reg[22]_4 ;
  wire \B_inter_reg[22]_5 ;
  wire \B_inter_reg[22]_6 ;
  wire \B_inter_reg[22]_rep_0 ;
  wire \B_inter_reg[22]_rep__0_0 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[23]_2 ;
  wire \B_inter_reg[23]_3 ;
  wire \B_inter_reg[23]_4 ;
  wire \B_inter_reg[23]_5 ;
  wire \B_inter_reg[23]_6 ;
  wire [2:0]\B_inter_reg[24]_0 ;
  wire [2:0]\B_inter_reg[24]_1 ;
  wire \B_inter_reg[24]_2 ;
  wire \B_inter_reg[24]_3 ;
  wire \B_inter_reg[24]_4 ;
  wire \B_inter_reg[24]_5 ;
  wire \B_inter_reg[24]_6 ;
  wire [2:0]\B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[25]_2 ;
  wire \B_inter_reg[25]_3 ;
  wire \B_inter_reg[25]_4 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[26]_2 ;
  wire \B_inter_reg[26]_3 ;
  wire \B_inter_reg[26]_4 ;
  wire \B_inter_reg[26]_5 ;
  wire \B_inter_reg[26]_6 ;
  wire \B_inter_reg[26]_7 ;
  wire \B_inter_reg[26]_8 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[27]_2 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[28]_2 ;
  wire \B_inter_reg[28]_3 ;
  wire [2:0]\B_inter_reg[28]_4 ;
  wire \B_inter_reg[28]_5 ;
  wire \B_inter_reg[28]_6 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[2]_2 ;
  wire \B_inter_reg[2]_3 ;
  wire \B_inter_reg[2]_4 ;
  wire \B_inter_reg[2]_5 ;
  wire \B_inter_reg[2]_6 ;
  wire \B_inter_reg[2]_7 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[30]_2 ;
  wire \B_inter_reg[30]_3 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire \B_inter_reg[31]_2 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[3]_2 ;
  wire \B_inter_reg[3]_3 ;
  wire \B_inter_reg[3]_4 ;
  wire \B_inter_reg[3]_5 ;
  wire \B_inter_reg[3]_6 ;
  wire \B_inter_reg[3]_7 ;
  wire \B_inter_reg[3]_8 ;
  wire \B_inter_reg[3]_9 ;
  wire [2:0]\B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[4]_2 ;
  wire \B_inter_reg[4]_3 ;
  wire \B_inter_reg[4]_4 ;
  wire \B_inter_reg[4]_5 ;
  wire \B_inter_reg[4]_6 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[5]_2 ;
  wire \B_inter_reg[5]_3 ;
  wire \B_inter_reg[5]_4 ;
  wire \B_inter_reg[5]_5 ;
  wire [0:0]\B_inter_reg[5]_6 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[6]_2 ;
  wire \B_inter_reg[6]_3 ;
  wire \B_inter_reg[6]_4 ;
  wire \B_inter_reg[6]_5 ;
  wire \B_inter_reg[6]_6 ;
  wire \B_inter_reg[6]_7 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[7]_2 ;
  wire \B_inter_reg[7]_3 ;
  wire \B_inter_reg[7]_4 ;
  wire \B_inter_reg[7]_5 ;
  wire \B_inter_reg[7]_6 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[8]_2 ;
  wire \B_inter_reg[8]_3 ;
  wire \B_inter_reg[8]_4 ;
  wire \B_inter_reg[8]_5 ;
  wire \B_inter_reg[8]_6 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg[9]_2 ;
  wire \B_inter_reg[9]_3 ;
  wire \B_inter_reg[9]_4 ;
  wire \B_inter_reg[9]_5 ;
  wire \B_inter_reg[9]_6 ;
  wire \B_inter_reg[9]_7 ;
  wire CLK;
  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [2:0]E;
  wire \FSM_onehot_nx_state_reg[12]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[16]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[16]_i_3_n_0 ;
  wire \FSM_onehot_nx_state_reg[16]_i_4_n_0 ;
  wire \FSM_onehot_nx_state_reg[3]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[3]_i_3_n_0 ;
  wire \FSM_onehot_nx_state_reg[5]_i_2_n_0 ;
  wire \FSM_onehot_nx_state_reg[9]_i_2_n_0 ;
  wire [0:0]\FSM_onehot_pr_state_reg[2] ;
  wire [0:0]\FSM_onehot_pr_state_reg[4] ;
  wire \FSM_onehot_pr_state_reg[7] ;
  wire [31:0]MemoryDataIn;
  wire \MemtoReg_reg[2]_i_3_n_0 ;
  wire [2:0]O;
  wire [5:4]Opcode;
  wire [28:0]Q;
  wire RST;
  wire R_inter__0_carry__0_i_7_n_0;
  wire R_inter__0_carry_i_8_n_0;
  wire R_inter__21_carry_i_6_n_0;
  wire [1:1]ReadReg1;
  wire RegDst;
  wire [3:0]S;
  wire [3:0]SHAMT_sig;
  wire [4:0]WriteReg;
  wire [8:0]data14;
  wire shift_sig;

  LUT5 #(
    .INIT(32'h0000FF01)) 
    \ALUOp_reg[0]_i_1 
       (.I0(\ALUOp_reg[3]_i_4_n_0 ),
        .I1(\ALUOp_reg[2]_i_6_n_0 ),
        .I2(\ALUOp_reg[0]_i_4_n_0 ),
        .I3(\ALUOp_reg[2]_i_4_n_0 ),
        .I4(\ALUOp_reg[3]_i_13_n_0 ),
        .O(\B_inter_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ALUOp_reg[0]_i_2 
       (.I0(\ALUOp_reg[2] ),
        .I1(\ALUOp_reg[2]_0 ),
        .I2(\B_inter_reg[27]_1 ),
        .I3(\B_inter_reg[0]_0 ),
        .I4(\ALUOp_reg[3]_i_13_n_0 ),
        .I5(\ALUOp_reg[0]_i_5_n_0 ),
        .O(E[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \ALUOp_reg[0]_i_4 
       (.I0(\B_inter[31]_i_53_1 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\ALUOp_reg[0]_i_7_n_0 ),
        .O(\ALUOp_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ALUOp_reg[0]_i_5 
       (.I0(\B_inter[8]_i_24 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\MemtoReg_reg[2]_i_3_n_0 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\ALUOp_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ALUOp_reg[0]_i_7 
       (.I0(\ALUOp_reg[0]_i_4_0 ),
        .I1(\ALUOp_reg[0]_i_4_1 ),
        .I2(\B_inter_reg[31]_2 ),
        .I3(\ALUOp_reg[2]_i_12_n_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ALUOp_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ALUOp_reg[1]_i_2 
       (.I0(\ALUOp_reg[2] ),
        .I1(\ALUOp_reg[2]_0 ),
        .I2(\B_inter_reg[27]_1 ),
        .I3(\B_inter_reg[0]_0 ),
        .I4(\B_inter_reg[26]_0 ),
        .O(E[1]));
  LUT6 #(
    .INIT(64'hFFFFFF04FF04FF04)) 
    \ALUOp_reg[1]_i_3 
       (.I0(\ALUOp_reg[1]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\ALUOp_reg[3] ),
        .I4(\ALUOp_reg[1]_i_6_n_0 ),
        .I5(\B_inter[8]_i_24 ),
        .O(AR[0]));
  LUT6 #(
    .INIT(64'h0000808800000000)) 
    \ALUOp_reg[1]_i_4 
       (.I0(\B_inter_reg[31]_2 ),
        .I1(\ALUOp_reg[1]_i_1 ),
        .I2(Q[25]),
        .I3(\ALUOp_reg[0]_i_3 ),
        .I4(\B_inter[30]_i_30 ),
        .I5(Q[27]),
        .O(\B_inter_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \ALUOp_reg[1]_i_5 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\B_inter[8]_i_24 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\ALUOp_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \ALUOp_reg[1]_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\ALUOp_reg[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    \ALUOp_reg[2]_i_1 
       (.I0(\ALUOp_reg[2]_i_4_n_0 ),
        .I1(\B_inter_reg[1]_1 ),
        .I2(\ALUOp_reg[2]_i_6_n_0 ),
        .I3(\B_inter_reg[3]_3 ),
        .I4(\ALUOp_reg[2]_i_8_n_0 ),
        .O(\B_inter_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF1011FFFFFFFF)) 
    \ALUOp_reg[2]_i_11 
       (.I0(Q[25]),
        .I1(\B_inter[30]_i_31_0 [5]),
        .I2(\B_inter_reg[27]_0 ),
        .I3(\B_inter[30]_i_31_0 [3]),
        .I4(\B_inter[30]_i_30 ),
        .I5(Q[27]),
        .O(\ALUOp_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFFFFFF0EFF0E)) 
    \ALUOp_reg[2]_i_12 
       (.I0(Q[27]),
        .I1(Q[25]),
        .I2(\B_inter[30]_i_30 ),
        .I3(\B_inter[30]_i_31_0 [5]),
        .I4(\B_inter_reg[27]_0 ),
        .I5(\B_inter[30]_i_31_0 [3]),
        .O(\ALUOp_reg[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ALUOp_reg[2]_i_13 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\ALUOp_reg[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ALUOp_reg[2]_i_2 
       (.I0(\ALUOp_reg[2] ),
        .I1(\ALUOp_reg[2]_0 ),
        .I2(\B_inter_reg[27]_1 ),
        .I3(\B_inter_reg[0]_0 ),
        .I4(\ALUOp_reg[3]_i_13_n_0 ),
        .O(E[2]));
  LUT5 #(
    .INIT(32'h88F0CC00)) 
    \ALUOp_reg[2]_i_4 
       (.I0(\FSM_onehot_nx_state_reg[3]_i_2_n_0 ),
        .I1(\B_inter_reg[30]_1 ),
        .I2(\B_inter_reg[30]_2 ),
        .I3(\B_inter[31]_i_53_0 ),
        .I4(\ALUOp_reg[0]_i_4_0 ),
        .O(\ALUOp_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004004000000000)) 
    \ALUOp_reg[2]_i_5 
       (.I0(\MemtoReg_reg[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\B_inter[8]_i_24 ),
        .O(\B_inter_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h40404440)) 
    \ALUOp_reg[2]_i_6 
       (.I0(\ALUOp_reg[2]_i_11_n_0 ),
        .I1(\B_inter_reg[31]_2 ),
        .I2(\ALUOp_reg[0]_i_4_1 ),
        .I3(\B_inter[30]_i_31_0 [3]),
        .I4(\B_inter_reg[27]_0 ),
        .O(\ALUOp_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ALUOp_reg[2]_i_7 
       (.I0(\ALUOp_reg[3]_i_23_n_0 ),
        .I1(\ALUOp_reg[2]_i_12_n_0 ),
        .I2(\B_inter_reg[31]_2 ),
        .I3(\ALUOp_reg[0]_i_4_1 ),
        .I4(\ALUOp_reg[0]_i_4_0 ),
        .I5(\ALUOp_reg[2]_i_13_n_0 ),
        .O(\B_inter_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h000008000C000000)) 
    \ALUOp_reg[2]_i_8 
       (.I0(\ALUOp_reg[1]_i_6_n_0 ),
        .I1(\ALUOp_reg[0]_i_4_0 ),
        .I2(\ALUOp_reg[0]_i_4_1 ),
        .I3(\B_inter_reg[31]_2 ),
        .I4(\B_inter_reg[28]_1 ),
        .I5(\ALUOp_reg[3]_i_2 ),
        .O(\ALUOp_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \ALUOp_reg[2]_i_9 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\B_inter_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hD0DF50DFD5D555D5)) 
    \ALUOp_reg[3]_i_1 
       (.I0(\ALUOp_reg[3]_i_4_n_0 ),
        .I1(\B_inter_reg[30]_1 ),
        .I2(\B_inter[31]_i_53_0 ),
        .I3(\ALUOp_reg[0]_i_4_0 ),
        .I4(\FSM_onehot_nx_state_reg[3]_i_2_n_0 ),
        .I5(\B_inter_reg[30]_2 ),
        .O(\B_inter_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h0000FC0001000000)) 
    \ALUOp_reg[3]_i_11 
       (.I0(\ALUOp_reg[3]_i_18_n_0 ),
        .I1(\ALUOp_reg[0]_i_4_1 ),
        .I2(\ALUOp_reg[3]_i_2_0 ),
        .I3(\B_inter_reg[31]_2 ),
        .I4(\ALUOp_reg[3]_i_2 ),
        .I5(\B_inter_reg[28]_1 ),
        .O(\B_inter_reg[27]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \ALUOp_reg[3]_i_12 
       (.I0(\ALUOp_reg[3]_i_23_n_0 ),
        .I1(\B_inter[8]_i_24 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\B_inter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \ALUOp_reg[3]_i_13 
       (.I0(\ALUOp_reg[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\B_inter[8]_i_24 ),
        .I4(\ALUOp_reg[3]_i_24_n_0 ),
        .I5(\ALUOp_reg[3]_i_25_n_0 ),
        .O(\ALUOp_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD0F0CFFFF0F0C)) 
    \ALUOp_reg[3]_i_17 
       (.I0(Q[25]),
        .I1(Opcode[4]),
        .I2(\B_inter[30]_i_30 ),
        .I3(Q[27]),
        .I4(\ALUOp_reg[0]_i_3 ),
        .I5(Opcode[5]),
        .O(\B_inter_reg[26]_1 ));
  LUT6 #(
    .INIT(64'h000000000D000D0D)) 
    \ALUOp_reg[3]_i_18 
       (.I0(Q[26]),
        .I1(\B_inter[30]_i_30 ),
        .I2(\B_inter[30]_i_31_0 [5]),
        .I3(\B_inter_reg[27]_0 ),
        .I4(\B_inter[30]_i_31_0 [3]),
        .I5(\FSM_onehot_nx_state_reg[3]_i_2_n_0 ),
        .O(\ALUOp_reg[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3033000030331011)) 
    \ALUOp_reg[3]_i_20 
       (.I0(Opcode[5]),
        .I1(\B_inter[30]_i_31_0 [5]),
        .I2(\B_inter_reg[27]_0 ),
        .I3(\B_inter[30]_i_31_0 [3]),
        .I4(\B_inter[30]_i_30 ),
        .I5(Opcode[4]),
        .O(\B_inter_reg[31]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ALUOp_reg[3]_i_22 
       (.I0(Q[27]),
        .I1(\B_inter[30]_i_30 ),
        .O(\B_inter_reg[28]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ALUOp_reg[3]_i_23 
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\ALUOp_reg[3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALUOp_reg[3]_i_24 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\ALUOp_reg[3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALUOp_reg[3]_i_25 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\ALUOp_reg[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ALUOp_reg[3]_i_3 
       (.I0(\ALUOp_reg[3]_i_13_n_0 ),
        .I1(\ALUOp_reg[3] ),
        .O(AR[1]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ALUOp_reg[3]_i_4 
       (.I0(\B_inter[8]_i_24 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\MemtoReg_reg[2]_i_3_n_0 ),
        .O(\ALUOp_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F000F000F010)) 
    \ALUOp_reg[3]_i_5 
       (.I0(Opcode[4]),
        .I1(Opcode[5]),
        .I2(\ALUOp_reg[0]_i_3 ),
        .I3(\B_inter[30]_i_30 ),
        .I4(Q[25]),
        .I5(Q[27]),
        .O(\B_inter_reg[30]_1 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \ALUOp_reg[3]_i_8 
       (.I0(Opcode[4]),
        .I1(Opcode[5]),
        .I2(Q[27]),
        .I3(\B_inter[30]_i_30 ),
        .I4(\ALUOp_reg[0]_i_3 ),
        .I5(Q[25]),
        .O(\B_inter_reg[30]_2 ));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \B_inter[0]_i_11__1 
       (.I0(ALU_in2[0]),
        .I1(\ALUOp_reg[0] ),
        .I2(\B_inter[0]_i_3 ),
        .I3(ALU_in1[0]),
        .I4(\B_inter_reg[28]_4 [0]),
        .I5(\B_inter_reg[3]_2 ),
        .O(\B_inter_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h00000000F0808080)) 
    \B_inter[0]_i_13__1 
       (.I0(\B_inter[0]_i_3_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(\B_inter[0]_i_3_1 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter_reg[23]_0 ),
        .O(\B_inter[0]_i_9__1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \B_inter[0]_i_2__0 
       (.I0(\B_inter_reg[6]_1 ),
        .I1(\B_inter_reg[0]_3 ),
        .I2(\B_inter_reg[6]_0 ),
        .I3(\B_inter_reg[0]_4 ),
        .I4(\B_inter_reg[7]_0 ),
        .I5(\B_inter_reg[7]_1 ),
        .O(\B_inter[0]_i_8__1_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[0]_i_4__0 
       (.I0(\B_inter_reg[0]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[0]_3 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_72 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \B_inter[0]_i_7__1 
       (.I0(\B_inter[28]_i_11__1_n_0 ),
        .I1(\B_inter[1]_i_3__0_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[0]_i_2_1 ),
        .I4(\B_inter[0]_i_2_2 ),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h8A808A808A8A8080)) 
    \B_inter[0]_i_8__1 
       (.I0(\B_inter[28]_i_9__1_n_0 ),
        .I1(\B_inter[2]_i_3__0_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[0]_i_2 ),
        .I4(\B_inter[0]_i_2_0 ),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter_reg[7]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[10]_i_12__1 
       (.I0(\B_inter_reg[11]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[11]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[10]_i_15 
       (.I0(\B_inter_reg[9]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[9]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[10]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[10]_i_9__1_n_0 ),
        .I2(\B_inter_reg[10]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[10]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_11 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[10]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_3 ),
        .I2(\B_inter_reg[10]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[10]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_54 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[10]_i_4__0 
       (.I0(\B_inter_reg[10]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[10]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_75 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[10]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[10]_i_15_n_0 ),
        .I2(\B_inter_reg[10]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[10]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_36 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[10]_i_9__1 
       (.I0(\B_inter_reg[9]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[9]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[10]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[11]_i_12__1 
       (.I0(\B_inter_reg[12]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[12]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[11]_i_15 
       (.I0(\B_inter_reg[10]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[10]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[11]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[11]_i_9__1_n_0 ),
        .I2(\B_inter_reg[11]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[11]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_12 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[11]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_4 ),
        .I2(\B_inter_reg[11]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[11]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_55 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[11]_i_4__0 
       (.I0(\B_inter_reg[11]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[11]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_76 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[11]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[11]_i_15_n_0 ),
        .I2(\B_inter_reg[11]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[11]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_37 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[11]_i_9__1 
       (.I0(\B_inter_reg[10]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[10]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[11]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[12]_i_12__1 
       (.I0(\B_inter_reg[13]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[13]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[12]_i_15 
       (.I0(\B_inter_reg[11]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[11]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[12]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[12]_i_9__1_n_0 ),
        .I2(\B_inter_reg[12]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[12]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_13 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[12]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_5 ),
        .I2(\B_inter_reg[12]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[12]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_56 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[12]_i_4__0 
       (.I0(\B_inter_reg[12]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[12]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_77 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[12]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[12]_i_15_n_0 ),
        .I2(\B_inter_reg[12]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[12]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_38 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[12]_i_9__1 
       (.I0(\B_inter_reg[11]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[11]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[12]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[13]_i_12__1 
       (.I0(\B_inter_reg[14]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[14]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[13]_i_15 
       (.I0(\B_inter_reg[12]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[12]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[13]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[13]_i_9__1_n_0 ),
        .I2(\B_inter_reg[13]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[13]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_14 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[13]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_6 ),
        .I2(\B_inter_reg[13]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[13]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_57 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[13]_i_4__0 
       (.I0(\B_inter_reg[13]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[13]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_78 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[13]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[13]_i_15_n_0 ),
        .I2(\B_inter_reg[13]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[13]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_39 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[13]_i_9__1 
       (.I0(\B_inter_reg[12]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[12]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[13]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[14]_i_12__1 
       (.I0(\B_inter_reg[15]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[15]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[14]_i_15 
       (.I0(\B_inter_reg[13]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[13]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[14]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[14]_i_9__1_n_0 ),
        .I2(\B_inter_reg[14]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[14]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_15 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[14]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_7 ),
        .I2(\B_inter_reg[14]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[14]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_58 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[14]_i_4__0 
       (.I0(\B_inter_reg[14]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[14]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_79 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[14]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[14]_i_15_n_0 ),
        .I2(\B_inter_reg[14]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[14]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_40 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[14]_i_9__1 
       (.I0(\B_inter_reg[13]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[13]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[14]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[15]_i_12__1 
       (.I0(\B_inter_reg[16]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[16]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[15]_i_15 
       (.I0(\B_inter_reg[14]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[14]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[15]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[15]_i_9__1_n_0 ),
        .I2(\B_inter_reg[15]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[15]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_16 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[15]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_8 ),
        .I2(\B_inter_reg[15]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[15]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_59 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[15]_i_4__0 
       (.I0(\B_inter_reg[15]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[15]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_80 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[15]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[15]_i_15_n_0 ),
        .I2(\B_inter_reg[15]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[15]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_41 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[15]_i_9__1 
       (.I0(\B_inter_reg[14]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[14]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[15]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[16]_i_12__1 
       (.I0(\B_inter_reg[17]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[17]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[16]_i_15 
       (.I0(\B_inter_reg[15]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[15]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[16]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[16]_i_9__1_n_0 ),
        .I2(\B_inter_reg[16]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[16]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_17 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[16]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_9 ),
        .I2(\B_inter_reg[16]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[16]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_60 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[16]_i_4__0 
       (.I0(\B_inter_reg[16]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[16]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_81 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[16]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[16]_i_15_n_0 ),
        .I2(\B_inter_reg[16]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[16]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_42 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[16]_i_9__1 
       (.I0(\B_inter_reg[15]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[15]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[16]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[17]_i_12__1 
       (.I0(\B_inter_reg[18]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[18]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[17]_i_15 
       (.I0(\B_inter_reg[16]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[16]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[17]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[17]_i_9__1_n_0 ),
        .I2(\B_inter_reg[17]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[17]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_18 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[17]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_10 ),
        .I2(\B_inter_reg[17]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[17]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_61 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[17]_i_4__0 
       (.I0(\B_inter_reg[17]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[17]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_82 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[17]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[17]_i_15_n_0 ),
        .I2(\B_inter_reg[17]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[17]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_43 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[17]_i_9__1 
       (.I0(\B_inter_reg[16]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[16]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[17]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[18]_i_12__1 
       (.I0(\B_inter_reg[19]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[19]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[18]_i_15 
       (.I0(\B_inter_reg[17]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[17]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[18]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[18]_i_9__1_n_0 ),
        .I2(\B_inter_reg[18]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[18]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_19 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[18]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_11 ),
        .I2(\B_inter_reg[18]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[18]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_62 ));
  LUT6 #(
    .INIT(64'h000A000A000ACC0A)) 
    \B_inter[18]_i_41 
       (.I0(Q[3]),
        .I1(\B_inter[18]_i_42 [0]),
        .I2(Q[4]),
        .I3(\B_inter[18]_i_42_0 ),
        .I4(\B_inter[18]_i_42_1 ),
        .I5(\B_inter[18]_i_42 [1]),
        .O(\B_inter_reg[3]_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[18]_i_4__0 
       (.I0(\B_inter_reg[18]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[18]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_83 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[18]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[18]_i_15_n_0 ),
        .I2(\B_inter_reg[18]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[18]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_44 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[18]_i_9__1 
       (.I0(\B_inter_reg[17]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[17]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[18]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[19]_i_12__1 
       (.I0(\B_inter_reg[20]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[20]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[19]_i_15 
       (.I0(\B_inter_reg[18]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[18]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[19]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[19]_i_9__1_n_0 ),
        .I2(\B_inter_reg[19]_1 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[19]_2 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_20 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[19]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_12 ),
        .I2(\B_inter_reg[19]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[19]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_63 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[19]_i_4__0 
       (.I0(\B_inter_reg[19]_5 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[19]_6 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_84 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[19]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[19]_i_15_n_0 ),
        .I2(\B_inter_reg[19]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[19]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_45 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[19]_i_9__1 
       (.I0(\B_inter_reg[18]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[18]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[19]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \B_inter[1]_i_15 
       (.I0(\B_inter[31]_i_27_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter_reg[9]_1 ),
        .I3(\B_inter[1]_i_6__1_0 ),
        .O(\B_inter[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \B_inter[1]_i_16 
       (.I0(\B_inter[31]_i_27_n_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter_reg[9]_1 ),
        .I3(\B_inter[1]_i_6__1_0 ),
        .O(\B_inter[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \B_inter[1]_i_17 
       (.I0(ALU_in2[0]),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(ALU_in1[0]),
        .I4(\B_inter_reg[9]_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFFFFFBFBFFFFF)) 
    \B_inter[1]_i_19 
       (.I0(\B_inter_reg[3]_0 ),
        .I1(ALU_in1[1]),
        .I2(\B_inter[2]_i_12__1_0 ),
        .I3(ALU_in1[0]),
        .I4(\B_inter_reg[3]_1 ),
        .I5(ALU_in2[0]),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[1]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[1]_2 ),
        .I3(\B_inter_reg[1]_3 ),
        .I4(\B_inter_reg[6]_1 ),
        .I5(\B_inter[1]_i_9__1_n_0 ),
        .O(\B_inter[1]_i_9__1_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    \B_inter[1]_i_3__0 
       (.I0(\B_inter[1]_i_17_0 ),
        .I1(\B_inter[1]_i_9__1_n_0 ),
        .I2(\B_inter[1]_i_7__2_n_0 ),
        .I3(\B_inter_reg[1]_4 ),
        .I4(\B_inter_reg[6]_0 ),
        .I5(\B_inter_reg[3]_7 ),
        .O(\B_inter[30]_i_15 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[1]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[1]_4 ),
        .I3(\B_inter_reg[1]_5 ),
        .I4(\B_inter_reg[6]_1 ),
        .I5(\B_inter[1]_i_9__1_n_0 ),
        .O(\B_inter[1]_i_9__1_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \B_inter[1]_i_5__0 
       (.I0(\B_inter_reg[1]_3 ),
        .I1(\B_inter_reg[6]_1 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter_reg[0]_4 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter_reg[0]_3 ),
        .O(\B_inter[0]_i_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[1]_i_6__1 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[1]_i_15_n_0 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter[1]_i_16_n_0 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[1]_i_17_n_0 ),
        .O(\B_inter[1]_i_17_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \B_inter[1]_i_6__2 
       (.I0(\B_inter_reg[6]_0 ),
        .I1(\B_inter[2]_i_3__0_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[2]_i_2_0 ),
        .O(\B_inter_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \B_inter[1]_i_7__2 
       (.I0(\B_inter_reg[6]_1 ),
        .I1(\B_inter[1]_i_3__0_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[1]_i_3__0_1 ),
        .O(\B_inter[1]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[1]_i_9__1 
       (.I0(\B_inter_reg[0]_3 ),
        .I1(\B_inter[28]_i_11__1_n_0 ),
        .I2(\B_inter_reg[0]_4 ),
        .I3(\B_inter[28]_i_9__1_n_0 ),
        .O(\B_inter[1]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[20]_i_12__1 
       (.I0(\B_inter_reg[21]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[21]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[20]_i_15 
       (.I0(\B_inter_reg[19]_3 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[19]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[20]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[20]_i_9__1_n_0 ),
        .I2(\B_inter_reg[20]_1 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[20]_2 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_21 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[20]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_13 ),
        .I2(\B_inter_reg[20]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[20]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_64 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[20]_i_4__0 
       (.I0(\B_inter_reg[20]_5 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[20]_6 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_85 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[20]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[20]_i_15_n_0 ),
        .I2(\B_inter_reg[20]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[20]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_46 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[20]_i_9__1 
       (.I0(\B_inter_reg[19]_1 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[19]_2 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[20]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[21]_i_12__1 
       (.I0(\B_inter_reg[22]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[22]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[21]_i_15 
       (.I0(\B_inter_reg[20]_3 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[20]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[21]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[21]_i_9__1_n_0 ),
        .I2(\B_inter_reg[21]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[21]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_22 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[21]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_14 ),
        .I2(\B_inter_reg[21]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[21]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_65 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[21]_i_4__0 
       (.I0(\B_inter_reg[21]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[21]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_86 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[21]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[21]_i_15_n_0 ),
        .I2(\B_inter_reg[21]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[21]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_47 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[21]_i_9__1 
       (.I0(\B_inter_reg[20]_1 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[20]_2 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[21]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[22]_i_12__1 
       (.I0(\B_inter_reg[23]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[23]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[22]_i_15 
       (.I0(\B_inter_reg[21]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[21]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[22]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[22]_i_9__1_n_0 ),
        .I2(\B_inter_reg[22]_1 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[22]_2 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_23 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[22]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_15 ),
        .I2(\B_inter_reg[22]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[22]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_66 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[22]_i_4__0 
       (.I0(\B_inter_reg[22]_5 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[22]_6 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_87 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[22]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[22]_i_15_n_0 ),
        .I2(\B_inter_reg[22]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[22]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_48 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[22]_i_9__1 
       (.I0(\B_inter_reg[21]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[21]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[22]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[23]_i_12__1 
       (.I0(\B_inter_reg[24]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[24]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[23]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[23]_i_15 
       (.I0(\B_inter_reg[22]_3 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[22]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[23]_i_16 
       (.I0(ALU_in2[5]),
        .I1(\B_inter_reg[8]_0 ),
        .I2(\B_inter_reg[9]_0 ),
        .I3(ALU_in2[2]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[23]_i_5_0 ),
        .O(\B_inter[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[23]_i_2 
       (.I0(\ALUunit/data13 [23]),
        .I1(\B_inter[23]_i_12__1_n_0 ),
        .I2(\B_inter[23]_i_4__0_n_0 ),
        .I3(data14[4]),
        .I4(\B_inter_reg[23]_0 ),
        .I5(\B_inter_reg[23]_1 ),
        .O(\B_inter[24]_i_6__2 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[23]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[23]_i_9__1_n_0 ),
        .I2(\B_inter_reg[23]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[23]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_24 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[23]_i_3__0 
       (.I0(\B_inter_reg[23]_4 ),
        .I1(\B_inter[23]_i_16_n_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[22]_4 ),
        .I5(\B_inter_reg[22]_3 ),
        .O(\ALUunit/data13 [23]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[23]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[23]_i_12__1_n_0 ),
        .I2(\B_inter_reg[23]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[23]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_67 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[23]_i_4__0 
       (.I0(\B_inter_reg[23]_5 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[23]_6 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[23]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[23]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[23]_i_15_n_0 ),
        .I2(\B_inter[23]_i_16_n_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[23]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_49 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[23]_i_9__1 
       (.I0(\B_inter_reg[22]_1 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[22]_2 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[23]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[24]_i_12__1 
       (.I0(\B_inter_reg[25]_3 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[25]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[24]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[24]_i_15 
       (.I0(\B_inter[23]_i_16_n_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[23]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[24]_i_2 
       (.I0(\ALUunit/data13 [24]),
        .I1(\B_inter[24]_i_12__1_n_0 ),
        .I2(\B_inter[24]_i_4__0_n_0 ),
        .I3(data14[5]),
        .I4(\B_inter_reg[23]_0 ),
        .I5(\B_inter_reg[23]_1 ),
        .O(\B_inter[24]_i_6__2_0 ));
  LUT6 #(
    .INIT(64'h00000000222A0000)) 
    \B_inter[24]_i_24 
       (.I0(\B_inter[8]_i_24 ),
        .I1(\B_inter_reg[3]_5 ),
        .I2(\ALUOp_reg[3]_i_23_n_0 ),
        .I3(\ALUOp_reg[2]_i_13_n_0 ),
        .I4(Q[8]),
        .I5(\B_inter_reg[27]_1 ),
        .O(SHAMT_sig[2]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[24]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[24]_i_9__1_n_0 ),
        .I2(\B_inter_reg[24]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[24]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_25 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[24]_i_3__0 
       (.I0(\B_inter_reg[24]_4 ),
        .I1(\B_inter[25]_i_15_n_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[23]_4 ),
        .I5(\B_inter[23]_i_16_n_0 ),
        .O(\ALUunit/data13 [24]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[24]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[24]_i_12__1_n_0 ),
        .I2(\B_inter_reg[24]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[24]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_68 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[24]_i_4__0 
       (.I0(\B_inter_reg[24]_5 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[24]_6 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[24]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[24]_i_15_n_0 ),
        .I2(\B_inter[25]_i_15_n_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[24]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_50 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[24]_i_9__1 
       (.I0(\B_inter_reg[23]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[23]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[24]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[25]_i_12__1 
       (.I0(\B_inter_reg[26]_7 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[26]_8 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[25]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[25]_i_15 
       (.I0(ALU_in2[6]),
        .I1(\B_inter_reg[8]_0 ),
        .I2(\B_inter_reg[9]_0 ),
        .I3(ALU_in2[3]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[24]_i_5_0 ),
        .O(\B_inter[25]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[25]_i_17 
       (.I0(\B_inter[26]_i_5_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[26]_i_5_1 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \B_inter[25]_i_2 
       (.I0(\B_inter[25]_i_17_0 ),
        .I1(\B_inter_reg[28]_2 ),
        .I2(\B_inter[25]_i_12__1_n_0 ),
        .I3(\B_inter[25]_i_3__0_n_0 ),
        .I4(data14[6]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_4 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[25]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[25]_i_9__1_n_0 ),
        .I2(\B_inter_reg[25]_1 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[25]_2 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[25]_i_3__0 
       (.I0(\B_inter_reg[25]_3 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[25]_4 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[25]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[25]_i_12__1_n_0 ),
        .I2(\B_inter_reg[25]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[25]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_69 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[25]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[25]_i_15_n_0 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter_reg[24]_4 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[25]_i_17_n_0 ),
        .O(\B_inter[25]_i_17_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[25]_i_9__1 
       (.I0(\B_inter_reg[24]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[24]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[25]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[26]_i_12__1 
       (.I0(\B_inter[27]_i_3__0_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[27]_i_3__0_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[26]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[26]_i_15 
       (.I0(\B_inter[26]_i_5_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[26]_i_5_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \B_inter[26]_i_2 
       (.I0(\B_inter[29]_i_13__1_27 ),
        .I1(\B_inter_reg[28]_2 ),
        .I2(\B_inter[26]_i_12__1_n_0 ),
        .I3(\B_inter[26]_i_3__0_n_0 ),
        .I4(data14[7]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_5 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[26]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[26]_i_9__1_n_0 ),
        .I2(\B_inter_reg[26]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[26]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[26]_i_3__0 
       (.I0(\B_inter_reg[26]_7 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[26]_8 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[26]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[26]_i_12__1_n_0 ),
        .I2(\B_inter_reg[26]_7 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[26]_8 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_70 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[26]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[26]_i_15_n_0 ),
        .I2(\B_inter_reg[26]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[26]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[26]_i_9__1 
       (.I0(\B_inter_reg[25]_1 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[25]_2 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[26]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[27]_i_10__1 
       (.I0(\B_inter[27]_i_3__0_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[27]_i_3__0_1 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[27]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFDFFFF)) 
    \B_inter[27]_i_15 
       (.I0(\B_inter[1]_i_10__1 ),
        .I1(\ALUOp_reg[2]_i_4_n_0 ),
        .I2(\ALUOp_reg[3] ),
        .I3(\ALUOp_reg[3]_i_13_n_0 ),
        .I4(\ALUOp_reg[0]_i_4_n_0 ),
        .I5(\B_inter[29]_i_26_n_0 ),
        .O(\B_inter_reg[3]_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[27]_i_24 
       (.I0(\B_inter_reg[26]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[26]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[27]_i_26 
       (.I0(ALU_in1[6]),
        .I1(\B_inter[29]_i_3_0 ),
        .I2(\B_inter_reg[9]_1 ),
        .I3(ALU_in1[4]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[27]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    \B_inter[27]_i_3__0 
       (.I0(\B_inter[27]_i_8__1_n_0 ),
        .I1(\B_inter_reg[28]_2 ),
        .I2(\B_inter[27]_i_9__1_n_0 ),
        .I3(\B_inter[27]_i_10__1_n_0 ),
        .I4(data14[8]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_6 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \B_inter[27]_i_5__0 
       (.I0(shift_sig),
        .I1(\B_inter_reg[28]_4 [0]),
        .I2(\B_inter[30]_i_5 [0]),
        .I3(\B_inter[30]_i_5_0 ),
        .I4(\B_inter[30]_i_5_1 [0]),
        .O(\B_inter_reg[27]_2 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[27]_i_8__1 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[27]_i_24_n_0 ),
        .I2(\B_inter[28]_i_3__0_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter[27]_i_26_n_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[27]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[27]_i_9__1 
       (.I0(\B_inter[28]_i_2_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[28]_i_2_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[27]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455545555)) 
    \B_inter[28]_i_11__1 
       (.I0(SHAMT_sig[0]),
        .I1(\ALUOp_reg[2]_i_4_n_0 ),
        .I2(\ALUOp_reg[3] ),
        .I3(\ALUOp_reg[3]_i_13_n_0 ),
        .I4(\ALUOp_reg[0]_i_4_n_0 ),
        .I5(\B_inter[29]_i_26_n_0 ),
        .O(\B_inter[28]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[28]_i_12__1 
       (.I0(\B_inter[29]_i_22_n_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[29]_i_23_n_0 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[28]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[28]_i_13__1 
       (.I0(\B_inter[28]_i_2_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[28]_i_2_1 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[28]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[28]_i_14 
       (.I0(\B_inter[29]_i_2_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[29]_i_2_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \B_inter[28]_i_15 
       (.I0(\B_inter_reg[6]_1 ),
        .I1(\B_inter[29]_i_30_n_0 ),
        .I2(\B_inter_reg[6]_0 ),
        .I3(\B_inter[28]_i_4__0_0 ),
        .I4(\B_inter[28]_i_26_n_0 ),
        .O(\ALUunit/data13 [28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \B_inter[28]_i_2 
       (.I0(\B_inter[28]_i_12__1_0 ),
        .I1(\B_inter[28]_i_13__1_n_0 ),
        .I2(\B_inter[28]_i_14_n_0 ),
        .I3(\B_inter_reg[28]_2 ),
        .I4(\B_inter[28]_i_3__0_n_0 ),
        .I5(\B_inter_reg[28]_3 ),
        .O(\B_inter[28]_i_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[28]_i_26 
       (.I0(\B_inter[28]_i_3__0_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[27]_i_26_n_0 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[28]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter_reg[28]_5 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter_reg[28]_6 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[28]_i_12__1_n_0 ),
        .O(\B_inter[28]_i_12__1_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[28]_i_3__0 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[28]_i_26_n_0 ),
        .I2(\B_inter[28]_i_4__0_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter[29]_i_30_n_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE00F000EE00)) 
    \B_inter[28]_i_4__0 
       (.I0(\B_inter[28]_i_13__1_n_0 ),
        .I1(\B_inter[28]_i_14_n_0 ),
        .I2(\ALUunit/data13 [28]),
        .I3(\B_inter_reg[28]_4 [2]),
        .I4(\B_inter_reg[28]_4 [1]),
        .I5(\B_inter_reg[28]_4 [0]),
        .O(\ALUOp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \B_inter[28]_i_5__0 
       (.I0(shift_sig),
        .I1(\B_inter_reg[28]_4 [0]),
        .I2(\B_inter[30]_i_5 [1]),
        .I3(\B_inter[30]_i_5_0 ),
        .I4(\B_inter[30]_i_5_1 [1]),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    \B_inter[28]_i_9__1 
       (.I0(\ALUOp_reg[2]_i_4_n_0 ),
        .I1(\ALUOp_reg[3] ),
        .I2(\ALUOp_reg[3]_i_13_n_0 ),
        .I3(\ALUOp_reg[0]_i_4_n_0 ),
        .I4(\B_inter[29]_i_26_n_0 ),
        .I5(SHAMT_sig[0]),
        .O(\B_inter[28]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \B_inter[29]_i_10__1 
       (.I0(SHAMT_sig[1]),
        .I1(ALU_in2[5]),
        .I2(\B_inter[29]_i_3_0 ),
        .I3(\B_inter_reg[9]_1 ),
        .I4(ALU_in2[6]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[29]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \B_inter[29]_i_11__1 
       (.I0(SHAMT_sig[0]),
        .I1(\ALUOp_reg[2]_i_4_n_0 ),
        .I2(\ALUOp_reg[3] ),
        .I3(\ALUOp_reg[3]_i_13_n_0 ),
        .I4(\ALUOp_reg[0]_i_4_n_0 ),
        .I5(\B_inter[29]_i_26_n_0 ),
        .O(\B_inter_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \B_inter[29]_i_12__1 
       (.I0(SHAMT_sig[1]),
        .I1(ALU_in1[6]),
        .I2(\B_inter[29]_i_3_0 ),
        .I3(\B_inter_reg[9]_1 ),
        .I4(ALU_in1[7]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[29]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    \B_inter[29]_i_13__1 
       (.I0(SHAMT_sig[0]),
        .I1(\ALUOp_reg[2]_i_4_n_0 ),
        .I2(\ALUOp_reg[3] ),
        .I3(\ALUOp_reg[3]_i_13_n_0 ),
        .I4(\ALUOp_reg[0]_i_4_n_0 ),
        .I5(\B_inter[29]_i_26_n_0 ),
        .O(\B_inter_reg[6]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[29]_i_14 
       (.I0(\B_inter[29]_i_2_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[29]_i_2_1 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[29]_i_15 
       (.I0(\B_inter[29]_i_2_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[29]_i_2_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[29]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \B_inter[29]_i_16 
       (.I0(\B_inter[29]_i_29_n_0 ),
        .I1(\B_inter[28]_i_11__1_n_0 ),
        .I2(\B_inter[29]_i_30_n_0 ),
        .I3(\B_inter[28]_i_9__1_n_0 ),
        .I4(\B_inter[28]_i_4__0_0 ),
        .O(\ALUunit/data13 [29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \B_inter[29]_i_2 
       (.I0(\B_inter[29]_i_13__1_0 ),
        .I1(\B_inter[29]_i_14_n_0 ),
        .I2(\B_inter[29]_i_15_n_0 ),
        .I3(\B_inter_reg[28]_2 ),
        .I4(\B_inter[29]_i_3__0_n_0 ),
        .I5(\B_inter_reg[29]_1 ),
        .O(\B_inter[29]_i_4 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \B_inter[29]_i_22 
       (.I0(SHAMT_sig[1]),
        .I1(ALU_in2[4]),
        .I2(\B_inter[29]_i_3_0 ),
        .I3(\B_inter_reg[9]_1 ),
        .I4(ALU_in2[6]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0004)) 
    \B_inter[29]_i_23 
       (.I0(SHAMT_sig[1]),
        .I1(ALU_in1[5]),
        .I2(\B_inter[29]_i_3_0 ),
        .I3(\B_inter_reg[9]_1 ),
        .I4(ALU_in1[7]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222A0000)) 
    \B_inter[29]_i_25 
       (.I0(\B_inter[8]_i_24 ),
        .I1(\B_inter_reg[3]_5 ),
        .I2(\ALUOp_reg[3]_i_23_n_0 ),
        .I3(\ALUOp_reg[2]_i_13_n_0 ),
        .I4(Q[9]),
        .I5(\B_inter_reg[27]_1 ),
        .O(\B_inter_reg[9]_1 ));
  LUT6 #(
    .INIT(64'h00F100F1FFFF00F1)) 
    \B_inter[29]_i_26 
       (.I0(\B_inter_reg[26]_1 ),
        .I1(\ALUOp_reg[0]_i_4_0 ),
        .I2(\B_inter_reg[30]_2 ),
        .I3(\B_inter[31]_i_53_0 ),
        .I4(\B_inter[8]_i_24 ),
        .I5(\B_inter_reg[3]_5 ),
        .O(\B_inter[29]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \B_inter[29]_i_29 
       (.I0(ALU_in2[5]),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(ALU_in1[6]),
        .I4(\B_inter_reg[9]_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[29]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[29]_i_9__1_n_0 ),
        .I2(\B_inter[29]_i_10__1_n_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter[29]_i_12__1_n_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[29]_i_30 
       (.I0(ALU_in1[7]),
        .I1(\B_inter[29]_i_3_0 ),
        .I2(\B_inter_reg[9]_1 ),
        .I3(ALU_in1[5]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[29]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[29]_i_3__0 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[28]_i_4__0_0 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter[29]_i_30_n_0 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[29]_i_29_n_0 ),
        .O(\B_inter[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE00F000EE00)) 
    \B_inter[29]_i_4__0 
       (.I0(\B_inter[29]_i_14_n_0 ),
        .I1(\B_inter[29]_i_15_n_0 ),
        .I2(\ALUunit/data13 [29]),
        .I3(\B_inter_reg[28]_4 [2]),
        .I4(\B_inter_reg[28]_4 [1]),
        .I5(\B_inter_reg[28]_4 [0]),
        .O(\ALUOp_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h44400040)) 
    \B_inter[29]_i_5__0 
       (.I0(shift_sig),
        .I1(\B_inter_reg[28]_4 [0]),
        .I2(\B_inter[30]_i_5 [2]),
        .I3(\B_inter[30]_i_5_0 ),
        .I4(\B_inter[30]_i_5_1 [2]),
        .O(\B_inter_reg[29]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[29]_i_9__1 
       (.I0(\B_inter[29]_i_22_n_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[29]_i_23_n_0 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[29]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[2]_i_11__1 
       (.I0(\B_inter[3]_i_3_1 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[3]_i_3_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter[3]_i_3_2 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[2]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h000045400000FFFF)) 
    \B_inter[2]_i_12__1 
       (.I0(\B_inter_reg[3]_2 ),
        .I1(\B_inter[2]_i_4 ),
        .I2(ALU_in1[0]),
        .I3(\B_inter[2]_i_4_0 ),
        .I4(\B_inter_reg[28]_4 [0]),
        .I5(\B_inter[2]_i_20_n_0 ),
        .O(\B_inter_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[2]_i_15 
       (.I0(\B_inter[2]_i_3__0_1 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[2]_i_3__0_0 ),
        .I3(\B_inter[28]_i_9__1_n_0 ),
        .I4(\B_inter_reg[1]_5 ),
        .I5(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \B_inter[2]_i_16 
       (.I0(ALU_in2[1]),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(ALU_in1[1]),
        .I4(\B_inter_reg[9]_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \B_inter[2]_i_2 
       (.I0(\B_inter_reg[2]_1 ),
        .I1(\B_inter_reg[0]_1 ),
        .I2(\B_inter_reg[2]_2 ),
        .I3(\B_inter[2]_i_11__1_n_0 ),
        .I4(\B_inter[2]_i_5__0_n_0 ),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1 ));
  LUT6 #(
    .INIT(64'hBFFFAAAABFFFFFFF)) 
    \B_inter[2]_i_20 
       (.I0(\B_inter_reg[3]_0 ),
        .I1(\B_inter_reg[3]_1 ),
        .I2(ALU_in1[1]),
        .I3(\B_inter[2]_i_12__1_0 ),
        .I4(ALU_in2[0]),
        .I5(\B_inter[2]_i_12__1_1 ),
        .O(\B_inter[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF050005FF053305)) 
    \B_inter[2]_i_23 
       (.I0(Q[3]),
        .I1(\B_inter[18]_i_42 [0]),
        .I2(Q[4]),
        .I3(\B_inter[18]_i_42_0 ),
        .I4(\B_inter[18]_i_42_1 ),
        .I5(\B_inter[18]_i_42 [1]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[2]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter_reg[1]_2 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter_reg[1]_3 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[2]_i_11__1_n_0 ),
        .O(\B_inter[2]_i_11__1_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \B_inter[2]_i_3__0 
       (.I0(\B_inter[2]_i_16_0 ),
        .I1(\B_inter_reg[2]_4 ),
        .I2(\B_inter_reg[6]_0 ),
        .I3(\B_inter_reg[2]_5 ),
        .I4(\B_inter[2]_i_15_n_0 ),
        .I5(\B_inter_reg[3]_7 ),
        .O(\B_inter[30]_i_15_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[2]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[2]_i_15_n_0 ),
        .I2(\B_inter_reg[2]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[2]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_29 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[2]_i_5__0 
       (.I0(\B_inter[2]_i_2_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[2]_i_3__0_0 ),
        .I3(\B_inter[28]_i_9__1_n_0 ),
        .I4(\B_inter_reg[1]_3 ),
        .I5(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[2]_i_6__1 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter_reg[2]_7 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter[3]_i_14_n_0 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[2]_i_16_n_0 ),
        .O(\B_inter[2]_i_16_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[30]_i_11__1 
       (.I0(\B_inter[29]_i_10__1_n_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[29]_i_12__1_n_0 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[30]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \B_inter[30]_i_13__1 
       (.I0(ALU_in2[6]),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(ALU_in1[7]),
        .I4(\B_inter_reg[9]_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[30]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hF080000080800000)) 
    \B_inter[30]_i_14 
       (.I0(ALU_in2[5]),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(ALU_in1[6]),
        .I4(\B_inter_reg[9]_0 ),
        .I5(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[30]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_inter[30]_i_19 
       (.I0(shift_sig),
        .I1(\B_inter_reg[28]_4 [0]),
        .O(\ALUOp_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h44400040)) 
    \B_inter[30]_i_20 
       (.I0(shift_sig),
        .I1(\B_inter_reg[28]_4 [0]),
        .I2(\B_inter[30]_i_5 [3]),
        .I3(\B_inter[30]_i_5_0 ),
        .I4(\B_inter[30]_i_5_1 [3]),
        .O(\B_inter_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBF000F)) 
    \B_inter[30]_i_25 
       (.I0(\B_inter_reg[27]_1 ),
        .I1(Q[9]),
        .I2(\B_inter[25]_i_31 ),
        .I3(\B_inter_reg[3]_3 ),
        .I4(\B_inter[30]_i_31_n_0 ),
        .I5(\B_inter[30]_i_32_n_0 ),
        .O(\B_inter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000F400FFFFFFFF)) 
    \B_inter[30]_i_31 
       (.I0(\B_inter_reg[27]_0 ),
        .I1(\B_inter[30]_i_31_0 [3]),
        .I2(\ALUOp_reg[0]_i_4_1 ),
        .I3(\B_inter_reg[31]_2 ),
        .I4(\ALUOp_reg[2]_i_11_n_0 ),
        .I5(Q[10]),
        .O(\B_inter[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    \B_inter[30]_i_32 
       (.I0(\ALUOp_reg[2]_i_11_n_0 ),
        .I1(\B_inter_reg[31]_2 ),
        .I2(\B_inter_reg[27]_0 ),
        .I3(\B_inter[30]_i_31_0 [3]),
        .I4(\ALUOp_reg[0]_i_4_1 ),
        .I5(\ALUOp_reg[0]_i_4_0 ),
        .O(\B_inter[30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \B_inter[30]_i_4 
       (.I0(\B_inter_reg[30]_3 ),
        .I1(\B_inter[30]_i_11__1_n_0 ),
        .I2(\B_inter_reg[2]_3 ),
        .I3(\B_inter[30]_i_13__1_n_0 ),
        .I4(\B_inter[30]_i_14_n_0 ),
        .I5(\B_inter_reg[3]_7 ),
        .O(\B_inter_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h00000000F0808080)) 
    \B_inter[31]_i_11__1 
       (.I0(\B_inter[31]_i_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[31]_i_27_n_0 ),
        .I3(\B_inter[31]_i_4_0 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter_reg[23]_0 ),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \B_inter[31]_i_14 
       (.I0(\ALUOp_reg[2] ),
        .I1(\B_inter[31]_i_39_n_0 ),
        .I2(\ALUOp_reg[0]_i_4_n_0 ),
        .I3(\ALUOp_reg[3]_i_13_n_0 ),
        .I4(\ALUOp_reg[3] ),
        .I5(\ALUOp_reg[2]_i_4_n_0 ),
        .O(shift_sig));
  LUT6 #(
    .INIT(64'h00000000222A0000)) 
    \B_inter[31]_i_15 
       (.I0(\B_inter[8]_i_24 ),
        .I1(\B_inter_reg[3]_5 ),
        .I2(\ALUOp_reg[3]_i_23_n_0 ),
        .I3(\ALUOp_reg[2]_i_13_n_0 ),
        .I4(Q[6]),
        .I5(\B_inter_reg[27]_1 ),
        .O(SHAMT_sig[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \B_inter[31]_i_27 
       (.I0(SHAMT_sig[1]),
        .I1(\B_inter_reg[8]_0 ),
        .O(\B_inter[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222A0000)) 
    \B_inter[31]_i_31 
       (.I0(\B_inter[8]_i_24 ),
        .I1(\B_inter_reg[3]_5 ),
        .I2(\ALUOp_reg[3]_i_23_n_0 ),
        .I3(\ALUOp_reg[2]_i_13_n_0 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[27]_1 ),
        .O(SHAMT_sig[1]));
  LUT6 #(
    .INIT(64'h00000000222A0000)) 
    \B_inter[31]_i_33 
       (.I0(\B_inter[8]_i_24 ),
        .I1(\B_inter_reg[3]_5 ),
        .I2(\ALUOp_reg[3]_i_23_n_0 ),
        .I3(\ALUOp_reg[2]_i_13_n_0 ),
        .I4(Q[8]),
        .I5(\B_inter_reg[27]_1 ),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \B_inter[31]_i_39 
       (.I0(\MemtoReg_reg[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\B_inter[31]_i_72_n_0 ),
        .I4(\B_inter[8]_i_24 ),
        .I5(\ALUOp_reg[2]_i_6_n_0 ),
        .O(\B_inter[31]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_3__1 
       (.I0(Q[13]),
        .I1(RegDst),
        .I2(Q[18]),
        .O(WriteReg[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \B_inter[31]_i_40 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\B_inter_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_4__0 
       (.I0(Q[15]),
        .I1(RegDst),
        .I2(Q[20]),
        .O(WriteReg[4]));
  LUT6 #(
    .INIT(64'h01010100FFFFFFFF)) 
    \B_inter[31]_i_53 
       (.I0(\ALUOp_reg[2]_i_4_n_0 ),
        .I1(\ALUOp_reg[3] ),
        .I2(\ALUOp_reg[3]_i_13_n_0 ),
        .I3(\ALUOp_reg[0]_i_4_n_0 ),
        .I4(\B_inter[29]_i_26_n_0 ),
        .I5(\B_inter[0]_i_10__1 ),
        .O(\B_inter_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_5__0 
       (.I0(Q[11]),
        .I1(RegDst),
        .I2(Q[16]),
        .O(WriteReg[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_6__2 
       (.I0(Q[12]),
        .I1(RegDst),
        .I2(Q[17]),
        .O(WriteReg[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \B_inter[31]_i_72 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\B_inter[31]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_7__2 
       (.I0(Q[14]),
        .I1(RegDst),
        .I2(Q[19]),
        .O(WriteReg[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[3]_i_12__1 
       (.I0(\B_inter_reg[4]_6 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[4]_i_14_n_0 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[3]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[3]_i_14 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[1]_i_6__1_0 ),
        .I2(\B_inter_reg[9]_1 ),
        .I3(ALU_in1[2]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[3]_i_17 
       (.I0(\B_inter[4]_i_2_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[4]_i_2_1 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \B_inter[3]_i_2 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[3]_i_3__0_n_0 ),
        .I2(\B_inter[3]_i_17_n_0 ),
        .I3(\B_inter[29]_i_13__1_1 ),
        .I4(data14[0]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[3]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[3]_i_9__1_n_0 ),
        .I2(\B_inter_reg[3]_8 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[3]_9 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_2 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[3]_i_3__0 
       (.I0(\B_inter[3]_i_2_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[3]_i_3_0 ),
        .I3(\B_inter[28]_i_9__1_n_0 ),
        .I4(\B_inter_reg[2]_6 ),
        .I5(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[3]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[3]_i_12__1_n_0 ),
        .I2(\B_inter_reg[2]_7 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter[3]_i_14_n_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[3]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter_reg[2]_5 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter_reg[2]_6 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[3]_i_17_n_0 ),
        .O(\B_inter[3]_i_17_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[3]_i_9__1 
       (.I0(\B_inter[3]_i_3_1 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[3]_i_3_0 ),
        .I3(\B_inter[28]_i_9__1_n_0 ),
        .I4(\B_inter[3]_i_3_2 ),
        .I5(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[3]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[4]_i_12__1 
       (.I0(\B_inter_reg[5]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[5]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[4]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \B_inter[4]_i_14 
       (.I0(ALU_in1[1]),
        .I1(\B_inter[1]_i_6__1_0 ),
        .I2(\B_inter_reg[9]_1 ),
        .I3(ALU_in1[3]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter_reg[8]_0 ),
        .O(\B_inter[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[4]_i_15 
       (.I0(\B_inter[4]_i_2_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[4]_i_2_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \B_inter[4]_i_2 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[4]_i_15_n_0 ),
        .I2(\B_inter[4]_i_3__0_n_0 ),
        .I3(\B_inter[29]_i_13__1_3 ),
        .I4(data14[1]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_1 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[4]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[4]_i_9__1_n_0 ),
        .I2(\B_inter_reg[4]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[4]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[4]_i_3__0 
       (.I0(\B_inter_reg[4]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[4]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[4]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[4]_i_12__1_n_0 ),
        .I2(\B_inter_reg[4]_6 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter[4]_i_14_n_0 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_3 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[4]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[4]_i_15_n_0 ),
        .I2(\B_inter_reg[4]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[4]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[4]_i_9__1 
       (.I0(\B_inter_reg[3]_8 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[3]_9 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[4]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[5]_i_12__1 
       (.I0(\B_inter[6]_i_4_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter[6]_i_4_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[5]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[5]_i_15 
       (.I0(\B_inter_reg[4]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[4]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \B_inter[5]_i_2 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[5]_i_15_n_0 ),
        .I2(\B_inter[5]_i_3__0_n_0 ),
        .I3(\B_inter[29]_i_13__1_5 ),
        .I4(data14[2]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_2 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[5]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[5]_i_9__1_n_0 ),
        .I2(\B_inter_reg[5]_0 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[5]_1 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[5]_i_3__0 
       (.I0(\B_inter_reg[5]_2 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[5]_3 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[5]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[5]_i_12__1_n_0 ),
        .I2(\B_inter_reg[5]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[5]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_5 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[5]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[5]_i_15_n_0 ),
        .I2(\B_inter_reg[5]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[5]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_31 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[5]_i_9__1 
       (.I0(\B_inter_reg[4]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[4]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[5]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[6]_i_12__1 
       (.I0(\B_inter[6]_i_4_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter[6]_i_4_1 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[6]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[6]_i_13__1 
       (.I0(\B_inter_reg[5]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[5]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[6]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \B_inter[6]_i_2 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[6]_i_13__1_n_0 ),
        .I2(\B_inter[6]_i_3__0_n_0 ),
        .I3(\B_inter[6]_i_12__1_0 ),
        .I4(data14[3]),
        .I5(\B_inter_reg[2]_3 ),
        .O(\B_inter[30]_i_12__1_3 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[6]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[6]_i_9__1_n_0 ),
        .I2(\B_inter_reg[6]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[6]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[6]_i_3__0 
       (.I0(\B_inter_reg[6]_4 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[6]_5 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \B_inter[6]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter_reg[6]_6 ),
        .I2(\B_inter[28]_i_9__1_n_0 ),
        .I3(\B_inter_reg[6]_7 ),
        .I4(\B_inter[28]_i_11__1_n_0 ),
        .I5(\B_inter[6]_i_12__1_n_0 ),
        .O(\B_inter[6]_i_12__1_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[6]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[6]_i_13__1_n_0 ),
        .I2(\B_inter_reg[6]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[6]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_32 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[6]_i_9__1 
       (.I0(\B_inter_reg[5]_0 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[5]_1 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[6]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[7]_i_12__1 
       (.I0(\B_inter_reg[8]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[8]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[7]_i_15 
       (.I0(\B_inter_reg[6]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[6]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[7]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[7]_i_9__1_n_0 ),
        .I2(\B_inter_reg[7]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[7]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_8 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[7]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_0 ),
        .I2(\B_inter_reg[6]_6 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[6]_7 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_51 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[7]_i_4__0 
       (.I0(\B_inter_reg[6]_6 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[6]_7 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_71 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[7]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[7]_i_15_n_0 ),
        .I2(\B_inter_reg[7]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[7]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_33 ));
  LUT6 #(
    .INIT(64'h00000000222A0000)) 
    \B_inter[7]_i_54 
       (.I0(\B_inter[8]_i_24 ),
        .I1(\B_inter_reg[3]_5 ),
        .I2(\ALUOp_reg[3]_i_23_n_0 ),
        .I3(\ALUOp_reg[2]_i_13_n_0 ),
        .I4(Q[9]),
        .I5(\B_inter_reg[27]_1 ),
        .O(SHAMT_sig[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[7]_i_9__1 
       (.I0(\B_inter_reg[6]_2 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[6]_3 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[7]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[8]_i_12__1 
       (.I0(\B_inter_reg[9]_6 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[9]_7 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[8]_i_15 
       (.I0(\B_inter_reg[7]_5 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[7]_6 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[8]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[8]_i_9__1_n_0 ),
        .I2(\B_inter_reg[8]_1 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[8]_2 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_9 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[8]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_1 ),
        .I2(\B_inter_reg[8]_5 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[8]_6 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_52 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[8]_i_4__0 
       (.I0(\B_inter_reg[8]_5 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[8]_6 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_73 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[8]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[8]_i_15_n_0 ),
        .I2(\B_inter_reg[8]_3 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[8]_4 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_34 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[8]_i_9__1 
       (.I0(\B_inter_reg[7]_3 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[7]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[8]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[9]_i_12__1 
       (.I0(\B_inter_reg[10]_4 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[10]_5 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[28]_i_11__1_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[9]_i_15 
       (.I0(\B_inter_reg[8]_3 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[8]_4 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[9]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \B_inter[9]_i_1__3 
       (.I0(\B_inter_reg[27]_0 ),
        .I1(\ALUOp_reg[1]_i_6_n_0 ),
        .I2(\B_inter[30]_i_31_0 [2]),
        .O(\FSM_onehot_pr_state_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \B_inter[9]_i_2__1 
       (.I0(Q[26]),
        .I1(Q[28]),
        .I2(Opcode[5]),
        .I3(Opcode[4]),
        .I4(Q[25]),
        .I5(Q[27]),
        .O(\B_inter_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[9]_i_3 
       (.I0(\B_inter_reg[2]_3 ),
        .I1(\B_inter[9]_i_9__1_n_0 ),
        .I2(\B_inter_reg[9]_2 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[9]_3 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_10 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[9]_i_4 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[28]_i_11__1_2 ),
        .I2(\B_inter_reg[9]_6 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[9]_7 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_53 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[9]_i_4__0 
       (.I0(\B_inter_reg[9]_6 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(\B_inter_reg[9]_7 ),
        .I3(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_74 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \B_inter[9]_i_5 
       (.I0(\B_inter_reg[3]_7 ),
        .I1(\B_inter[9]_i_15_n_0 ),
        .I2(\B_inter_reg[9]_4 ),
        .I3(\B_inter_reg[6]_0 ),
        .I4(\B_inter_reg[9]_5 ),
        .I5(\B_inter_reg[6]_1 ),
        .O(\B_inter[29]_i_13__1_35 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \B_inter[9]_i_9__1 
       (.I0(\B_inter_reg[8]_1 ),
        .I1(\B_inter[28]_i_9__1_n_0 ),
        .I2(\B_inter_reg[8]_2 ),
        .I3(\B_inter[28]_i_11__1_n_0 ),
        .O(\B_inter[9]_i_9__1_n_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[20]),
        .Q(Q[20]));
  (* ORIG_CELL_NAME = "B_inter_reg[21]" *) 
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[21]),
        .Q(Q[21]));
  (* ORIG_CELL_NAME = "B_inter_reg[21]" *) 
  FDCE \B_inter_reg[21]_rep 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[21]),
        .Q(\B_inter_reg[21]_rep_0 ));
  (* ORIG_CELL_NAME = "B_inter_reg[21]" *) 
  FDCE \B_inter_reg[21]_rep__0 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[21]),
        .Q(\B_inter_reg[21]_rep__0_0 ));
  (* ORIG_CELL_NAME = "B_inter_reg[22]" *) 
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[22]),
        .Q(ReadReg1));
  (* ORIG_CELL_NAME = "B_inter_reg[22]" *) 
  FDCE \B_inter_reg[22]_rep 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[22]),
        .Q(\B_inter_reg[22]_rep_0 ));
  (* ORIG_CELL_NAME = "B_inter_reg[22]" *) 
  FDCE \B_inter_reg[22]_rep__0 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[22]),
        .Q(\B_inter_reg[22]_rep__0_0 ));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[23]),
        .Q(Q[22]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[24]),
        .Q(Q[23]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[25]),
        .Q(Q[24]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[26]),
        .Q(Q[25]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[27]),
        .Q(Q[26]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[28]),
        .Q(Q[27]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[29]),
        .Q(Q[28]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[30]),
        .Q(Opcode[4]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[31]),
        .Q(Opcode[5]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(\B_inter[30]_i_31_0 [1]),
        .CLR(RST),
        .D(MemoryDataIn[9]),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'h0200)) 
    \FSM_onehot_nx_state_reg[12]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[16]_i_2_n_0 ),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(\FSM_onehot_nx_state_reg[12]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_onehot_nx_state_reg[12]_i_2 
       (.I0(Q[28]),
        .I1(Opcode[4]),
        .I2(Q[27]),
        .I3(Opcode[5]),
        .O(\FSM_onehot_nx_state_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \FSM_onehot_nx_state_reg[13]_i_1 
       (.I0(\FSM_onehot_pr_state_reg[7] ),
        .I1(Q[27]),
        .I2(Q[25]),
        .I3(Q[28]),
        .I4(Opcode[4]),
        .I5(Opcode[5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_nx_state_reg[16]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[16]_i_2_n_0 ),
        .I1(\FSM_onehot_nx_state_reg[16]_i_3_n_0 ),
        .I2(\FSM_onehot_nx_state_reg[16]_i_4_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000EFFFFFEF)) 
    \FSM_onehot_nx_state_reg[16]_i_2 
       (.I0(Opcode[5]),
        .I1(Opcode[4]),
        .I2(Q[28]),
        .I3(Q[25]),
        .I4(Q[27]),
        .I5(\FSM_onehot_pr_state_reg[7] ),
        .O(\FSM_onehot_nx_state_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFDFFFA)) 
    \FSM_onehot_nx_state_reg[16]_i_3 
       (.I0(Q[25]),
        .I1(Q[26]),
        .I2(Q[28]),
        .I3(Opcode[4]),
        .I4(Q[27]),
        .I5(Opcode[5]),
        .O(\FSM_onehot_nx_state_reg[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_nx_state_reg[16]_i_4 
       (.I0(Opcode[4]),
        .I1(Q[25]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(Opcode[5]),
        .O(\FSM_onehot_nx_state_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF5DFB75FFAA)) 
    \FSM_onehot_nx_state_reg[17]_i_4 
       (.I0(Q[25]),
        .I1(Q[28]),
        .I2(Q[26]),
        .I3(Opcode[4]),
        .I4(Q[27]),
        .I5(Opcode[5]),
        .O(\B_inter_reg[26]_2 ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \FSM_onehot_nx_state_reg[3]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[3]_i_2_n_0 ),
        .I1(Q[26]),
        .I2(\B_inter[30]_i_31_0 [1]),
        .I3(\B_inter[30]_i_31_0 [0]),
        .I4(\B_inter[30]_i_31_0 [2]),
        .I5(\FSM_onehot_nx_state_reg[3]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_onehot_nx_state_reg[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\FSM_onehot_nx_state_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_nx_state_reg[3]_i_3 
       (.I0(Q[27]),
        .I1(Q[25]),
        .I2(Opcode[4]),
        .I3(Opcode[5]),
        .I4(Q[28]),
        .O(\FSM_onehot_nx_state_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \FSM_onehot_nx_state_reg[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\FSM_onehot_nx_state_reg[5]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \FSM_onehot_nx_state_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\FSM_onehot_nx_state_reg[5]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \FSM_onehot_nx_state_reg[5]_i_2 
       (.I0(\B_inter_reg[27]_0 ),
        .I1(\FSM_onehot_nx_state_reg[3]_i_2_n_0 ),
        .I2(\B_inter[30]_i_31_0 [2]),
        .I3(\B_inter[30]_i_31_0 [0]),
        .I4(\B_inter[30]_i_31_0 [1]),
        .I5(\ALUOp_reg[1]_i_6_n_0 ),
        .O(\FSM_onehot_nx_state_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000010)) 
    \FSM_onehot_nx_state_reg[7]_i_1 
       (.I0(Opcode[5]),
        .I1(Opcode[4]),
        .I2(Q[28]),
        .I3(Q[25]),
        .I4(Q[27]),
        .I5(\FSM_onehot_pr_state_reg[7] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \FSM_onehot_nx_state_reg[9]_i_1 
       (.I0(\FSM_onehot_nx_state_reg[16]_i_2_n_0 ),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[25]),
        .I4(\FSM_onehot_nx_state_reg[9]_i_2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_onehot_nx_state_reg[9]_i_2 
       (.I0(Q[28]),
        .I1(Opcode[5]),
        .I2(Opcode[4]),
        .O(\FSM_onehot_nx_state_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \MemtoReg_reg[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \MemtoReg_reg[2]_i_1 
       (.I0(\B_inter[30]_i_31_0 [4]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(\MemtoReg_reg[2]_i_3_n_0 ),
        .O(\FSM_onehot_pr_state_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \MemtoReg_reg[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\MemtoReg_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \MemtoReg_reg[2]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\B_inter_reg[3]_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    R_inter__0_carry__0_i_1
       (.I0(Q[24]),
        .I1(Q[18]),
        .O(\B_inter_reg[25]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    R_inter__0_carry__0_i_2
       (.I0(Q[18]),
        .I1(Q[22]),
        .I2(Q[17]),
        .I3(Q[23]),
        .I4(Q[16]),
        .I5(Q[24]),
        .O(\B_inter_reg[25]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    R_inter__0_carry__0_i_3
       (.I0(Q[18]),
        .I1(ReadReg1),
        .I2(Q[17]),
        .I3(Q[22]),
        .I4(Q[16]),
        .I5(Q[23]),
        .O(\B_inter_reg[25]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    R_inter__0_carry__0_i_4
       (.I0(Q[23]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[24]),
        .O(\B_inter_reg[24]_1 [2]));
  LUT6 #(
    .INIT(64'hE37F70805000F000)) 
    R_inter__0_carry__0_i_5
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[24]),
        .I3(Q[17]),
        .I4(Q[23]),
        .I5(Q[18]),
        .O(\B_inter_reg[24]_1 [1]));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    R_inter__0_carry__0_i_6
       (.I0(\B_inter_reg[25]_0 [0]),
        .I1(Q[18]),
        .I2(Q[22]),
        .I3(R_inter__0_carry__0_i_7_n_0),
        .I4(Q[16]),
        .I5(Q[24]),
        .O(\B_inter_reg[24]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    R_inter__0_carry__0_i_7
       (.I0(Q[23]),
        .I1(Q[17]),
        .O(R_inter__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    R_inter__0_carry_i_1
       (.I0(Q[23]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(ReadReg1),
        .I5(Q[18]),
        .O(\B_inter_reg[24]_0 [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    R_inter__0_carry_i_2
       (.I0(Q[17]),
        .I1(ReadReg1),
        .I2(Q[18]),
        .I3(Q[21]),
        .O(\B_inter_reg[24]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    R_inter__0_carry_i_3
       (.I0(Q[21]),
        .I1(Q[17]),
        .O(\B_inter_reg[24]_0 [0]));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    R_inter__0_carry_i_4
       (.I0(Q[22]),
        .I1(Q[16]),
        .I2(Q[23]),
        .I3(Q[21]),
        .I4(Q[17]),
        .I5(R_inter__0_carry_i_8_n_0),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    R_inter__0_carry_i_5
       (.I0(Q[21]),
        .I1(Q[18]),
        .I2(ReadReg1),
        .I3(Q[17]),
        .I4(Q[22]),
        .I5(Q[16]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    R_inter__0_carry_i_6
       (.I0(ReadReg1),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[21]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    R_inter__0_carry_i_7
       (.I0(Q[16]),
        .I1(Q[21]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    R_inter__0_carry_i_8
       (.I0(ReadReg1),
        .I1(Q[18]),
        .O(R_inter__0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hEA808080)) 
    R_inter__21_carry__0_i_1
       (.I0(CO),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[24]),
        .I4(Q[19]),
        .O(\B_inter_reg[20]_0 [2]));
  LUT5 #(
    .INIT(32'hEA808080)) 
    R_inter__21_carry__0_i_2
       (.I0(O[2]),
        .I1(Q[20]),
        .I2(Q[22]),
        .I3(Q[23]),
        .I4(Q[19]),
        .O(\B_inter_reg[20]_0 [1]));
  LUT5 #(
    .INIT(32'hEA808080)) 
    R_inter__21_carry__0_i_3
       (.I0(O[1]),
        .I1(Q[20]),
        .I2(ReadReg1),
        .I3(Q[22]),
        .I4(Q[19]),
        .O(\B_inter_reg[20]_0 [0]));
  LUT5 #(
    .INIT(32'h17A0C000)) 
    R_inter__21_carry__0_i_4
       (.I0(Q[19]),
        .I1(Q[23]),
        .I2(CO),
        .I3(Q[20]),
        .I4(Q[24]),
        .O(\B_inter_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    R_inter__21_carry__0_i_5
       (.I0(\B_inter_reg[20]_0 [1]),
        .I1(Q[24]),
        .I2(Q[19]),
        .I3(CO),
        .I4(Q[20]),
        .I5(Q[23]),
        .O(\B_inter_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    R_inter__21_carry__0_i_6
       (.I0(\B_inter_reg[20]_0 [0]),
        .I1(Q[23]),
        .I2(Q[19]),
        .I3(O[2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\B_inter_reg[19]_0 [0]));
  LUT5 #(
    .INIT(32'h87777888)) 
    R_inter__21_carry_i_1
       (.I0(Q[19]),
        .I1(Q[22]),
        .I2(ReadReg1),
        .I3(Q[20]),
        .I4(O[1]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    R_inter__21_carry_i_2
       (.I0(O[0]),
        .I1(Q[20]),
        .I2(Q[21]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h69965A5A96965A5A)) 
    R_inter__21_carry_i_3
       (.I0(O[1]),
        .I1(ReadReg1),
        .I2(R_inter__21_carry_i_6_n_0),
        .I3(Q[21]),
        .I4(Q[20]),
        .I5(O[0]),
        .O(\B_inter_reg[22]_0 [2]));
  LUT5 #(
    .INIT(32'h87787878)) 
    R_inter__21_carry_i_4
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(O[0]),
        .I3(Q[19]),
        .I4(ReadReg1),
        .O(\B_inter_reg[22]_0 [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    R_inter__21_carry_i_5
       (.I0(\B_inter_reg[5]_6 ),
        .I1(Q[19]),
        .I2(Q[21]),
        .O(\B_inter_reg[22]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    R_inter__21_carry_i_6
       (.I0(Q[22]),
        .I1(Q[19]),
        .O(R_inter__21_carry_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_20
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_21
   (\B_inter_reg[0]_0 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    Q,
    \B_inter_reg[0]_i_3 ,
    \B_inter_reg[31]_i_3__0 ,
    \B_inter_reg[0]_i_3_0 ,
    \B_inter_reg[31]_i_3__0_0 ,
    \B_inter_reg[16]_i_3 ,
    \B_inter_reg[16]_i_3_0 ,
    \B_inter_reg[17]_i_3 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[4]_0 ;
  output \B_inter_reg[5]_0 ;
  output \B_inter_reg[6]_0 ;
  output \B_inter_reg[7]_0 ;
  output \B_inter_reg[8]_0 ;
  output \B_inter_reg[9]_0 ;
  output \B_inter_reg[10]_0 ;
  output \B_inter_reg[11]_0 ;
  output \B_inter_reg[12]_0 ;
  output \B_inter_reg[13]_0 ;
  output \B_inter_reg[14]_0 ;
  output \B_inter_reg[15]_0 ;
  output \B_inter_reg[16]_0 ;
  output \B_inter_reg[17]_0 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[19]_0 ;
  output \B_inter_reg[20]_0 ;
  output \B_inter_reg[21]_0 ;
  output \B_inter_reg[22]_0 ;
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[24]_0 ;
  output \B_inter_reg[25]_0 ;
  output \B_inter_reg[26]_0 ;
  output \B_inter_reg[27]_0 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[30]_0 ;
  output \B_inter_reg[31]_0 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[2]_1 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter_reg[4]_1 ;
  output \B_inter_reg[5]_1 ;
  output \B_inter_reg[6]_1 ;
  output \B_inter_reg[7]_1 ;
  output \B_inter_reg[8]_1 ;
  output \B_inter_reg[9]_1 ;
  output \B_inter_reg[10]_1 ;
  output \B_inter_reg[11]_1 ;
  output \B_inter_reg[12]_1 ;
  output \B_inter_reg[13]_1 ;
  output \B_inter_reg[14]_1 ;
  output \B_inter_reg[15]_1 ;
  output \B_inter_reg[16]_1 ;
  output \B_inter_reg[17]_1 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[19]_1 ;
  output \B_inter_reg[20]_1 ;
  output \B_inter_reg[21]_1 ;
  output \B_inter_reg[22]_1 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[24]_1 ;
  output \B_inter_reg[25]_1 ;
  output \B_inter_reg[26]_1 ;
  output \B_inter_reg[27]_1 ;
  output \B_inter_reg[28]_1 ;
  output \B_inter_reg[29]_1 ;
  output \B_inter_reg[30]_1 ;
  output \B_inter_reg[31]_1 ;
  input [31:0]Q;
  input \B_inter_reg[0]_i_3 ;
  input [31:0]\B_inter_reg[31]_i_3__0 ;
  input \B_inter_reg[0]_i_3_0 ;
  input [31:0]\B_inter_reg[31]_i_3__0_0 ;
  input \B_inter_reg[16]_i_3 ;
  input \B_inter_reg[16]_i_3_0 ;
  input [2:0]\B_inter_reg[17]_i_3 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_3 ;
  wire \B_inter_reg[0]_i_3_0 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_3 ;
  wire \B_inter_reg[16]_i_3_0 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire [2:0]\B_inter_reg[17]_i_3 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_3__0 ;
  wire [31:0]\B_inter_reg[31]_i_3__0_0 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_9 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [0]),
        .I4(\B_inter_reg[0]_i_3_0 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [0]),
        .O(\B_inter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_9__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [0]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [0]),
        .O(\B_inter_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_9 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [10]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [10]),
        .O(\B_inter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_9__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [10]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [10]),
        .O(\B_inter_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_9 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [11]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [11]),
        .O(\B_inter_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_9__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [11]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [11]),
        .O(\B_inter_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_9 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [12]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [12]),
        .O(\B_inter_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_9__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [12]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [12]),
        .O(\B_inter_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_9 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [13]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [13]),
        .O(\B_inter_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_9__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [13]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [13]),
        .O(\B_inter_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_9 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [14]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [14]),
        .O(\B_inter_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_9__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [14]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [14]),
        .O(\B_inter_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_9 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [15]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [15]),
        .O(\B_inter_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_9__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [15]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [15]),
        .O(\B_inter_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_9 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [16]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [16]),
        .O(\B_inter_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_9__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [16]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [16]),
        .O(\B_inter_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_9 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [17]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [17]),
        .O(\B_inter_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_9__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [17]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [17]),
        .O(\B_inter_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_9 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [18]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [18]),
        .O(\B_inter_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_9__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [18]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [18]),
        .O(\B_inter_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_9 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [19]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [19]),
        .O(\B_inter_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_9__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [19]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [19]),
        .O(\B_inter_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_9 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [1]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [1]),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_9__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [1]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [1]),
        .O(\B_inter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_9 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [20]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [20]),
        .O(\B_inter_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_9__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [20]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [20]),
        .O(\B_inter_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_9 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [21]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [21]),
        .O(\B_inter_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_9__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [21]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [21]),
        .O(\B_inter_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_9 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [22]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [22]),
        .O(\B_inter_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_9__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [22]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [22]),
        .O(\B_inter_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_9 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [23]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [23]),
        .O(\B_inter_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_9__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [23]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [23]),
        .O(\B_inter_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_9 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [24]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [24]),
        .O(\B_inter_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_9__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [24]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [24]),
        .O(\B_inter_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_9 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [25]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [25]),
        .O(\B_inter_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_9__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [25]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [25]),
        .O(\B_inter_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_9 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [26]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [26]),
        .O(\B_inter_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_9__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [26]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [26]),
        .O(\B_inter_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_9 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [27]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [27]),
        .O(\B_inter_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_9__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [27]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [27]),
        .O(\B_inter_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_9 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [28]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [28]),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_9__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [28]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [28]),
        .O(\B_inter_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_9 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [29]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [29]),
        .O(\B_inter_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_9__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [29]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [29]),
        .O(\B_inter_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_9 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [2]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [2]),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_9__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [2]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [2]),
        .O(\B_inter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_9 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [30]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [30]),
        .O(\B_inter_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_9__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [30]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [30]),
        .O(\B_inter_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_9 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[16]_i_3_0 ),
        .I3(\B_inter_reg[31]_i_3__0 [31]),
        .I4(\B_inter_reg[17]_i_3 [2]),
        .I5(\B_inter_reg[31]_i_3__0_0 [31]),
        .O(\B_inter_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_9__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [31]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [31]),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_9 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [3]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [3]),
        .O(\B_inter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_9__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [3]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [3]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_9 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [4]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [4]),
        .O(\B_inter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_9__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [4]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [4]),
        .O(\B_inter_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_9 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [5]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [5]),
        .O(\B_inter_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_9__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [5]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [5]),
        .O(\B_inter_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_9 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [6]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [6]),
        .O(\B_inter_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_9__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [6]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [6]),
        .O(\B_inter_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_9 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [7]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [7]),
        .O(\B_inter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_9__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [7]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [7]),
        .O(\B_inter_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_9 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [8]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [8]),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_9__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [8]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [8]),
        .O(\B_inter_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_9 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[0]_i_3 ),
        .I3(\B_inter_reg[31]_i_3__0 [9]),
        .I4(\B_inter_reg[16]_i_3 ),
        .I5(\B_inter_reg[31]_i_3__0_0 [9]),
        .O(\B_inter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_9__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[17]_i_3 [1]),
        .I3(\B_inter_reg[31]_i_3__0 [9]),
        .I4(\B_inter_reg[17]_i_3 [0]),
        .I5(\B_inter_reg[31]_i_3__0_0 [9]),
        .O(\B_inter_reg[9]_1 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_22
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_23
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_24
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_25
   (D,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[0]_0 ,
    Q,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[0]_2 ,
    \B_inter_reg[0]_3 ,
    \B_inter_reg[31]_i_2__0_0 ,
    \B_inter_reg[0]_i_2_0 ,
    \B_inter_reg[31]_i_2__0_1 ,
    \B_inter_reg[0]_i_2_1 ,
    \B_inter_reg[31]_i_2__0_2 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[1]_2 ,
    \B_inter_reg[1]_3 ,
    \B_inter_reg[16]_i_2_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[2]_2 ,
    \B_inter_reg[2]_3 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[3]_2 ,
    \B_inter_reg[3]_3 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[4]_2 ,
    \B_inter_reg[4]_3 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[5]_2 ,
    \B_inter_reg[5]_3 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[6]_2 ,
    \B_inter_reg[6]_3 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[7]_2 ,
    \B_inter_reg[7]_3 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[8]_2 ,
    \B_inter_reg[8]_3 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[9]_2 ,
    \B_inter_reg[9]_3 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[10]_2 ,
    \B_inter_reg[10]_3 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[11]_2 ,
    \B_inter_reg[11]_3 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[12]_2 ,
    \B_inter_reg[12]_3 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[13]_2 ,
    \B_inter_reg[13]_3 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[14]_2 ,
    \B_inter_reg[14]_3 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[15]_2 ,
    \B_inter_reg[15]_3 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[16]_2 ,
    \B_inter_reg[16]_3 ,
    \B_inter_reg[16]_i_2_1 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[17]_2 ,
    \B_inter_reg[17]_3 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[18]_2 ,
    \B_inter_reg[18]_3 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[19]_2 ,
    \B_inter_reg[19]_3 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[20]_2 ,
    \B_inter_reg[20]_3 ,
    \B_inter_reg[20]_4 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[21]_2 ,
    \B_inter_reg[21]_3 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[22]_2 ,
    \B_inter_reg[22]_3 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[24]_2 ,
    \B_inter_reg[24]_3 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[25]_2 ,
    \B_inter_reg[25]_3 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[26]_2 ,
    \B_inter_reg[26]_3 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[27]_2 ,
    \B_inter_reg[27]_3 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[28]_2 ,
    \B_inter_reg[28]_3 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[29]_2 ,
    \B_inter_reg[29]_3 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[30]_2 ,
    \B_inter_reg[30]_3 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[31]_1 ,
    \B_inter_reg[31]_2 ,
    \B_inter_reg[31]_3 ,
    \B_inter_reg[0]_4 ,
    \B_inter_reg[0]_5 ,
    \B_inter_reg[0]_6 ,
    \B_inter_reg[0]_7 ,
    \B_inter_reg[1]_4 ,
    \B_inter_reg[1]_5 ,
    \B_inter_reg[1]_6 ,
    \B_inter_reg[1]_7 ,
    \B_inter_reg[2]_4 ,
    \B_inter_reg[2]_5 ,
    \B_inter_reg[2]_6 ,
    \B_inter_reg[2]_7 ,
    \B_inter_reg[3]_4 ,
    \B_inter_reg[3]_5 ,
    \B_inter_reg[3]_6 ,
    \B_inter_reg[3]_7 ,
    \B_inter_reg[4]_4 ,
    \B_inter_reg[4]_5 ,
    \B_inter_reg[4]_6 ,
    \B_inter_reg[4]_7 ,
    \B_inter_reg[5]_4 ,
    \B_inter_reg[5]_5 ,
    \B_inter_reg[5]_6 ,
    \B_inter_reg[5]_7 ,
    \B_inter_reg[6]_4 ,
    \B_inter_reg[6]_5 ,
    \B_inter_reg[6]_6 ,
    \B_inter_reg[6]_7 ,
    \B_inter_reg[7]_4 ,
    \B_inter_reg[7]_5 ,
    \B_inter_reg[7]_6 ,
    \B_inter_reg[7]_7 ,
    \B_inter_reg[8]_4 ,
    \B_inter_reg[8]_5 ,
    \B_inter_reg[8]_6 ,
    \B_inter_reg[8]_7 ,
    \B_inter_reg[9]_4 ,
    \B_inter_reg[9]_5 ,
    \B_inter_reg[9]_6 ,
    \B_inter_reg[9]_7 ,
    \B_inter_reg[10]_4 ,
    \B_inter_reg[10]_5 ,
    \B_inter_reg[10]_6 ,
    \B_inter_reg[10]_7 ,
    \B_inter_reg[11]_4 ,
    \B_inter_reg[11]_5 ,
    \B_inter_reg[11]_6 ,
    \B_inter_reg[11]_7 ,
    \B_inter_reg[12]_4 ,
    \B_inter_reg[12]_5 ,
    \B_inter_reg[12]_6 ,
    \B_inter_reg[12]_7 ,
    \B_inter_reg[13]_4 ,
    \B_inter_reg[13]_5 ,
    \B_inter_reg[13]_6 ,
    \B_inter_reg[13]_7 ,
    \B_inter_reg[14]_4 ,
    \B_inter_reg[14]_5 ,
    \B_inter_reg[14]_6 ,
    \B_inter_reg[14]_7 ,
    \B_inter_reg[15]_4 ,
    \B_inter_reg[15]_5 ,
    \B_inter_reg[15]_6 ,
    \B_inter_reg[15]_7 ,
    \B_inter_reg[16]_4 ,
    \B_inter_reg[16]_5 ,
    \B_inter_reg[16]_6 ,
    \B_inter_reg[16]_7 ,
    \B_inter_reg[17]_4 ,
    \B_inter_reg[17]_5 ,
    \B_inter_reg[17]_6 ,
    \B_inter_reg[17]_7 ,
    \B_inter_reg[18]_4 ,
    \B_inter_reg[18]_5 ,
    \B_inter_reg[18]_6 ,
    \B_inter_reg[18]_7 ,
    \B_inter_reg[19]_4 ,
    \B_inter_reg[19]_5 ,
    \B_inter_reg[19]_6 ,
    \B_inter_reg[19]_7 ,
    \B_inter_reg[20]_5 ,
    \B_inter_reg[20]_6 ,
    \B_inter_reg[20]_7 ,
    \B_inter_reg[20]_8 ,
    \B_inter_reg[21]_4 ,
    \B_inter_reg[21]_5 ,
    \B_inter_reg[21]_6 ,
    \B_inter_reg[21]_7 ,
    \B_inter_reg[22]_4 ,
    \B_inter_reg[22]_5 ,
    \B_inter_reg[22]_6 ,
    \B_inter_reg[22]_7 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[23]_5 ,
    \B_inter_reg[23]_6 ,
    \B_inter_reg[23]_7 ,
    \B_inter_reg[24]_4 ,
    \B_inter_reg[24]_5 ,
    \B_inter_reg[24]_6 ,
    \B_inter_reg[24]_7 ,
    \B_inter_reg[25]_4 ,
    \B_inter_reg[25]_5 ,
    \B_inter_reg[25]_6 ,
    \B_inter_reg[25]_7 ,
    \B_inter_reg[26]_4 ,
    \B_inter_reg[26]_5 ,
    \B_inter_reg[26]_6 ,
    \B_inter_reg[26]_7 ,
    \B_inter_reg[27]_4 ,
    \B_inter_reg[27]_5 ,
    \B_inter_reg[27]_6 ,
    \B_inter_reg[27]_7 ,
    \B_inter_reg[28]_4 ,
    \B_inter_reg[28]_5 ,
    \B_inter_reg[28]_6 ,
    \B_inter_reg[28]_7 ,
    \B_inter_reg[29]_4 ,
    \B_inter_reg[29]_5 ,
    \B_inter_reg[29]_6 ,
    \B_inter_reg[29]_7 ,
    \B_inter_reg[30]_4 ,
    \B_inter_reg[30]_5 ,
    \B_inter_reg[30]_6 ,
    \B_inter_reg[30]_7 ,
    \B_inter_reg[31]_4 ,
    \B_inter_reg[31]_5 ,
    \B_inter_reg[31]_6 ,
    \B_inter_reg[31]_7 ,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]D;
  output [31:0]\B_inter_reg[20]_0 ;
  input \B_inter_reg[0]_0 ;
  input [8:0]Q;
  input \B_inter_reg[0]_1 ;
  input \B_inter_reg[0]_2 ;
  input \B_inter_reg[0]_3 ;
  input [31:0]\B_inter_reg[31]_i_2__0_0 ;
  input \B_inter_reg[0]_i_2_0 ;
  input [31:0]\B_inter_reg[31]_i_2__0_1 ;
  input \B_inter_reg[0]_i_2_1 ;
  input [31:0]\B_inter_reg[31]_i_2__0_2 ;
  input \B_inter_reg[1]_0 ;
  input \B_inter_reg[1]_1 ;
  input \B_inter_reg[1]_2 ;
  input \B_inter_reg[1]_3 ;
  input \B_inter_reg[16]_i_2_0 ;
  input \B_inter_reg[2]_0 ;
  input \B_inter_reg[2]_1 ;
  input \B_inter_reg[2]_2 ;
  input \B_inter_reg[2]_3 ;
  input \B_inter_reg[3]_0 ;
  input \B_inter_reg[3]_1 ;
  input \B_inter_reg[3]_2 ;
  input \B_inter_reg[3]_3 ;
  input \B_inter_reg[4]_0 ;
  input \B_inter_reg[4]_1 ;
  input \B_inter_reg[4]_2 ;
  input \B_inter_reg[4]_3 ;
  input \B_inter_reg[5]_0 ;
  input \B_inter_reg[5]_1 ;
  input \B_inter_reg[5]_2 ;
  input \B_inter_reg[5]_3 ;
  input \B_inter_reg[6]_0 ;
  input \B_inter_reg[6]_1 ;
  input \B_inter_reg[6]_2 ;
  input \B_inter_reg[6]_3 ;
  input \B_inter_reg[7]_0 ;
  input \B_inter_reg[7]_1 ;
  input \B_inter_reg[7]_2 ;
  input \B_inter_reg[7]_3 ;
  input \B_inter_reg[8]_0 ;
  input \B_inter_reg[8]_1 ;
  input \B_inter_reg[8]_2 ;
  input \B_inter_reg[8]_3 ;
  input \B_inter_reg[9]_0 ;
  input \B_inter_reg[9]_1 ;
  input \B_inter_reg[9]_2 ;
  input \B_inter_reg[9]_3 ;
  input \B_inter_reg[10]_0 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[10]_2 ;
  input \B_inter_reg[10]_3 ;
  input \B_inter_reg[11]_0 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[11]_2 ;
  input \B_inter_reg[11]_3 ;
  input \B_inter_reg[12]_0 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[12]_2 ;
  input \B_inter_reg[12]_3 ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[13]_2 ;
  input \B_inter_reg[13]_3 ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[14]_2 ;
  input \B_inter_reg[14]_3 ;
  input \B_inter_reg[15]_0 ;
  input \B_inter_reg[15]_1 ;
  input \B_inter_reg[15]_2 ;
  input \B_inter_reg[15]_3 ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[16]_2 ;
  input \B_inter_reg[16]_3 ;
  input \B_inter_reg[16]_i_2_1 ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[17]_2 ;
  input \B_inter_reg[17]_3 ;
  input \B_inter_reg[18]_0 ;
  input \B_inter_reg[18]_1 ;
  input \B_inter_reg[18]_2 ;
  input \B_inter_reg[18]_3 ;
  input \B_inter_reg[19]_0 ;
  input \B_inter_reg[19]_1 ;
  input \B_inter_reg[19]_2 ;
  input \B_inter_reg[19]_3 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[20]_2 ;
  input \B_inter_reg[20]_3 ;
  input \B_inter_reg[20]_4 ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[21]_2 ;
  input \B_inter_reg[21]_3 ;
  input \B_inter_reg[22]_0 ;
  input \B_inter_reg[22]_1 ;
  input \B_inter_reg[22]_2 ;
  input \B_inter_reg[22]_3 ;
  input \B_inter_reg[23]_0 ;
  input \B_inter_reg[23]_1 ;
  input \B_inter_reg[23]_2 ;
  input \B_inter_reg[23]_3 ;
  input \B_inter_reg[24]_0 ;
  input \B_inter_reg[24]_1 ;
  input \B_inter_reg[24]_2 ;
  input \B_inter_reg[24]_3 ;
  input \B_inter_reg[25]_0 ;
  input \B_inter_reg[25]_1 ;
  input \B_inter_reg[25]_2 ;
  input \B_inter_reg[25]_3 ;
  input \B_inter_reg[26]_0 ;
  input \B_inter_reg[26]_1 ;
  input \B_inter_reg[26]_2 ;
  input \B_inter_reg[26]_3 ;
  input \B_inter_reg[27]_0 ;
  input \B_inter_reg[27]_1 ;
  input \B_inter_reg[27]_2 ;
  input \B_inter_reg[27]_3 ;
  input \B_inter_reg[28]_0 ;
  input \B_inter_reg[28]_1 ;
  input \B_inter_reg[28]_2 ;
  input \B_inter_reg[28]_3 ;
  input \B_inter_reg[29]_0 ;
  input \B_inter_reg[29]_1 ;
  input \B_inter_reg[29]_2 ;
  input \B_inter_reg[29]_3 ;
  input \B_inter_reg[30]_0 ;
  input \B_inter_reg[30]_1 ;
  input \B_inter_reg[30]_2 ;
  input \B_inter_reg[30]_3 ;
  input \B_inter_reg[31]_0 ;
  input \B_inter_reg[31]_1 ;
  input \B_inter_reg[31]_2 ;
  input \B_inter_reg[31]_3 ;
  input \B_inter_reg[0]_4 ;
  input \B_inter_reg[0]_5 ;
  input \B_inter_reg[0]_6 ;
  input \B_inter_reg[0]_7 ;
  input \B_inter_reg[1]_4 ;
  input \B_inter_reg[1]_5 ;
  input \B_inter_reg[1]_6 ;
  input \B_inter_reg[1]_7 ;
  input \B_inter_reg[2]_4 ;
  input \B_inter_reg[2]_5 ;
  input \B_inter_reg[2]_6 ;
  input \B_inter_reg[2]_7 ;
  input \B_inter_reg[3]_4 ;
  input \B_inter_reg[3]_5 ;
  input \B_inter_reg[3]_6 ;
  input \B_inter_reg[3]_7 ;
  input \B_inter_reg[4]_4 ;
  input \B_inter_reg[4]_5 ;
  input \B_inter_reg[4]_6 ;
  input \B_inter_reg[4]_7 ;
  input \B_inter_reg[5]_4 ;
  input \B_inter_reg[5]_5 ;
  input \B_inter_reg[5]_6 ;
  input \B_inter_reg[5]_7 ;
  input \B_inter_reg[6]_4 ;
  input \B_inter_reg[6]_5 ;
  input \B_inter_reg[6]_6 ;
  input \B_inter_reg[6]_7 ;
  input \B_inter_reg[7]_4 ;
  input \B_inter_reg[7]_5 ;
  input \B_inter_reg[7]_6 ;
  input \B_inter_reg[7]_7 ;
  input \B_inter_reg[8]_4 ;
  input \B_inter_reg[8]_5 ;
  input \B_inter_reg[8]_6 ;
  input \B_inter_reg[8]_7 ;
  input \B_inter_reg[9]_4 ;
  input \B_inter_reg[9]_5 ;
  input \B_inter_reg[9]_6 ;
  input \B_inter_reg[9]_7 ;
  input \B_inter_reg[10]_4 ;
  input \B_inter_reg[10]_5 ;
  input \B_inter_reg[10]_6 ;
  input \B_inter_reg[10]_7 ;
  input \B_inter_reg[11]_4 ;
  input \B_inter_reg[11]_5 ;
  input \B_inter_reg[11]_6 ;
  input \B_inter_reg[11]_7 ;
  input \B_inter_reg[12]_4 ;
  input \B_inter_reg[12]_5 ;
  input \B_inter_reg[12]_6 ;
  input \B_inter_reg[12]_7 ;
  input \B_inter_reg[13]_4 ;
  input \B_inter_reg[13]_5 ;
  input \B_inter_reg[13]_6 ;
  input \B_inter_reg[13]_7 ;
  input \B_inter_reg[14]_4 ;
  input \B_inter_reg[14]_5 ;
  input \B_inter_reg[14]_6 ;
  input \B_inter_reg[14]_7 ;
  input \B_inter_reg[15]_4 ;
  input \B_inter_reg[15]_5 ;
  input \B_inter_reg[15]_6 ;
  input \B_inter_reg[15]_7 ;
  input \B_inter_reg[16]_4 ;
  input \B_inter_reg[16]_5 ;
  input \B_inter_reg[16]_6 ;
  input \B_inter_reg[16]_7 ;
  input \B_inter_reg[17]_4 ;
  input \B_inter_reg[17]_5 ;
  input \B_inter_reg[17]_6 ;
  input \B_inter_reg[17]_7 ;
  input \B_inter_reg[18]_4 ;
  input \B_inter_reg[18]_5 ;
  input \B_inter_reg[18]_6 ;
  input \B_inter_reg[18]_7 ;
  input \B_inter_reg[19]_4 ;
  input \B_inter_reg[19]_5 ;
  input \B_inter_reg[19]_6 ;
  input \B_inter_reg[19]_7 ;
  input \B_inter_reg[20]_5 ;
  input \B_inter_reg[20]_6 ;
  input \B_inter_reg[20]_7 ;
  input \B_inter_reg[20]_8 ;
  input \B_inter_reg[21]_4 ;
  input \B_inter_reg[21]_5 ;
  input \B_inter_reg[21]_6 ;
  input \B_inter_reg[21]_7 ;
  input \B_inter_reg[22]_4 ;
  input \B_inter_reg[22]_5 ;
  input \B_inter_reg[22]_6 ;
  input \B_inter_reg[22]_7 ;
  input \B_inter_reg[23]_4 ;
  input \B_inter_reg[23]_5 ;
  input \B_inter_reg[23]_6 ;
  input \B_inter_reg[23]_7 ;
  input \B_inter_reg[24]_4 ;
  input \B_inter_reg[24]_5 ;
  input \B_inter_reg[24]_6 ;
  input \B_inter_reg[24]_7 ;
  input \B_inter_reg[25]_4 ;
  input \B_inter_reg[25]_5 ;
  input \B_inter_reg[25]_6 ;
  input \B_inter_reg[25]_7 ;
  input \B_inter_reg[26]_4 ;
  input \B_inter_reg[26]_5 ;
  input \B_inter_reg[26]_6 ;
  input \B_inter_reg[26]_7 ;
  input \B_inter_reg[27]_4 ;
  input \B_inter_reg[27]_5 ;
  input \B_inter_reg[27]_6 ;
  input \B_inter_reg[27]_7 ;
  input \B_inter_reg[28]_4 ;
  input \B_inter_reg[28]_5 ;
  input \B_inter_reg[28]_6 ;
  input \B_inter_reg[28]_7 ;
  input \B_inter_reg[29]_4 ;
  input \B_inter_reg[29]_5 ;
  input \B_inter_reg[29]_6 ;
  input \B_inter_reg[29]_7 ;
  input \B_inter_reg[30]_4 ;
  input \B_inter_reg[30]_5 ;
  input \B_inter_reg[30]_6 ;
  input \B_inter_reg[30]_7 ;
  input \B_inter_reg[31]_4 ;
  input \B_inter_reg[31]_5 ;
  input \B_inter_reg[31]_6 ;
  input \B_inter_reg[31]_7 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter[0]_i_6__0_n_0 ;
  wire \B_inter[0]_i_6_n_0 ;
  wire \B_inter[10]_i_6__0_n_0 ;
  wire \B_inter[10]_i_6_n_0 ;
  wire \B_inter[11]_i_6__0_n_0 ;
  wire \B_inter[11]_i_6_n_0 ;
  wire \B_inter[12]_i_6__0_n_0 ;
  wire \B_inter[12]_i_6_n_0 ;
  wire \B_inter[13]_i_6__0_n_0 ;
  wire \B_inter[13]_i_6_n_0 ;
  wire \B_inter[14]_i_6__0_n_0 ;
  wire \B_inter[14]_i_6_n_0 ;
  wire \B_inter[15]_i_6__0_n_0 ;
  wire \B_inter[15]_i_6_n_0 ;
  wire \B_inter[16]_i_6__0_n_0 ;
  wire \B_inter[16]_i_6_n_0 ;
  wire \B_inter[17]_i_6__0_n_0 ;
  wire \B_inter[17]_i_6_n_0 ;
  wire \B_inter[18]_i_6__0_n_0 ;
  wire \B_inter[18]_i_6_n_0 ;
  wire \B_inter[19]_i_6__0_n_0 ;
  wire \B_inter[19]_i_6_n_0 ;
  wire \B_inter[1]_i_6__0_n_0 ;
  wire \B_inter[1]_i_6_n_0 ;
  wire \B_inter[20]_i_6__0_n_0 ;
  wire \B_inter[20]_i_6_n_0 ;
  wire \B_inter[21]_i_6__0_n_0 ;
  wire \B_inter[21]_i_6_n_0 ;
  wire \B_inter[22]_i_6__0_n_0 ;
  wire \B_inter[22]_i_6_n_0 ;
  wire \B_inter[23]_i_6__0_n_0 ;
  wire \B_inter[23]_i_6_n_0 ;
  wire \B_inter[24]_i_6__0_n_0 ;
  wire \B_inter[24]_i_6_n_0 ;
  wire \B_inter[25]_i_6__0_n_0 ;
  wire \B_inter[25]_i_6_n_0 ;
  wire \B_inter[26]_i_6__0_n_0 ;
  wire \B_inter[26]_i_6_n_0 ;
  wire \B_inter[27]_i_6__0_n_0 ;
  wire \B_inter[27]_i_6_n_0 ;
  wire \B_inter[28]_i_6__0_n_0 ;
  wire \B_inter[28]_i_6_n_0 ;
  wire \B_inter[29]_i_6__0_n_0 ;
  wire \B_inter[29]_i_6_n_0 ;
  wire \B_inter[2]_i_6__0_n_0 ;
  wire \B_inter[2]_i_6_n_0 ;
  wire \B_inter[30]_i_6__0_n_0 ;
  wire \B_inter[30]_i_6_n_0 ;
  wire \B_inter[31]_i_6__0_n_0 ;
  wire \B_inter[31]_i_6_n_0 ;
  wire \B_inter[3]_i_6__0_n_0 ;
  wire \B_inter[3]_i_6_n_0 ;
  wire \B_inter[4]_i_6__0_n_0 ;
  wire \B_inter[4]_i_6_n_0 ;
  wire \B_inter[5]_i_6__0_n_0 ;
  wire \B_inter[5]_i_6_n_0 ;
  wire \B_inter[6]_i_6__0_n_0 ;
  wire \B_inter[6]_i_6_n_0 ;
  wire \B_inter[7]_i_6__0_n_0 ;
  wire \B_inter[7]_i_6_n_0 ;
  wire \B_inter[8]_i_6__0_n_0 ;
  wire \B_inter[8]_i_6_n_0 ;
  wire \B_inter[9]_i_6__0_n_0 ;
  wire \B_inter[9]_i_6_n_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_2 ;
  wire \B_inter_reg[0]_3 ;
  wire \B_inter_reg[0]_4 ;
  wire \B_inter_reg[0]_5 ;
  wire \B_inter_reg[0]_6 ;
  wire \B_inter_reg[0]_7 ;
  wire \B_inter_reg[0]_i_2_0 ;
  wire \B_inter_reg[0]_i_2_1 ;
  wire \B_inter_reg[0]_i_2__0_n_0 ;
  wire \B_inter_reg[0]_i_2_n_0 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[10]_2 ;
  wire \B_inter_reg[10]_3 ;
  wire \B_inter_reg[10]_4 ;
  wire \B_inter_reg[10]_5 ;
  wire \B_inter_reg[10]_6 ;
  wire \B_inter_reg[10]_7 ;
  wire \B_inter_reg[10]_i_2__0_n_0 ;
  wire \B_inter_reg[10]_i_2_n_0 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[11]_2 ;
  wire \B_inter_reg[11]_3 ;
  wire \B_inter_reg[11]_4 ;
  wire \B_inter_reg[11]_5 ;
  wire \B_inter_reg[11]_6 ;
  wire \B_inter_reg[11]_7 ;
  wire \B_inter_reg[11]_i_2__0_n_0 ;
  wire \B_inter_reg[11]_i_2_n_0 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[12]_2 ;
  wire \B_inter_reg[12]_3 ;
  wire \B_inter_reg[12]_4 ;
  wire \B_inter_reg[12]_5 ;
  wire \B_inter_reg[12]_6 ;
  wire \B_inter_reg[12]_7 ;
  wire \B_inter_reg[12]_i_2__0_n_0 ;
  wire \B_inter_reg[12]_i_2_n_0 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[13]_2 ;
  wire \B_inter_reg[13]_3 ;
  wire \B_inter_reg[13]_4 ;
  wire \B_inter_reg[13]_5 ;
  wire \B_inter_reg[13]_6 ;
  wire \B_inter_reg[13]_7 ;
  wire \B_inter_reg[13]_i_2__0_n_0 ;
  wire \B_inter_reg[13]_i_2_n_0 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[14]_2 ;
  wire \B_inter_reg[14]_3 ;
  wire \B_inter_reg[14]_4 ;
  wire \B_inter_reg[14]_5 ;
  wire \B_inter_reg[14]_6 ;
  wire \B_inter_reg[14]_7 ;
  wire \B_inter_reg[14]_i_2__0_n_0 ;
  wire \B_inter_reg[14]_i_2_n_0 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[15]_2 ;
  wire \B_inter_reg[15]_3 ;
  wire \B_inter_reg[15]_4 ;
  wire \B_inter_reg[15]_5 ;
  wire \B_inter_reg[15]_6 ;
  wire \B_inter_reg[15]_7 ;
  wire \B_inter_reg[15]_i_2__0_n_0 ;
  wire \B_inter_reg[15]_i_2_n_0 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_2 ;
  wire \B_inter_reg[16]_3 ;
  wire \B_inter_reg[16]_4 ;
  wire \B_inter_reg[16]_5 ;
  wire \B_inter_reg[16]_6 ;
  wire \B_inter_reg[16]_7 ;
  wire \B_inter_reg[16]_i_2_0 ;
  wire \B_inter_reg[16]_i_2_1 ;
  wire \B_inter_reg[16]_i_2__0_n_0 ;
  wire \B_inter_reg[16]_i_2_n_0 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[17]_2 ;
  wire \B_inter_reg[17]_3 ;
  wire \B_inter_reg[17]_4 ;
  wire \B_inter_reg[17]_5 ;
  wire \B_inter_reg[17]_6 ;
  wire \B_inter_reg[17]_7 ;
  wire \B_inter_reg[17]_i_2__0_n_0 ;
  wire \B_inter_reg[17]_i_2_n_0 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[18]_2 ;
  wire \B_inter_reg[18]_3 ;
  wire \B_inter_reg[18]_4 ;
  wire \B_inter_reg[18]_5 ;
  wire \B_inter_reg[18]_6 ;
  wire \B_inter_reg[18]_7 ;
  wire \B_inter_reg[18]_i_2__0_n_0 ;
  wire \B_inter_reg[18]_i_2_n_0 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[19]_2 ;
  wire \B_inter_reg[19]_3 ;
  wire \B_inter_reg[19]_4 ;
  wire \B_inter_reg[19]_5 ;
  wire \B_inter_reg[19]_6 ;
  wire \B_inter_reg[19]_7 ;
  wire \B_inter_reg[19]_i_2__0_n_0 ;
  wire \B_inter_reg[19]_i_2_n_0 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[1]_2 ;
  wire \B_inter_reg[1]_3 ;
  wire \B_inter_reg[1]_4 ;
  wire \B_inter_reg[1]_5 ;
  wire \B_inter_reg[1]_6 ;
  wire \B_inter_reg[1]_7 ;
  wire \B_inter_reg[1]_i_2__0_n_0 ;
  wire \B_inter_reg[1]_i_2_n_0 ;
  wire [31:0]\B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[20]_2 ;
  wire \B_inter_reg[20]_3 ;
  wire \B_inter_reg[20]_4 ;
  wire \B_inter_reg[20]_5 ;
  wire \B_inter_reg[20]_6 ;
  wire \B_inter_reg[20]_7 ;
  wire \B_inter_reg[20]_8 ;
  wire \B_inter_reg[20]_i_2__0_n_0 ;
  wire \B_inter_reg[20]_i_2_n_0 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[21]_2 ;
  wire \B_inter_reg[21]_3 ;
  wire \B_inter_reg[21]_4 ;
  wire \B_inter_reg[21]_5 ;
  wire \B_inter_reg[21]_6 ;
  wire \B_inter_reg[21]_7 ;
  wire \B_inter_reg[21]_i_2__0_n_0 ;
  wire \B_inter_reg[21]_i_2_n_0 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[22]_2 ;
  wire \B_inter_reg[22]_3 ;
  wire \B_inter_reg[22]_4 ;
  wire \B_inter_reg[22]_5 ;
  wire \B_inter_reg[22]_6 ;
  wire \B_inter_reg[22]_7 ;
  wire \B_inter_reg[22]_i_2__0_n_0 ;
  wire \B_inter_reg[22]_i_2_n_0 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[23]_2 ;
  wire \B_inter_reg[23]_3 ;
  wire \B_inter_reg[23]_4 ;
  wire \B_inter_reg[23]_5 ;
  wire \B_inter_reg[23]_6 ;
  wire \B_inter_reg[23]_7 ;
  wire \B_inter_reg[23]_i_2__0_n_0 ;
  wire \B_inter_reg[23]_i_2_n_0 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[24]_2 ;
  wire \B_inter_reg[24]_3 ;
  wire \B_inter_reg[24]_4 ;
  wire \B_inter_reg[24]_5 ;
  wire \B_inter_reg[24]_6 ;
  wire \B_inter_reg[24]_7 ;
  wire \B_inter_reg[24]_i_2__0_n_0 ;
  wire \B_inter_reg[24]_i_2_n_0 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[25]_2 ;
  wire \B_inter_reg[25]_3 ;
  wire \B_inter_reg[25]_4 ;
  wire \B_inter_reg[25]_5 ;
  wire \B_inter_reg[25]_6 ;
  wire \B_inter_reg[25]_7 ;
  wire \B_inter_reg[25]_i_2__0_n_0 ;
  wire \B_inter_reg[25]_i_2_n_0 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[26]_2 ;
  wire \B_inter_reg[26]_3 ;
  wire \B_inter_reg[26]_4 ;
  wire \B_inter_reg[26]_5 ;
  wire \B_inter_reg[26]_6 ;
  wire \B_inter_reg[26]_7 ;
  wire \B_inter_reg[26]_i_2__0_n_0 ;
  wire \B_inter_reg[26]_i_2_n_0 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[27]_2 ;
  wire \B_inter_reg[27]_3 ;
  wire \B_inter_reg[27]_4 ;
  wire \B_inter_reg[27]_5 ;
  wire \B_inter_reg[27]_6 ;
  wire \B_inter_reg[27]_7 ;
  wire \B_inter_reg[27]_i_2__0_n_0 ;
  wire \B_inter_reg[27]_i_2_n_0 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[28]_2 ;
  wire \B_inter_reg[28]_3 ;
  wire \B_inter_reg[28]_4 ;
  wire \B_inter_reg[28]_5 ;
  wire \B_inter_reg[28]_6 ;
  wire \B_inter_reg[28]_7 ;
  wire \B_inter_reg[28]_i_2__0_n_0 ;
  wire \B_inter_reg[28]_i_2_n_0 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[29]_2 ;
  wire \B_inter_reg[29]_3 ;
  wire \B_inter_reg[29]_4 ;
  wire \B_inter_reg[29]_5 ;
  wire \B_inter_reg[29]_6 ;
  wire \B_inter_reg[29]_7 ;
  wire \B_inter_reg[29]_i_2__0_n_0 ;
  wire \B_inter_reg[29]_i_2_n_0 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[2]_2 ;
  wire \B_inter_reg[2]_3 ;
  wire \B_inter_reg[2]_4 ;
  wire \B_inter_reg[2]_5 ;
  wire \B_inter_reg[2]_6 ;
  wire \B_inter_reg[2]_7 ;
  wire \B_inter_reg[2]_i_2__0_n_0 ;
  wire \B_inter_reg[2]_i_2_n_0 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[30]_2 ;
  wire \B_inter_reg[30]_3 ;
  wire \B_inter_reg[30]_4 ;
  wire \B_inter_reg[30]_5 ;
  wire \B_inter_reg[30]_6 ;
  wire \B_inter_reg[30]_7 ;
  wire \B_inter_reg[30]_i_2__0_n_0 ;
  wire \B_inter_reg[30]_i_2_n_0 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire \B_inter_reg[31]_2 ;
  wire \B_inter_reg[31]_3 ;
  wire \B_inter_reg[31]_4 ;
  wire \B_inter_reg[31]_5 ;
  wire \B_inter_reg[31]_6 ;
  wire \B_inter_reg[31]_7 ;
  wire [31:0]\B_inter_reg[31]_i_2__0_0 ;
  wire [31:0]\B_inter_reg[31]_i_2__0_1 ;
  wire [31:0]\B_inter_reg[31]_i_2__0_2 ;
  wire \B_inter_reg[31]_i_2__0_n_0 ;
  wire \B_inter_reg[31]_i_2_n_0 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[3]_2 ;
  wire \B_inter_reg[3]_3 ;
  wire \B_inter_reg[3]_4 ;
  wire \B_inter_reg[3]_5 ;
  wire \B_inter_reg[3]_6 ;
  wire \B_inter_reg[3]_7 ;
  wire \B_inter_reg[3]_i_2__0_n_0 ;
  wire \B_inter_reg[3]_i_2_n_0 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[4]_2 ;
  wire \B_inter_reg[4]_3 ;
  wire \B_inter_reg[4]_4 ;
  wire \B_inter_reg[4]_5 ;
  wire \B_inter_reg[4]_6 ;
  wire \B_inter_reg[4]_7 ;
  wire \B_inter_reg[4]_i_2__0_n_0 ;
  wire \B_inter_reg[4]_i_2_n_0 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[5]_2 ;
  wire \B_inter_reg[5]_3 ;
  wire \B_inter_reg[5]_4 ;
  wire \B_inter_reg[5]_5 ;
  wire \B_inter_reg[5]_6 ;
  wire \B_inter_reg[5]_7 ;
  wire \B_inter_reg[5]_i_2__0_n_0 ;
  wire \B_inter_reg[5]_i_2_n_0 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[6]_2 ;
  wire \B_inter_reg[6]_3 ;
  wire \B_inter_reg[6]_4 ;
  wire \B_inter_reg[6]_5 ;
  wire \B_inter_reg[6]_6 ;
  wire \B_inter_reg[6]_7 ;
  wire \B_inter_reg[6]_i_2__0_n_0 ;
  wire \B_inter_reg[6]_i_2_n_0 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[7]_2 ;
  wire \B_inter_reg[7]_3 ;
  wire \B_inter_reg[7]_4 ;
  wire \B_inter_reg[7]_5 ;
  wire \B_inter_reg[7]_6 ;
  wire \B_inter_reg[7]_7 ;
  wire \B_inter_reg[7]_i_2__0_n_0 ;
  wire \B_inter_reg[7]_i_2_n_0 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[8]_2 ;
  wire \B_inter_reg[8]_3 ;
  wire \B_inter_reg[8]_4 ;
  wire \B_inter_reg[8]_5 ;
  wire \B_inter_reg[8]_6 ;
  wire \B_inter_reg[8]_7 ;
  wire \B_inter_reg[8]_i_2__0_n_0 ;
  wire \B_inter_reg[8]_i_2_n_0 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg[9]_2 ;
  wire \B_inter_reg[9]_3 ;
  wire \B_inter_reg[9]_4 ;
  wire \B_inter_reg[9]_5 ;
  wire \B_inter_reg[9]_6 ;
  wire \B_inter_reg[9]_7 ;
  wire \B_inter_reg[9]_i_2__0_n_0 ;
  wire \B_inter_reg[9]_i_2_n_0 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [31:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_1 
       (.I0(\B_inter_reg[0]_i_2_n_0 ),
        .I1(\B_inter_reg[0]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[0]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[0]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_1__0 
       (.I0(\B_inter_reg[0]_i_2__0_n_0 ),
        .I1(\B_inter_reg[0]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[0]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[0]_6 ),
        .O(\B_inter_reg[20]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_6 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [0]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [0]),
        .I4(\B_inter_reg[0]_i_2_1 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [0]),
        .O(\B_inter[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_6__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [0]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [0]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [0]),
        .O(\B_inter[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_1 
       (.I0(\B_inter_reg[10]_i_2_n_0 ),
        .I1(\B_inter_reg[10]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[10]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[10]_2 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_1__0 
       (.I0(\B_inter_reg[10]_i_2__0_n_0 ),
        .I1(\B_inter_reg[10]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[10]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[10]_6 ),
        .O(\B_inter_reg[20]_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_6 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [10]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [10]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [10]),
        .O(\B_inter[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_6__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [10]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [10]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [10]),
        .O(\B_inter[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_1 
       (.I0(\B_inter_reg[11]_i_2_n_0 ),
        .I1(\B_inter_reg[11]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[11]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[11]_2 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_1__0 
       (.I0(\B_inter_reg[11]_i_2__0_n_0 ),
        .I1(\B_inter_reg[11]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[11]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[11]_6 ),
        .O(\B_inter_reg[20]_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_6 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [11]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [11]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [11]),
        .O(\B_inter[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_6__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [11]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [11]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [11]),
        .O(\B_inter[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_1 
       (.I0(\B_inter_reg[12]_i_2_n_0 ),
        .I1(\B_inter_reg[12]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[12]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[12]_2 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_1__0 
       (.I0(\B_inter_reg[12]_i_2__0_n_0 ),
        .I1(\B_inter_reg[12]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[12]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[12]_6 ),
        .O(\B_inter_reg[20]_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_6 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [12]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [12]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [12]),
        .O(\B_inter[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_6__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [12]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [12]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [12]),
        .O(\B_inter[12]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_1 
       (.I0(\B_inter_reg[13]_i_2_n_0 ),
        .I1(\B_inter_reg[13]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[13]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[13]_2 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_1__0 
       (.I0(\B_inter_reg[13]_i_2__0_n_0 ),
        .I1(\B_inter_reg[13]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[13]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[13]_6 ),
        .O(\B_inter_reg[20]_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_6 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [13]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [13]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [13]),
        .O(\B_inter[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_6__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [13]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [13]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [13]),
        .O(\B_inter[13]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_1 
       (.I0(\B_inter_reg[14]_i_2_n_0 ),
        .I1(\B_inter_reg[14]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[14]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[14]_2 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_1__0 
       (.I0(\B_inter_reg[14]_i_2__0_n_0 ),
        .I1(\B_inter_reg[14]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[14]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[14]_6 ),
        .O(\B_inter_reg[20]_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_6 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [14]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [14]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [14]),
        .O(\B_inter[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_6__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [14]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [14]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [14]),
        .O(\B_inter[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_1 
       (.I0(\B_inter_reg[15]_i_2_n_0 ),
        .I1(\B_inter_reg[15]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[15]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[15]_2 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_1__0 
       (.I0(\B_inter_reg[15]_i_2__0_n_0 ),
        .I1(\B_inter_reg[15]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[15]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[15]_6 ),
        .O(\B_inter_reg[20]_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_6 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [15]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [15]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [15]),
        .O(\B_inter[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_6__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [15]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [15]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [15]),
        .O(\B_inter[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_1 
       (.I0(\B_inter_reg[16]_i_2_n_0 ),
        .I1(\B_inter_reg[16]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[16]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[16]_2 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_1__0 
       (.I0(\B_inter_reg[16]_i_2__0_n_0 ),
        .I1(\B_inter_reg[16]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[16]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[16]_6 ),
        .O(\B_inter_reg[20]_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_6 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [16]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [16]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [16]),
        .O(\B_inter[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_6__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [16]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [16]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [16]),
        .O(\B_inter[16]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_1 
       (.I0(\B_inter_reg[17]_i_2_n_0 ),
        .I1(\B_inter_reg[17]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[17]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[17]_2 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_1__0 
       (.I0(\B_inter_reg[17]_i_2__0_n_0 ),
        .I1(\B_inter_reg[17]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[17]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[17]_6 ),
        .O(\B_inter_reg[20]_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_6 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [17]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [17]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [17]),
        .O(\B_inter[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_6__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [17]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [17]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [17]),
        .O(\B_inter[17]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_1 
       (.I0(\B_inter_reg[18]_i_2_n_0 ),
        .I1(\B_inter_reg[18]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[18]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[18]_2 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_1__0 
       (.I0(\B_inter_reg[18]_i_2__0_n_0 ),
        .I1(\B_inter_reg[18]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[18]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[18]_6 ),
        .O(\B_inter_reg[20]_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_6 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [18]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [18]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [18]),
        .O(\B_inter[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_6__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [18]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [18]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [18]),
        .O(\B_inter[18]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_1 
       (.I0(\B_inter_reg[19]_i_2_n_0 ),
        .I1(\B_inter_reg[19]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[19]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[19]_2 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_1__0 
       (.I0(\B_inter_reg[19]_i_2__0_n_0 ),
        .I1(\B_inter_reg[19]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[19]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[19]_6 ),
        .O(\B_inter_reg[20]_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_6 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [19]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [19]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [19]),
        .O(\B_inter[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_6__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [19]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [19]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [19]),
        .O(\B_inter[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_1 
       (.I0(\B_inter_reg[1]_i_2_n_0 ),
        .I1(\B_inter_reg[1]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[1]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[1]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_1__0 
       (.I0(\B_inter_reg[1]_i_2__0_n_0 ),
        .I1(\B_inter_reg[1]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[1]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[1]_6 ),
        .O(\B_inter_reg[20]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_6 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [1]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [1]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [1]),
        .O(\B_inter[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_6__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [1]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [1]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [1]),
        .O(\B_inter[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_1 
       (.I0(\B_inter_reg[20]_i_2_n_0 ),
        .I1(\B_inter_reg[20]_1 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[20]_2 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[20]_3 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_1__0 
       (.I0(\B_inter_reg[20]_i_2__0_n_0 ),
        .I1(\B_inter_reg[20]_5 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[20]_6 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[20]_7 ),
        .O(\B_inter_reg[20]_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_6 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [20]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [20]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [20]),
        .O(\B_inter[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_6__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [20]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [20]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [20]),
        .O(\B_inter[20]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_1 
       (.I0(\B_inter_reg[21]_i_2_n_0 ),
        .I1(\B_inter_reg[21]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[21]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[21]_2 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_1__0 
       (.I0(\B_inter_reg[21]_i_2__0_n_0 ),
        .I1(\B_inter_reg[21]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[21]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[21]_6 ),
        .O(\B_inter_reg[20]_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_6 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [21]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [21]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [21]),
        .O(\B_inter[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_6__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [21]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [21]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [21]),
        .O(\B_inter[21]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_1 
       (.I0(\B_inter_reg[22]_i_2_n_0 ),
        .I1(\B_inter_reg[22]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[22]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[22]_2 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_1__0 
       (.I0(\B_inter_reg[22]_i_2__0_n_0 ),
        .I1(\B_inter_reg[22]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[22]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[22]_6 ),
        .O(\B_inter_reg[20]_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_6 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [22]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [22]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [22]),
        .O(\B_inter[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_6__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [22]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [22]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [22]),
        .O(\B_inter[22]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_1 
       (.I0(\B_inter_reg[23]_i_2_n_0 ),
        .I1(\B_inter_reg[23]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[23]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[23]_2 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_1__0 
       (.I0(\B_inter_reg[23]_i_2__0_n_0 ),
        .I1(\B_inter_reg[23]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[23]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[23]_6 ),
        .O(\B_inter_reg[20]_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_6 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [23]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [23]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [23]),
        .O(\B_inter[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_6__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [23]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [23]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [23]),
        .O(\B_inter[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_1 
       (.I0(\B_inter_reg[24]_i_2_n_0 ),
        .I1(\B_inter_reg[24]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[24]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[24]_2 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_1__0 
       (.I0(\B_inter_reg[24]_i_2__0_n_0 ),
        .I1(\B_inter_reg[24]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[24]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[24]_6 ),
        .O(\B_inter_reg[20]_0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_6 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [24]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [24]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [24]),
        .O(\B_inter[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_6__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [24]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [24]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [24]),
        .O(\B_inter[24]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_1 
       (.I0(\B_inter_reg[25]_i_2_n_0 ),
        .I1(\B_inter_reg[25]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[25]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[25]_2 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_1__0 
       (.I0(\B_inter_reg[25]_i_2__0_n_0 ),
        .I1(\B_inter_reg[25]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[25]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[25]_6 ),
        .O(\B_inter_reg[20]_0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_6 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [25]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [25]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [25]),
        .O(\B_inter[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_6__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [25]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [25]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [25]),
        .O(\B_inter[25]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_1 
       (.I0(\B_inter_reg[26]_i_2_n_0 ),
        .I1(\B_inter_reg[26]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[26]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[26]_2 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_1__0 
       (.I0(\B_inter_reg[26]_i_2__0_n_0 ),
        .I1(\B_inter_reg[26]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[26]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[26]_6 ),
        .O(\B_inter_reg[20]_0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_6 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [26]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [26]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [26]),
        .O(\B_inter[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_6__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [26]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [26]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [26]),
        .O(\B_inter[26]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_1 
       (.I0(\B_inter_reg[27]_i_2_n_0 ),
        .I1(\B_inter_reg[27]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[27]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[27]_2 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_1__0 
       (.I0(\B_inter_reg[27]_i_2__0_n_0 ),
        .I1(\B_inter_reg[27]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[27]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[27]_6 ),
        .O(\B_inter_reg[20]_0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_6 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [27]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [27]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [27]),
        .O(\B_inter[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_6__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [27]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [27]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [27]),
        .O(\B_inter[27]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_1 
       (.I0(\B_inter_reg[28]_i_2_n_0 ),
        .I1(\B_inter_reg[28]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[28]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[28]_2 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_1__0 
       (.I0(\B_inter_reg[28]_i_2__0_n_0 ),
        .I1(\B_inter_reg[28]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[28]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[28]_6 ),
        .O(\B_inter_reg[20]_0 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_6 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [28]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [28]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [28]),
        .O(\B_inter[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_6__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [28]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [28]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [28]),
        .O(\B_inter[28]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_1 
       (.I0(\B_inter_reg[29]_i_2_n_0 ),
        .I1(\B_inter_reg[29]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[29]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[29]_2 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_1__0 
       (.I0(\B_inter_reg[29]_i_2__0_n_0 ),
        .I1(\B_inter_reg[29]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[29]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[29]_6 ),
        .O(\B_inter_reg[20]_0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_6 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [29]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [29]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [29]),
        .O(\B_inter[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_6__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [29]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [29]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [29]),
        .O(\B_inter[29]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_1 
       (.I0(\B_inter_reg[2]_i_2_n_0 ),
        .I1(\B_inter_reg[2]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[2]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[2]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_1__0 
       (.I0(\B_inter_reg[2]_i_2__0_n_0 ),
        .I1(\B_inter_reg[2]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[2]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[2]_6 ),
        .O(\B_inter_reg[20]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_6 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [2]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [2]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [2]),
        .O(\B_inter[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_6__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [2]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [2]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [2]),
        .O(\B_inter[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_1 
       (.I0(\B_inter_reg[30]_i_2_n_0 ),
        .I1(\B_inter_reg[30]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[30]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[30]_2 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_1__0 
       (.I0(\B_inter_reg[30]_i_2__0_n_0 ),
        .I1(\B_inter_reg[30]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[30]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[30]_6 ),
        .O(\B_inter_reg[20]_0 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_6 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [30]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [30]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [30]),
        .O(\B_inter[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_6__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [30]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [30]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [30]),
        .O(\B_inter[30]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_1 
       (.I0(\B_inter_reg[31]_i_2_n_0 ),
        .I1(\B_inter_reg[31]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[31]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[31]_2 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_1__0 
       (.I0(\B_inter_reg[31]_i_2__0_n_0 ),
        .I1(\B_inter_reg[31]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[31]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_6 ),
        .O(\B_inter_reg[20]_0 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_6 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [31]),
        .I2(\B_inter_reg[16]_i_2_1 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [31]),
        .I4(Q[5]),
        .I5(\B_inter_reg[31]_i_2__0_2 [31]),
        .O(\B_inter[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_6__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [31]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [31]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [31]),
        .O(\B_inter[31]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_1 
       (.I0(\B_inter_reg[3]_i_2_n_0 ),
        .I1(\B_inter_reg[3]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[3]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[3]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_1__0 
       (.I0(\B_inter_reg[3]_i_2__0_n_0 ),
        .I1(\B_inter_reg[3]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[3]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[3]_6 ),
        .O(\B_inter_reg[20]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_6 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [3]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [3]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [3]),
        .O(\B_inter[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_6__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [3]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [3]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [3]),
        .O(\B_inter[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_1 
       (.I0(\B_inter_reg[4]_i_2_n_0 ),
        .I1(\B_inter_reg[4]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[4]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[4]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_1__0 
       (.I0(\B_inter_reg[4]_i_2__0_n_0 ),
        .I1(\B_inter_reg[4]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[4]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[4]_6 ),
        .O(\B_inter_reg[20]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_6 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [4]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [4]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [4]),
        .O(\B_inter[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_6__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [4]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [4]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [4]),
        .O(\B_inter[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_1 
       (.I0(\B_inter_reg[5]_i_2_n_0 ),
        .I1(\B_inter_reg[5]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[5]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[5]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_1__0 
       (.I0(\B_inter_reg[5]_i_2__0_n_0 ),
        .I1(\B_inter_reg[5]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[5]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[5]_6 ),
        .O(\B_inter_reg[20]_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_6 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [5]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [5]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [5]),
        .O(\B_inter[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_6__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [5]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [5]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [5]),
        .O(\B_inter[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_1 
       (.I0(\B_inter_reg[6]_i_2_n_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[6]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[6]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_1__0 
       (.I0(\B_inter_reg[6]_i_2__0_n_0 ),
        .I1(\B_inter_reg[6]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[6]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[6]_6 ),
        .O(\B_inter_reg[20]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_6 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [6]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [6]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [6]),
        .O(\B_inter[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_6__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [6]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [6]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [6]),
        .O(\B_inter[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_1 
       (.I0(\B_inter_reg[7]_i_2_n_0 ),
        .I1(\B_inter_reg[7]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[7]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[7]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_1__0 
       (.I0(\B_inter_reg[7]_i_2__0_n_0 ),
        .I1(\B_inter_reg[7]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[7]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[7]_6 ),
        .O(\B_inter_reg[20]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_6 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [7]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [7]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [7]),
        .O(\B_inter[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_6__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [7]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [7]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [7]),
        .O(\B_inter[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_1 
       (.I0(\B_inter_reg[8]_i_2_n_0 ),
        .I1(\B_inter_reg[8]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[8]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[8]_2 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_1__0 
       (.I0(\B_inter_reg[8]_i_2__0_n_0 ),
        .I1(\B_inter_reg[8]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[8]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[8]_6 ),
        .O(\B_inter_reg[20]_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_6 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [8]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [8]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [8]),
        .O(\B_inter[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_6__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [8]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [8]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [8]),
        .O(\B_inter[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_1 
       (.I0(\B_inter_reg[9]_i_2_n_0 ),
        .I1(\B_inter_reg[9]_0 ),
        .I2(Q[8]),
        .I3(\B_inter_reg[9]_1 ),
        .I4(Q[7]),
        .I5(\B_inter_reg[9]_2 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_1__0 
       (.I0(\B_inter_reg[9]_i_2__0_n_0 ),
        .I1(\B_inter_reg[9]_4 ),
        .I2(Q[4]),
        .I3(\B_inter_reg[9]_5 ),
        .I4(Q[3]),
        .I5(\B_inter_reg[9]_6 ),
        .O(\B_inter_reg[20]_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_6 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [9]),
        .I2(\B_inter_reg[0]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0_1 [9]),
        .I4(\B_inter_reg[16]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_2 [9]),
        .O(\B_inter[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_6__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_2__0_0 [9]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_2__0_1 [9]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_2__0_2 [9]),
        .O(\B_inter[9]_i_6__0_n_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  MUXF7 \B_inter_reg[0]_i_2 
       (.I0(\B_inter[0]_i_6_n_0 ),
        .I1(\B_inter_reg[0]_3 ),
        .O(\B_inter_reg[0]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[0]_i_2__0 
       (.I0(\B_inter[0]_i_6__0_n_0 ),
        .I1(\B_inter_reg[0]_7 ),
        .O(\B_inter_reg[0]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  MUXF7 \B_inter_reg[10]_i_2 
       (.I0(\B_inter[10]_i_6_n_0 ),
        .I1(\B_inter_reg[10]_3 ),
        .O(\B_inter_reg[10]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[10]_i_2__0 
       (.I0(\B_inter[10]_i_6__0_n_0 ),
        .I1(\B_inter_reg[10]_7 ),
        .O(\B_inter_reg[10]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  MUXF7 \B_inter_reg[11]_i_2 
       (.I0(\B_inter[11]_i_6_n_0 ),
        .I1(\B_inter_reg[11]_3 ),
        .O(\B_inter_reg[11]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[11]_i_2__0 
       (.I0(\B_inter[11]_i_6__0_n_0 ),
        .I1(\B_inter_reg[11]_7 ),
        .O(\B_inter_reg[11]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  MUXF7 \B_inter_reg[12]_i_2 
       (.I0(\B_inter[12]_i_6_n_0 ),
        .I1(\B_inter_reg[12]_3 ),
        .O(\B_inter_reg[12]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[12]_i_2__0 
       (.I0(\B_inter[12]_i_6__0_n_0 ),
        .I1(\B_inter_reg[12]_7 ),
        .O(\B_inter_reg[12]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  MUXF7 \B_inter_reg[13]_i_2 
       (.I0(\B_inter[13]_i_6_n_0 ),
        .I1(\B_inter_reg[13]_3 ),
        .O(\B_inter_reg[13]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[13]_i_2__0 
       (.I0(\B_inter[13]_i_6__0_n_0 ),
        .I1(\B_inter_reg[13]_7 ),
        .O(\B_inter_reg[13]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  MUXF7 \B_inter_reg[14]_i_2 
       (.I0(\B_inter[14]_i_6_n_0 ),
        .I1(\B_inter_reg[14]_3 ),
        .O(\B_inter_reg[14]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[14]_i_2__0 
       (.I0(\B_inter[14]_i_6__0_n_0 ),
        .I1(\B_inter_reg[14]_7 ),
        .O(\B_inter_reg[14]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  MUXF7 \B_inter_reg[15]_i_2 
       (.I0(\B_inter[15]_i_6_n_0 ),
        .I1(\B_inter_reg[15]_3 ),
        .O(\B_inter_reg[15]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[15]_i_2__0 
       (.I0(\B_inter[15]_i_6__0_n_0 ),
        .I1(\B_inter_reg[15]_7 ),
        .O(\B_inter_reg[15]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  MUXF7 \B_inter_reg[16]_i_2 
       (.I0(\B_inter[16]_i_6_n_0 ),
        .I1(\B_inter_reg[16]_3 ),
        .O(\B_inter_reg[16]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[16]_i_2__0 
       (.I0(\B_inter[16]_i_6__0_n_0 ),
        .I1(\B_inter_reg[16]_7 ),
        .O(\B_inter_reg[16]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  MUXF7 \B_inter_reg[17]_i_2 
       (.I0(\B_inter[17]_i_6_n_0 ),
        .I1(\B_inter_reg[17]_3 ),
        .O(\B_inter_reg[17]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[17]_i_2__0 
       (.I0(\B_inter[17]_i_6__0_n_0 ),
        .I1(\B_inter_reg[17]_7 ),
        .O(\B_inter_reg[17]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  MUXF7 \B_inter_reg[18]_i_2 
       (.I0(\B_inter[18]_i_6_n_0 ),
        .I1(\B_inter_reg[18]_3 ),
        .O(\B_inter_reg[18]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[18]_i_2__0 
       (.I0(\B_inter[18]_i_6__0_n_0 ),
        .I1(\B_inter_reg[18]_7 ),
        .O(\B_inter_reg[18]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  MUXF7 \B_inter_reg[19]_i_2 
       (.I0(\B_inter[19]_i_6_n_0 ),
        .I1(\B_inter_reg[19]_3 ),
        .O(\B_inter_reg[19]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[19]_i_2__0 
       (.I0(\B_inter[19]_i_6__0_n_0 ),
        .I1(\B_inter_reg[19]_7 ),
        .O(\B_inter_reg[19]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  MUXF7 \B_inter_reg[1]_i_2 
       (.I0(\B_inter[1]_i_6_n_0 ),
        .I1(\B_inter_reg[1]_3 ),
        .O(\B_inter_reg[1]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[1]_i_2__0 
       (.I0(\B_inter[1]_i_6__0_n_0 ),
        .I1(\B_inter_reg[1]_7 ),
        .O(\B_inter_reg[1]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  MUXF7 \B_inter_reg[20]_i_2 
       (.I0(\B_inter[20]_i_6_n_0 ),
        .I1(\B_inter_reg[20]_4 ),
        .O(\B_inter_reg[20]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[20]_i_2__0 
       (.I0(\B_inter[20]_i_6__0_n_0 ),
        .I1(\B_inter_reg[20]_8 ),
        .O(\B_inter_reg[20]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  MUXF7 \B_inter_reg[21]_i_2 
       (.I0(\B_inter[21]_i_6_n_0 ),
        .I1(\B_inter_reg[21]_3 ),
        .O(\B_inter_reg[21]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[21]_i_2__0 
       (.I0(\B_inter[21]_i_6__0_n_0 ),
        .I1(\B_inter_reg[21]_7 ),
        .O(\B_inter_reg[21]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  MUXF7 \B_inter_reg[22]_i_2 
       (.I0(\B_inter[22]_i_6_n_0 ),
        .I1(\B_inter_reg[22]_3 ),
        .O(\B_inter_reg[22]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[22]_i_2__0 
       (.I0(\B_inter[22]_i_6__0_n_0 ),
        .I1(\B_inter_reg[22]_7 ),
        .O(\B_inter_reg[22]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  MUXF7 \B_inter_reg[23]_i_2 
       (.I0(\B_inter[23]_i_6_n_0 ),
        .I1(\B_inter_reg[23]_3 ),
        .O(\B_inter_reg[23]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[23]_i_2__0 
       (.I0(\B_inter[23]_i_6__0_n_0 ),
        .I1(\B_inter_reg[23]_7 ),
        .O(\B_inter_reg[23]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  MUXF7 \B_inter_reg[24]_i_2 
       (.I0(\B_inter[24]_i_6_n_0 ),
        .I1(\B_inter_reg[24]_3 ),
        .O(\B_inter_reg[24]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[24]_i_2__0 
       (.I0(\B_inter[24]_i_6__0_n_0 ),
        .I1(\B_inter_reg[24]_7 ),
        .O(\B_inter_reg[24]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  MUXF7 \B_inter_reg[25]_i_2 
       (.I0(\B_inter[25]_i_6_n_0 ),
        .I1(\B_inter_reg[25]_3 ),
        .O(\B_inter_reg[25]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[25]_i_2__0 
       (.I0(\B_inter[25]_i_6__0_n_0 ),
        .I1(\B_inter_reg[25]_7 ),
        .O(\B_inter_reg[25]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  MUXF7 \B_inter_reg[26]_i_2 
       (.I0(\B_inter[26]_i_6_n_0 ),
        .I1(\B_inter_reg[26]_3 ),
        .O(\B_inter_reg[26]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[26]_i_2__0 
       (.I0(\B_inter[26]_i_6__0_n_0 ),
        .I1(\B_inter_reg[26]_7 ),
        .O(\B_inter_reg[26]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  MUXF7 \B_inter_reg[27]_i_2 
       (.I0(\B_inter[27]_i_6_n_0 ),
        .I1(\B_inter_reg[27]_3 ),
        .O(\B_inter_reg[27]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[27]_i_2__0 
       (.I0(\B_inter[27]_i_6__0_n_0 ),
        .I1(\B_inter_reg[27]_7 ),
        .O(\B_inter_reg[27]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  MUXF7 \B_inter_reg[28]_i_2 
       (.I0(\B_inter[28]_i_6_n_0 ),
        .I1(\B_inter_reg[28]_3 ),
        .O(\B_inter_reg[28]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[28]_i_2__0 
       (.I0(\B_inter[28]_i_6__0_n_0 ),
        .I1(\B_inter_reg[28]_7 ),
        .O(\B_inter_reg[28]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  MUXF7 \B_inter_reg[29]_i_2 
       (.I0(\B_inter[29]_i_6_n_0 ),
        .I1(\B_inter_reg[29]_3 ),
        .O(\B_inter_reg[29]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[29]_i_2__0 
       (.I0(\B_inter[29]_i_6__0_n_0 ),
        .I1(\B_inter_reg[29]_7 ),
        .O(\B_inter_reg[29]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  MUXF7 \B_inter_reg[2]_i_2 
       (.I0(\B_inter[2]_i_6_n_0 ),
        .I1(\B_inter_reg[2]_3 ),
        .O(\B_inter_reg[2]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[2]_i_2__0 
       (.I0(\B_inter[2]_i_6__0_n_0 ),
        .I1(\B_inter_reg[2]_7 ),
        .O(\B_inter_reg[2]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  MUXF7 \B_inter_reg[30]_i_2 
       (.I0(\B_inter[30]_i_6_n_0 ),
        .I1(\B_inter_reg[30]_3 ),
        .O(\B_inter_reg[30]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[30]_i_2__0 
       (.I0(\B_inter[30]_i_6__0_n_0 ),
        .I1(\B_inter_reg[30]_7 ),
        .O(\B_inter_reg[30]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  MUXF7 \B_inter_reg[31]_i_2 
       (.I0(\B_inter[31]_i_6_n_0 ),
        .I1(\B_inter_reg[31]_3 ),
        .O(\B_inter_reg[31]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[31]_i_2__0 
       (.I0(\B_inter[31]_i_6__0_n_0 ),
        .I1(\B_inter_reg[31]_7 ),
        .O(\B_inter_reg[31]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  MUXF7 \B_inter_reg[3]_i_2 
       (.I0(\B_inter[3]_i_6_n_0 ),
        .I1(\B_inter_reg[3]_3 ),
        .O(\B_inter_reg[3]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[3]_i_2__0 
       (.I0(\B_inter[3]_i_6__0_n_0 ),
        .I1(\B_inter_reg[3]_7 ),
        .O(\B_inter_reg[3]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  MUXF7 \B_inter_reg[4]_i_2 
       (.I0(\B_inter[4]_i_6_n_0 ),
        .I1(\B_inter_reg[4]_3 ),
        .O(\B_inter_reg[4]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[4]_i_2__0 
       (.I0(\B_inter[4]_i_6__0_n_0 ),
        .I1(\B_inter_reg[4]_7 ),
        .O(\B_inter_reg[4]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  MUXF7 \B_inter_reg[5]_i_2 
       (.I0(\B_inter[5]_i_6_n_0 ),
        .I1(\B_inter_reg[5]_3 ),
        .O(\B_inter_reg[5]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[5]_i_2__0 
       (.I0(\B_inter[5]_i_6__0_n_0 ),
        .I1(\B_inter_reg[5]_7 ),
        .O(\B_inter_reg[5]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  MUXF7 \B_inter_reg[6]_i_2 
       (.I0(\B_inter[6]_i_6_n_0 ),
        .I1(\B_inter_reg[6]_3 ),
        .O(\B_inter_reg[6]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[6]_i_2__0 
       (.I0(\B_inter[6]_i_6__0_n_0 ),
        .I1(\B_inter_reg[6]_7 ),
        .O(\B_inter_reg[6]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  MUXF7 \B_inter_reg[7]_i_2 
       (.I0(\B_inter[7]_i_6_n_0 ),
        .I1(\B_inter_reg[7]_3 ),
        .O(\B_inter_reg[7]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[7]_i_2__0 
       (.I0(\B_inter[7]_i_6__0_n_0 ),
        .I1(\B_inter_reg[7]_7 ),
        .O(\B_inter_reg[7]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  MUXF7 \B_inter_reg[8]_i_2 
       (.I0(\B_inter[8]_i_6_n_0 ),
        .I1(\B_inter_reg[8]_3 ),
        .O(\B_inter_reg[8]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[8]_i_2__0 
       (.I0(\B_inter[8]_i_6__0_n_0 ),
        .I1(\B_inter_reg[8]_7 ),
        .O(\B_inter_reg[8]_i_2__0_n_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
  MUXF7 \B_inter_reg[9]_i_2 
       (.I0(\B_inter[9]_i_6_n_0 ),
        .I1(\B_inter_reg[9]_3 ),
        .O(\B_inter_reg[9]_i_2_n_0 ),
        .S(Q[6]));
  MUXF7 \B_inter_reg[9]_i_2__0 
       (.I0(\B_inter[9]_i_6__0_n_0 ),
        .I1(\B_inter_reg[9]_7 ),
        .O(\B_inter_reg[9]_i_2__0_n_0 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_26
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_27
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_28
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_29
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_3
   (D,
    \B_inter_reg[9]_0 ,
    Q,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[3]_0 ,
    E,
    \B_inter_reg[9]_1 ,
    CLK,
    RST);
  output [1:0]D;
  output [7:0]\B_inter_reg[9]_0 ;
  input [0:0]Q;
  input \B_inter_reg[1]_0 ;
  input \B_inter_reg[3]_0 ;
  input [0:0]E;
  input [9:0]\B_inter_reg[9]_1 ;
  input CLK;
  input RST;

  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[3]_0 ;
  wire [7:0]\B_inter_reg[9]_0 ;
  wire [9:0]\B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[3] ;
  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RST;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[1]_i_1__3 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q),
        .I2(\B_inter_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_1__3 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q),
        .I2(\B_inter_reg[3]_0 ),
        .O(D[1]));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [0]),
        .Q(\B_inter_reg[9]_0 [0]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [1]),
        .Q(\B_inter_reg_n_0_[1] ));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [2]),
        .Q(\B_inter_reg[9]_0 [1]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [3]),
        .Q(\B_inter_reg_n_0_[3] ));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [4]),
        .Q(\B_inter_reg[9]_0 [2]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [5]),
        .Q(\B_inter_reg[9]_0 [3]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [6]),
        .Q(\B_inter_reg[9]_0 [4]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [7]),
        .Q(\B_inter_reg[9]_0 [5]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [8]),
        .Q(\B_inter_reg[9]_0 [6]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(\B_inter_reg[9]_1 [9]),
        .Q(\B_inter_reg[9]_0 [7]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_30
   (\B_inter_reg[0]_0 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    Q,
    \B_inter_reg[0]_i_2 ,
    \B_inter_reg[31]_i_2__0 ,
    \B_inter_reg[0]_i_2_0 ,
    \B_inter_reg[31]_i_2__0_0 ,
    \B_inter_reg[16]_i_2 ,
    \B_inter_reg[16]_i_2_0 ,
    \B_inter_reg[17]_i_2 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[4]_0 ;
  output \B_inter_reg[5]_0 ;
  output \B_inter_reg[6]_0 ;
  output \B_inter_reg[7]_0 ;
  output \B_inter_reg[8]_0 ;
  output \B_inter_reg[9]_0 ;
  output \B_inter_reg[10]_0 ;
  output \B_inter_reg[11]_0 ;
  output \B_inter_reg[12]_0 ;
  output \B_inter_reg[13]_0 ;
  output \B_inter_reg[14]_0 ;
  output \B_inter_reg[15]_0 ;
  output \B_inter_reg[16]_0 ;
  output \B_inter_reg[17]_0 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[19]_0 ;
  output \B_inter_reg[20]_0 ;
  output \B_inter_reg[21]_0 ;
  output \B_inter_reg[22]_0 ;
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[24]_0 ;
  output \B_inter_reg[25]_0 ;
  output \B_inter_reg[26]_0 ;
  output \B_inter_reg[27]_0 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[30]_0 ;
  output \B_inter_reg[31]_0 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[2]_1 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter_reg[4]_1 ;
  output \B_inter_reg[5]_1 ;
  output \B_inter_reg[6]_1 ;
  output \B_inter_reg[7]_1 ;
  output \B_inter_reg[8]_1 ;
  output \B_inter_reg[9]_1 ;
  output \B_inter_reg[10]_1 ;
  output \B_inter_reg[11]_1 ;
  output \B_inter_reg[12]_1 ;
  output \B_inter_reg[13]_1 ;
  output \B_inter_reg[14]_1 ;
  output \B_inter_reg[15]_1 ;
  output \B_inter_reg[16]_1 ;
  output \B_inter_reg[17]_1 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[19]_1 ;
  output \B_inter_reg[20]_1 ;
  output \B_inter_reg[21]_1 ;
  output \B_inter_reg[22]_1 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[24]_1 ;
  output \B_inter_reg[25]_1 ;
  output \B_inter_reg[26]_1 ;
  output \B_inter_reg[27]_1 ;
  output \B_inter_reg[28]_1 ;
  output \B_inter_reg[29]_1 ;
  output \B_inter_reg[30]_1 ;
  output \B_inter_reg[31]_1 ;
  input [31:0]Q;
  input \B_inter_reg[0]_i_2 ;
  input [31:0]\B_inter_reg[31]_i_2__0 ;
  input \B_inter_reg[0]_i_2_0 ;
  input [31:0]\B_inter_reg[31]_i_2__0_0 ;
  input \B_inter_reg[16]_i_2 ;
  input \B_inter_reg[16]_i_2_0 ;
  input [2:0]\B_inter_reg[17]_i_2 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_2 ;
  wire \B_inter_reg[0]_i_2_0 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_2 ;
  wire \B_inter_reg[16]_i_2_0 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire [2:0]\B_inter_reg[17]_i_2 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_2__0 ;
  wire [31:0]\B_inter_reg[31]_i_2__0_0 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_7 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [0]),
        .I4(\B_inter_reg[0]_i_2_0 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [0]),
        .O(\B_inter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_7__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [0]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [0]),
        .O(\B_inter_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_7 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [10]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [10]),
        .O(\B_inter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_7__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [10]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [10]),
        .O(\B_inter_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_7 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [11]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [11]),
        .O(\B_inter_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_7__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [11]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [11]),
        .O(\B_inter_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_7 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [12]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [12]),
        .O(\B_inter_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_7__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [12]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [12]),
        .O(\B_inter_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_7 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [13]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [13]),
        .O(\B_inter_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_7__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [13]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [13]),
        .O(\B_inter_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_7 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [14]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [14]),
        .O(\B_inter_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_7__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [14]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [14]),
        .O(\B_inter_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_7 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [15]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [15]),
        .O(\B_inter_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_7__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [15]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [15]),
        .O(\B_inter_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_7 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [16]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [16]),
        .O(\B_inter_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_7__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [16]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [16]),
        .O(\B_inter_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_7 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [17]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [17]),
        .O(\B_inter_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_7__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [17]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [17]),
        .O(\B_inter_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_7 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [18]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [18]),
        .O(\B_inter_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_7__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [18]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [18]),
        .O(\B_inter_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_7 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [19]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [19]),
        .O(\B_inter_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_7__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [19]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [19]),
        .O(\B_inter_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_7 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [1]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [1]),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_7__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [1]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [1]),
        .O(\B_inter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_7 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [20]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [20]),
        .O(\B_inter_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_7__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [20]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [20]),
        .O(\B_inter_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_7 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [21]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [21]),
        .O(\B_inter_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_7__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [21]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [21]),
        .O(\B_inter_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_7 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [22]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [22]),
        .O(\B_inter_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_7__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [22]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [22]),
        .O(\B_inter_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_7 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [23]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [23]),
        .O(\B_inter_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_7__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [23]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [23]),
        .O(\B_inter_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_7 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [24]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [24]),
        .O(\B_inter_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_7__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [24]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [24]),
        .O(\B_inter_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_7 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [25]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [25]),
        .O(\B_inter_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_7__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [25]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [25]),
        .O(\B_inter_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_7 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [26]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [26]),
        .O(\B_inter_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_7__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [26]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [26]),
        .O(\B_inter_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_7 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [27]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [27]),
        .O(\B_inter_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_7__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [27]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [27]),
        .O(\B_inter_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_7 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [28]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [28]),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_7__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [28]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [28]),
        .O(\B_inter_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_7 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [29]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [29]),
        .O(\B_inter_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_7__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [29]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [29]),
        .O(\B_inter_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_7 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [2]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [2]),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_7__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [2]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [2]),
        .O(\B_inter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_7 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [30]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [30]),
        .O(\B_inter_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_7__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [30]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [30]),
        .O(\B_inter_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_7 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[16]_i_2_0 ),
        .I3(\B_inter_reg[31]_i_2__0 [31]),
        .I4(\B_inter_reg[17]_i_2 [2]),
        .I5(\B_inter_reg[31]_i_2__0_0 [31]),
        .O(\B_inter_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_7__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [31]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [31]),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_7 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [3]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [3]),
        .O(\B_inter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_7__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [3]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [3]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_7 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [4]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [4]),
        .O(\B_inter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_7__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [4]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [4]),
        .O(\B_inter_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_7 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [5]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [5]),
        .O(\B_inter_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_7__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [5]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [5]),
        .O(\B_inter_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_7 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [6]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [6]),
        .O(\B_inter_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_7__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [6]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [6]),
        .O(\B_inter_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_7 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [7]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [7]),
        .O(\B_inter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_7__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [7]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [7]),
        .O(\B_inter_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_7 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [8]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [8]),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_7__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [8]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [8]),
        .O(\B_inter_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_7 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[0]_i_2 ),
        .I3(\B_inter_reg[31]_i_2__0 [9]),
        .I4(\B_inter_reg[16]_i_2 ),
        .I5(\B_inter_reg[31]_i_2__0_0 [9]),
        .O(\B_inter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_7__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[17]_i_2 [1]),
        .I3(\B_inter_reg[31]_i_2__0 [9]),
        .I4(\B_inter_reg[17]_i_2 [0]),
        .I5(\B_inter_reg[31]_i_2__0_0 [9]),
        .O(\B_inter_reg[9]_1 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_31
   (\B_inter_reg[23]_0 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[23]_5 ,
    \B_inter_reg[23]_6 ,
    \B_inter_reg[23]_7 ,
    \B_inter_reg[23]_8 ,
    \B_inter_reg[23]_9 ,
    \B_inter_reg[23]_10 ,
    \B_inter_reg[23]_11 ,
    \B_inter_reg[23]_12 ,
    \B_inter_reg[23]_13 ,
    \B_inter_reg[23]_14 ,
    \B_inter_reg[23]_15 ,
    \B_inter_reg[23]_16 ,
    \B_inter_reg[23]_17 ,
    \B_inter_reg[23]_18 ,
    \B_inter_reg[23]_19 ,
    \B_inter_reg[23]_20 ,
    \B_inter_reg[23]_21 ,
    \B_inter_reg[23]_22 ,
    \B_inter_reg[23]_23 ,
    \B_inter_reg[23]_24 ,
    \B_inter_reg[23]_25 ,
    \B_inter_reg[23]_26 ,
    \B_inter_reg[23]_27 ,
    \B_inter_reg[23]_28 ,
    \B_inter_reg[23]_29 ,
    \B_inter_reg[23]_30 ,
    \B_inter_reg[23]_31 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[18]_2 ,
    \B_inter_reg[18]_3 ,
    \B_inter_reg[18]_4 ,
    \B_inter_reg[18]_5 ,
    \B_inter_reg[18]_6 ,
    \B_inter_reg[18]_7 ,
    \B_inter_reg[18]_8 ,
    \B_inter_reg[18]_9 ,
    \B_inter_reg[18]_10 ,
    \B_inter_reg[18]_11 ,
    \B_inter_reg[18]_12 ,
    \B_inter_reg[18]_13 ,
    \B_inter_reg[18]_14 ,
    \B_inter_reg[18]_15 ,
    \B_inter_reg[18]_16 ,
    \B_inter_reg[18]_17 ,
    \B_inter_reg[18]_18 ,
    \B_inter_reg[18]_19 ,
    \B_inter_reg[18]_20 ,
    \B_inter_reg[18]_21 ,
    \B_inter_reg[18]_22 ,
    \B_inter_reg[18]_23 ,
    \B_inter_reg[18]_24 ,
    \B_inter_reg[18]_25 ,
    \B_inter_reg[18]_26 ,
    \B_inter_reg[18]_27 ,
    \B_inter_reg[18]_28 ,
    \B_inter_reg[18]_29 ,
    \B_inter_reg[18]_30 ,
    \B_inter_reg[18]_31 ,
    Q,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[31]_i_5__0_0 ,
    \B_inter_reg[0]_i_5_0 ,
    \B_inter_reg[31]_i_5__0_1 ,
    \B_inter_reg[0]_i_5_1 ,
    \B_inter_reg[31]_i_5__0_2 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[16]_i_5_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_i_5_1 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_32 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_32 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_33 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_33 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[23]_2 ;
  output \B_inter_reg[23]_3 ;
  output \B_inter_reg[23]_4 ;
  output \B_inter_reg[23]_5 ;
  output \B_inter_reg[23]_6 ;
  output \B_inter_reg[23]_7 ;
  output \B_inter_reg[23]_8 ;
  output \B_inter_reg[23]_9 ;
  output \B_inter_reg[23]_10 ;
  output \B_inter_reg[23]_11 ;
  output \B_inter_reg[23]_12 ;
  output \B_inter_reg[23]_13 ;
  output \B_inter_reg[23]_14 ;
  output \B_inter_reg[23]_15 ;
  output \B_inter_reg[23]_16 ;
  output \B_inter_reg[23]_17 ;
  output \B_inter_reg[23]_18 ;
  output \B_inter_reg[23]_19 ;
  output \B_inter_reg[23]_20 ;
  output \B_inter_reg[23]_21 ;
  output \B_inter_reg[23]_22 ;
  output \B_inter_reg[23]_23 ;
  output \B_inter_reg[23]_24 ;
  output \B_inter_reg[23]_25 ;
  output \B_inter_reg[23]_26 ;
  output \B_inter_reg[23]_27 ;
  output \B_inter_reg[23]_28 ;
  output \B_inter_reg[23]_29 ;
  output \B_inter_reg[23]_30 ;
  output \B_inter_reg[23]_31 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[18]_2 ;
  output \B_inter_reg[18]_3 ;
  output \B_inter_reg[18]_4 ;
  output \B_inter_reg[18]_5 ;
  output \B_inter_reg[18]_6 ;
  output \B_inter_reg[18]_7 ;
  output \B_inter_reg[18]_8 ;
  output \B_inter_reg[18]_9 ;
  output \B_inter_reg[18]_10 ;
  output \B_inter_reg[18]_11 ;
  output \B_inter_reg[18]_12 ;
  output \B_inter_reg[18]_13 ;
  output \B_inter_reg[18]_14 ;
  output \B_inter_reg[18]_15 ;
  output \B_inter_reg[18]_16 ;
  output \B_inter_reg[18]_17 ;
  output \B_inter_reg[18]_18 ;
  output \B_inter_reg[18]_19 ;
  output \B_inter_reg[18]_20 ;
  output \B_inter_reg[18]_21 ;
  output \B_inter_reg[18]_22 ;
  output \B_inter_reg[18]_23 ;
  output \B_inter_reg[18]_24 ;
  output \B_inter_reg[18]_25 ;
  output \B_inter_reg[18]_26 ;
  output \B_inter_reg[18]_27 ;
  output \B_inter_reg[18]_28 ;
  output \B_inter_reg[18]_29 ;
  output \B_inter_reg[18]_30 ;
  output \B_inter_reg[18]_31 ;
  input [4:0]Q;
  input \B_inter_reg[0]_0 ;
  input [31:0]\B_inter_reg[31]_i_5__0_0 ;
  input \B_inter_reg[0]_i_5_0 ;
  input [31:0]\B_inter_reg[31]_i_5__0_1 ;
  input \B_inter_reg[0]_i_5_1 ;
  input [31:0]\B_inter_reg[31]_i_5__0_2 ;
  input \B_inter_reg[1]_0 ;
  input \B_inter_reg[16]_i_5_0 ;
  input \B_inter_reg[2]_0 ;
  input \B_inter_reg[3]_0 ;
  input \B_inter_reg[4]_0 ;
  input \B_inter_reg[5]_0 ;
  input \B_inter_reg[6]_0 ;
  input \B_inter_reg[7]_0 ;
  input \B_inter_reg[8]_0 ;
  input \B_inter_reg[9]_0 ;
  input \B_inter_reg[10]_0 ;
  input \B_inter_reg[11]_0 ;
  input \B_inter_reg[12]_0 ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[15]_0 ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_i_5_1 ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[18]_32 ;
  input \B_inter_reg[19]_0 ;
  input \B_inter_reg[20]_0 ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[22]_0 ;
  input \B_inter_reg[23]_32 ;
  input \B_inter_reg[24]_0 ;
  input \B_inter_reg[25]_0 ;
  input \B_inter_reg[26]_0 ;
  input \B_inter_reg[27]_0 ;
  input \B_inter_reg[28]_0 ;
  input \B_inter_reg[29]_0 ;
  input \B_inter_reg[30]_0 ;
  input \B_inter_reg[31]_0 ;
  input \B_inter_reg[0]_1 ;
  input \B_inter_reg[1]_1 ;
  input \B_inter_reg[2]_1 ;
  input \B_inter_reg[3]_1 ;
  input \B_inter_reg[4]_1 ;
  input \B_inter_reg[5]_1 ;
  input \B_inter_reg[6]_1 ;
  input \B_inter_reg[7]_1 ;
  input \B_inter_reg[8]_1 ;
  input \B_inter_reg[9]_1 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[15]_1 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[18]_33 ;
  input \B_inter_reg[19]_1 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[22]_1 ;
  input \B_inter_reg[23]_33 ;
  input \B_inter_reg[24]_1 ;
  input \B_inter_reg[25]_1 ;
  input \B_inter_reg[26]_1 ;
  input \B_inter_reg[27]_1 ;
  input \B_inter_reg[28]_1 ;
  input \B_inter_reg[29]_1 ;
  input \B_inter_reg[30]_1 ;
  input \B_inter_reg[31]_1 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter[0]_i_12__0_n_0 ;
  wire \B_inter[0]_i_12_n_0 ;
  wire \B_inter[10]_i_12__0_n_0 ;
  wire \B_inter[10]_i_12_n_0 ;
  wire \B_inter[11]_i_12__0_n_0 ;
  wire \B_inter[11]_i_12_n_0 ;
  wire \B_inter[12]_i_12__0_n_0 ;
  wire \B_inter[12]_i_12_n_0 ;
  wire \B_inter[13]_i_12__0_n_0 ;
  wire \B_inter[13]_i_12_n_0 ;
  wire \B_inter[14]_i_12__0_n_0 ;
  wire \B_inter[14]_i_12_n_0 ;
  wire \B_inter[15]_i_12__0_n_0 ;
  wire \B_inter[15]_i_12_n_0 ;
  wire \B_inter[16]_i_12__0_n_0 ;
  wire \B_inter[16]_i_12_n_0 ;
  wire \B_inter[17]_i_12__0_n_0 ;
  wire \B_inter[17]_i_12_n_0 ;
  wire \B_inter[18]_i_12__0_n_0 ;
  wire \B_inter[18]_i_12_n_0 ;
  wire \B_inter[19]_i_12__0_n_0 ;
  wire \B_inter[19]_i_12_n_0 ;
  wire \B_inter[1]_i_12__0_n_0 ;
  wire \B_inter[1]_i_12_n_0 ;
  wire \B_inter[20]_i_12__0_n_0 ;
  wire \B_inter[20]_i_12_n_0 ;
  wire \B_inter[21]_i_12__0_n_0 ;
  wire \B_inter[21]_i_12_n_0 ;
  wire \B_inter[22]_i_12__0_n_0 ;
  wire \B_inter[22]_i_12_n_0 ;
  wire \B_inter[23]_i_12__0_n_0 ;
  wire \B_inter[23]_i_12_n_0 ;
  wire \B_inter[24]_i_12__0_n_0 ;
  wire \B_inter[24]_i_12_n_0 ;
  wire \B_inter[25]_i_12__0_n_0 ;
  wire \B_inter[25]_i_12_n_0 ;
  wire \B_inter[26]_i_12__0_n_0 ;
  wire \B_inter[26]_i_12_n_0 ;
  wire \B_inter[27]_i_12__0_n_0 ;
  wire \B_inter[27]_i_12_n_0 ;
  wire \B_inter[28]_i_12__0_n_0 ;
  wire \B_inter[28]_i_12_n_0 ;
  wire \B_inter[29]_i_12__0_n_0 ;
  wire \B_inter[29]_i_12_n_0 ;
  wire \B_inter[2]_i_12__0_n_0 ;
  wire \B_inter[2]_i_12_n_0 ;
  wire \B_inter[30]_i_12__0_n_0 ;
  wire \B_inter[30]_i_12_n_0 ;
  wire \B_inter[31]_i_12__0_n_0 ;
  wire \B_inter[31]_i_12_n_0 ;
  wire \B_inter[3]_i_12__0_n_0 ;
  wire \B_inter[3]_i_12_n_0 ;
  wire \B_inter[4]_i_12__0_n_0 ;
  wire \B_inter[4]_i_12_n_0 ;
  wire \B_inter[5]_i_12__0_n_0 ;
  wire \B_inter[5]_i_12_n_0 ;
  wire \B_inter[6]_i_12__0_n_0 ;
  wire \B_inter[6]_i_12_n_0 ;
  wire \B_inter[7]_i_12__0_n_0 ;
  wire \B_inter[7]_i_12_n_0 ;
  wire \B_inter[8]_i_12__0_n_0 ;
  wire \B_inter[8]_i_12_n_0 ;
  wire \B_inter[9]_i_12__0_n_0 ;
  wire \B_inter[9]_i_12_n_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_5_0 ;
  wire \B_inter_reg[0]_i_5_1 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_5_0 ;
  wire \B_inter_reg[16]_i_5_1 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[18]_10 ;
  wire \B_inter_reg[18]_11 ;
  wire \B_inter_reg[18]_12 ;
  wire \B_inter_reg[18]_13 ;
  wire \B_inter_reg[18]_14 ;
  wire \B_inter_reg[18]_15 ;
  wire \B_inter_reg[18]_16 ;
  wire \B_inter_reg[18]_17 ;
  wire \B_inter_reg[18]_18 ;
  wire \B_inter_reg[18]_19 ;
  wire \B_inter_reg[18]_2 ;
  wire \B_inter_reg[18]_20 ;
  wire \B_inter_reg[18]_21 ;
  wire \B_inter_reg[18]_22 ;
  wire \B_inter_reg[18]_23 ;
  wire \B_inter_reg[18]_24 ;
  wire \B_inter_reg[18]_25 ;
  wire \B_inter_reg[18]_26 ;
  wire \B_inter_reg[18]_27 ;
  wire \B_inter_reg[18]_28 ;
  wire \B_inter_reg[18]_29 ;
  wire \B_inter_reg[18]_3 ;
  wire \B_inter_reg[18]_30 ;
  wire \B_inter_reg[18]_31 ;
  wire \B_inter_reg[18]_32 ;
  wire \B_inter_reg[18]_33 ;
  wire \B_inter_reg[18]_4 ;
  wire \B_inter_reg[18]_5 ;
  wire \B_inter_reg[18]_6 ;
  wire \B_inter_reg[18]_7 ;
  wire \B_inter_reg[18]_8 ;
  wire \B_inter_reg[18]_9 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[23]_10 ;
  wire \B_inter_reg[23]_11 ;
  wire \B_inter_reg[23]_12 ;
  wire \B_inter_reg[23]_13 ;
  wire \B_inter_reg[23]_14 ;
  wire \B_inter_reg[23]_15 ;
  wire \B_inter_reg[23]_16 ;
  wire \B_inter_reg[23]_17 ;
  wire \B_inter_reg[23]_18 ;
  wire \B_inter_reg[23]_19 ;
  wire \B_inter_reg[23]_2 ;
  wire \B_inter_reg[23]_20 ;
  wire \B_inter_reg[23]_21 ;
  wire \B_inter_reg[23]_22 ;
  wire \B_inter_reg[23]_23 ;
  wire \B_inter_reg[23]_24 ;
  wire \B_inter_reg[23]_25 ;
  wire \B_inter_reg[23]_26 ;
  wire \B_inter_reg[23]_27 ;
  wire \B_inter_reg[23]_28 ;
  wire \B_inter_reg[23]_29 ;
  wire \B_inter_reg[23]_3 ;
  wire \B_inter_reg[23]_30 ;
  wire \B_inter_reg[23]_31 ;
  wire \B_inter_reg[23]_32 ;
  wire \B_inter_reg[23]_33 ;
  wire \B_inter_reg[23]_4 ;
  wire \B_inter_reg[23]_5 ;
  wire \B_inter_reg[23]_6 ;
  wire \B_inter_reg[23]_7 ;
  wire \B_inter_reg[23]_8 ;
  wire \B_inter_reg[23]_9 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_5__0_0 ;
  wire [31:0]\B_inter_reg[31]_i_5__0_1 ;
  wire [31:0]\B_inter_reg[31]_i_5__0_2 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [4:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_12 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [0]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [0]),
        .I4(\B_inter_reg[0]_i_5_1 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [0]),
        .O(\B_inter[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_12__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [0]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [0]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [0]),
        .O(\B_inter[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_12 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [10]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [10]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [10]),
        .O(\B_inter[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_12__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [10]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [10]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [10]),
        .O(\B_inter[10]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_12 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [11]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [11]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [11]),
        .O(\B_inter[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_12__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [11]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [11]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [11]),
        .O(\B_inter[11]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_12 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [12]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [12]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [12]),
        .O(\B_inter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_12__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [12]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [12]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [12]),
        .O(\B_inter[12]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_12 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [13]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [13]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [13]),
        .O(\B_inter[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_12__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [13]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [13]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [13]),
        .O(\B_inter[13]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_12 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [14]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [14]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [14]),
        .O(\B_inter[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_12__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [14]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [14]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [14]),
        .O(\B_inter[14]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_12 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [15]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [15]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [15]),
        .O(\B_inter[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_12__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [15]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [15]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [15]),
        .O(\B_inter[15]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_12 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [16]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [16]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [16]),
        .O(\B_inter[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_12__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [16]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [16]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [16]),
        .O(\B_inter[16]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_12 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [17]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [17]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [17]),
        .O(\B_inter[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_12__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [17]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [17]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [17]),
        .O(\B_inter[17]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_12 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [18]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [18]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [18]),
        .O(\B_inter[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_12__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [18]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [18]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [18]),
        .O(\B_inter[18]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_12 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [19]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [19]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [19]),
        .O(\B_inter[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_12__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [19]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [19]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [19]),
        .O(\B_inter[19]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_12 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [1]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [1]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [1]),
        .O(\B_inter[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_12__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [1]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [1]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [1]),
        .O(\B_inter[1]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_12 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [20]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [20]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [20]),
        .O(\B_inter[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_12__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [20]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [20]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [20]),
        .O(\B_inter[20]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_12 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [21]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [21]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [21]),
        .O(\B_inter[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_12__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [21]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [21]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [21]),
        .O(\B_inter[21]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_12 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [22]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [22]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [22]),
        .O(\B_inter[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_12__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [22]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [22]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [22]),
        .O(\B_inter[22]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_12 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [23]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [23]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [23]),
        .O(\B_inter[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_12__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [23]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [23]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [23]),
        .O(\B_inter[23]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_12 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [24]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [24]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [24]),
        .O(\B_inter[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_12__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [24]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [24]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [24]),
        .O(\B_inter[24]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_12 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [25]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [25]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [25]),
        .O(\B_inter[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_12__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [25]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [25]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [25]),
        .O(\B_inter[25]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_12 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [26]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [26]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [26]),
        .O(\B_inter[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_12__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [26]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [26]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [26]),
        .O(\B_inter[26]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_12 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [27]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [27]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [27]),
        .O(\B_inter[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_12__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [27]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [27]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [27]),
        .O(\B_inter[27]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_12 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [28]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [28]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [28]),
        .O(\B_inter[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_12__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [28]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [28]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [28]),
        .O(\B_inter[28]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_12 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [29]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [29]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [29]),
        .O(\B_inter[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_12__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [29]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [29]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [29]),
        .O(\B_inter[29]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_12 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [2]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [2]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [2]),
        .O(\B_inter[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_12__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [2]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [2]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [2]),
        .O(\B_inter[2]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_12 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [30]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [30]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [30]),
        .O(\B_inter[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_12__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [30]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [30]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [30]),
        .O(\B_inter[30]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_12 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [31]),
        .I2(\B_inter_reg[16]_i_5_1 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [31]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_5__0_2 [31]),
        .O(\B_inter[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_12__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [31]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [31]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [31]),
        .O(\B_inter[31]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_12 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [3]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [3]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [3]),
        .O(\B_inter[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_12__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [3]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [3]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [3]),
        .O(\B_inter[3]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_12 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [4]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [4]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [4]),
        .O(\B_inter[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_12__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [4]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [4]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [4]),
        .O(\B_inter[4]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_12 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [5]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [5]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [5]),
        .O(\B_inter[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_12__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [5]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [5]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [5]),
        .O(\B_inter[5]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_12 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [6]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [6]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [6]),
        .O(\B_inter[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_12__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [6]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [6]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [6]),
        .O(\B_inter[6]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_12 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [7]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [7]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [7]),
        .O(\B_inter[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_12__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [7]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [7]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [7]),
        .O(\B_inter[7]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_12 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [8]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [8]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [8]),
        .O(\B_inter[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_12__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [8]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [8]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [8]),
        .O(\B_inter[8]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_12 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [9]),
        .I2(\B_inter_reg[0]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0_1 [9]),
        .I4(\B_inter_reg[16]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_2 [9]),
        .O(\B_inter[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_12__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_5__0_0 [9]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_5__0_1 [9]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_5__0_2 [9]),
        .O(\B_inter[9]_i_12__0_n_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  MUXF7 \B_inter_reg[0]_i_5 
       (.I0(\B_inter[0]_i_12_n_0 ),
        .I1(\B_inter_reg[0]_0 ),
        .O(\B_inter_reg[23]_0 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[0]_i_5__0 
       (.I0(\B_inter[0]_i_12__0_n_0 ),
        .I1(\B_inter_reg[0]_1 ),
        .O(\B_inter_reg[18]_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  MUXF7 \B_inter_reg[10]_i_5 
       (.I0(\B_inter[10]_i_12_n_0 ),
        .I1(\B_inter_reg[10]_0 ),
        .O(\B_inter_reg[23]_10 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[10]_i_5__0 
       (.I0(\B_inter[10]_i_12__0_n_0 ),
        .I1(\B_inter_reg[10]_1 ),
        .O(\B_inter_reg[18]_10 ),
        .S(Q[2]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  MUXF7 \B_inter_reg[11]_i_5 
       (.I0(\B_inter[11]_i_12_n_0 ),
        .I1(\B_inter_reg[11]_0 ),
        .O(\B_inter_reg[23]_11 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[11]_i_5__0 
       (.I0(\B_inter[11]_i_12__0_n_0 ),
        .I1(\B_inter_reg[11]_1 ),
        .O(\B_inter_reg[18]_11 ),
        .S(Q[2]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  MUXF7 \B_inter_reg[12]_i_5 
       (.I0(\B_inter[12]_i_12_n_0 ),
        .I1(\B_inter_reg[12]_0 ),
        .O(\B_inter_reg[23]_12 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[12]_i_5__0 
       (.I0(\B_inter[12]_i_12__0_n_0 ),
        .I1(\B_inter_reg[12]_1 ),
        .O(\B_inter_reg[18]_12 ),
        .S(Q[2]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  MUXF7 \B_inter_reg[13]_i_5 
       (.I0(\B_inter[13]_i_12_n_0 ),
        .I1(\B_inter_reg[13]_0 ),
        .O(\B_inter_reg[23]_13 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[13]_i_5__0 
       (.I0(\B_inter[13]_i_12__0_n_0 ),
        .I1(\B_inter_reg[13]_1 ),
        .O(\B_inter_reg[18]_13 ),
        .S(Q[2]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  MUXF7 \B_inter_reg[14]_i_5 
       (.I0(\B_inter[14]_i_12_n_0 ),
        .I1(\B_inter_reg[14]_0 ),
        .O(\B_inter_reg[23]_14 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[14]_i_5__0 
       (.I0(\B_inter[14]_i_12__0_n_0 ),
        .I1(\B_inter_reg[14]_1 ),
        .O(\B_inter_reg[18]_14 ),
        .S(Q[2]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  MUXF7 \B_inter_reg[15]_i_5 
       (.I0(\B_inter[15]_i_12_n_0 ),
        .I1(\B_inter_reg[15]_0 ),
        .O(\B_inter_reg[23]_15 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[15]_i_5__0 
       (.I0(\B_inter[15]_i_12__0_n_0 ),
        .I1(\B_inter_reg[15]_1 ),
        .O(\B_inter_reg[18]_15 ),
        .S(Q[2]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  MUXF7 \B_inter_reg[16]_i_5 
       (.I0(\B_inter[16]_i_12_n_0 ),
        .I1(\B_inter_reg[16]_0 ),
        .O(\B_inter_reg[23]_16 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[16]_i_5__0 
       (.I0(\B_inter[16]_i_12__0_n_0 ),
        .I1(\B_inter_reg[16]_1 ),
        .O(\B_inter_reg[18]_16 ),
        .S(Q[2]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  MUXF7 \B_inter_reg[17]_i_5 
       (.I0(\B_inter[17]_i_12_n_0 ),
        .I1(\B_inter_reg[17]_0 ),
        .O(\B_inter_reg[23]_17 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[17]_i_5__0 
       (.I0(\B_inter[17]_i_12__0_n_0 ),
        .I1(\B_inter_reg[17]_1 ),
        .O(\B_inter_reg[18]_17 ),
        .S(Q[2]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  MUXF7 \B_inter_reg[18]_i_5 
       (.I0(\B_inter[18]_i_12_n_0 ),
        .I1(\B_inter_reg[18]_32 ),
        .O(\B_inter_reg[23]_18 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[18]_i_5__0 
       (.I0(\B_inter[18]_i_12__0_n_0 ),
        .I1(\B_inter_reg[18]_33 ),
        .O(\B_inter_reg[18]_18 ),
        .S(Q[2]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  MUXF7 \B_inter_reg[19]_i_5 
       (.I0(\B_inter[19]_i_12_n_0 ),
        .I1(\B_inter_reg[19]_0 ),
        .O(\B_inter_reg[23]_19 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[19]_i_5__0 
       (.I0(\B_inter[19]_i_12__0_n_0 ),
        .I1(\B_inter_reg[19]_1 ),
        .O(\B_inter_reg[18]_19 ),
        .S(Q[2]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  MUXF7 \B_inter_reg[1]_i_5 
       (.I0(\B_inter[1]_i_12_n_0 ),
        .I1(\B_inter_reg[1]_0 ),
        .O(\B_inter_reg[23]_1 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[1]_i_5__0 
       (.I0(\B_inter[1]_i_12__0_n_0 ),
        .I1(\B_inter_reg[1]_1 ),
        .O(\B_inter_reg[18]_1 ),
        .S(Q[2]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  MUXF7 \B_inter_reg[20]_i_5 
       (.I0(\B_inter[20]_i_12_n_0 ),
        .I1(\B_inter_reg[20]_0 ),
        .O(\B_inter_reg[23]_20 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[20]_i_5__0 
       (.I0(\B_inter[20]_i_12__0_n_0 ),
        .I1(\B_inter_reg[20]_1 ),
        .O(\B_inter_reg[18]_20 ),
        .S(Q[2]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  MUXF7 \B_inter_reg[21]_i_5 
       (.I0(\B_inter[21]_i_12_n_0 ),
        .I1(\B_inter_reg[21]_0 ),
        .O(\B_inter_reg[23]_21 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[21]_i_5__0 
       (.I0(\B_inter[21]_i_12__0_n_0 ),
        .I1(\B_inter_reg[21]_1 ),
        .O(\B_inter_reg[18]_21 ),
        .S(Q[2]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  MUXF7 \B_inter_reg[22]_i_5 
       (.I0(\B_inter[22]_i_12_n_0 ),
        .I1(\B_inter_reg[22]_0 ),
        .O(\B_inter_reg[23]_22 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[22]_i_5__0 
       (.I0(\B_inter[22]_i_12__0_n_0 ),
        .I1(\B_inter_reg[22]_1 ),
        .O(\B_inter_reg[18]_22 ),
        .S(Q[2]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  MUXF7 \B_inter_reg[23]_i_5 
       (.I0(\B_inter[23]_i_12_n_0 ),
        .I1(\B_inter_reg[23]_32 ),
        .O(\B_inter_reg[23]_23 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[23]_i_5__0 
       (.I0(\B_inter[23]_i_12__0_n_0 ),
        .I1(\B_inter_reg[23]_33 ),
        .O(\B_inter_reg[18]_23 ),
        .S(Q[2]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  MUXF7 \B_inter_reg[24]_i_5 
       (.I0(\B_inter[24]_i_12_n_0 ),
        .I1(\B_inter_reg[24]_0 ),
        .O(\B_inter_reg[23]_24 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[24]_i_5__0 
       (.I0(\B_inter[24]_i_12__0_n_0 ),
        .I1(\B_inter_reg[24]_1 ),
        .O(\B_inter_reg[18]_24 ),
        .S(Q[2]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  MUXF7 \B_inter_reg[25]_i_5 
       (.I0(\B_inter[25]_i_12_n_0 ),
        .I1(\B_inter_reg[25]_0 ),
        .O(\B_inter_reg[23]_25 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[25]_i_5__0 
       (.I0(\B_inter[25]_i_12__0_n_0 ),
        .I1(\B_inter_reg[25]_1 ),
        .O(\B_inter_reg[18]_25 ),
        .S(Q[2]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  MUXF7 \B_inter_reg[26]_i_5 
       (.I0(\B_inter[26]_i_12_n_0 ),
        .I1(\B_inter_reg[26]_0 ),
        .O(\B_inter_reg[23]_26 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[26]_i_5__0 
       (.I0(\B_inter[26]_i_12__0_n_0 ),
        .I1(\B_inter_reg[26]_1 ),
        .O(\B_inter_reg[18]_26 ),
        .S(Q[2]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  MUXF7 \B_inter_reg[27]_i_5 
       (.I0(\B_inter[27]_i_12_n_0 ),
        .I1(\B_inter_reg[27]_0 ),
        .O(\B_inter_reg[23]_27 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[27]_i_5__0 
       (.I0(\B_inter[27]_i_12__0_n_0 ),
        .I1(\B_inter_reg[27]_1 ),
        .O(\B_inter_reg[18]_27 ),
        .S(Q[2]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  MUXF7 \B_inter_reg[28]_i_5 
       (.I0(\B_inter[28]_i_12_n_0 ),
        .I1(\B_inter_reg[28]_0 ),
        .O(\B_inter_reg[23]_28 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[28]_i_5__0 
       (.I0(\B_inter[28]_i_12__0_n_0 ),
        .I1(\B_inter_reg[28]_1 ),
        .O(\B_inter_reg[18]_28 ),
        .S(Q[2]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  MUXF7 \B_inter_reg[29]_i_5 
       (.I0(\B_inter[29]_i_12_n_0 ),
        .I1(\B_inter_reg[29]_0 ),
        .O(\B_inter_reg[23]_29 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[29]_i_5__0 
       (.I0(\B_inter[29]_i_12__0_n_0 ),
        .I1(\B_inter_reg[29]_1 ),
        .O(\B_inter_reg[18]_29 ),
        .S(Q[2]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  MUXF7 \B_inter_reg[2]_i_5 
       (.I0(\B_inter[2]_i_12_n_0 ),
        .I1(\B_inter_reg[2]_0 ),
        .O(\B_inter_reg[23]_2 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[2]_i_5__0 
       (.I0(\B_inter[2]_i_12__0_n_0 ),
        .I1(\B_inter_reg[2]_1 ),
        .O(\B_inter_reg[18]_2 ),
        .S(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  MUXF7 \B_inter_reg[30]_i_5 
       (.I0(\B_inter[30]_i_12_n_0 ),
        .I1(\B_inter_reg[30]_0 ),
        .O(\B_inter_reg[23]_30 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[30]_i_5__0 
       (.I0(\B_inter[30]_i_12__0_n_0 ),
        .I1(\B_inter_reg[30]_1 ),
        .O(\B_inter_reg[18]_30 ),
        .S(Q[2]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  MUXF7 \B_inter_reg[31]_i_5 
       (.I0(\B_inter[31]_i_12_n_0 ),
        .I1(\B_inter_reg[31]_0 ),
        .O(\B_inter_reg[23]_31 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[31]_i_5__0 
       (.I0(\B_inter[31]_i_12__0_n_0 ),
        .I1(\B_inter_reg[31]_1 ),
        .O(\B_inter_reg[18]_31 ),
        .S(Q[2]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  MUXF7 \B_inter_reg[3]_i_5 
       (.I0(\B_inter[3]_i_12_n_0 ),
        .I1(\B_inter_reg[3]_0 ),
        .O(\B_inter_reg[23]_3 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[3]_i_5__0 
       (.I0(\B_inter[3]_i_12__0_n_0 ),
        .I1(\B_inter_reg[3]_1 ),
        .O(\B_inter_reg[18]_3 ),
        .S(Q[2]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  MUXF7 \B_inter_reg[4]_i_5 
       (.I0(\B_inter[4]_i_12_n_0 ),
        .I1(\B_inter_reg[4]_0 ),
        .O(\B_inter_reg[23]_4 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[4]_i_5__0 
       (.I0(\B_inter[4]_i_12__0_n_0 ),
        .I1(\B_inter_reg[4]_1 ),
        .O(\B_inter_reg[18]_4 ),
        .S(Q[2]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  MUXF7 \B_inter_reg[5]_i_5 
       (.I0(\B_inter[5]_i_12_n_0 ),
        .I1(\B_inter_reg[5]_0 ),
        .O(\B_inter_reg[23]_5 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[5]_i_5__0 
       (.I0(\B_inter[5]_i_12__0_n_0 ),
        .I1(\B_inter_reg[5]_1 ),
        .O(\B_inter_reg[18]_5 ),
        .S(Q[2]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  MUXF7 \B_inter_reg[6]_i_5 
       (.I0(\B_inter[6]_i_12_n_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .O(\B_inter_reg[23]_6 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[6]_i_5__0 
       (.I0(\B_inter[6]_i_12__0_n_0 ),
        .I1(\B_inter_reg[6]_1 ),
        .O(\B_inter_reg[18]_6 ),
        .S(Q[2]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  MUXF7 \B_inter_reg[7]_i_5 
       (.I0(\B_inter[7]_i_12_n_0 ),
        .I1(\B_inter_reg[7]_0 ),
        .O(\B_inter_reg[23]_7 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[7]_i_5__0 
       (.I0(\B_inter[7]_i_12__0_n_0 ),
        .I1(\B_inter_reg[7]_1 ),
        .O(\B_inter_reg[18]_7 ),
        .S(Q[2]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  MUXF7 \B_inter_reg[8]_i_5 
       (.I0(\B_inter[8]_i_12_n_0 ),
        .I1(\B_inter_reg[8]_0 ),
        .O(\B_inter_reg[23]_8 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[8]_i_5__0 
       (.I0(\B_inter[8]_i_12__0_n_0 ),
        .I1(\B_inter_reg[8]_1 ),
        .O(\B_inter_reg[18]_8 ),
        .S(Q[2]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
  MUXF7 \B_inter_reg[9]_i_5 
       (.I0(\B_inter[9]_i_12_n_0 ),
        .I1(\B_inter_reg[9]_0 ),
        .O(\B_inter_reg[23]_9 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[9]_i_5__0 
       (.I0(\B_inter[9]_i_12__0_n_0 ),
        .I1(\B_inter_reg[9]_1 ),
        .O(\B_inter_reg[18]_9 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_32
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_33
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_34
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_35
   (\B_inter_reg[0]_0 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    Q,
    \B_inter_reg[0]_i_5 ,
    \B_inter_reg[31]_i_5__0 ,
    \B_inter_reg[0]_i_5_0 ,
    \B_inter_reg[31]_i_5__0_0 ,
    \B_inter_reg[16]_i_5 ,
    \B_inter_reg[16]_i_5_0 ,
    \B_inter_reg[17]_i_5 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[4]_0 ;
  output \B_inter_reg[5]_0 ;
  output \B_inter_reg[6]_0 ;
  output \B_inter_reg[7]_0 ;
  output \B_inter_reg[8]_0 ;
  output \B_inter_reg[9]_0 ;
  output \B_inter_reg[10]_0 ;
  output \B_inter_reg[11]_0 ;
  output \B_inter_reg[12]_0 ;
  output \B_inter_reg[13]_0 ;
  output \B_inter_reg[14]_0 ;
  output \B_inter_reg[15]_0 ;
  output \B_inter_reg[16]_0 ;
  output \B_inter_reg[17]_0 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[19]_0 ;
  output \B_inter_reg[20]_0 ;
  output \B_inter_reg[21]_0 ;
  output \B_inter_reg[22]_0 ;
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[24]_0 ;
  output \B_inter_reg[25]_0 ;
  output \B_inter_reg[26]_0 ;
  output \B_inter_reg[27]_0 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[30]_0 ;
  output \B_inter_reg[31]_0 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[2]_1 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter_reg[4]_1 ;
  output \B_inter_reg[5]_1 ;
  output \B_inter_reg[6]_1 ;
  output \B_inter_reg[7]_1 ;
  output \B_inter_reg[8]_1 ;
  output \B_inter_reg[9]_1 ;
  output \B_inter_reg[10]_1 ;
  output \B_inter_reg[11]_1 ;
  output \B_inter_reg[12]_1 ;
  output \B_inter_reg[13]_1 ;
  output \B_inter_reg[14]_1 ;
  output \B_inter_reg[15]_1 ;
  output \B_inter_reg[16]_1 ;
  output \B_inter_reg[17]_1 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[19]_1 ;
  output \B_inter_reg[20]_1 ;
  output \B_inter_reg[21]_1 ;
  output \B_inter_reg[22]_1 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[24]_1 ;
  output \B_inter_reg[25]_1 ;
  output \B_inter_reg[26]_1 ;
  output \B_inter_reg[27]_1 ;
  output \B_inter_reg[28]_1 ;
  output \B_inter_reg[29]_1 ;
  output \B_inter_reg[30]_1 ;
  output \B_inter_reg[31]_1 ;
  input [31:0]Q;
  input \B_inter_reg[0]_i_5 ;
  input [31:0]\B_inter_reg[31]_i_5__0 ;
  input \B_inter_reg[0]_i_5_0 ;
  input [31:0]\B_inter_reg[31]_i_5__0_0 ;
  input \B_inter_reg[16]_i_5 ;
  input \B_inter_reg[16]_i_5_0 ;
  input [2:0]\B_inter_reg[17]_i_5 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_5 ;
  wire \B_inter_reg[0]_i_5_0 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_5 ;
  wire \B_inter_reg[16]_i_5_0 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire [2:0]\B_inter_reg[17]_i_5 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_5__0 ;
  wire [31:0]\B_inter_reg[31]_i_5__0_0 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_13 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [0]),
        .I4(\B_inter_reg[0]_i_5_0 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [0]),
        .O(\B_inter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_13__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [0]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [0]),
        .O(\B_inter_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_13 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [10]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [10]),
        .O(\B_inter_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_13__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [10]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [10]),
        .O(\B_inter_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_13 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [11]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [11]),
        .O(\B_inter_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_13__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [11]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [11]),
        .O(\B_inter_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_13 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [12]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [12]),
        .O(\B_inter_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_13__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [12]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [12]),
        .O(\B_inter_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_13 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [13]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [13]),
        .O(\B_inter_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_13__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [13]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [13]),
        .O(\B_inter_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_13 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [14]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [14]),
        .O(\B_inter_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_13__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [14]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [14]),
        .O(\B_inter_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_13 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [15]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [15]),
        .O(\B_inter_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_13__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [15]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [15]),
        .O(\B_inter_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_13 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [16]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [16]),
        .O(\B_inter_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_13__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [16]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [16]),
        .O(\B_inter_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_13 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [17]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [17]),
        .O(\B_inter_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_13__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [17]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [17]),
        .O(\B_inter_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_13 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [18]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [18]),
        .O(\B_inter_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_13__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [18]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [18]),
        .O(\B_inter_reg[18]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_13 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [19]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [19]),
        .O(\B_inter_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_13__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [19]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [19]),
        .O(\B_inter_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_13 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [1]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [1]),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_13__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [1]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [1]),
        .O(\B_inter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_13 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [20]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [20]),
        .O(\B_inter_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_13__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [20]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [20]),
        .O(\B_inter_reg[20]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_13 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [21]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [21]),
        .O(\B_inter_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_13__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [21]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [21]),
        .O(\B_inter_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_13 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [22]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [22]),
        .O(\B_inter_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_13__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [22]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [22]),
        .O(\B_inter_reg[22]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_13 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [23]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [23]),
        .O(\B_inter_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_13__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [23]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [23]),
        .O(\B_inter_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_13 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [24]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [24]),
        .O(\B_inter_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_13__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [24]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [24]),
        .O(\B_inter_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_13 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [25]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [25]),
        .O(\B_inter_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_13__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [25]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [25]),
        .O(\B_inter_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_13 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [26]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [26]),
        .O(\B_inter_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_13__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [26]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [26]),
        .O(\B_inter_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_13 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [27]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [27]),
        .O(\B_inter_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_13__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [27]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [27]),
        .O(\B_inter_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_13 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [28]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [28]),
        .O(\B_inter_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_13__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [28]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [28]),
        .O(\B_inter_reg[28]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_13 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [29]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [29]),
        .O(\B_inter_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_13__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [29]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [29]),
        .O(\B_inter_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_13 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [2]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [2]),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_13__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [2]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [2]),
        .O(\B_inter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_13 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [30]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [30]),
        .O(\B_inter_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_13__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [30]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [30]),
        .O(\B_inter_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_13 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[16]_i_5_0 ),
        .I3(\B_inter_reg[31]_i_5__0 [31]),
        .I4(\B_inter_reg[17]_i_5 [2]),
        .I5(\B_inter_reg[31]_i_5__0_0 [31]),
        .O(\B_inter_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_13__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [31]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [31]),
        .O(\B_inter_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_13 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [3]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [3]),
        .O(\B_inter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_13__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [3]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [3]),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_13 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [4]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [4]),
        .O(\B_inter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_13__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [4]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [4]),
        .O(\B_inter_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_13 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [5]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [5]),
        .O(\B_inter_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_13__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [5]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [5]),
        .O(\B_inter_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_13 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [6]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [6]),
        .O(\B_inter_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_13__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [6]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [6]),
        .O(\B_inter_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_13 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [7]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [7]),
        .O(\B_inter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_13__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [7]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [7]),
        .O(\B_inter_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_13 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [8]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [8]),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_13__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [8]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [8]),
        .O(\B_inter_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_13 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[0]_i_5 ),
        .I3(\B_inter_reg[31]_i_5__0 [9]),
        .I4(\B_inter_reg[16]_i_5 ),
        .I5(\B_inter_reg[31]_i_5__0_0 [9]),
        .O(\B_inter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_13__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\B_inter_reg[17]_i_5 [1]),
        .I3(\B_inter_reg[31]_i_5__0 [9]),
        .I4(\B_inter_reg[17]_i_5 [0]),
        .I5(\B_inter_reg[31]_i_5__0_0 [9]),
        .O(\B_inter_reg[9]_1 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_36
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_37
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_4
   (Q,
    \B_inter_reg[31]_0 ,
    MemoryDataIn,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]\B_inter_reg[31]_0 ;
  input [31:0]MemoryDataIn;
  input CLK;
  input RST;

  wire [0:0]\B_inter_reg[31]_0 ;
  wire CLK;
  wire [31:0]MemoryDataIn;
  wire [31:0]Q;
  wire RST;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(\B_inter_reg[31]_0 ),
        .CLR(RST),
        .D(MemoryDataIn[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_5
   (\B_inter_reg[8]_0 ,
    ALU_in1,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[0]_2 ,
    \B_inter_reg[0]_3 ,
    \B_inter_reg[0]_4 ,
    \B_inter_reg[0]_5 ,
    \B_inter_reg[0]_6 ,
    \B_inter_reg[0]_7 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[0]_8 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[0]_9 ,
    \B_inter_reg[0]_10 ,
    \B_inter_reg[0]_11 ,
    \B_inter_reg[0]_12 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[0]_13 ,
    \B_inter_reg[0]_14 ,
    \B_inter_reg[0]_15 ,
    \B_inter_reg[0]_16 ,
    \B_inter_reg[0]_17 ,
    \B_inter_reg[0]_18 ,
    \B_inter_reg[0]_19 ,
    \B_inter_reg[0]_20 ,
    \B_inter_reg[31]_1 ,
    \B_inter_reg[0]_21 ,
    \B_inter_reg[0]_22 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[1]_2 ,
    \B_inter_reg[0]_23 ,
    \B_inter_reg[1]_3 ,
    \B_inter_reg[0]_24 ,
    \B_inter_reg[0]_25 ,
    \B_inter_reg[0]_26 ,
    \B_inter_reg[0]_27 ,
    \B_inter_reg[19]_0 ,
    \B_inter[24]_i_6__2 ,
    \B_inter_reg[6]_0 ,
    \B_inter[24]_i_6__2_0 ,
    \B_inter[24]_i_6__2_1 ,
    \B_inter[24]_i_6__2_2 ,
    \B_inter[24]_i_6__2_3 ,
    \B_inter[24]_i_6__2_4 ,
    \B_inter[24]_i_6__2_5 ,
    \B_inter[24]_i_6__2_6 ,
    \B_inter[24]_i_6__2_7 ,
    \B_inter[24]_i_6__2_8 ,
    \B_inter[24]_i_6__2_9 ,
    \B_inter[24]_i_6__2_10 ,
    \B_inter[24]_i_6__2_11 ,
    \B_inter[24]_i_6__2_12 ,
    \B_inter[24]_i_6__2_13 ,
    \B_inter[24]_i_6__2_14 ,
    \B_inter_reg[3]_i_24 ,
    \B_inter_reg[3]_i_24_0 ,
    \B_inter_reg[3]_i_24_1 ,
    \B_inter_reg[7]_i_24 ,
    \B_inter_reg[7]_i_24_0 ,
    \B_inter_reg[7]_i_24_1 ,
    \B_inter_reg[7]_i_24_2 ,
    \B_inter_reg[11]_i_24 ,
    \B_inter_reg[11]_i_24_0 ,
    \B_inter_reg[11]_i_24_1 ,
    \B_inter_reg[11]_i_24_2 ,
    \B_inter_reg[15]_i_24 ,
    \B_inter_reg[15]_i_24_0 ,
    \B_inter_reg[15]_i_24_1 ,
    \B_inter_reg[15]_i_24_2 ,
    \B_inter_reg[19]_i_24 ,
    \B_inter_reg[19]_i_24_0 ,
    \B_inter_reg[19]_i_24_1 ,
    \B_inter_reg[19]_i_24_2 ,
    \B_inter_reg[23]_i_24 ,
    \B_inter_reg[23]_i_24_0 ,
    \B_inter_reg[23]_i_24_1 ,
    \B_inter_reg[23]_i_24_2 ,
    \B_inter_reg[27]_i_23 ,
    \B_inter_reg[27]_i_23_0 ,
    \B_inter_reg[27]_i_23_1 ,
    \B_inter_reg[27]_i_23_2 ,
    \B_inter_reg[0]_28 ,
    \B_inter_reg[2]_2 ,
    \B_inter_reg[0]_29 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[1]_4 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[7]_2 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[2]_3 ,
    \B_inter_reg[7]_3 ,
    \B_inter_reg[7]_4 ,
    \B_inter_reg[7]_5 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[7]_6 ,
    \B_inter_reg[7]_7 ,
    \B_inter_reg[7]_8 ,
    \B_inter_reg[7]_9 ,
    \B_inter_reg[7]_10 ,
    \B_inter_reg[7]_11 ,
    \B_inter_reg[7]_12 ,
    \B_inter_reg[7]_13 ,
    \B_inter_reg[7]_14 ,
    \B_inter_reg[7]_15 ,
    \B_inter_reg[7]_16 ,
    \B_inter_reg[7]_17 ,
    \B_inter_reg[7]_18 ,
    \B_inter_reg[8]_2 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[7]_19 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_2 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[7]_20 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[7]_21 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[7]_22 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[7]_23 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[28]_2 ,
    \B_inter_reg[7]_24 ,
    \B_inter_reg[29]_2 ,
    data12,
    \B_inter_reg[7]_25 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[28]_3 ,
    \B_inter_reg[7]_26 ,
    \B_inter_reg[7]_27 ,
    \B_inter_reg[7]_28 ,
    \B_inter_reg[31]_3 ,
    \B_inter_reg[29]_3 ,
    \B_inter_reg[7]_29 ,
    \B_inter_reg[7]_30 ,
    \B_inter_reg[7]_31 ,
    \B_inter_reg[7]_32 ,
    \B_inter_reg[7]_33 ,
    \B_inter_reg[7]_34 ,
    \B_inter_reg[7]_35 ,
    \B_inter_reg[7]_36 ,
    \B_inter_reg[7]_37 ,
    \B_inter_reg[7]_38 ,
    \B_inter_reg[23]_0 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[7]_39 ,
    \B_inter_reg[7]_40 ,
    \B_inter_reg[7]_41 ,
    \B_inter_reg[7]_42 ,
    \B_inter_reg[7]_43 ,
    \B_inter_reg[7]_44 ,
    \B_inter_reg[29]_4 ,
    \B_inter_reg[30]_2 ,
    \B_inter_reg[7]_45 ,
    \B_inter_reg[7]_46 ,
    \B_inter_reg[31]_4 ,
    \B_inter_reg[3]_2 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[26]_2 ,
    \B_inter_reg[3]_3 ,
    \B_inter_reg[4]_2 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[19]_2 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[26]_3 ,
    \B_inter_reg[3]_4 ,
    \B_inter_reg[4]_3 ,
    \B_inter_reg[15]_2 ,
    \B_inter_reg[19]_3 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[26]_4 ,
    \B_inter_reg[3]_5 ,
    \B_inter_reg[4]_4 ,
    \B_inter_reg[15]_3 ,
    \B_inter_reg[19]_4 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[26]_5 ,
    ALU_in2,
    \B_inter[2]_i_3__0 ,
    \B_inter[2]_i_3__0_0 ,
    SHAMT_sig,
    \B_inter[8]_i_14_0 ,
    \B_inter[2]_i_6__2_0 ,
    Q,
    \B_inter_reg[0]_i_24 ,
    \B_inter_reg[0]_i_24_0 ,
    \B_inter[19]_i_18 ,
    \B_inter[27]_i_2__0 ,
    \B_inter_reg[28]_4 ,
    \B_inter_reg[28]_5 ,
    \B_inter_reg[28]_6 ,
    \B_inter_reg[29]_5 ,
    \B_inter[1]_i_4 ,
    \B_inter[1]_i_4_0 ,
    \B_inter[18]_i_36_0 ,
    \B_inter[0]_i_12__1 ,
    \B_inter[13]_i_14_0 ,
    \B_inter[18]_i_36_1 ,
    \B_inter[2]_i_12__1 ,
    \B_inter_reg[7]_47 ,
    \B_inter_reg[7]_48 ,
    \B_inter_reg[7]_49 ,
    \B_inter_reg[7]_50 ,
    \B_inter_reg[8]_3 ,
    \B_inter_reg[8]_4 ,
    \B_inter_reg[9]_2 ,
    \B_inter_reg[9]_3 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[10]_2 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[11]_2 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[12]_2 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_4 ,
    \B_inter_reg[15]_5 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[19]_5 ,
    \B_inter_reg[19]_6 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[22]_1 ,
    \B_inter[27]_i_2__0_0 ,
    \B_inter[27]_i_2__0_1 ,
    \B_inter[27]_i_2__0_2 ,
    \B_inter[27]_i_2__0_3 ,
    \B_inter[27]_i_24 ,
    \B_inter[4]_i_2 ,
    shift_sig,
    \B_inter[3]_i_2 ,
    \B_inter[8]_i_14_1 ,
    \B_inter[5]_i_2 ,
    \B_inter[6]_i_2 ,
    \B_inter[7]_i_2_0 ,
    \B_inter[8]_i_2_0 ,
    \B_inter[7]_i_2_1 ,
    \B_inter[8]_i_2_1 ,
    \B_inter[10]_i_2_0 ,
    \B_inter[8]_i_2_2 ,
    \B_inter[11]_i_2_0 ,
    \B_inter[12]_i_2_0 ,
    \B_inter[13]_i_2_0 ,
    \B_inter[14]_i_2_0 ,
    \B_inter[15]_i_2_0 ,
    \B_inter[16]_i_2_0 ,
    \B_inter[17]_i_2_0 ,
    \B_inter[18]_i_2_0 ,
    \B_inter[19]_i_2_0 ,
    \B_inter[20]_i_2_0 ,
    \B_inter[21]_i_2_0 ,
    \B_inter[22]_i_2_0 ,
    \B_inter[22]_i_2_1 ,
    \B_inter_reg[30]_3 ,
    \B_inter_reg[30]_4 ,
    \B_inter_reg[31]_5 ,
    \B_inter[9]_i_2_0 ,
    \B_inter[10]_i_2_1 ,
    \B_inter[11]_i_2_1 ,
    \B_inter[12]_i_2_1 ,
    \B_inter[13]_i_2_1 ,
    \B_inter[14]_i_2_1 ,
    \B_inter[15]_i_2_1 ,
    \B_inter[16]_i_2_1 ,
    \B_inter[17]_i_2_1 ,
    \B_inter[18]_i_2_1 ,
    \B_inter[19]_i_2_1 ,
    \B_inter[20]_i_2_1 ,
    \B_inter[21]_i_2_1 ,
    \B_inter[22]_i_2_2 ,
    \B_inter[23]_i_2 ,
    \B_inter[24]_i_2 ,
    \B_inter[25]_i_2 ,
    \B_inter[26]_i_2 ,
    \B_inter[27]_i_3__0 ,
    \B_inter[27]_i_3__0_0 ,
    \B_inter_reg[3]_i_22 ,
    E,
    D,
    CLK,
    RST);
  output \B_inter_reg[8]_0 ;
  output [31:0]ALU_in1;
  output \B_inter_reg[9]_0 ;
  output \B_inter_reg[4]_0 ;
  output [0:0]\B_inter_reg[31]_0 ;
  output \B_inter_reg[0]_0 ;
  output \B_inter_reg[0]_1 ;
  output \B_inter_reg[0]_2 ;
  output \B_inter_reg[0]_3 ;
  output \B_inter_reg[0]_4 ;
  output \B_inter_reg[0]_5 ;
  output \B_inter_reg[0]_6 ;
  output \B_inter_reg[0]_7 ;
  output \B_inter_reg[28]_0 ;
  output \B_inter_reg[0]_8 ;
  output \B_inter_reg[29]_0 ;
  output \B_inter_reg[0]_9 ;
  output \B_inter_reg[0]_10 ;
  output \B_inter_reg[0]_11 ;
  output \B_inter_reg[0]_12 ;
  output \B_inter_reg[2]_0 ;
  output \B_inter_reg[2]_1 ;
  output \B_inter_reg[0]_13 ;
  output \B_inter_reg[0]_14 ;
  output \B_inter_reg[0]_15 ;
  output \B_inter_reg[0]_16 ;
  output \B_inter_reg[0]_17 ;
  output \B_inter_reg[0]_18 ;
  output \B_inter_reg[0]_19 ;
  output \B_inter_reg[0]_20 ;
  output [31:0]\B_inter_reg[31]_1 ;
  output \B_inter_reg[0]_21 ;
  output \B_inter_reg[0]_22 ;
  output \B_inter_reg[1]_0 ;
  output \B_inter_reg[1]_1 ;
  output \B_inter_reg[1]_2 ;
  output \B_inter_reg[0]_23 ;
  output \B_inter_reg[1]_3 ;
  output \B_inter_reg[0]_24 ;
  output \B_inter_reg[0]_25 ;
  output \B_inter_reg[0]_26 ;
  output \B_inter_reg[0]_27 ;
  output \B_inter_reg[19]_0 ;
  output \B_inter[24]_i_6__2 ;
  output [8:0]\B_inter_reg[6]_0 ;
  output \B_inter[24]_i_6__2_0 ;
  output \B_inter[24]_i_6__2_1 ;
  output \B_inter[24]_i_6__2_2 ;
  output \B_inter[24]_i_6__2_3 ;
  output \B_inter[24]_i_6__2_4 ;
  output \B_inter[24]_i_6__2_5 ;
  output \B_inter[24]_i_6__2_6 ;
  output \B_inter[24]_i_6__2_7 ;
  output \B_inter[24]_i_6__2_8 ;
  output \B_inter[24]_i_6__2_9 ;
  output \B_inter[24]_i_6__2_10 ;
  output \B_inter[24]_i_6__2_11 ;
  output \B_inter[24]_i_6__2_12 ;
  output \B_inter[24]_i_6__2_13 ;
  output \B_inter[24]_i_6__2_14 ;
  output \B_inter_reg[3]_i_24 ;
  output \B_inter_reg[3]_i_24_0 ;
  output \B_inter_reg[3]_i_24_1 ;
  output \B_inter_reg[7]_i_24 ;
  output \B_inter_reg[7]_i_24_0 ;
  output \B_inter_reg[7]_i_24_1 ;
  output \B_inter_reg[7]_i_24_2 ;
  output \B_inter_reg[11]_i_24 ;
  output \B_inter_reg[11]_i_24_0 ;
  output \B_inter_reg[11]_i_24_1 ;
  output \B_inter_reg[11]_i_24_2 ;
  output \B_inter_reg[15]_i_24 ;
  output \B_inter_reg[15]_i_24_0 ;
  output \B_inter_reg[15]_i_24_1 ;
  output \B_inter_reg[15]_i_24_2 ;
  output \B_inter_reg[19]_i_24 ;
  output \B_inter_reg[19]_i_24_0 ;
  output \B_inter_reg[19]_i_24_1 ;
  output \B_inter_reg[19]_i_24_2 ;
  output \B_inter_reg[23]_i_24 ;
  output \B_inter_reg[23]_i_24_0 ;
  output \B_inter_reg[23]_i_24_1 ;
  output \B_inter_reg[23]_i_24_2 ;
  output \B_inter_reg[27]_i_23 ;
  output \B_inter_reg[27]_i_23_0 ;
  output \B_inter_reg[27]_i_23_1 ;
  output \B_inter_reg[27]_i_23_2 ;
  output \B_inter_reg[0]_28 ;
  output \B_inter_reg[2]_2 ;
  output \B_inter_reg[0]_29 ;
  output \B_inter_reg[7]_0 ;
  output \B_inter_reg[3]_0 ;
  output \B_inter_reg[1]_4 ;
  output \B_inter_reg[7]_1 ;
  output \B_inter_reg[7]_2 ;
  output \B_inter_reg[8]_1 ;
  output \B_inter_reg[2]_3 ;
  output \B_inter_reg[7]_3 ;
  output \B_inter_reg[7]_4 ;
  output \B_inter_reg[7]_5 ;
  output \B_inter_reg[3]_1 ;
  output \B_inter_reg[7]_6 ;
  output \B_inter_reg[7]_7 ;
  output \B_inter_reg[7]_8 ;
  output \B_inter_reg[7]_9 ;
  output \B_inter_reg[7]_10 ;
  output \B_inter_reg[7]_11 ;
  output \B_inter_reg[7]_12 ;
  output \B_inter_reg[7]_13 ;
  output \B_inter_reg[7]_14 ;
  output \B_inter_reg[7]_15 ;
  output \B_inter_reg[7]_16 ;
  output \B_inter_reg[7]_17 ;
  output \B_inter_reg[7]_18 ;
  output \B_inter_reg[8]_2 ;
  output \B_inter_reg[9]_1 ;
  output \B_inter_reg[24]_0 ;
  output \B_inter_reg[7]_19 ;
  output \B_inter_reg[25]_0 ;
  output \B_inter_reg[26]_0 ;
  output \B_inter_reg[27]_0 ;
  output \B_inter_reg[28]_1 ;
  output \B_inter_reg[29]_1 ;
  output \B_inter_reg[30]_0 ;
  output \B_inter_reg[31]_2 ;
  output \B_inter_reg[10]_0 ;
  output \B_inter_reg[7]_20 ;
  output \B_inter_reg[11]_0 ;
  output \B_inter_reg[7]_21 ;
  output \B_inter_reg[12]_0 ;
  output \B_inter_reg[7]_22 ;
  output \B_inter_reg[5]_0 ;
  output \B_inter_reg[7]_23 ;
  output \B_inter_reg[6]_1 ;
  output \B_inter_reg[28]_2 ;
  output \B_inter_reg[7]_24 ;
  output \B_inter_reg[29]_2 ;
  output [1:0]data12;
  output \B_inter_reg[7]_25 ;
  output \B_inter_reg[30]_1 ;
  output \B_inter_reg[28]_3 ;
  output \B_inter_reg[7]_26 ;
  output \B_inter_reg[7]_27 ;
  output \B_inter_reg[7]_28 ;
  output \B_inter_reg[31]_3 ;
  output \B_inter_reg[29]_3 ;
  output \B_inter_reg[7]_29 ;
  output \B_inter_reg[7]_30 ;
  output \B_inter_reg[7]_31 ;
  output \B_inter_reg[7]_32 ;
  output \B_inter_reg[7]_33 ;
  output \B_inter_reg[7]_34 ;
  output \B_inter_reg[7]_35 ;
  output \B_inter_reg[7]_36 ;
  output \B_inter_reg[7]_37 ;
  output \B_inter_reg[7]_38 ;
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[24]_1 ;
  output \B_inter_reg[25]_1 ;
  output \B_inter_reg[26]_1 ;
  output \B_inter_reg[7]_39 ;
  output \B_inter_reg[7]_40 ;
  output \B_inter_reg[7]_41 ;
  output \B_inter_reg[7]_42 ;
  output \B_inter_reg[7]_43 ;
  output \B_inter_reg[7]_44 ;
  output \B_inter_reg[29]_4 ;
  output \B_inter_reg[30]_2 ;
  output \B_inter_reg[7]_45 ;
  output \B_inter_reg[7]_46 ;
  output [0:0]\B_inter_reg[31]_4 ;
  output [3:0]\B_inter_reg[3]_2 ;
  output [0:0]\B_inter_reg[4]_1 ;
  output [0:0]\B_inter_reg[15]_0 ;
  output [2:0]\B_inter_reg[19]_1 ;
  output [1:0]\B_inter_reg[23]_1 ;
  output [1:0]\B_inter_reg[26]_2 ;
  output [3:0]\B_inter_reg[3]_3 ;
  output [0:0]\B_inter_reg[4]_2 ;
  output [0:0]\B_inter_reg[15]_1 ;
  output [2:0]\B_inter_reg[19]_2 ;
  output [1:0]\B_inter_reg[23]_2 ;
  output [1:0]\B_inter_reg[26]_3 ;
  output [3:0]\B_inter_reg[3]_4 ;
  output [0:0]\B_inter_reg[4]_3 ;
  output [0:0]\B_inter_reg[15]_2 ;
  output [2:0]\B_inter_reg[19]_3 ;
  output [1:0]\B_inter_reg[23]_3 ;
  output [1:0]\B_inter_reg[26]_4 ;
  output [3:0]\B_inter_reg[3]_5 ;
  output [0:0]\B_inter_reg[4]_4 ;
  output [0:0]\B_inter_reg[15]_3 ;
  output [2:0]\B_inter_reg[19]_4 ;
  output [1:0]\B_inter_reg[23]_4 ;
  output [1:0]\B_inter_reg[26]_5 ;
  input [6:0]ALU_in2;
  input \B_inter[2]_i_3__0 ;
  input \B_inter[2]_i_3__0_0 ;
  input [4:0]SHAMT_sig;
  input \B_inter[8]_i_14_0 ;
  input \B_inter[2]_i_6__2_0 ;
  input [1:0]Q;
  input \B_inter_reg[0]_i_24 ;
  input \B_inter_reg[0]_i_24_0 ;
  input \B_inter[19]_i_18 ;
  input [1:0]\B_inter[27]_i_2__0 ;
  input \B_inter_reg[28]_4 ;
  input \B_inter_reg[28]_5 ;
  input \B_inter_reg[28]_6 ;
  input \B_inter_reg[29]_5 ;
  input \B_inter[1]_i_4 ;
  input \B_inter[1]_i_4_0 ;
  input \B_inter[18]_i_36_0 ;
  input [31:0]\B_inter[0]_i_12__1 ;
  input \B_inter[13]_i_14_0 ;
  input \B_inter[18]_i_36_1 ;
  input \B_inter[2]_i_12__1 ;
  input \B_inter_reg[7]_47 ;
  input \B_inter_reg[7]_48 ;
  input \B_inter_reg[7]_49 ;
  input \B_inter_reg[7]_50 ;
  input \B_inter_reg[8]_3 ;
  input \B_inter_reg[8]_4 ;
  input \B_inter_reg[9]_2 ;
  input \B_inter_reg[9]_3 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[10]_2 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[11]_2 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[12]_2 ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[15]_4 ;
  input \B_inter_reg[15]_5 ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[18]_0 ;
  input \B_inter_reg[18]_1 ;
  input \B_inter_reg[19]_5 ;
  input \B_inter_reg[19]_6 ;
  input \B_inter_reg[20]_0 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[22]_0 ;
  input \B_inter_reg[22]_1 ;
  input [26:0]\B_inter[27]_i_2__0_0 ;
  input [26:0]\B_inter[27]_i_2__0_1 ;
  input [26:0]\B_inter[27]_i_2__0_2 ;
  input [26:0]\B_inter[27]_i_2__0_3 ;
  input \B_inter[27]_i_24 ;
  input \B_inter[4]_i_2 ;
  input shift_sig;
  input \B_inter[3]_i_2 ;
  input \B_inter[8]_i_14_1 ;
  input \B_inter[5]_i_2 ;
  input \B_inter[6]_i_2 ;
  input \B_inter[7]_i_2_0 ;
  input \B_inter[8]_i_2_0 ;
  input \B_inter[7]_i_2_1 ;
  input \B_inter[8]_i_2_1 ;
  input \B_inter[10]_i_2_0 ;
  input \B_inter[8]_i_2_2 ;
  input \B_inter[11]_i_2_0 ;
  input \B_inter[12]_i_2_0 ;
  input \B_inter[13]_i_2_0 ;
  input \B_inter[14]_i_2_0 ;
  input \B_inter[15]_i_2_0 ;
  input \B_inter[16]_i_2_0 ;
  input \B_inter[17]_i_2_0 ;
  input \B_inter[18]_i_2_0 ;
  input \B_inter[19]_i_2_0 ;
  input \B_inter[20]_i_2_0 ;
  input \B_inter[21]_i_2_0 ;
  input \B_inter[22]_i_2_0 ;
  input \B_inter[22]_i_2_1 ;
  input \B_inter_reg[30]_3 ;
  input \B_inter_reg[30]_4 ;
  input \B_inter_reg[31]_5 ;
  input \B_inter[9]_i_2_0 ;
  input \B_inter[10]_i_2_1 ;
  input \B_inter[11]_i_2_1 ;
  input \B_inter[12]_i_2_1 ;
  input \B_inter[13]_i_2_1 ;
  input \B_inter[14]_i_2_1 ;
  input \B_inter[15]_i_2_1 ;
  input \B_inter[16]_i_2_1 ;
  input \B_inter[17]_i_2_1 ;
  input \B_inter[18]_i_2_1 ;
  input \B_inter[19]_i_2_1 ;
  input \B_inter[20]_i_2_1 ;
  input \B_inter[21]_i_2_1 ;
  input \B_inter[22]_i_2_2 ;
  input \B_inter[23]_i_2 ;
  input \B_inter[24]_i_2 ;
  input \B_inter[25]_i_2 ;
  input \B_inter[26]_i_2 ;
  input \B_inter[27]_i_3__0 ;
  input \B_inter[27]_i_3__0_0 ;
  input \B_inter_reg[3]_i_22 ;
  input [0:0]E;
  input [31:0]D;
  input CLK;
  input RST;

  wire [31:0]ALU_in1;
  wire [6:0]ALU_in2;
  wire [22:7]\ALUunit/data13 ;
  wire [22:7]\ALUunit/data14 ;
  wire [31:0]\B_inter[0]_i_12__1 ;
  wire \B_inter[0]_i_17_n_0 ;
  wire \B_inter[10]_i_22_n_0 ;
  wire \B_inter[10]_i_24_n_0 ;
  wire \B_inter[10]_i_28_n_0 ;
  wire \B_inter[10]_i_2_0 ;
  wire \B_inter[10]_i_2_1 ;
  wire \B_inter[11]_i_26_n_0 ;
  wire \B_inter[11]_i_28_n_0 ;
  wire \B_inter[11]_i_2_0 ;
  wire \B_inter[11]_i_2_1 ;
  wire \B_inter[11]_i_30_n_0 ;
  wire \B_inter[11]_i_54_n_0 ;
  wire \B_inter[11]_i_55_n_0 ;
  wire \B_inter[12]_i_22_n_0 ;
  wire \B_inter[12]_i_24_n_0 ;
  wire \B_inter[12]_i_26_n_0 ;
  wire \B_inter[12]_i_29_n_0 ;
  wire \B_inter[12]_i_2_0 ;
  wire \B_inter[12]_i_2_1 ;
  wire \B_inter[13]_i_14_0 ;
  wire \B_inter[13]_i_22_n_0 ;
  wire \B_inter[13]_i_24_n_0 ;
  wire \B_inter[13]_i_26_n_0 ;
  wire \B_inter[13]_i_2_0 ;
  wire \B_inter[13]_i_2_1 ;
  wire \B_inter[13]_i_30_n_0 ;
  wire \B_inter[14]_i_22_n_0 ;
  wire \B_inter[14]_i_24_n_0 ;
  wire \B_inter[14]_i_26_n_0 ;
  wire \B_inter[14]_i_2_0 ;
  wire \B_inter[14]_i_2_1 ;
  wire \B_inter[14]_i_30_n_0 ;
  wire \B_inter[15]_i_27_n_0 ;
  wire \B_inter[15]_i_29_n_0 ;
  wire \B_inter[15]_i_2_0 ;
  wire \B_inter[15]_i_2_1 ;
  wire \B_inter[15]_i_32_n_0 ;
  wire \B_inter[15]_i_33_n_0 ;
  wire \B_inter[15]_i_57_n_0 ;
  wire \B_inter[15]_i_59_n_0 ;
  wire \B_inter[16]_i_23_n_0 ;
  wire \B_inter[16]_i_25_n_0 ;
  wire \B_inter[16]_i_28_n_0 ;
  wire \B_inter[16]_i_29_n_0 ;
  wire \B_inter[16]_i_2_0 ;
  wire \B_inter[16]_i_2_1 ;
  wire \B_inter[16]_i_31_n_0 ;
  wire \B_inter[16]_i_33_n_0 ;
  wire \B_inter[16]_i_35_n_0 ;
  wire \B_inter[17]_i_23_n_0 ;
  wire \B_inter[17]_i_25_n_0 ;
  wire \B_inter[17]_i_28_n_0 ;
  wire \B_inter[17]_i_29_n_0 ;
  wire \B_inter[17]_i_2_0 ;
  wire \B_inter[17]_i_2_1 ;
  wire \B_inter[17]_i_31_n_0 ;
  wire \B_inter[17]_i_33_n_0 ;
  wire \B_inter[17]_i_35_n_0 ;
  wire \B_inter[18]_i_24_n_0 ;
  wire \B_inter[18]_i_25_n_0 ;
  wire \B_inter[18]_i_27_n_0 ;
  wire \B_inter[18]_i_2_0 ;
  wire \B_inter[18]_i_2_1 ;
  wire \B_inter[18]_i_30_n_0 ;
  wire \B_inter[18]_i_31_n_0 ;
  wire \B_inter[18]_i_33_n_0 ;
  wire \B_inter[18]_i_34_n_0 ;
  wire \B_inter[18]_i_36_0 ;
  wire \B_inter[18]_i_36_1 ;
  wire \B_inter[18]_i_36_n_0 ;
  wire \B_inter[18]_i_37_n_0 ;
  wire \B_inter[18]_i_38_n_0 ;
  wire \B_inter[18]_i_39_n_0 ;
  wire \B_inter[18]_i_42_n_0 ;
  wire \B_inter[19]_i_18 ;
  wire \B_inter[19]_i_27_n_0 ;
  wire \B_inter[19]_i_28_n_0 ;
  wire \B_inter[19]_i_2_0 ;
  wire \B_inter[19]_i_2_1 ;
  wire \B_inter[19]_i_30_n_0 ;
  wire \B_inter[19]_i_32_n_0 ;
  wire \B_inter[1]_i_4 ;
  wire \B_inter[1]_i_4_0 ;
  wire \B_inter[1]_i_9__2_n_0 ;
  wire \B_inter[20]_i_23_n_0 ;
  wire \B_inter[20]_i_24_n_0 ;
  wire \B_inter[20]_i_26_n_0 ;
  wire \B_inter[20]_i_28_n_0 ;
  wire \B_inter[20]_i_2_0 ;
  wire \B_inter[20]_i_2_1 ;
  wire \B_inter[20]_i_32_n_0 ;
  wire \B_inter[21]_i_23_n_0 ;
  wire \B_inter[21]_i_24_n_0 ;
  wire \B_inter[21]_i_26_n_0 ;
  wire \B_inter[21]_i_28_n_0 ;
  wire \B_inter[21]_i_2_0 ;
  wire \B_inter[21]_i_2_1 ;
  wire \B_inter[21]_i_32_n_0 ;
  wire \B_inter[22]_i_22_n_0 ;
  wire \B_inter[22]_i_24_n_0 ;
  wire \B_inter[22]_i_26_n_0 ;
  wire \B_inter[22]_i_2_0 ;
  wire \B_inter[22]_i_2_1 ;
  wire \B_inter[22]_i_2_2 ;
  wire \B_inter[22]_i_30_n_0 ;
  wire \B_inter[22]_i_31_n_0 ;
  wire \B_inter[23]_i_2 ;
  wire \B_inter[23]_i_26_n_0 ;
  wire \B_inter[23]_i_28_n_0 ;
  wire \B_inter[23]_i_30_n_0 ;
  wire \B_inter[23]_i_58_n_0 ;
  wire \B_inter[23]_i_59_n_0 ;
  wire \B_inter[24]_i_2 ;
  wire \B_inter[24]_i_21_n_0 ;
  wire \B_inter[24]_i_22_n_0 ;
  wire \B_inter[24]_i_25_n_0 ;
  wire \B_inter[24]_i_29_n_0 ;
  wire \B_inter[24]_i_30_n_0 ;
  wire \B_inter[24]_i_6__2 ;
  wire \B_inter[24]_i_6__2_0 ;
  wire \B_inter[24]_i_6__2_1 ;
  wire \B_inter[24]_i_6__2_10 ;
  wire \B_inter[24]_i_6__2_11 ;
  wire \B_inter[24]_i_6__2_12 ;
  wire \B_inter[24]_i_6__2_13 ;
  wire \B_inter[24]_i_6__2_14 ;
  wire \B_inter[24]_i_6__2_2 ;
  wire \B_inter[24]_i_6__2_3 ;
  wire \B_inter[24]_i_6__2_4 ;
  wire \B_inter[24]_i_6__2_5 ;
  wire \B_inter[24]_i_6__2_6 ;
  wire \B_inter[24]_i_6__2_7 ;
  wire \B_inter[24]_i_6__2_8 ;
  wire \B_inter[24]_i_6__2_9 ;
  wire \B_inter[25]_i_2 ;
  wire \B_inter[25]_i_23_n_0 ;
  wire \B_inter[25]_i_24_n_0 ;
  wire \B_inter[25]_i_28_n_0 ;
  wire \B_inter[25]_i_29_n_0 ;
  wire \B_inter[25]_i_30_n_0 ;
  wire \B_inter[25]_i_32_n_0 ;
  wire \B_inter[25]_i_36_n_0 ;
  wire \B_inter[25]_i_37_n_0 ;
  wire \B_inter[26]_i_2 ;
  wire \B_inter[26]_i_23_n_0 ;
  wire \B_inter[26]_i_24_n_0 ;
  wire \B_inter[26]_i_27_n_0 ;
  wire \B_inter[26]_i_28_n_0 ;
  wire \B_inter[26]_i_35_n_0 ;
  wire \B_inter[26]_i_36_n_0 ;
  wire \B_inter[27]_i_24 ;
  wire [1:0]\B_inter[27]_i_2__0 ;
  wire [26:0]\B_inter[27]_i_2__0_0 ;
  wire [26:0]\B_inter[27]_i_2__0_1 ;
  wire [26:0]\B_inter[27]_i_2__0_2 ;
  wire [26:0]\B_inter[27]_i_2__0_3 ;
  wire \B_inter[27]_i_39_n_0 ;
  wire \B_inter[27]_i_3__0 ;
  wire \B_inter[27]_i_3__0_0 ;
  wire \B_inter[27]_i_64_n_0 ;
  wire \B_inter[27]_i_65_n_0 ;
  wire \B_inter[27]_i_66_n_0 ;
  wire \B_inter[27]_i_67_n_0 ;
  wire \B_inter[27]_i_68_n_0 ;
  wire \B_inter[27]_i_69_n_0 ;
  wire \B_inter[27]_i_70_n_0 ;
  wire \B_inter[28]_i_22_n_0 ;
  wire \B_inter[28]_i_23_n_0 ;
  wire \B_inter[28]_i_27_n_0 ;
  wire \B_inter[28]_i_28_n_0 ;
  wire \B_inter[29]_i_33_n_0 ;
  wire \B_inter[29]_i_35_n_0 ;
  wire \B_inter[2]_i_12__1 ;
  wire \B_inter[2]_i_18_n_0 ;
  wire \B_inter[2]_i_3__0 ;
  wire \B_inter[2]_i_3__0_0 ;
  wire \B_inter[2]_i_6__2_0 ;
  wire \B_inter[2]_i_8__2_n_0 ;
  wire \B_inter[2]_i_9__2_n_0 ;
  wire \B_inter[30]_i_22_n_0 ;
  wire \B_inter[30]_i_27_n_0 ;
  wire \B_inter[30]_i_33_n_0 ;
  wire \B_inter[31]_i_12__1_n_0 ;
  wire \B_inter[31]_i_16_n_0 ;
  wire \B_inter[31]_i_29_n_0 ;
  wire \B_inter[31]_i_30_n_0 ;
  wire \B_inter[31]_i_32_n_0 ;
  wire \B_inter[31]_i_34_n_0 ;
  wire \B_inter[31]_i_41_n_0 ;
  wire \B_inter[31]_i_42_n_0 ;
  wire \B_inter[31]_i_43_n_0 ;
  wire \B_inter[31]_i_44_n_0 ;
  wire \B_inter[31]_i_51_n_0 ;
  wire \B_inter[31]_i_52_n_0 ;
  wire \B_inter[31]_i_79_n_0 ;
  wire \B_inter[31]_i_80_n_0 ;
  wire \B_inter[31]_i_81_n_0 ;
  wire \B_inter[31]_i_82_n_0 ;
  wire \B_inter[31]_i_83_n_0 ;
  wire \B_inter[31]_i_84_n_0 ;
  wire \B_inter[31]_i_85_n_0 ;
  wire \B_inter[31]_i_86_n_0 ;
  wire \B_inter[3]_i_2 ;
  wire \B_inter[3]_i_31_n_0 ;
  wire \B_inter[4]_i_2 ;
  wire \B_inter[4]_i_22_n_0 ;
  wire \B_inter[4]_i_28_n_0 ;
  wire \B_inter[5]_i_2 ;
  wire \B_inter[5]_i_22_n_0 ;
  wire \B_inter[5]_i_25_n_0 ;
  wire \B_inter[6]_i_2 ;
  wire \B_inter[6]_i_20_n_0 ;
  wire \B_inter[6]_i_25_n_0 ;
  wire \B_inter[7]_i_26_n_0 ;
  wire \B_inter[7]_i_28_n_0 ;
  wire \B_inter[7]_i_2_0 ;
  wire \B_inter[7]_i_2_1 ;
  wire \B_inter[7]_i_30_n_0 ;
  wire \B_inter[7]_i_56_n_0 ;
  wire \B_inter[7]_i_57_n_0 ;
  wire \B_inter[8]_i_14_0 ;
  wire \B_inter[8]_i_14_1 ;
  wire \B_inter[8]_i_22_n_0 ;
  wire \B_inter[8]_i_24_n_0 ;
  wire \B_inter[8]_i_26_n_0 ;
  wire \B_inter[8]_i_2_0 ;
  wire \B_inter[8]_i_2_1 ;
  wire \B_inter[8]_i_2_2 ;
  wire \B_inter[8]_i_30_n_0 ;
  wire \B_inter[8]_i_31_n_0 ;
  wire \B_inter[9]_i_22_n_0 ;
  wire \B_inter[9]_i_24_n_0 ;
  wire \B_inter[9]_i_27_n_0 ;
  wire \B_inter[9]_i_2_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_10 ;
  wire \B_inter_reg[0]_11 ;
  wire \B_inter_reg[0]_12 ;
  wire \B_inter_reg[0]_13 ;
  wire \B_inter_reg[0]_14 ;
  wire \B_inter_reg[0]_15 ;
  wire \B_inter_reg[0]_16 ;
  wire \B_inter_reg[0]_17 ;
  wire \B_inter_reg[0]_18 ;
  wire \B_inter_reg[0]_19 ;
  wire \B_inter_reg[0]_2 ;
  wire \B_inter_reg[0]_20 ;
  wire \B_inter_reg[0]_21 ;
  wire \B_inter_reg[0]_22 ;
  wire \B_inter_reg[0]_23 ;
  wire \B_inter_reg[0]_24 ;
  wire \B_inter_reg[0]_25 ;
  wire \B_inter_reg[0]_26 ;
  wire \B_inter_reg[0]_27 ;
  wire \B_inter_reg[0]_28 ;
  wire \B_inter_reg[0]_29 ;
  wire \B_inter_reg[0]_3 ;
  wire \B_inter_reg[0]_4 ;
  wire \B_inter_reg[0]_5 ;
  wire \B_inter_reg[0]_6 ;
  wire \B_inter_reg[0]_7 ;
  wire \B_inter_reg[0]_8 ;
  wire \B_inter_reg[0]_9 ;
  wire \B_inter_reg[0]_i_24 ;
  wire \B_inter_reg[0]_i_24_0 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[10]_2 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[11]_2 ;
  wire \B_inter_reg[11]_i_24 ;
  wire \B_inter_reg[11]_i_24_0 ;
  wire \B_inter_reg[11]_i_24_1 ;
  wire \B_inter_reg[11]_i_24_2 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[12]_2 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire [0:0]\B_inter_reg[15]_0 ;
  wire [0:0]\B_inter_reg[15]_1 ;
  wire [0:0]\B_inter_reg[15]_2 ;
  wire [0:0]\B_inter_reg[15]_3 ;
  wire \B_inter_reg[15]_4 ;
  wire \B_inter_reg[15]_5 ;
  wire \B_inter_reg[15]_i_24 ;
  wire \B_inter_reg[15]_i_24_0 ;
  wire \B_inter_reg[15]_i_24_1 ;
  wire \B_inter_reg[15]_i_24_2 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[19]_0 ;
  wire [2:0]\B_inter_reg[19]_1 ;
  wire [2:0]\B_inter_reg[19]_2 ;
  wire [2:0]\B_inter_reg[19]_3 ;
  wire [2:0]\B_inter_reg[19]_4 ;
  wire \B_inter_reg[19]_5 ;
  wire \B_inter_reg[19]_6 ;
  wire \B_inter_reg[19]_i_24 ;
  wire \B_inter_reg[19]_i_24_0 ;
  wire \B_inter_reg[19]_i_24_1 ;
  wire \B_inter_reg[19]_i_24_2 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[1]_2 ;
  wire \B_inter_reg[1]_3 ;
  wire \B_inter_reg[1]_4 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire [1:0]\B_inter_reg[23]_1 ;
  wire [1:0]\B_inter_reg[23]_2 ;
  wire [1:0]\B_inter_reg[23]_3 ;
  wire [1:0]\B_inter_reg[23]_4 ;
  wire \B_inter_reg[23]_i_24 ;
  wire \B_inter_reg[23]_i_24_0 ;
  wire \B_inter_reg[23]_i_24_1 ;
  wire \B_inter_reg[23]_i_24_2 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire [1:0]\B_inter_reg[26]_2 ;
  wire [1:0]\B_inter_reg[26]_3 ;
  wire [1:0]\B_inter_reg[26]_4 ;
  wire [1:0]\B_inter_reg[26]_5 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_i_23 ;
  wire \B_inter_reg[27]_i_23_0 ;
  wire \B_inter_reg[27]_i_23_1 ;
  wire \B_inter_reg[27]_i_23_2 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[28]_2 ;
  wire \B_inter_reg[28]_3 ;
  wire \B_inter_reg[28]_4 ;
  wire \B_inter_reg[28]_5 ;
  wire \B_inter_reg[28]_6 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[29]_2 ;
  wire \B_inter_reg[29]_3 ;
  wire \B_inter_reg[29]_4 ;
  wire \B_inter_reg[29]_5 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[2]_2 ;
  wire \B_inter_reg[2]_3 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[30]_2 ;
  wire \B_inter_reg[30]_3 ;
  wire \B_inter_reg[30]_4 ;
  wire [0:0]\B_inter_reg[31]_0 ;
  wire [31:0]\B_inter_reg[31]_1 ;
  wire \B_inter_reg[31]_2 ;
  wire \B_inter_reg[31]_3 ;
  wire [0:0]\B_inter_reg[31]_4 ;
  wire \B_inter_reg[31]_5 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire [3:0]\B_inter_reg[3]_2 ;
  wire [3:0]\B_inter_reg[3]_3 ;
  wire [3:0]\B_inter_reg[3]_4 ;
  wire [3:0]\B_inter_reg[3]_5 ;
  wire \B_inter_reg[3]_i_22 ;
  wire \B_inter_reg[3]_i_24 ;
  wire \B_inter_reg[3]_i_24_0 ;
  wire \B_inter_reg[3]_i_24_1 ;
  wire \B_inter_reg[4]_0 ;
  wire [0:0]\B_inter_reg[4]_1 ;
  wire [0:0]\B_inter_reg[4]_2 ;
  wire [0:0]\B_inter_reg[4]_3 ;
  wire [0:0]\B_inter_reg[4]_4 ;
  wire \B_inter_reg[5]_0 ;
  wire [8:0]\B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[7]_10 ;
  wire \B_inter_reg[7]_11 ;
  wire \B_inter_reg[7]_12 ;
  wire \B_inter_reg[7]_13 ;
  wire \B_inter_reg[7]_14 ;
  wire \B_inter_reg[7]_15 ;
  wire \B_inter_reg[7]_16 ;
  wire \B_inter_reg[7]_17 ;
  wire \B_inter_reg[7]_18 ;
  wire \B_inter_reg[7]_19 ;
  wire \B_inter_reg[7]_2 ;
  wire \B_inter_reg[7]_20 ;
  wire \B_inter_reg[7]_21 ;
  wire \B_inter_reg[7]_22 ;
  wire \B_inter_reg[7]_23 ;
  wire \B_inter_reg[7]_24 ;
  wire \B_inter_reg[7]_25 ;
  wire \B_inter_reg[7]_26 ;
  wire \B_inter_reg[7]_27 ;
  wire \B_inter_reg[7]_28 ;
  wire \B_inter_reg[7]_29 ;
  wire \B_inter_reg[7]_3 ;
  wire \B_inter_reg[7]_30 ;
  wire \B_inter_reg[7]_31 ;
  wire \B_inter_reg[7]_32 ;
  wire \B_inter_reg[7]_33 ;
  wire \B_inter_reg[7]_34 ;
  wire \B_inter_reg[7]_35 ;
  wire \B_inter_reg[7]_36 ;
  wire \B_inter_reg[7]_37 ;
  wire \B_inter_reg[7]_38 ;
  wire \B_inter_reg[7]_39 ;
  wire \B_inter_reg[7]_4 ;
  wire \B_inter_reg[7]_40 ;
  wire \B_inter_reg[7]_41 ;
  wire \B_inter_reg[7]_42 ;
  wire \B_inter_reg[7]_43 ;
  wire \B_inter_reg[7]_44 ;
  wire \B_inter_reg[7]_45 ;
  wire \B_inter_reg[7]_46 ;
  wire \B_inter_reg[7]_47 ;
  wire \B_inter_reg[7]_48 ;
  wire \B_inter_reg[7]_49 ;
  wire \B_inter_reg[7]_5 ;
  wire \B_inter_reg[7]_50 ;
  wire \B_inter_reg[7]_6 ;
  wire \B_inter_reg[7]_7 ;
  wire \B_inter_reg[7]_8 ;
  wire \B_inter_reg[7]_9 ;
  wire \B_inter_reg[7]_i_24 ;
  wire \B_inter_reg[7]_i_24_0 ;
  wire \B_inter_reg[7]_i_24_1 ;
  wire \B_inter_reg[7]_i_24_2 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[8]_2 ;
  wire \B_inter_reg[8]_3 ;
  wire \B_inter_reg[8]_4 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg[9]_2 ;
  wire \B_inter_reg[9]_3 ;
  wire CLK;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RST;
  wire [4:0]SHAMT_sig;
  wire [1:0]data12;
  wire shift_sig;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_17 
       (.I0(ALU_in1[1]),
        .I1(ALU_in1[17]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[25]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[9]),
        .O(\B_inter[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[0]_i_20 
       (.I0(\B_inter[5]_i_22_n_0 ),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[2]_i_18_n_0 ),
        .O(\B_inter_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_21 
       (.I0(ALU_in1[0]),
        .I1(ALU_in1[16]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[24]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[8]),
        .O(\B_inter_reg[0]_28 ));
  LUT6 #(
    .INIT(64'hA0A9A0A005000509)) 
    \B_inter[0]_i_35 
       (.I0(ALU_in1[31]),
        .I1(Q[1]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[0]),
        .I5(ALU_in1[30]),
        .O(\B_inter_reg[31]_4 ));
  LUT6 #(
    .INIT(64'hA0A9A0A005000509)) 
    \B_inter[0]_i_41 
       (.I0(ALU_in1[31]),
        .I1(Q[1]),
        .I2(\B_inter_reg[0]_i_24 ),
        .I3(\B_inter_reg[0]_i_24_0 ),
        .I4(Q[0]),
        .I5(ALU_in1[30]),
        .O(\B_inter_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[0]_i_5 
       (.I0(\B_inter[0]_i_17_n_0 ),
        .I1(\B_inter[4]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[6]_i_20_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[3]_i_31_n_0 ),
        .O(\B_inter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_11__1 
       (.I0(\B_inter[16]_i_23_n_0 ),
        .I1(\B_inter[12]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[14]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[10]_i_22_n_0 ),
        .O(\B_inter_reg[7]_33 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[10]_i_14 
       (.I0(ALU_in1[3]),
        .I1(SHAMT_sig[2]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[7]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[12]_i_24_n_0 ),
        .O(\B_inter_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_17 
       (.I0(\B_inter[16]_i_29_n_0 ),
        .I1(\B_inter[12]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[14]_i_26_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[10]_i_24_n_0 ),
        .O(\B_inter_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[10]_i_2 
       (.I0(\ALUunit/data13 [10]),
        .I1(\B_inter_reg[10]_1 ),
        .I2(\B_inter_reg[10]_2 ),
        .I3(\ALUunit/data14 [10]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[10]_i_20 
       (.I0(\B_inter_reg[31]_1 [10]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [10]),
        .O(ALU_in1[10]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[10]_i_22 
       (.I0(ALU_in1[19]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[27]),
        .I4(\B_inter[8]_i_14_1 ),
        .I5(ALU_in1[11]),
        .O(\B_inter[10]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[10]_i_24 
       (.I0(ALU_in1[19]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[27]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[11]),
        .O(\B_inter[10]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[10]_i_26 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[10]_i_28_n_0 ),
        .I2(\B_inter[11]_i_54_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_21 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[10]_i_28 
       (.I0(ALU_in1[3]),
        .I1(ALU_in2[2]),
        .I2(\B_inter[18]_i_36_0 ),
        .I3(ALU_in1[7]),
        .I4(ALU_in2[1]),
        .I5(\B_inter[12]_i_29_n_0 ),
        .O(\B_inter[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[10]_i_3__0 
       (.I0(\B_inter_reg[25]_0 ),
        .I1(\B_inter[11]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[24]_0 ),
        .I5(\B_inter[10]_i_2_0 ),
        .O(\ALUunit/data13 [10]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[10]_i_5__0 
       (.I0(\B_inter_reg[7]_33 ),
        .I1(\B_inter[11]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_32 ),
        .I5(\B_inter[10]_i_2_1 ),
        .O(\ALUunit/data14 [10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[10]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [9]),
        .I1(\B_inter[27]_i_2__0_1 [9]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [9]),
        .I5(\B_inter[27]_i_2__0_3 [9]),
        .O(\B_inter_reg[11]_i_24_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_11__1 
       (.I0(\B_inter[17]_i_23_n_0 ),
        .I1(\B_inter[13]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[15]_i_27_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[11]_i_26_n_0 ),
        .O(\B_inter_reg[7]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[11]_i_14 
       (.I0(\B_inter[11]_i_28_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[13]_i_24_n_0 ),
        .O(\B_inter_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_17 
       (.I0(\B_inter[17]_i_29_n_0 ),
        .I1(\B_inter[13]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[15]_i_33_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[11]_i_30_n_0 ),
        .O(\B_inter_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[11]_i_2 
       (.I0(\ALUunit/data13 [11]),
        .I1(\B_inter_reg[11]_1 ),
        .I2(\B_inter_reg[11]_2 ),
        .I3(\ALUunit/data14 [11]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[11]_i_20 
       (.I0(\B_inter_reg[31]_1 [11]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [11]),
        .O(ALU_in1[11]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[11]_i_26 
       (.I0(ALU_in1[20]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[28]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[12]),
        .O(\B_inter[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[11]_i_28 
       (.I0(ALU_in1[4]),
        .I1(SHAMT_sig[2]),
        .I2(ALU_in1[0]),
        .I3(ALU_in1[8]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[11]_i_30 
       (.I0(ALU_in1[20]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[28]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[12]),
        .O(\B_inter[11]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[11]_i_33 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[11]_i_54_n_0 ),
        .I2(\B_inter_reg[1]_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_22 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[11]_i_3__0 
       (.I0(\B_inter_reg[26]_0 ),
        .I1(\B_inter[12]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[25]_0 ),
        .I5(\B_inter[11]_i_2_0 ),
        .O(\ALUunit/data13 [11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[11]_i_54 
       (.I0(\B_inter[11]_i_55_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[13]_i_30_n_0 ),
        .O(\B_inter[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \B_inter[11]_i_55 
       (.I0(ALU_in1[4]),
        .I1(ALU_in2[2]),
        .I2(ALU_in1[0]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[8]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[11]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[11]_i_5__0 
       (.I0(\B_inter_reg[7]_34 ),
        .I1(\B_inter[12]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_33 ),
        .I5(\B_inter[11]_i_2_1 ),
        .O(\ALUunit/data14 [11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[11]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [10]),
        .I1(\B_inter[27]_i_2__0_1 [10]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [10]),
        .I5(\B_inter[27]_i_2__0_3 [10]),
        .O(\B_inter_reg[11]_i_24_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_11__1 
       (.I0(\B_inter[18]_i_25_n_0 ),
        .I1(\B_inter[14]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[16]_i_23_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[12]_i_22_n_0 ),
        .O(\B_inter_reg[7]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[12]_i_14 
       (.I0(\B_inter[12]_i_24_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[14]_i_24_n_0 ),
        .O(\B_inter_reg[7]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_17 
       (.I0(\B_inter[18]_i_31_n_0 ),
        .I1(\B_inter[14]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[16]_i_29_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[12]_i_26_n_0 ),
        .O(\B_inter_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[12]_i_2 
       (.I0(\ALUunit/data13 [12]),
        .I1(\B_inter_reg[12]_1 ),
        .I2(\B_inter_reg[12]_2 ),
        .I3(\ALUunit/data14 [12]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[12]_i_20 
       (.I0(\B_inter_reg[31]_1 [12]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [12]),
        .O(ALU_in1[12]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[12]_i_22 
       (.I0(ALU_in1[21]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[29]),
        .I4(\B_inter[8]_i_14_1 ),
        .I5(ALU_in1[13]),
        .O(\B_inter[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[12]_i_24 
       (.I0(ALU_in1[5]),
        .I1(SHAMT_sig[2]),
        .I2(ALU_in1[1]),
        .I3(ALU_in1[9]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[12]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[12]_i_26 
       (.I0(ALU_in1[21]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[29]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[13]),
        .O(\B_inter[12]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[12]_i_28 
       (.I0(\B_inter[12]_i_29_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[14]_i_30_n_0 ),
        .O(\B_inter_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \B_inter[12]_i_29 
       (.I0(ALU_in1[5]),
        .I1(ALU_in2[2]),
        .I2(ALU_in1[1]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[9]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[12]_i_3__0 
       (.I0(\B_inter_reg[27]_0 ),
        .I1(\B_inter[13]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[26]_0 ),
        .I5(\B_inter[12]_i_2_0 ),
        .O(\ALUunit/data13 [12]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[12]_i_5__0 
       (.I0(\B_inter_reg[7]_35 ),
        .I1(\B_inter[13]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_34 ),
        .I5(\B_inter[12]_i_2_1 ),
        .O(\ALUunit/data14 [12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[12]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [11]),
        .I1(\B_inter[27]_i_2__0_1 [11]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [11]),
        .I5(\B_inter[27]_i_2__0_3 [11]),
        .O(\B_inter_reg[15]_i_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_11__1 
       (.I0(\B_inter[19]_i_28_n_0 ),
        .I1(\B_inter[15]_i_27_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[17]_i_23_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[13]_i_22_n_0 ),
        .O(\B_inter_reg[7]_36 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[13]_i_14 
       (.I0(\B_inter[13]_i_24_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[15]_i_29_n_0 ),
        .I3(SHAMT_sig[2]),
        .I4(\B_inter[19]_i_30_n_0 ),
        .O(\B_inter_reg[7]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_17 
       (.I0(\B_inter[15]_i_32_n_0 ),
        .I1(\B_inter[15]_i_33_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[17]_i_29_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[13]_i_26_n_0 ),
        .O(\B_inter_reg[28]_1 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[13]_i_2 
       (.I0(\ALUunit/data13 [13]),
        .I1(\B_inter_reg[13]_0 ),
        .I2(\B_inter_reg[13]_1 ),
        .I3(\ALUunit/data14 [13]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[13]_i_20 
       (.I0(\B_inter_reg[31]_1 [13]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [13]),
        .O(ALU_in1[13]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[13]_i_22 
       (.I0(ALU_in1[22]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[30]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[14]),
        .O(\B_inter[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[13]_i_24 
       (.I0(ALU_in1[6]),
        .I1(SHAMT_sig[2]),
        .I2(ALU_in1[2]),
        .I3(ALU_in1[10]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[13]_i_26 
       (.I0(ALU_in1[22]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[30]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[14]),
        .O(\B_inter[13]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[13]_i_28 
       (.I0(\B_inter[13]_i_30_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[15]_i_57_n_0 ),
        .O(\B_inter_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \B_inter[13]_i_30 
       (.I0(ALU_in1[6]),
        .I1(ALU_in2[2]),
        .I2(ALU_in1[2]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[10]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[13]_i_3__0 
       (.I0(\B_inter_reg[28]_1 ),
        .I1(\B_inter[14]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[27]_0 ),
        .I5(\B_inter[13]_i_2_0 ),
        .O(\ALUunit/data13 [13]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[13]_i_5__0 
       (.I0(\B_inter_reg[7]_36 ),
        .I1(\B_inter[14]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_35 ),
        .I5(\B_inter[13]_i_2_1 ),
        .O(\ALUunit/data14 [13]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[13]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [12]),
        .I1(\B_inter[27]_i_2__0_1 [12]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [12]),
        .I5(\B_inter[27]_i_2__0_3 [12]),
        .O(\B_inter_reg[15]_i_24_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_11__1 
       (.I0(\B_inter[20]_i_24_n_0 ),
        .I1(\B_inter[16]_i_23_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[18]_i_25_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[14]_i_22_n_0 ),
        .O(\B_inter_reg[7]_37 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[14]_i_14 
       (.I0(\B_inter[14]_i_24_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[16]_i_25_n_0 ),
        .I3(SHAMT_sig[2]),
        .I4(\B_inter[20]_i_26_n_0 ),
        .O(\B_inter_reg[7]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_17 
       (.I0(\B_inter[16]_i_28_n_0 ),
        .I1(\B_inter[16]_i_29_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[18]_i_31_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[14]_i_26_n_0 ),
        .O(\B_inter_reg[29]_1 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[14]_i_2 
       (.I0(\ALUunit/data13 [14]),
        .I1(\B_inter_reg[14]_0 ),
        .I2(\B_inter_reg[14]_1 ),
        .I3(\ALUunit/data14 [14]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_6 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[14]_i_20 
       (.I0(\B_inter_reg[31]_1 [14]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [14]),
        .O(ALU_in1[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[14]_i_22 
       (.I0(ALU_in1[23]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[15]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[8]_i_14_1 ),
        .O(\B_inter[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[14]_i_24 
       (.I0(ALU_in1[7]),
        .I1(SHAMT_sig[2]),
        .I2(ALU_in1[3]),
        .I3(ALU_in1[11]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[14]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \B_inter[14]_i_26 
       (.I0(ALU_in1[23]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[15]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[8]_i_14_1 ),
        .O(\B_inter[14]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[14]_i_28 
       (.I0(\B_inter[14]_i_30_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[16]_i_33_n_0 ),
        .O(\B_inter_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hBBBBB88830003000)) 
    \B_inter[14]_i_30 
       (.I0(ALU_in1[7]),
        .I1(ALU_in2[2]),
        .I2(ALU_in1[3]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[11]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[14]_i_3__0 
       (.I0(\B_inter_reg[29]_1 ),
        .I1(\B_inter[15]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[28]_1 ),
        .I5(\B_inter[14]_i_2_0 ),
        .O(\ALUunit/data13 [14]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[14]_i_5__0 
       (.I0(\B_inter_reg[7]_37 ),
        .I1(\B_inter[15]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_36 ),
        .I5(\B_inter[14]_i_2_1 ),
        .O(\ALUunit/data14 [14]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[14]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [13]),
        .I1(\B_inter[27]_i_2__0_1 [13]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [13]),
        .I5(\B_inter[27]_i_2__0_3 [13]),
        .O(\B_inter_reg[15]_i_24_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_11__1 
       (.I0(\B_inter[21]_i_24_n_0 ),
        .I1(\B_inter[17]_i_23_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[19]_i_28_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[15]_i_27_n_0 ),
        .O(\B_inter_reg[7]_38 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_14 
       (.I0(\B_inter[15]_i_29_n_0 ),
        .I1(\B_inter[19]_i_30_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[17]_i_25_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[21]_i_26_n_0 ),
        .O(\B_inter_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_17 
       (.I0(\B_inter[17]_i_28_n_0 ),
        .I1(\B_inter[17]_i_29_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[15]_i_32_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[15]_i_33_n_0 ),
        .O(\B_inter_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[15]_i_19 
       (.I0(ALU_in2[0]),
        .I1(\B_inter_reg[1]_3 ),
        .I2(\B_inter[16]_i_31_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_23 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[15]_i_2 
       (.I0(\ALUunit/data13 [15]),
        .I1(\B_inter_reg[15]_4 ),
        .I2(\B_inter_reg[15]_5 ),
        .I3(\ALUunit/data14 [15]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_7 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[15]_i_27 
       (.I0(ALU_in1[24]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[16]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \B_inter[15]_i_29 
       (.I0(ALU_in1[0]),
        .I1(\B_inter_reg[31]_1 [8]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [8]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[15]_i_32 
       (.I0(\B_inter_reg[31]_1 [28]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [28]),
        .I3(ALU_in1[20]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[15]_i_33 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .I3(ALU_in1[16]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[15]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[15]_i_35 
       (.I0(\B_inter[15]_i_57_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[17]_i_33_n_0 ),
        .O(\B_inter_reg[1]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[15]_i_36 
       (.I0(\B_inter_reg[31]_1 [15]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [15]),
        .O(\B_inter_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[15]_i_3__0 
       (.I0(\B_inter_reg[30]_0 ),
        .I1(\B_inter[16]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[29]_1 ),
        .I5(\B_inter[15]_i_2_0 ),
        .O(\ALUunit/data13 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[15]_i_41 
       (.I0(\B_inter_reg[31]_1 [15]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [15]),
        .O(\B_inter_reg[15]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[15]_i_46 
       (.I0(\B_inter_reg[31]_1 [15]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [15]),
        .O(\B_inter_reg[15]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[15]_i_51 
       (.I0(\B_inter_reg[31]_1 [15]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [15]),
        .O(\B_inter_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[15]_i_57 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[8]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[15]_i_59_n_0 ),
        .O(\B_inter[15]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \B_inter[15]_i_59 
       (.I0(ALU_in1[4]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(\B_inter_reg[31]_1 [12]),
        .I3(\B_inter[13]_i_14_0 ),
        .I4(\B_inter[0]_i_12__1 [12]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[15]_i_5__0 
       (.I0(\B_inter_reg[7]_38 ),
        .I1(\B_inter[16]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_37 ),
        .I5(\B_inter[15]_i_2_1 ),
        .O(\ALUunit/data14 [15]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[15]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [14]),
        .I1(\B_inter[27]_i_2__0_1 [14]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [14]),
        .I5(\B_inter[27]_i_2__0_3 [14]),
        .O(\B_inter_reg[15]_i_24_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_11__1 
       (.I0(\B_inter[18]_i_24_n_0 ),
        .I1(\B_inter[18]_i_25_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[20]_i_24_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[16]_i_23_n_0 ),
        .O(\B_inter_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_14 
       (.I0(\B_inter[16]_i_25_n_0 ),
        .I1(\B_inter[20]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[18]_i_27_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[22]_i_24_n_0 ),
        .O(\B_inter_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_17 
       (.I0(\B_inter[18]_i_30_n_0 ),
        .I1(\B_inter[18]_i_31_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[16]_i_28_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[16]_i_29_n_0 ),
        .O(\B_inter_reg[31]_2 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[16]_i_19 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[16]_i_31_n_0 ),
        .I2(\B_inter[17]_i_31_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_24 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[16]_i_2 
       (.I0(\ALUunit/data13 [16]),
        .I1(\B_inter_reg[16]_0 ),
        .I2(\B_inter_reg[16]_1 ),
        .I3(\ALUunit/data14 [16]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_8 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[16]_i_23 
       (.I0(ALU_in1[25]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[17]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[8]_i_14_1 ),
        .O(\B_inter[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \B_inter[16]_i_25 
       (.I0(ALU_in1[1]),
        .I1(\B_inter_reg[31]_1 [9]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [9]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[16]_i_28 
       (.I0(\B_inter_reg[31]_1 [29]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [29]),
        .I3(ALU_in1[21]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[16]_i_29 
       (.I0(\B_inter_reg[31]_1 [25]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [25]),
        .I3(ALU_in1[17]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[16]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[16]_i_31 
       (.I0(\B_inter[16]_i_33_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[18]_i_36_n_0 ),
        .O(\B_inter[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[16]_i_33 
       (.I0(ALU_in1[1]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[9]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[16]_i_35_n_0 ),
        .O(\B_inter[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[16]_i_35 
       (.I0(\B_inter_reg[31]_1 [5]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [5]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[13]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[16]_i_3__0 
       (.I0(\B_inter_reg[31]_2 ),
        .I1(\B_inter[17]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[30]_0 ),
        .I5(\B_inter[16]_i_2_0 ),
        .O(\ALUunit/data13 [16]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[16]_i_5__0 
       (.I0(\B_inter_reg[23]_0 ),
        .I1(\B_inter[17]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_38 ),
        .I5(\B_inter[16]_i_2_1 ),
        .O(\ALUunit/data14 [16]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[16]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [15]),
        .I1(\B_inter[27]_i_2__0_1 [15]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [15]),
        .I5(\B_inter[27]_i_2__0_3 [15]),
        .O(\B_inter_reg[19]_i_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_11__1 
       (.I0(\B_inter[19]_i_27_n_0 ),
        .I1(\B_inter[19]_i_28_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[21]_i_24_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[17]_i_23_n_0 ),
        .O(\B_inter_reg[24]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_14 
       (.I0(\B_inter[17]_i_25_n_0 ),
        .I1(\B_inter[21]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[19]_i_30_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[23]_i_28_n_0 ),
        .O(\B_inter_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[17]_i_17 
       (.I0(\B_inter[19]_i_32_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[17]_i_28_n_0 ),
        .I3(\B_inter[2]_i_3__0 ),
        .I4(\B_inter[17]_i_29_n_0 ),
        .O(\B_inter_reg[7]_20 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[17]_i_19 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[17]_i_31_n_0 ),
        .I2(\B_inter[18]_i_33_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_25 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[17]_i_2 
       (.I0(\ALUunit/data13 [17]),
        .I1(\B_inter_reg[17]_0 ),
        .I2(\B_inter_reg[17]_1 ),
        .I3(\ALUunit/data14 [17]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_9 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[17]_i_23 
       (.I0(ALU_in1[26]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[18]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \B_inter[17]_i_25 
       (.I0(ALU_in1[2]),
        .I1(\B_inter_reg[31]_1 [10]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [10]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[17]_i_28 
       (.I0(\B_inter_reg[31]_1 [30]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [30]),
        .I3(ALU_in1[22]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[17]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[17]_i_29 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .I3(ALU_in1[18]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[17]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[17]_i_31 
       (.I0(\B_inter[17]_i_33_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[18]_i_38_n_0 ),
        .O(\B_inter[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[17]_i_33 
       (.I0(ALU_in1[2]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[10]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[17]_i_35_n_0 ),
        .O(\B_inter[17]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[17]_i_35 
       (.I0(\B_inter_reg[31]_1 [6]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [6]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[14]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[17]_i_3__0 
       (.I0(\B_inter_reg[7]_20 ),
        .I1(\B_inter[18]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[31]_2 ),
        .I5(\B_inter[17]_i_2_0 ),
        .O(\ALUunit/data13 [17]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[17]_i_5__0 
       (.I0(\B_inter_reg[24]_1 ),
        .I1(\B_inter[18]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[23]_0 ),
        .I5(\B_inter[17]_i_2_1 ),
        .O(\ALUunit/data14 [17]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[17]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [16]),
        .I1(\B_inter[27]_i_2__0_1 [16]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [16]),
        .I5(\B_inter[27]_i_2__0_3 [16]),
        .O(\B_inter_reg[19]_i_24_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_11__1 
       (.I0(\B_inter[20]_i_23_n_0 ),
        .I1(\B_inter[20]_i_24_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[18]_i_24_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[18]_i_25_n_0 ),
        .O(\B_inter_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_14 
       (.I0(\B_inter[18]_i_27_n_0 ),
        .I1(\B_inter[22]_i_24_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[20]_i_26_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[24]_i_25_n_0 ),
        .O(\B_inter_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[18]_i_17 
       (.I0(\B_inter[20]_i_28_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[18]_i_30_n_0 ),
        .I3(\B_inter[2]_i_3__0 ),
        .I4(\B_inter[18]_i_31_n_0 ),
        .O(\B_inter_reg[7]_21 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[18]_i_19 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[18]_i_33_n_0 ),
        .I2(\B_inter[18]_i_34_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_26 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[18]_i_2 
       (.I0(\ALUunit/data13 [18]),
        .I1(\B_inter_reg[18]_0 ),
        .I2(\B_inter_reg[18]_1 ),
        .I3(\ALUunit/data14 [18]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_10 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[18]_i_24 
       (.I0(\B_inter_reg[31]_1 [23]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [23]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[18]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[18]_i_25 
       (.I0(ALU_in1[27]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[19]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[8]_i_14_1 ),
        .O(\B_inter[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \B_inter[18]_i_27 
       (.I0(ALU_in1[3]),
        .I1(\B_inter_reg[31]_1 [11]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [11]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[18]_i_30 
       (.I0(\B_inter_reg[31]_1 [31]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [31]),
        .I3(ALU_in1[23]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[18]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[18]_i_31 
       (.I0(\B_inter_reg[31]_1 [27]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [27]),
        .I3(ALU_in1[19]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[18]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[18]_i_33 
       (.I0(\B_inter[18]_i_36_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[18]_i_37_n_0 ),
        .O(\B_inter[18]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[18]_i_34 
       (.I0(\B_inter[18]_i_38_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[18]_i_39_n_0 ),
        .O(\B_inter[18]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[18]_i_36 
       (.I0(ALU_in1[3]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[11]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[18]_i_42_n_0 ),
        .O(\B_inter[18]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[18]_i_37 
       (.I0(ALU_in1[5]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[13]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[24]_i_30_n_0 ),
        .O(\B_inter[18]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[18]_i_38 
       (.I0(ALU_in1[4]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[12]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[23]_i_59_n_0 ),
        .O(\B_inter[18]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[18]_i_39 
       (.I0(ALU_in1[6]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[14]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[25]_i_37_n_0 ),
        .O(\B_inter[18]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[18]_i_3__0 
       (.I0(\B_inter_reg[7]_21 ),
        .I1(\B_inter[19]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_20 ),
        .I5(\B_inter[18]_i_2_0 ),
        .O(\ALUunit/data13 [18]));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \B_inter[18]_i_42 
       (.I0(\B_inter_reg[31]_1 [7]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [7]),
        .I3(\B_inter[18]_i_36_1 ),
        .I4(ALU_in1[15]),
        .I5(\B_inter[18]_i_36_0 ),
        .O(\B_inter[18]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[18]_i_5__0 
       (.I0(\B_inter_reg[25]_1 ),
        .I1(\B_inter[19]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[24]_1 ),
        .I5(\B_inter[18]_i_2_1 ),
        .O(\ALUunit/data14 [18]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[18]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [17]),
        .I1(\B_inter[27]_i_2__0_1 [17]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [17]),
        .I5(\B_inter[27]_i_2__0_3 [17]),
        .O(\B_inter_reg[19]_i_24_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_11__1 
       (.I0(\B_inter[21]_i_23_n_0 ),
        .I1(\B_inter[21]_i_24_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[19]_i_27_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[19]_i_28_n_0 ),
        .O(\B_inter_reg[26]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_14 
       (.I0(\B_inter[19]_i_30_n_0 ),
        .I1(\B_inter[23]_i_28_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[21]_i_26_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[25]_i_28_n_0 ),
        .O(\B_inter_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_17 
       (.I0(\B_inter[21]_i_28_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[19]_i_32_n_0 ),
        .O(\B_inter_reg[7]_22 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[19]_i_2 
       (.I0(\ALUunit/data13 [19]),
        .I1(\B_inter_reg[19]_5 ),
        .I2(\B_inter_reg[19]_6 ),
        .I3(\ALUunit/data14 [19]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_11 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_20 
       (.I0(\B_inter_reg[31]_1 [19]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [19]),
        .O(ALU_in1[19]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[19]_i_27 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[19]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[19]_i_28 
       (.I0(ALU_in1[28]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[20]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \B_inter[19]_i_30 
       (.I0(ALU_in1[4]),
        .I1(\B_inter_reg[31]_1 [12]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [12]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[19]_i_32 
       (.I0(ALU_in1[24]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[28]),
        .I3(ALU_in1[20]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[19]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[19]_i_34 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[18]_i_34_n_0 ),
        .I2(\B_inter[20]_i_32_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_27 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_35 
       (.I0(\B_inter_reg[31]_1 [19]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [19]),
        .O(\B_inter_reg[19]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_36 
       (.I0(\B_inter_reg[31]_1 [18]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [18]),
        .O(\B_inter_reg[19]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_37 
       (.I0(\B_inter_reg[31]_1 [16]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [16]),
        .O(\B_inter_reg[19]_2 [0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[19]_i_3__0 
       (.I0(\B_inter_reg[7]_22 ),
        .I1(\B_inter[20]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_21 ),
        .I5(\B_inter[19]_i_2_0 ),
        .O(\ALUunit/data13 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_42 
       (.I0(\B_inter_reg[31]_1 [19]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [19]),
        .O(\B_inter_reg[19]_4 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_43 
       (.I0(\B_inter_reg[31]_1 [18]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [18]),
        .O(\B_inter_reg[19]_4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_44 
       (.I0(\B_inter_reg[31]_1 [16]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [16]),
        .O(\B_inter_reg[19]_4 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_49 
       (.I0(\B_inter_reg[31]_1 [19]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [19]),
        .O(\B_inter_reg[19]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_50 
       (.I0(\B_inter_reg[31]_1 [18]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [18]),
        .O(\B_inter_reg[19]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_51 
       (.I0(\B_inter_reg[31]_1 [16]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [16]),
        .O(\B_inter_reg[19]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_56 
       (.I0(\B_inter_reg[31]_1 [19]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [19]),
        .O(\B_inter_reg[19]_3 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_57 
       (.I0(\B_inter_reg[31]_1 [18]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [18]),
        .O(\B_inter_reg[19]_3 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[19]_i_58 
       (.I0(\B_inter_reg[31]_1 [16]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [16]),
        .O(\B_inter_reg[19]_3 [0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[19]_i_5__0 
       (.I0(\B_inter_reg[26]_1 ),
        .I1(\B_inter[20]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[25]_1 ),
        .I5(\B_inter[19]_i_2_1 ),
        .O(\ALUunit/data14 [19]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[19]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [18]),
        .I1(\B_inter[27]_i_2__0_1 [18]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [18]),
        .I5(\B_inter[27]_i_2__0_3 [18]),
        .O(\B_inter_reg[19]_i_24_2 ));
  LUT6 #(
    .INIT(64'h000050440000FFFF)) 
    \B_inter[1]_i_10__1 
       (.I0(\B_inter[1]_i_4 ),
        .I1(\B_inter_reg[2]_0 ),
        .I2(\B_inter_reg[2]_1 ),
        .I3(ALU_in1[0]),
        .I4(\B_inter[27]_i_2__0 [0]),
        .I5(\B_inter[1]_i_4_0 ),
        .O(\B_inter_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[1]_i_12__1 
       (.I0(\B_inter_reg[31]_1 [1]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [1]),
        .O(ALU_in1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_14 
       (.I0(\B_inter[7]_i_30_n_0 ),
        .I1(\B_inter_reg[4]_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[5]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[2]_i_18_n_0 ),
        .O(\B_inter_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \B_inter[1]_i_18 
       (.I0(ALU_in1[2]),
        .I1(ALU_in1[1]),
        .I2(ALU_in2[0]),
        .I3(\B_inter[2]_i_12__1 ),
        .O(\B_inter_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[1]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [0]),
        .I1(\B_inter[27]_i_2__0_1 [0]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [0]),
        .I5(\B_inter[27]_i_2__0_3 [0]),
        .O(\B_inter_reg[3]_i_24 ));
  LUT6 #(
    .INIT(64'h7520FFFF75200000)) 
    \B_inter[1]_i_8__2 
       (.I0(\B_inter[8]_i_14_0 ),
        .I1(\B_inter[2]_i_6__2_0 ),
        .I2(ALU_in1[16]),
        .I3(\B_inter[1]_i_9__2_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter_reg[4]_0 ),
        .O(\B_inter_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_9__2 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[0]_i_12__1 [24]),
        .I2(\B_inter[2]_i_6__2_0 ),
        .I3(\B_inter_reg[31]_1 [8]),
        .I4(\B_inter_reg[3]_i_22 ),
        .I5(\B_inter[0]_i_12__1 [8]),
        .O(\B_inter[1]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[20]_i_11__1 
       (.I0(\B_inter[22]_i_22_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[20]_i_23_n_0 ),
        .I3(\B_inter[2]_i_3__0 ),
        .I4(\B_inter[20]_i_24_n_0 ),
        .O(\B_inter_reg[7]_39 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_14 
       (.I0(\B_inter[20]_i_26_n_0 ),
        .I1(\B_inter[24]_i_25_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[22]_i_24_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[26]_i_27_n_0 ),
        .O(\B_inter_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[20]_i_17 
       (.I0(\B_inter[22]_i_26_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[20]_i_28_n_0 ),
        .O(\B_inter_reg[7]_23 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[20]_i_2 
       (.I0(\ALUunit/data13 [20]),
        .I1(\B_inter_reg[20]_0 ),
        .I2(\B_inter_reg[20]_1 ),
        .I3(\ALUunit/data14 [20]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_12 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[20]_i_20 
       (.I0(\B_inter_reg[31]_1 [20]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [20]),
        .O(ALU_in1[20]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[20]_i_23 
       (.I0(\B_inter_reg[31]_1 [25]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [25]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[20]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[20]_i_24 
       (.I0(ALU_in1[29]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[21]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[8]_i_14_1 ),
        .O(\B_inter[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[20]_i_26 
       (.I0(\B_inter_reg[31]_1 [5]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [5]),
        .I3(ALU_in1[13]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[20]_i_28 
       (.I0(ALU_in1[25]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[29]),
        .I3(ALU_in1[21]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[20]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[20]_i_30 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[20]_i_32_n_0 ),
        .I2(\B_inter[21]_i_32_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[20]_i_32 
       (.I0(\B_inter[18]_i_37_n_0 ),
        .I1(ALU_in2[1]),
        .I2(\B_inter[22]_i_31_n_0 ),
        .O(\B_inter[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[20]_i_3__0 
       (.I0(\B_inter_reg[7]_23 ),
        .I1(\B_inter[21]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_22 ),
        .I5(\B_inter[20]_i_2_0 ),
        .O(\ALUunit/data13 [20]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[20]_i_5__0 
       (.I0(\B_inter_reg[7]_39 ),
        .I1(\B_inter[21]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[26]_1 ),
        .I5(\B_inter[20]_i_2_1 ),
        .O(\ALUunit/data14 [20]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[20]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [19]),
        .I1(\B_inter[27]_i_2__0_1 [19]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [19]),
        .I5(\B_inter[27]_i_2__0_3 [19]),
        .O(\B_inter_reg[23]_i_24 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_inter[21]_i_11__1 
       (.I0(\B_inter[23]_i_26_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[21]_i_23_n_0 ),
        .I3(\B_inter[2]_i_3__0 ),
        .I4(\B_inter[21]_i_24_n_0 ),
        .O(\B_inter_reg[7]_40 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_14 
       (.I0(\B_inter[21]_i_26_n_0 ),
        .I1(\B_inter[25]_i_28_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[23]_i_28_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[25]_i_30_n_0 ),
        .O(\B_inter_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[21]_i_17 
       (.I0(ALU_in1[28]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[24]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[21]_i_28_n_0 ),
        .O(\B_inter_reg[28]_2 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[21]_i_2 
       (.I0(\ALUunit/data13 [21]),
        .I1(\B_inter_reg[21]_0 ),
        .I2(\B_inter_reg[21]_1 ),
        .I3(\ALUunit/data14 [21]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[21]_i_20 
       (.I0(\B_inter_reg[31]_1 [21]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [21]),
        .O(ALU_in1[21]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[21]_i_23 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[21]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[21]_i_24 
       (.I0(ALU_in1[30]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[22]),
        .I3(ALU_in1[31]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[21]_i_26 
       (.I0(\B_inter_reg[31]_1 [6]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [6]),
        .I3(ALU_in1[14]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[21]_i_28 
       (.I0(ALU_in1[26]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[30]),
        .I3(ALU_in1[22]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[21]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[21]_i_30 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[21]_i_32_n_0 ),
        .I2(\B_inter[22]_i_30_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[21]_i_32 
       (.I0(\B_inter[23]_i_59_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[27]_i_70_n_0 ),
        .I3(\B_inter[18]_i_39_n_0 ),
        .I4(ALU_in2[1]),
        .O(\B_inter[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[21]_i_3__0 
       (.I0(\B_inter_reg[28]_2 ),
        .I1(\B_inter[22]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_23 ),
        .I5(\B_inter[21]_i_2_0 ),
        .O(\ALUunit/data13 [21]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[21]_i_5__0 
       (.I0(\B_inter_reg[7]_40 ),
        .I1(\B_inter[22]_i_2_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_39 ),
        .I5(\B_inter[21]_i_2_1 ),
        .O(\ALUunit/data14 [21]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[21]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [20]),
        .I1(\B_inter[27]_i_2__0_1 [20]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [20]),
        .I5(\B_inter[27]_i_2__0_3 [20]),
        .O(\B_inter_reg[23]_i_24_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[22]_i_11__1 
       (.I0(\B_inter[24]_i_22_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[22]_i_22_n_0 ),
        .O(\B_inter_reg[7]_41 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_14 
       (.I0(\B_inter[22]_i_24_n_0 ),
        .I1(\B_inter[26]_i_27_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[24]_i_25_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[26]_i_28_n_0 ),
        .O(\B_inter_reg[7]_24 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[22]_i_17 
       (.I0(ALU_in1[29]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[25]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[22]_i_26_n_0 ),
        .O(\B_inter_reg[29]_2 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[22]_i_2 
       (.I0(\ALUunit/data13 [22]),
        .I1(\B_inter_reg[22]_0 ),
        .I2(\B_inter_reg[22]_1 ),
        .I3(\ALUunit/data14 [22]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_14 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[22]_i_20 
       (.I0(\B_inter_reg[31]_1 [22]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [22]),
        .O(ALU_in1[22]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[22]_i_22 
       (.I0(ALU_in1[27]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[23]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \B_inter[22]_i_24 
       (.I0(\B_inter_reg[31]_1 [7]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [7]),
        .I3(ALU_in1[15]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000000003030BB88)) 
    \B_inter[22]_i_26 
       (.I0(ALU_in1[27]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[31]),
        .I3(ALU_in1[23]),
        .I4(\B_inter[8]_i_14_0 ),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[22]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[22]_i_28 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[22]_i_30_n_0 ),
        .I2(\B_inter[23]_i_58_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \B_inter[22]_i_30 
       (.I0(\B_inter[24]_i_30_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[28]_i_28_n_0 ),
        .I3(\B_inter[22]_i_31_n_0 ),
        .I4(ALU_in2[1]),
        .O(\B_inter[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF8880000)) 
    \B_inter[22]_i_31 
       (.I0(ALU_in1[7]),
        .I1(\B_inter[18]_i_36_1 ),
        .I2(ALU_in1[15]),
        .I3(\B_inter[18]_i_36_0 ),
        .I4(ALU_in2[2]),
        .I5(\B_inter[26]_i_36_n_0 ),
        .O(\B_inter[22]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[22]_i_3__0 
       (.I0(\B_inter_reg[29]_2 ),
        .I1(\B_inter[22]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[28]_2 ),
        .I5(\B_inter[22]_i_2_0 ),
        .O(\ALUunit/data13 [22]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[22]_i_5__0 
       (.I0(\B_inter_reg[7]_41 ),
        .I1(\B_inter[23]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_40 ),
        .I5(\B_inter[22]_i_2_2 ),
        .O(\ALUunit/data14 [22]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[22]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [21]),
        .I1(\B_inter[27]_i_2__0_1 [21]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [21]),
        .I5(\B_inter[27]_i_2__0_3 [21]),
        .O(\B_inter_reg[23]_i_24_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_11__1 
       (.I0(\B_inter[25]_i_24_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[23]_i_26_n_0 ),
        .O(\B_inter_reg[7]_42 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_14 
       (.I0(\B_inter[23]_i_28_n_0 ),
        .I1(\B_inter[25]_i_30_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[25]_i_28_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[25]_i_29_n_0 ),
        .O(\B_inter_reg[7]_46 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[23]_i_17 
       (.I0(ALU_in1[30]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[26]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[23]_i_30_n_0 ),
        .O(\B_inter_reg[30]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_20 
       (.I0(\B_inter_reg[31]_1 [23]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [23]),
        .O(ALU_in1[23]));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[23]_i_26 
       (.I0(ALU_in1[28]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[24]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[23]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[23]_i_28 
       (.I0(ALU_in1[8]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[0]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[16]),
        .O(\B_inter[23]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \B_inter[23]_i_30 
       (.I0(ALU_in1[28]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[8]_i_14_1 ),
        .I3(\B_inter[8]_i_14_0 ),
        .I4(ALU_in1[24]),
        .O(\B_inter[23]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[23]_i_32 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[23]_i_58_n_0 ),
        .I2(\B_inter[24]_i_29_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_33 
       (.I0(\B_inter_reg[31]_1 [23]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [23]),
        .O(\B_inter_reg[23]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_34 
       (.I0(\B_inter_reg[31]_1 [20]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [20]),
        .O(\B_inter_reg[23]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_39 
       (.I0(\B_inter_reg[31]_1 [23]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [23]),
        .O(\B_inter_reg[23]_4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_40 
       (.I0(\B_inter_reg[31]_1 [20]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [20]),
        .O(\B_inter_reg[23]_4 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_45 
       (.I0(\B_inter_reg[31]_1 [23]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [23]),
        .O(\B_inter_reg[23]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_46 
       (.I0(\B_inter_reg[31]_1 [20]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [20]),
        .O(\B_inter_reg[23]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_51 
       (.I0(\B_inter_reg[31]_1 [23]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [23]),
        .O(\B_inter_reg[23]_3 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[23]_i_52 
       (.I0(\B_inter_reg[31]_1 [20]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [20]),
        .O(\B_inter_reg[23]_3 [0]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[23]_i_58 
       (.I0(\B_inter[25]_i_37_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[29]_i_35_n_0 ),
        .I3(\B_inter[23]_i_59_n_0 ),
        .I4(\B_inter[27]_i_70_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[23]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[23]_i_59 
       (.I0(ALU_in1[8]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[0]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[16]),
        .O(\B_inter[23]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[23]_i_5__0 
       (.I0(\B_inter_reg[7]_42 ),
        .I1(\B_inter[24]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_41 ),
        .I5(\B_inter[23]_i_2 ),
        .O(\B_inter_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[23]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [22]),
        .I1(\B_inter[27]_i_2__0_1 [22]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [22]),
        .I5(\B_inter[27]_i_2__0_3 [22]),
        .O(\B_inter_reg[23]_i_24_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[24]_i_11__1 
       (.I0(\B_inter[24]_i_21_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[24]_i_22_n_0 ),
        .O(\B_inter_reg[7]_43 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_14 
       (.I0(\B_inter[24]_i_25_n_0 ),
        .I1(\B_inter[26]_i_28_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[26]_i_27_n_0 ),
        .I4(SHAMT_sig[2]),
        .I5(\B_inter[30]_i_22_n_0 ),
        .O(\B_inter_reg[7]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[24]_i_18 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .O(ALU_in1[24]));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \B_inter[24]_i_21 
       (.I0(ALU_in1[27]),
        .I1(\B_inter[8]_i_14_1 ),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[31]),
        .I4(\B_inter[2]_i_3__0 ),
        .O(\B_inter[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[24]_i_22 
       (.I0(ALU_in1[29]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[25]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[24]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[24]_i_25 
       (.I0(ALU_in1[9]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[1]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[17]),
        .O(\B_inter[24]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[24]_i_27 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[24]_i_29_n_0 ),
        .I2(\B_inter[25]_i_36_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[24]_i_29 
       (.I0(\B_inter[26]_i_36_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[30]_i_33_n_0 ),
        .I3(\B_inter[24]_i_30_n_0 ),
        .I4(\B_inter[28]_i_28_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[24]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[24]_i_30 
       (.I0(ALU_in1[9]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[1]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[17]),
        .O(\B_inter[24]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[24]_i_5__0 
       (.I0(\B_inter_reg[7]_43 ),
        .I1(\B_inter[25]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_42 ),
        .I5(\B_inter[24]_i_2 ),
        .O(\B_inter_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[24]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [23]),
        .I1(\B_inter[27]_i_2__0_1 [23]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [23]),
        .I5(\B_inter[27]_i_2__0_3 [23]),
        .O(\B_inter_reg[27]_i_23 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[25]_i_11__1 
       (.I0(\B_inter[25]_i_23_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[25]_i_24_n_0 ),
        .O(\B_inter_reg[7]_44 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_14 
       (.I0(\B_inter[25]_i_28_n_0 ),
        .I1(\B_inter[25]_i_29_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[25]_i_30_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_32_n_0 ),
        .O(\B_inter_reg[7]_28 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[25]_i_16 
       (.I0(ALU_in1[31]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[27]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[25]_i_32_n_0 ),
        .O(\B_inter_reg[31]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[25]_i_20 
       (.I0(\B_inter_reg[31]_1 [25]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [25]),
        .O(ALU_in1[25]));
  LUT5 #(
    .INIT(32'hFF00FE02)) 
    \B_inter[25]_i_23 
       (.I0(ALU_in1[28]),
        .I1(\B_inter[2]_i_6__2_0 ),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[31]),
        .I4(\B_inter[2]_i_3__0 ),
        .O(\B_inter[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[25]_i_24 
       (.I0(ALU_in1[30]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(ALU_in1[26]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[8]_i_14_0 ),
        .O(\B_inter[25]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_28 
       (.I0(ALU_in1[10]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[2]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[18]),
        .O(\B_inter[25]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_29 
       (.I0(ALU_in1[14]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[6]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[22]),
        .O(\B_inter[25]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_30 
       (.I0(ALU_in1[12]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[4]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[20]),
        .O(\B_inter[25]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \B_inter[25]_i_32 
       (.I0(ALU_in1[29]),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[8]_i_14_1 ),
        .I3(\B_inter[8]_i_14_0 ),
        .I4(ALU_in1[25]),
        .O(\B_inter[25]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[25]_i_34 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[25]_i_36_n_0 ),
        .I2(\B_inter[26]_i_35_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \B_inter[25]_i_36 
       (.I0(\B_inter[25]_i_37_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[29]_i_35_n_0 ),
        .I3(\B_inter[27]_i_70_n_0 ),
        .I4(\B_inter[31]_i_79_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[25]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[25]_i_37 
       (.I0(ALU_in1[10]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[2]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[18]),
        .O(\B_inter[25]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[25]_i_4__0 
       (.I0(\B_inter_reg[7]_44 ),
        .I1(\B_inter[26]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_43 ),
        .I5(\B_inter[25]_i_2 ),
        .O(\B_inter_reg[6]_0 [6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[25]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [24]),
        .I1(\B_inter[27]_i_2__0_1 [24]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [24]),
        .I5(\B_inter[27]_i_2__0_3 [24]),
        .O(\B_inter_reg[27]_i_23_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[26]_i_11__1 
       (.I0(\B_inter[26]_i_23_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[26]_i_24_n_0 ),
        .I3(\B_inter[8]_i_14_0 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[2]_i_3__0 ),
        .O(\B_inter_reg[29]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_14 
       (.I0(\B_inter[26]_i_27_n_0 ),
        .I1(\B_inter[30]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[26]_i_28_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_43_n_0 ),
        .O(\B_inter_reg[7]_30 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[26]_i_17 
       (.I0(ALU_in1[29]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in1[31]),
        .I3(\B_inter[2]_i_3__0 ),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in1[27]),
        .O(\B_inter_reg[29]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[26]_i_20 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .O(ALU_in1[26]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \B_inter[26]_i_23 
       (.I0(\B_inter_reg[31]_1 [29]),
        .I1(\B_inter[0]_i_12__1 [29]),
        .I2(\B_inter_reg[31]_1 [31]),
        .I3(\B_inter_reg[3]_i_22 ),
        .I4(\B_inter[0]_i_12__1 [31]),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \B_inter[26]_i_24 
       (.I0(\B_inter_reg[31]_1 [27]),
        .I1(\B_inter[0]_i_12__1 [27]),
        .I2(\B_inter_reg[31]_1 [31]),
        .I3(\B_inter_reg[3]_i_22 ),
        .I4(\B_inter[0]_i_12__1 [31]),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[26]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[26]_i_27 
       (.I0(ALU_in1[11]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[3]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[19]),
        .O(\B_inter[26]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[26]_i_28 
       (.I0(ALU_in1[13]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[5]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[21]),
        .O(\B_inter[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[26]_i_30 
       (.I0(ALU_in1[28]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in1[30]),
        .I3(\B_inter[2]_i_3__0 ),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in1[26]),
        .O(\B_inter_reg[28]_3 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[26]_i_32 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[26]_i_35_n_0 ),
        .I2(\B_inter[27]_i_39_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \B_inter[26]_i_35 
       (.I0(\B_inter[26]_i_36_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[30]_i_33_n_0 ),
        .I3(\B_inter[28]_i_28_n_0 ),
        .I4(\B_inter[31]_i_83_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[26]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[26]_i_36 
       (.I0(ALU_in1[11]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[19]),
        .O(\B_inter[26]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[26]_i_4__0 
       (.I0(\B_inter_reg[29]_4 ),
        .I1(\B_inter[27]_i_3__0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_44 ),
        .I5(\B_inter[26]_i_2 ),
        .O(\B_inter_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[26]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [25]),
        .I1(\B_inter[27]_i_2__0_1 [25]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [25]),
        .I5(\B_inter[27]_i_2__0_3 [25]),
        .O(\B_inter_reg[27]_i_23_1 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[27]_i_11__1 
       (.I0(\B_inter_reg[30]_2 ),
        .I1(\B_inter[27]_i_3__0_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[29]_4 ),
        .I5(\B_inter[27]_i_3__0 ),
        .O(\B_inter_reg[6]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_14 
       (.I0(\B_inter_reg[31]_1 [27]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [27]),
        .O(ALU_in1[27]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_18 
       (.I0(\B_inter_reg[31]_1 [0]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [0]),
        .O(ALU_in1[0]));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[27]_i_19 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[27]_i_39_n_0 ),
        .I2(\B_inter[28]_i_27_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_28 
       (.I0(\B_inter[25]_i_30_n_0 ),
        .I1(\B_inter[31]_i_32_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[25]_i_29_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_30_n_0 ),
        .O(\B_inter_reg[7]_26 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \B_inter[27]_i_30 
       (.I0(\B_inter[27]_i_64_n_0 ),
        .I1(\B_inter[27]_i_65_n_0 ),
        .I2(\B_inter[27]_i_66_n_0 ),
        .I3(\B_inter[27]_i_67_n_0 ),
        .I4(\B_inter[27]_i_68_n_0 ),
        .I5(\B_inter[27]_i_69_n_0 ),
        .O(\B_inter_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[27]_i_39 
       (.I0(\B_inter[29]_i_35_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[31]_i_82_n_0 ),
        .I3(\B_inter[27]_i_70_n_0 ),
        .I4(\B_inter[31]_i_79_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[27]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_40 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .O(\B_inter_reg[26]_3 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_41 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .O(\B_inter_reg[26]_3 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_46 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .O(\B_inter_reg[26]_5 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_47 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .O(\B_inter_reg[26]_5 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_52 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .O(\B_inter_reg[26]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_53 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .O(\B_inter_reg[26]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_58 
       (.I0(\B_inter_reg[31]_1 [26]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [26]),
        .O(\B_inter_reg[26]_4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[27]_i_59 
       (.I0(\B_inter_reg[31]_1 [24]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [24]),
        .O(\B_inter_reg[26]_4 [0]));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \B_inter[27]_i_64 
       (.I0(ALU_in1[20]),
        .I1(\B_inter_reg[31]_1 [19]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [19]),
        .I4(ALU_in1[18]),
        .I5(ALU_in1[17]),
        .O(\B_inter[27]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000047)) 
    \B_inter[27]_i_65 
       (.I0(\B_inter_reg[31]_1 [16]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [16]),
        .I3(ALU_in1[15]),
        .I4(ALU_in1[14]),
        .I5(ALU_in1[13]),
        .O(\B_inter[27]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \B_inter[27]_i_66 
       (.I0(ALU_in1[6]),
        .I1(\B_inter_reg[31]_1 [5]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [5]),
        .I4(ALU_in1[8]),
        .I5(ALU_in1[7]),
        .O(\B_inter[27]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \B_inter[27]_i_67 
       (.I0(ALU_in1[12]),
        .I1(\B_inter_reg[31]_1 [11]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [11]),
        .I4(ALU_in1[10]),
        .I5(ALU_in1[9]),
        .O(\B_inter[27]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \B_inter[27]_i_68 
       (.I0(ALU_in1[23]),
        .I1(\B_inter_reg[31]_1 [24]),
        .I2(\B_inter[13]_i_14_0 ),
        .I3(\B_inter[0]_i_12__1 [24]),
        .I4(ALU_in1[25]),
        .I5(ALU_in1[26]),
        .O(\B_inter[27]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_inter[27]_i_69 
       (.I0(ALU_in1[30]),
        .I1(ALU_in1[29]),
        .I2(ALU_in1[28]),
        .I3(ALU_in1[27]),
        .I4(ALU_in1[21]),
        .I5(ALU_in1[22]),
        .O(\B_inter[27]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[27]_i_6__1 
       (.I0(\B_inter[27]_i_2__0_0 [26]),
        .I1(\B_inter[27]_i_2__0_1 [26]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [26]),
        .I5(\B_inter[27]_i_2__0_3 [26]),
        .O(\B_inter_reg[27]_i_23_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[27]_i_70 
       (.I0(ALU_in1[12]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[4]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[20]),
        .O(\B_inter[27]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFB800B8)) 
    \B_inter[28]_i_10__1 
       (.I0(\B_inter[28]_i_22_n_0 ),
        .I1(SHAMT_sig[1]),
        .I2(\B_inter[28]_i_23_n_0 ),
        .I3(\B_inter[8]_i_14_0 ),
        .I4(ALU_in1[31]),
        .I5(\B_inter[2]_i_3__0 ),
        .O(\B_inter_reg[30]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[28]_i_16 
       (.I0(\B_inter_reg[31]_1 [28]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [28]),
        .O(ALU_in1[28]));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[28]_i_18 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[28]_i_27_n_0 ),
        .I2(\B_inter[29]_i_33_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \B_inter[28]_i_22 
       (.I0(\B_inter_reg[31]_1 [30]),
        .I1(\B_inter[0]_i_12__1 [30]),
        .I2(\B_inter_reg[31]_1 [31]),
        .I3(\B_inter_reg[3]_i_22 ),
        .I4(\B_inter[0]_i_12__1 [31]),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \B_inter[28]_i_23 
       (.I0(\B_inter_reg[31]_1 [28]),
        .I1(\B_inter[0]_i_12__1 [28]),
        .I2(\B_inter_reg[31]_1 [31]),
        .I3(\B_inter_reg[3]_i_22 ),
        .I4(\B_inter[0]_i_12__1 [31]),
        .I5(\B_inter[8]_i_14_1 ),
        .O(\B_inter[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_25 
       (.I0(\B_inter[26]_i_28_n_0 ),
        .I1(\B_inter[31]_i_43_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[30]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_42_n_0 ),
        .O(\B_inter_reg[7]_29 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \B_inter[28]_i_27 
       (.I0(\B_inter[28]_i_28_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[31]_i_83_n_0 ),
        .I3(\B_inter[30]_i_33_n_0 ),
        .I4(\B_inter[31]_i_86_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[28]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[28]_i_28 
       (.I0(ALU_in1[13]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[5]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[21]),
        .O(\B_inter[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \B_inter[28]_i_5 
       (.I0(\B_inter_reg[28]_4 ),
        .I1(ALU_in1[28]),
        .I2(\B_inter_reg[28]_5 ),
        .I3(ALU_in2[5]),
        .I4(\B_inter_reg[0]_8 ),
        .I5(\B_inter_reg[28]_6 ),
        .O(\B_inter_reg[28]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[29]_i_18 
       (.I0(\B_inter_reg[31]_1 [29]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [29]),
        .O(ALU_in1[29]));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[29]_i_20 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[29]_i_33_n_0 ),
        .I2(\B_inter[30]_i_27_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_28 
       (.I0(\B_inter[25]_i_29_n_0 ),
        .I1(\B_inter[31]_i_30_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[31]_i_32_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_34_n_0 ),
        .O(\B_inter_reg[7]_27 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \B_inter[29]_i_33 
       (.I0(\B_inter[29]_i_35_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[31]_i_82_n_0 ),
        .I3(\B_inter[31]_i_79_n_0 ),
        .I4(\B_inter[31]_i_80_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[29]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[29]_i_35 
       (.I0(ALU_in1[14]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[6]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[22]),
        .O(\B_inter[29]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \B_inter[29]_i_5 
       (.I0(\B_inter_reg[28]_4 ),
        .I1(ALU_in1[29]),
        .I2(\B_inter_reg[28]_5 ),
        .I3(ALU_in2[6]),
        .I4(\B_inter_reg[0]_9 ),
        .I5(\B_inter_reg[29]_5 ),
        .O(\B_inter_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_10__1 
       (.I0(\B_inter[7]_i_26_n_0 ),
        .I1(\B_inter_reg[4]_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[5]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[2]_i_18_n_0 ),
        .O(\B_inter_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[2]_i_14 
       (.I0(\B_inter_reg[31]_1 [2]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [2]),
        .O(ALU_in1[2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[2]_i_18 
       (.I0(ALU_in1[2]),
        .I1(ALU_in1[18]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[26]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[10]),
        .O(\B_inter[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \B_inter[2]_i_19 
       (.I0(ALU_in1[2]),
        .I1(ALU_in1[1]),
        .I2(ALU_in2[1]),
        .I3(\B_inter[2]_i_12__1 ),
        .O(\B_inter_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \B_inter[2]_i_6__2 
       (.I0(\B_inter[6]_i_20_n_0 ),
        .I1(\B_inter[2]_i_3__0 ),
        .I2(\B_inter[3]_i_31_n_0 ),
        .I3(\B_inter[2]_i_3__0_0 ),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[2]_i_8__2_n_0 ),
        .O(\B_inter_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[2]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [1]),
        .I1(\B_inter[27]_i_2__0_1 [1]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [1]),
        .I5(\B_inter[27]_i_2__0_3 [1]),
        .O(\B_inter_reg[3]_i_24_0 ));
  LUT6 #(
    .INIT(64'h7520FFFF75200000)) 
    \B_inter[2]_i_8__2 
       (.I0(\B_inter[8]_i_14_0 ),
        .I1(\B_inter[2]_i_6__2_0 ),
        .I2(ALU_in1[17]),
        .I3(\B_inter[2]_i_9__2_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[4]_i_22_n_0 ),
        .O(\B_inter[2]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_9__2 
       (.I0(\B_inter_reg[31]_1 [25]),
        .I1(\B_inter[0]_i_12__1 [25]),
        .I2(\B_inter[2]_i_6__2_0 ),
        .I3(\B_inter_reg[31]_1 [9]),
        .I4(\B_inter_reg[3]_i_22 ),
        .I5(\B_inter[0]_i_12__1 [9]),
        .O(\B_inter[2]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[30]_i_17 
       (.I0(\B_inter[31]_i_51_n_0 ),
        .I1(ALU_in2[0]),
        .I2(\B_inter[30]_i_27_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_10 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[30]_i_21 
       (.I0(\B_inter_reg[31]_1 [30]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [30]),
        .O(ALU_in1[30]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[30]_i_22 
       (.I0(ALU_in1[15]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[7]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[23]),
        .O(\B_inter[30]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[30]_i_24 
       (.I0(\B_inter_reg[31]_1 [31]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [31]),
        .O(ALU_in1[31]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \B_inter[30]_i_27 
       (.I0(\B_inter[31]_i_83_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[31]_i_84_n_0 ),
        .I3(\B_inter[30]_i_33_n_0 ),
        .I4(\B_inter[31]_i_86_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[30]_i_3 
       (.I0(\B_inter_reg[7]_25 ),
        .I1(\B_inter_reg[30]_3 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter[31]_i_12__1_n_0 ),
        .I5(\B_inter_reg[30]_4 ),
        .O(data12[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[30]_i_33 
       (.I0(ALU_in1[15]),
        .I1(ALU_in2[3]),
        .I2(ALU_in1[7]),
        .I3(ALU_in2[4]),
        .I4(ALU_in1[23]),
        .O(\B_inter[30]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_8__1 
       (.I0(\B_inter[30]_i_22_n_0 ),
        .I1(\B_inter[31]_i_42_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[31]_i_43_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_44_n_0 ),
        .O(\B_inter_reg[7]_25 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_12__1 
       (.I0(\B_inter[31]_i_29_n_0 ),
        .I1(\B_inter[31]_i_30_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[31]_i_32_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_34_n_0 ),
        .O(\B_inter[31]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_16 
       (.I0(\B_inter[31]_i_41_n_0 ),
        .I1(\B_inter[31]_i_42_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[31]_i_43_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[31]_i_44_n_0 ),
        .O(\B_inter[31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00005140)) 
    \B_inter[31]_i_19 
       (.I0(\B_inter[27]_i_2__0 [0]),
        .I1(ALU_in2[0]),
        .I2(\B_inter[31]_i_51_n_0 ),
        .I3(\B_inter[31]_i_52_n_0 ),
        .I4(\B_inter[19]_i_18 ),
        .O(\B_inter_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_29 
       (.I0(ALU_in1[30]),
        .I1(ALU_in1[14]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[6]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[22]),
        .O(\B_inter[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_30 
       (.I0(ALU_in1[26]),
        .I1(ALU_in1[10]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[2]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[18]),
        .O(\B_inter[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_32 
       (.I0(ALU_in1[24]),
        .I1(ALU_in1[8]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[0]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[16]),
        .O(\B_inter[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_34 
       (.I0(ALU_in1[28]),
        .I1(ALU_in1[12]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[4]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[20]),
        .O(\B_inter[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_41 
       (.I0(ALU_in1[31]),
        .I1(ALU_in1[15]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[7]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[23]),
        .O(\B_inter[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_42 
       (.I0(ALU_in1[27]),
        .I1(ALU_in1[11]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[3]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[19]),
        .O(\B_inter[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_43 
       (.I0(ALU_in1[25]),
        .I1(ALU_in1[9]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[1]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[17]),
        .O(\B_inter[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_44 
       (.I0(ALU_in1[29]),
        .I1(ALU_in1[13]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[5]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[21]),
        .O(\B_inter[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \B_inter[31]_i_51 
       (.I0(\B_inter[31]_i_79_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[31]_i_80_n_0 ),
        .I3(\B_inter[31]_i_81_n_0 ),
        .I4(\B_inter[31]_i_82_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \B_inter[31]_i_52 
       (.I0(\B_inter[31]_i_83_n_0 ),
        .I1(ALU_in2[2]),
        .I2(\B_inter[31]_i_84_n_0 ),
        .I3(\B_inter[31]_i_85_n_0 ),
        .I4(\B_inter[31]_i_86_n_0 ),
        .I5(ALU_in2[1]),
        .O(\B_inter[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[31]_i_6__1 
       (.I0(\B_inter[31]_i_12__1_n_0 ),
        .I1(\B_inter_reg[30]_4 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter[31]_i_16_n_0 ),
        .I5(\B_inter_reg[31]_5 ),
        .O(data12[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_70 
       (.I0(\B_inter_reg[31]_1 [18]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [18]),
        .O(ALU_in1[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_71 
       (.I0(\B_inter_reg[31]_1 [16]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [16]),
        .O(ALU_in1[16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_73 
       (.I0(\B_inter_reg[31]_1 [15]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [15]),
        .O(ALU_in1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[31]_i_74 
       (.I0(\B_inter_reg[31]_1 [17]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [17]),
        .O(ALU_in1[17]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_79 
       (.I0(ALU_in1[24]),
        .I1(ALU_in1[8]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[0]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[16]),
        .O(\B_inter[31]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_80 
       (.I0(ALU_in1[28]),
        .I1(ALU_in1[12]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[20]),
        .O(\B_inter[31]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_81 
       (.I0(ALU_in1[30]),
        .I1(ALU_in1[14]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[6]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[22]),
        .O(\B_inter[31]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_82 
       (.I0(ALU_in1[26]),
        .I1(ALU_in1[10]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[2]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[18]),
        .O(\B_inter[31]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_83 
       (.I0(ALU_in1[25]),
        .I1(ALU_in1[9]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[1]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[17]),
        .O(\B_inter[31]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_84 
       (.I0(ALU_in1[29]),
        .I1(ALU_in1[13]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[5]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[21]),
        .O(\B_inter[31]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_85 
       (.I0(ALU_in1[31]),
        .I1(ALU_in1[15]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[7]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[23]),
        .O(\B_inter[31]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[31]_i_86 
       (.I0(ALU_in1[27]),
        .I1(ALU_in1[11]),
        .I2(ALU_in2[3]),
        .I3(ALU_in1[3]),
        .I4(ALU_in2[4]),
        .I5(ALU_in1[19]),
        .O(\B_inter[31]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_11__1 
       (.I0(\B_inter[9]_i_22_n_0 ),
        .I1(\B_inter[5]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[7]_i_26_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter_reg[4]_0 ),
        .O(\B_inter_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_16 
       (.I0(\B_inter[8]_i_26_n_0 ),
        .I1(\B_inter[4]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[6]_i_20_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[3]_i_31_n_0 ),
        .O(\B_inter_reg[7]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_20 
       (.I0(\B_inter_reg[31]_1 [3]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [3]),
        .O(ALU_in1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_27 
       (.I0(\B_inter[8]_i_22_n_0 ),
        .I1(\B_inter[4]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[6]_i_20_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[3]_i_31_n_0 ),
        .O(\B_inter_reg[7]_4 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[3]_i_29 
       (.I0(ALU_in1[4]),
        .I1(ALU_in1[20]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[28]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[12]),
        .O(\B_inter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[3]_i_31 
       (.I0(ALU_in1[3]),
        .I1(ALU_in1[19]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[27]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[11]),
        .O(\B_inter[3]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[3]_i_33 
       (.I0(ALU_in2[0]),
        .I1(\B_inter_reg[0]_14 ),
        .I2(\B_inter[4]_i_28_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_34 
       (.I0(\B_inter_reg[31]_1 [3]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [3]),
        .O(\B_inter_reg[3]_3 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_35 
       (.I0(\B_inter_reg[31]_1 [2]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [2]),
        .O(\B_inter_reg[3]_3 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_36 
       (.I0(\B_inter_reg[31]_1 [1]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [1]),
        .O(\B_inter_reg[3]_3 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_37 
       (.I0(\B_inter_reg[31]_1 [0]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [0]),
        .O(\B_inter_reg[3]_3 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_42 
       (.I0(\B_inter_reg[31]_1 [3]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [3]),
        .O(\B_inter_reg[3]_5 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_43 
       (.I0(\B_inter_reg[31]_1 [2]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [2]),
        .O(\B_inter_reg[3]_5 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_44 
       (.I0(\B_inter_reg[31]_1 [1]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [1]),
        .O(\B_inter_reg[3]_5 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_45 
       (.I0(\B_inter_reg[31]_1 [0]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [0]),
        .O(\B_inter_reg[3]_5 [0]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[3]_i_4__0 
       (.I0(\B_inter_reg[7]_3 ),
        .I1(\B_inter[4]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_4 ),
        .I5(\B_inter[3]_i_2 ),
        .O(\B_inter_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_50 
       (.I0(\B_inter_reg[31]_1 [3]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [3]),
        .O(\B_inter_reg[3]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_51 
       (.I0(\B_inter_reg[31]_1 [2]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [2]),
        .O(\B_inter_reg[3]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_52 
       (.I0(\B_inter_reg[31]_1 [1]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [1]),
        .O(\B_inter_reg[3]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_53 
       (.I0(\B_inter_reg[31]_1 [0]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [0]),
        .O(\B_inter_reg[3]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_58 
       (.I0(\B_inter_reg[31]_1 [3]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [3]),
        .O(\B_inter_reg[3]_4 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_59 
       (.I0(\B_inter_reg[31]_1 [2]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [2]),
        .O(\B_inter_reg[3]_4 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_60 
       (.I0(\B_inter_reg[31]_1 [1]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [1]),
        .O(\B_inter_reg[3]_4 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[3]_i_61 
       (.I0(\B_inter_reg[31]_1 [0]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [0]),
        .O(\B_inter_reg[3]_4 [0]));
  LUT5 #(
    .INIT(32'h000088C0)) 
    \B_inter[3]_i_67 
       (.I0(ALU_in1[0]),
        .I1(\B_inter[18]_i_36_0 ),
        .I2(ALU_in1[2]),
        .I3(ALU_in2[1]),
        .I4(ALU_in2[2]),
        .O(\B_inter_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[3]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [2]),
        .I1(\B_inter[27]_i_2__0_1 [2]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [2]),
        .I5(\B_inter[27]_i_2__0_3 [2]),
        .O(\B_inter_reg[3]_i_24_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_11__1 
       (.I0(\B_inter[10]_i_22_n_0 ),
        .I1(\B_inter[6]_i_20_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[8]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[4]_i_22_n_0 ),
        .O(\B_inter_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_17 
       (.I0(\B_inter[10]_i_24_n_0 ),
        .I1(\B_inter[6]_i_20_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[8]_i_26_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[4]_i_22_n_0 ),
        .O(\B_inter_reg[7]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[4]_i_20 
       (.I0(\B_inter_reg[31]_1 [4]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [4]),
        .O(ALU_in1[4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[4]_i_22 
       (.I0(ALU_in1[5]),
        .I1(ALU_in1[21]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[29]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[13]),
        .O(\B_inter[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_25 
       (.I0(\B_inter[9]_i_24_n_0 ),
        .I1(\B_inter[5]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[7]_i_30_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter_reg[4]_0 ),
        .O(\B_inter_reg[7]_7 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \B_inter[4]_i_27 
       (.I0(\B_inter[5]_i_25_n_0 ),
        .I1(ALU_in2[0]),
        .I2(\B_inter[4]_i_28_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_15 ));
  LUT5 #(
    .INIT(32'h000088C0)) 
    \B_inter[4]_i_28 
       (.I0(ALU_in1[1]),
        .I1(\B_inter[18]_i_36_0 ),
        .I2(ALU_in1[3]),
        .I3(ALU_in2[1]),
        .I4(ALU_in2[2]),
        .O(\B_inter[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[4]_i_4__0 
       (.I0(\B_inter_reg[7]_6 ),
        .I1(\B_inter[5]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_3 ),
        .I5(\B_inter[4]_i_2 ),
        .O(\B_inter_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[4]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [3]),
        .I1(\B_inter[27]_i_2__0_1 [3]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [3]),
        .I5(\B_inter[27]_i_2__0_3 [3]),
        .O(\B_inter_reg[7]_i_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_11__1 
       (.I0(\B_inter[11]_i_26_n_0 ),
        .I1(\B_inter[7]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[9]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[5]_i_22_n_0 ),
        .O(\B_inter_reg[7]_9 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[5]_i_14 
       (.I0(ALU_in1[2]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in1[0]),
        .I3(SHAMT_sig[2]),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in1[4]),
        .O(\B_inter_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_17 
       (.I0(\B_inter[11]_i_30_n_0 ),
        .I1(\B_inter[7]_i_30_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[9]_i_24_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[5]_i_22_n_0 ),
        .O(\B_inter_reg[7]_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[5]_i_20 
       (.I0(\B_inter_reg[31]_1 [5]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [5]),
        .O(ALU_in1[5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \B_inter[5]_i_22 
       (.I0(ALU_in1[6]),
        .I1(ALU_in1[22]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[30]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[14]),
        .O(\B_inter[5]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[5]_i_24 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[5]_i_25_n_0 ),
        .I2(\B_inter[6]_i_25_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_16 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[5]_i_25 
       (.I0(ALU_in1[2]),
        .I1(ALU_in2[1]),
        .I2(ALU_in1[0]),
        .I3(ALU_in2[2]),
        .I4(\B_inter[18]_i_36_0 ),
        .I5(ALU_in1[4]),
        .O(\B_inter[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[5]_i_4__0 
       (.I0(\B_inter_reg[7]_9 ),
        .I1(\B_inter[6]_i_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_6 ),
        .I5(\B_inter[5]_i_2 ),
        .O(\B_inter_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[5]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [4]),
        .I1(\B_inter[27]_i_2__0_1 [4]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [4]),
        .I5(\B_inter[27]_i_2__0_3 [4]),
        .O(\B_inter_reg[7]_i_24_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_11__1 
       (.I0(\B_inter[12]_i_22_n_0 ),
        .I1(\B_inter[8]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[10]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[6]_i_20_n_0 ),
        .O(\B_inter_reg[7]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_15 
       (.I0(\B_inter[12]_i_26_n_0 ),
        .I1(\B_inter[8]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[10]_i_24_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[6]_i_20_n_0 ),
        .O(\B_inter_reg[7]_16 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[6]_i_18 
       (.I0(\B_inter_reg[31]_1 [6]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [6]),
        .O(ALU_in1[6]));
  LUT6 #(
    .INIT(64'hFCFC0C0CFA0AFA0A)) 
    \B_inter[6]_i_20 
       (.I0(ALU_in1[7]),
        .I1(ALU_in1[23]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[15]),
        .I4(ALU_in1[31]),
        .I5(\B_inter[2]_i_6__2_0 ),
        .O(\B_inter[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[6]_i_22 
       (.I0(ALU_in1[3]),
        .I1(SHAMT_sig[1]),
        .I2(ALU_in1[1]),
        .I3(SHAMT_sig[2]),
        .I4(\B_inter[27]_i_24 ),
        .I5(ALU_in1[5]),
        .O(\B_inter_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[6]_i_24 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[6]_i_25_n_0 ),
        .I2(\B_inter[7]_i_56_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_17 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \B_inter[6]_i_25 
       (.I0(ALU_in1[3]),
        .I1(ALU_in2[1]),
        .I2(ALU_in1[1]),
        .I3(ALU_in2[2]),
        .I4(\B_inter[18]_i_36_0 ),
        .I5(ALU_in1[5]),
        .O(\B_inter[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[6]_i_4__0 
       (.I0(\B_inter_reg[7]_12 ),
        .I1(\B_inter[7]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_9 ),
        .I5(\B_inter[6]_i_2 ),
        .O(\B_inter_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[6]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [5]),
        .I1(\B_inter[27]_i_2__0_1 [5]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [5]),
        .I5(\B_inter[27]_i_2__0_3 [5]),
        .O(\B_inter_reg[7]_i_24_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_11__1 
       (.I0(\B_inter[13]_i_22_n_0 ),
        .I1(\B_inter[9]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[11]_i_26_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[7]_i_26_n_0 ),
        .O(\B_inter_reg[7]_17 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[7]_i_14 
       (.I0(ALU_in1[0]),
        .I1(SHAMT_sig[2]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[4]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[7]_i_28_n_0 ),
        .O(\B_inter_reg[0]_29 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_17 
       (.I0(\B_inter[13]_i_26_n_0 ),
        .I1(\B_inter[9]_i_24_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[11]_i_30_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[7]_i_30_n_0 ),
        .O(\B_inter_reg[7]_15 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[7]_i_2 
       (.I0(\ALUunit/data13 [7]),
        .I1(\B_inter_reg[7]_47 ),
        .I2(\B_inter_reg[7]_48 ),
        .I3(\ALUunit/data14 [7]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[7]_i_20 
       (.I0(\B_inter_reg[31]_1 [7]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [7]),
        .O(ALU_in1[7]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[7]_i_26 
       (.I0(ALU_in1[16]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[24]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[8]),
        .O(\B_inter[7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \B_inter[7]_i_28 
       (.I0(ALU_in1[2]),
        .I1(SHAMT_sig[2]),
        .I2(SHAMT_sig[4]),
        .I3(SHAMT_sig[3]),
        .I4(ALU_in1[6]),
        .O(\B_inter[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[7]_i_30 
       (.I0(ALU_in1[16]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[24]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[8]),
        .O(\B_inter[7]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[7]_i_32 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[7]_i_56_n_0 ),
        .I2(\B_inter[8]_i_30_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_18 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[7]_i_33 
       (.I0(\B_inter_reg[31]_1 [4]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [4]),
        .O(\B_inter_reg[4]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[7]_i_38 
       (.I0(\B_inter_reg[31]_1 [4]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [4]),
        .O(\B_inter_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[7]_i_3__0 
       (.I0(\B_inter_reg[7]_15 ),
        .I1(\B_inter[8]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_16 ),
        .I5(\B_inter[7]_i_2_1 ),
        .O(\ALUunit/data13 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[7]_i_43 
       (.I0(\B_inter_reg[31]_1 [4]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [4]),
        .O(\B_inter_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[7]_i_48 
       (.I0(\B_inter_reg[31]_1 [4]),
        .I1(\B_inter[13]_i_14_0 ),
        .I2(\B_inter[0]_i_12__1 [4]),
        .O(\B_inter_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[7]_i_56 
       (.I0(ALU_in1[0]),
        .I1(ALU_in2[2]),
        .I2(\B_inter[18]_i_36_0 ),
        .I3(ALU_in1[4]),
        .I4(ALU_in2[1]),
        .I5(\B_inter[7]_i_57_n_0 ),
        .O(\B_inter[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \B_inter[7]_i_57 
       (.I0(ALU_in1[2]),
        .I1(ALU_in2[2]),
        .I2(\B_inter[18]_i_36_0 ),
        .I3(\B_inter[0]_i_12__1 [6]),
        .I4(\B_inter[13]_i_14_0 ),
        .I5(\B_inter_reg[31]_1 [6]),
        .O(\B_inter[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[7]_i_5__0 
       (.I0(\B_inter_reg[7]_17 ),
        .I1(\B_inter[8]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_12 ),
        .I5(\B_inter[7]_i_2_0 ),
        .O(\ALUunit/data14 [7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[7]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [6]),
        .I1(\B_inter[27]_i_2__0_1 [6]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [6]),
        .I5(\B_inter[27]_i_2__0_3 [6]),
        .O(\B_inter_reg[7]_i_24_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_11__1 
       (.I0(\B_inter[14]_i_22_n_0 ),
        .I1(\B_inter[10]_i_22_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[12]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[8]_i_22_n_0 ),
        .O(\B_inter_reg[7]_31 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[8]_i_14 
       (.I0(ALU_in1[1]),
        .I1(SHAMT_sig[2]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[5]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[8]_i_24_n_0 ),
        .O(\B_inter_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_17 
       (.I0(\B_inter[14]_i_26_n_0 ),
        .I1(\B_inter[10]_i_24_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[12]_i_26_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[8]_i_26_n_0 ),
        .O(\B_inter_reg[7]_19 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[8]_i_2 
       (.I0(\ALUunit/data13 [8]),
        .I1(\B_inter_reg[8]_3 ),
        .I2(\B_inter_reg[8]_4 ),
        .I3(\ALUunit/data14 [8]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[8]_i_20 
       (.I0(\B_inter_reg[31]_1 [8]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [8]),
        .O(ALU_in1[8]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[8]_i_22 
       (.I0(ALU_in1[17]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[25]),
        .I4(\B_inter[8]_i_14_1 ),
        .I5(ALU_in1[9]),
        .O(\B_inter[8]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \B_inter[8]_i_24 
       (.I0(ALU_in1[3]),
        .I1(SHAMT_sig[2]),
        .I2(\B_inter[8]_i_14_1 ),
        .I3(\B_inter[8]_i_14_0 ),
        .I4(ALU_in1[7]),
        .O(\B_inter[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[8]_i_26 
       (.I0(ALU_in1[17]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[25]),
        .I3(\B_inter[8]_i_14_1 ),
        .I4(ALU_in1[9]),
        .O(\B_inter[8]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[8]_i_28 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[8]_i_30_n_0 ),
        .I2(\B_inter[9]_i_27_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[8]_i_30 
       (.I0(ALU_in1[1]),
        .I1(ALU_in2[2]),
        .I2(\B_inter[18]_i_36_0 ),
        .I3(ALU_in1[5]),
        .I4(ALU_in2[1]),
        .I5(\B_inter[8]_i_31_n_0 ),
        .O(\B_inter[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB0B0B0808080B080)) 
    \B_inter[8]_i_31 
       (.I0(ALU_in1[3]),
        .I1(ALU_in2[2]),
        .I2(\B_inter[18]_i_36_0 ),
        .I3(\B_inter[0]_i_12__1 [7]),
        .I4(\B_inter[13]_i_14_0 ),
        .I5(\B_inter_reg[31]_1 [7]),
        .O(\B_inter[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[8]_i_3__0 
       (.I0(\B_inter_reg[7]_19 ),
        .I1(\B_inter[8]_i_2_2 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_15 ),
        .I5(\B_inter[8]_i_2_0 ),
        .O(\ALUunit/data13 [8]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[8]_i_5__0 
       (.I0(\B_inter_reg[7]_31 ),
        .I1(\B_inter[9]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_17 ),
        .I5(\B_inter[8]_i_2_1 ),
        .O(\ALUunit/data14 [8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[8]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [7]),
        .I1(\B_inter[27]_i_2__0_1 [7]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [7]),
        .I5(\B_inter[27]_i_2__0_3 [7]),
        .O(\B_inter_reg[11]_i_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_11__1 
       (.I0(\B_inter[15]_i_27_n_0 ),
        .I1(\B_inter[11]_i_26_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[13]_i_22_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[9]_i_22_n_0 ),
        .O(\B_inter_reg[7]_32 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[9]_i_14 
       (.I0(ALU_in1[2]),
        .I1(SHAMT_sig[2]),
        .I2(\B_inter[27]_i_24 ),
        .I3(ALU_in1[6]),
        .I4(SHAMT_sig[1]),
        .I5(\B_inter[11]_i_28_n_0 ),
        .O(\B_inter_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_17 
       (.I0(\B_inter[15]_i_33_n_0 ),
        .I1(\B_inter[11]_i_30_n_0 ),
        .I2(SHAMT_sig[1]),
        .I3(\B_inter[13]_i_26_n_0 ),
        .I4(\B_inter[2]_i_3__0 ),
        .I5(\B_inter[9]_i_24_n_0 ),
        .O(\B_inter_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h0000FCFCFF00AAAA)) 
    \B_inter[9]_i_2 
       (.I0(\ALUunit/data13 [9]),
        .I1(\B_inter_reg[9]_2 ),
        .I2(\B_inter_reg[9]_3 ),
        .I3(\ALUunit/data14 [9]),
        .I4(\B_inter_reg[7]_49 ),
        .I5(\B_inter_reg[7]_50 ),
        .O(\B_inter[24]_i_6__2_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \B_inter[9]_i_20 
       (.I0(\B_inter_reg[31]_1 [9]),
        .I1(\B_inter_reg[3]_i_22 ),
        .I2(\B_inter[0]_i_12__1 [9]),
        .O(ALU_in1[9]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \B_inter[9]_i_22 
       (.I0(ALU_in1[18]),
        .I1(ALU_in1[31]),
        .I2(\B_inter[8]_i_14_0 ),
        .I3(ALU_in1[26]),
        .I4(\B_inter[2]_i_6__2_0 ),
        .I5(ALU_in1[10]),
        .O(\B_inter[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \B_inter[9]_i_24 
       (.I0(ALU_in1[18]),
        .I1(\B_inter[8]_i_14_0 ),
        .I2(ALU_in1[26]),
        .I3(\B_inter[2]_i_6__2_0 ),
        .I4(ALU_in1[10]),
        .O(\B_inter[9]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h000000D8)) 
    \B_inter[9]_i_26 
       (.I0(ALU_in2[0]),
        .I1(\B_inter[9]_i_27_n_0 ),
        .I2(\B_inter[10]_i_28_n_0 ),
        .I3(\B_inter[19]_i_18 ),
        .I4(\B_inter[27]_i_2__0 [0]),
        .O(\B_inter_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \B_inter[9]_i_27 
       (.I0(ALU_in1[2]),
        .I1(ALU_in2[2]),
        .I2(\B_inter[18]_i_36_0 ),
        .I3(ALU_in1[6]),
        .I4(ALU_in2[1]),
        .I5(\B_inter[11]_i_55_n_0 ),
        .O(\B_inter[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[9]_i_3__0 
       (.I0(\B_inter_reg[24]_0 ),
        .I1(\B_inter[10]_i_2_0 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_19 ),
        .I5(\B_inter[8]_i_2_2 ),
        .O(\ALUunit/data13 [9]));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \B_inter[9]_i_5__0 
       (.I0(\B_inter_reg[7]_32 ),
        .I1(\B_inter[10]_i_2_1 ),
        .I2(shift_sig),
        .I3(SHAMT_sig[0]),
        .I4(\B_inter_reg[7]_31 ),
        .I5(\B_inter[9]_i_2_0 ),
        .O(\ALUunit/data14 [9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \B_inter[9]_i_7__1 
       (.I0(\B_inter[27]_i_2__0_0 [8]),
        .I1(\B_inter[27]_i_2__0_1 [8]),
        .I2(\B_inter[27]_i_2__0 [0]),
        .I3(\B_inter[27]_i_2__0 [1]),
        .I4(\B_inter[27]_i_2__0_2 [8]),
        .I5(\B_inter[27]_i_2__0_3 [8]),
        .O(\B_inter_reg[11]_i_24_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[0]),
        .Q(\B_inter_reg[31]_1 [0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[10]),
        .Q(\B_inter_reg[31]_1 [10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[11]),
        .Q(\B_inter_reg[31]_1 [11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[12]),
        .Q(\B_inter_reg[31]_1 [12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[13]),
        .Q(\B_inter_reg[31]_1 [13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[14]),
        .Q(\B_inter_reg[31]_1 [14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[15]),
        .Q(\B_inter_reg[31]_1 [15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[16]),
        .Q(\B_inter_reg[31]_1 [16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[17]),
        .Q(\B_inter_reg[31]_1 [17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[18]),
        .Q(\B_inter_reg[31]_1 [18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[19]),
        .Q(\B_inter_reg[31]_1 [19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[1]),
        .Q(\B_inter_reg[31]_1 [1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[20]),
        .Q(\B_inter_reg[31]_1 [20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[21]),
        .Q(\B_inter_reg[31]_1 [21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[22]),
        .Q(\B_inter_reg[31]_1 [22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[23]),
        .Q(\B_inter_reg[31]_1 [23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[24]),
        .Q(\B_inter_reg[31]_1 [24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[25]),
        .Q(\B_inter_reg[31]_1 [25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[26]),
        .Q(\B_inter_reg[31]_1 [26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[27]),
        .Q(\B_inter_reg[31]_1 [27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[28]),
        .Q(\B_inter_reg[31]_1 [28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[29]),
        .Q(\B_inter_reg[31]_1 [29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[2]),
        .Q(\B_inter_reg[31]_1 [2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[30]),
        .Q(\B_inter_reg[31]_1 [30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[31]),
        .Q(\B_inter_reg[31]_1 [31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[3]),
        .Q(\B_inter_reg[31]_1 [3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[4]),
        .Q(\B_inter_reg[31]_1 [4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[5]),
        .Q(\B_inter_reg[31]_1 [5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[6]),
        .Q(\B_inter_reg[31]_1 [6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[7]),
        .Q(\B_inter_reg[31]_1 [7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[8]),
        .Q(\B_inter_reg[31]_1 [8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(D[9]),
        .Q(\B_inter_reg[31]_1 [9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_6
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_7
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_8
   (\B_inter_reg[23]_0 ,
    \B_inter_reg[23]_1 ,
    \B_inter_reg[23]_2 ,
    \B_inter_reg[23]_3 ,
    \B_inter_reg[23]_4 ,
    \B_inter_reg[23]_5 ,
    \B_inter_reg[23]_6 ,
    \B_inter_reg[23]_7 ,
    \B_inter_reg[23]_8 ,
    \B_inter_reg[23]_9 ,
    \B_inter_reg[23]_10 ,
    \B_inter_reg[23]_11 ,
    \B_inter_reg[23]_12 ,
    \B_inter_reg[23]_13 ,
    \B_inter_reg[23]_14 ,
    \B_inter_reg[23]_15 ,
    \B_inter_reg[23]_16 ,
    \B_inter_reg[23]_17 ,
    \B_inter_reg[23]_18 ,
    \B_inter_reg[23]_19 ,
    \B_inter_reg[23]_20 ,
    \B_inter_reg[23]_21 ,
    \B_inter_reg[23]_22 ,
    \B_inter_reg[23]_23 ,
    \B_inter_reg[23]_24 ,
    \B_inter_reg[23]_25 ,
    \B_inter_reg[23]_26 ,
    \B_inter_reg[23]_27 ,
    \B_inter_reg[23]_28 ,
    \B_inter_reg[23]_29 ,
    \B_inter_reg[23]_30 ,
    \B_inter_reg[23]_31 ,
    \B_inter_reg[18]_0 ,
    \B_inter_reg[18]_1 ,
    \B_inter_reg[18]_2 ,
    \B_inter_reg[18]_3 ,
    \B_inter_reg[18]_4 ,
    \B_inter_reg[18]_5 ,
    \B_inter_reg[18]_6 ,
    \B_inter_reg[18]_7 ,
    \B_inter_reg[18]_8 ,
    \B_inter_reg[18]_9 ,
    \B_inter_reg[18]_10 ,
    \B_inter_reg[18]_11 ,
    \B_inter_reg[18]_12 ,
    \B_inter_reg[18]_13 ,
    \B_inter_reg[18]_14 ,
    \B_inter_reg[18]_15 ,
    \B_inter_reg[18]_16 ,
    \B_inter_reg[18]_17 ,
    \B_inter_reg[18]_18 ,
    \B_inter_reg[18]_19 ,
    \B_inter_reg[18]_20 ,
    \B_inter_reg[18]_21 ,
    \B_inter_reg[18]_22 ,
    \B_inter_reg[18]_23 ,
    \B_inter_reg[18]_24 ,
    \B_inter_reg[18]_25 ,
    \B_inter_reg[18]_26 ,
    \B_inter_reg[18]_27 ,
    \B_inter_reg[18]_28 ,
    \B_inter_reg[18]_29 ,
    \B_inter_reg[18]_30 ,
    \B_inter_reg[18]_31 ,
    Q,
    \B_inter_reg[0]_0 ,
    \B_inter_reg[31]_i_4__0_0 ,
    \B_inter_reg[0]_i_4_0 ,
    \B_inter_reg[31]_i_4__0_1 ,
    \B_inter_reg[0]_i_4_1 ,
    \B_inter_reg[31]_i_4__0_2 ,
    \B_inter_reg[1]_0 ,
    \B_inter_reg[16]_i_4_0 ,
    \B_inter_reg[2]_0 ,
    \B_inter_reg[3]_0 ,
    \B_inter_reg[4]_0 ,
    \B_inter_reg[5]_0 ,
    \B_inter_reg[6]_0 ,
    \B_inter_reg[7]_0 ,
    \B_inter_reg[8]_0 ,
    \B_inter_reg[9]_0 ,
    \B_inter_reg[10]_0 ,
    \B_inter_reg[11]_0 ,
    \B_inter_reg[12]_0 ,
    \B_inter_reg[13]_0 ,
    \B_inter_reg[14]_0 ,
    \B_inter_reg[15]_0 ,
    \B_inter_reg[16]_0 ,
    \B_inter_reg[16]_i_4_1 ,
    \B_inter_reg[17]_0 ,
    \B_inter_reg[18]_32 ,
    \B_inter_reg[19]_0 ,
    \B_inter_reg[20]_0 ,
    \B_inter_reg[21]_0 ,
    \B_inter_reg[22]_0 ,
    \B_inter_reg[23]_32 ,
    \B_inter_reg[24]_0 ,
    \B_inter_reg[25]_0 ,
    \B_inter_reg[26]_0 ,
    \B_inter_reg[27]_0 ,
    \B_inter_reg[28]_0 ,
    \B_inter_reg[29]_0 ,
    \B_inter_reg[30]_0 ,
    \B_inter_reg[31]_0 ,
    \B_inter_reg[0]_1 ,
    \B_inter_reg[1]_1 ,
    \B_inter_reg[2]_1 ,
    \B_inter_reg[3]_1 ,
    \B_inter_reg[4]_1 ,
    \B_inter_reg[5]_1 ,
    \B_inter_reg[6]_1 ,
    \B_inter_reg[7]_1 ,
    \B_inter_reg[8]_1 ,
    \B_inter_reg[9]_1 ,
    \B_inter_reg[10]_1 ,
    \B_inter_reg[11]_1 ,
    \B_inter_reg[12]_1 ,
    \B_inter_reg[13]_1 ,
    \B_inter_reg[14]_1 ,
    \B_inter_reg[15]_1 ,
    \B_inter_reg[16]_1 ,
    \B_inter_reg[17]_1 ,
    \B_inter_reg[18]_33 ,
    \B_inter_reg[19]_1 ,
    \B_inter_reg[20]_1 ,
    \B_inter_reg[21]_1 ,
    \B_inter_reg[22]_1 ,
    \B_inter_reg[23]_33 ,
    \B_inter_reg[24]_1 ,
    \B_inter_reg[25]_1 ,
    \B_inter_reg[26]_1 ,
    \B_inter_reg[27]_1 ,
    \B_inter_reg[28]_1 ,
    \B_inter_reg[29]_1 ,
    \B_inter_reg[30]_1 ,
    \B_inter_reg[31]_1 ,
    E,
    WriteData,
    CLK,
    RST);
  output \B_inter_reg[23]_0 ;
  output \B_inter_reg[23]_1 ;
  output \B_inter_reg[23]_2 ;
  output \B_inter_reg[23]_3 ;
  output \B_inter_reg[23]_4 ;
  output \B_inter_reg[23]_5 ;
  output \B_inter_reg[23]_6 ;
  output \B_inter_reg[23]_7 ;
  output \B_inter_reg[23]_8 ;
  output \B_inter_reg[23]_9 ;
  output \B_inter_reg[23]_10 ;
  output \B_inter_reg[23]_11 ;
  output \B_inter_reg[23]_12 ;
  output \B_inter_reg[23]_13 ;
  output \B_inter_reg[23]_14 ;
  output \B_inter_reg[23]_15 ;
  output \B_inter_reg[23]_16 ;
  output \B_inter_reg[23]_17 ;
  output \B_inter_reg[23]_18 ;
  output \B_inter_reg[23]_19 ;
  output \B_inter_reg[23]_20 ;
  output \B_inter_reg[23]_21 ;
  output \B_inter_reg[23]_22 ;
  output \B_inter_reg[23]_23 ;
  output \B_inter_reg[23]_24 ;
  output \B_inter_reg[23]_25 ;
  output \B_inter_reg[23]_26 ;
  output \B_inter_reg[23]_27 ;
  output \B_inter_reg[23]_28 ;
  output \B_inter_reg[23]_29 ;
  output \B_inter_reg[23]_30 ;
  output \B_inter_reg[23]_31 ;
  output \B_inter_reg[18]_0 ;
  output \B_inter_reg[18]_1 ;
  output \B_inter_reg[18]_2 ;
  output \B_inter_reg[18]_3 ;
  output \B_inter_reg[18]_4 ;
  output \B_inter_reg[18]_5 ;
  output \B_inter_reg[18]_6 ;
  output \B_inter_reg[18]_7 ;
  output \B_inter_reg[18]_8 ;
  output \B_inter_reg[18]_9 ;
  output \B_inter_reg[18]_10 ;
  output \B_inter_reg[18]_11 ;
  output \B_inter_reg[18]_12 ;
  output \B_inter_reg[18]_13 ;
  output \B_inter_reg[18]_14 ;
  output \B_inter_reg[18]_15 ;
  output \B_inter_reg[18]_16 ;
  output \B_inter_reg[18]_17 ;
  output \B_inter_reg[18]_18 ;
  output \B_inter_reg[18]_19 ;
  output \B_inter_reg[18]_20 ;
  output \B_inter_reg[18]_21 ;
  output \B_inter_reg[18]_22 ;
  output \B_inter_reg[18]_23 ;
  output \B_inter_reg[18]_24 ;
  output \B_inter_reg[18]_25 ;
  output \B_inter_reg[18]_26 ;
  output \B_inter_reg[18]_27 ;
  output \B_inter_reg[18]_28 ;
  output \B_inter_reg[18]_29 ;
  output \B_inter_reg[18]_30 ;
  output \B_inter_reg[18]_31 ;
  input [4:0]Q;
  input \B_inter_reg[0]_0 ;
  input [31:0]\B_inter_reg[31]_i_4__0_0 ;
  input \B_inter_reg[0]_i_4_0 ;
  input [31:0]\B_inter_reg[31]_i_4__0_1 ;
  input \B_inter_reg[0]_i_4_1 ;
  input [31:0]\B_inter_reg[31]_i_4__0_2 ;
  input \B_inter_reg[1]_0 ;
  input \B_inter_reg[16]_i_4_0 ;
  input \B_inter_reg[2]_0 ;
  input \B_inter_reg[3]_0 ;
  input \B_inter_reg[4]_0 ;
  input \B_inter_reg[5]_0 ;
  input \B_inter_reg[6]_0 ;
  input \B_inter_reg[7]_0 ;
  input \B_inter_reg[8]_0 ;
  input \B_inter_reg[9]_0 ;
  input \B_inter_reg[10]_0 ;
  input \B_inter_reg[11]_0 ;
  input \B_inter_reg[12]_0 ;
  input \B_inter_reg[13]_0 ;
  input \B_inter_reg[14]_0 ;
  input \B_inter_reg[15]_0 ;
  input \B_inter_reg[16]_0 ;
  input \B_inter_reg[16]_i_4_1 ;
  input \B_inter_reg[17]_0 ;
  input \B_inter_reg[18]_32 ;
  input \B_inter_reg[19]_0 ;
  input \B_inter_reg[20]_0 ;
  input \B_inter_reg[21]_0 ;
  input \B_inter_reg[22]_0 ;
  input \B_inter_reg[23]_32 ;
  input \B_inter_reg[24]_0 ;
  input \B_inter_reg[25]_0 ;
  input \B_inter_reg[26]_0 ;
  input \B_inter_reg[27]_0 ;
  input \B_inter_reg[28]_0 ;
  input \B_inter_reg[29]_0 ;
  input \B_inter_reg[30]_0 ;
  input \B_inter_reg[31]_0 ;
  input \B_inter_reg[0]_1 ;
  input \B_inter_reg[1]_1 ;
  input \B_inter_reg[2]_1 ;
  input \B_inter_reg[3]_1 ;
  input \B_inter_reg[4]_1 ;
  input \B_inter_reg[5]_1 ;
  input \B_inter_reg[6]_1 ;
  input \B_inter_reg[7]_1 ;
  input \B_inter_reg[8]_1 ;
  input \B_inter_reg[9]_1 ;
  input \B_inter_reg[10]_1 ;
  input \B_inter_reg[11]_1 ;
  input \B_inter_reg[12]_1 ;
  input \B_inter_reg[13]_1 ;
  input \B_inter_reg[14]_1 ;
  input \B_inter_reg[15]_1 ;
  input \B_inter_reg[16]_1 ;
  input \B_inter_reg[17]_1 ;
  input \B_inter_reg[18]_33 ;
  input \B_inter_reg[19]_1 ;
  input \B_inter_reg[20]_1 ;
  input \B_inter_reg[21]_1 ;
  input \B_inter_reg[22]_1 ;
  input \B_inter_reg[23]_33 ;
  input \B_inter_reg[24]_1 ;
  input \B_inter_reg[25]_1 ;
  input \B_inter_reg[26]_1 ;
  input \B_inter_reg[27]_1 ;
  input \B_inter_reg[28]_1 ;
  input \B_inter_reg[29]_1 ;
  input \B_inter_reg[30]_1 ;
  input \B_inter_reg[31]_1 ;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire \B_inter[0]_i_10__0_n_0 ;
  wire \B_inter[0]_i_10_n_0 ;
  wire \B_inter[10]_i_10__0_n_0 ;
  wire \B_inter[10]_i_10_n_0 ;
  wire \B_inter[11]_i_10__0_n_0 ;
  wire \B_inter[11]_i_10_n_0 ;
  wire \B_inter[12]_i_10__0_n_0 ;
  wire \B_inter[12]_i_10_n_0 ;
  wire \B_inter[13]_i_10__0_n_0 ;
  wire \B_inter[13]_i_10_n_0 ;
  wire \B_inter[14]_i_10__0_n_0 ;
  wire \B_inter[14]_i_10_n_0 ;
  wire \B_inter[15]_i_10__0_n_0 ;
  wire \B_inter[15]_i_10_n_0 ;
  wire \B_inter[16]_i_10__0_n_0 ;
  wire \B_inter[16]_i_10_n_0 ;
  wire \B_inter[17]_i_10__0_n_0 ;
  wire \B_inter[17]_i_10_n_0 ;
  wire \B_inter[18]_i_10__0_n_0 ;
  wire \B_inter[18]_i_10_n_0 ;
  wire \B_inter[19]_i_10__0_n_0 ;
  wire \B_inter[19]_i_10_n_0 ;
  wire \B_inter[1]_i_10__0_n_0 ;
  wire \B_inter[1]_i_10_n_0 ;
  wire \B_inter[20]_i_10__0_n_0 ;
  wire \B_inter[20]_i_10_n_0 ;
  wire \B_inter[21]_i_10__0_n_0 ;
  wire \B_inter[21]_i_10_n_0 ;
  wire \B_inter[22]_i_10__0_n_0 ;
  wire \B_inter[22]_i_10_n_0 ;
  wire \B_inter[23]_i_10__0_n_0 ;
  wire \B_inter[23]_i_10_n_0 ;
  wire \B_inter[24]_i_10__0_n_0 ;
  wire \B_inter[24]_i_10_n_0 ;
  wire \B_inter[25]_i_10__0_n_0 ;
  wire \B_inter[25]_i_10_n_0 ;
  wire \B_inter[26]_i_10__0_n_0 ;
  wire \B_inter[26]_i_10_n_0 ;
  wire \B_inter[27]_i_10__0_n_0 ;
  wire \B_inter[27]_i_10_n_0 ;
  wire \B_inter[28]_i_10__0_n_0 ;
  wire \B_inter[28]_i_10_n_0 ;
  wire \B_inter[29]_i_10__0_n_0 ;
  wire \B_inter[29]_i_10_n_0 ;
  wire \B_inter[2]_i_10__0_n_0 ;
  wire \B_inter[2]_i_10_n_0 ;
  wire \B_inter[30]_i_10__0_n_0 ;
  wire \B_inter[30]_i_10_n_0 ;
  wire \B_inter[31]_i_10__0_n_0 ;
  wire \B_inter[31]_i_10_n_0 ;
  wire \B_inter[3]_i_10__0_n_0 ;
  wire \B_inter[3]_i_10_n_0 ;
  wire \B_inter[4]_i_10__0_n_0 ;
  wire \B_inter[4]_i_10_n_0 ;
  wire \B_inter[5]_i_10__0_n_0 ;
  wire \B_inter[5]_i_10_n_0 ;
  wire \B_inter[6]_i_10__0_n_0 ;
  wire \B_inter[6]_i_10_n_0 ;
  wire \B_inter[7]_i_10__0_n_0 ;
  wire \B_inter[7]_i_10_n_0 ;
  wire \B_inter[8]_i_10__0_n_0 ;
  wire \B_inter[8]_i_10_n_0 ;
  wire \B_inter[9]_i_10__0_n_0 ;
  wire \B_inter[9]_i_10_n_0 ;
  wire \B_inter_reg[0]_0 ;
  wire \B_inter_reg[0]_1 ;
  wire \B_inter_reg[0]_i_4_0 ;
  wire \B_inter_reg[0]_i_4_1 ;
  wire \B_inter_reg[10]_0 ;
  wire \B_inter_reg[10]_1 ;
  wire \B_inter_reg[11]_0 ;
  wire \B_inter_reg[11]_1 ;
  wire \B_inter_reg[12]_0 ;
  wire \B_inter_reg[12]_1 ;
  wire \B_inter_reg[13]_0 ;
  wire \B_inter_reg[13]_1 ;
  wire \B_inter_reg[14]_0 ;
  wire \B_inter_reg[14]_1 ;
  wire \B_inter_reg[15]_0 ;
  wire \B_inter_reg[15]_1 ;
  wire \B_inter_reg[16]_0 ;
  wire \B_inter_reg[16]_1 ;
  wire \B_inter_reg[16]_i_4_0 ;
  wire \B_inter_reg[16]_i_4_1 ;
  wire \B_inter_reg[17]_0 ;
  wire \B_inter_reg[17]_1 ;
  wire \B_inter_reg[18]_0 ;
  wire \B_inter_reg[18]_1 ;
  wire \B_inter_reg[18]_10 ;
  wire \B_inter_reg[18]_11 ;
  wire \B_inter_reg[18]_12 ;
  wire \B_inter_reg[18]_13 ;
  wire \B_inter_reg[18]_14 ;
  wire \B_inter_reg[18]_15 ;
  wire \B_inter_reg[18]_16 ;
  wire \B_inter_reg[18]_17 ;
  wire \B_inter_reg[18]_18 ;
  wire \B_inter_reg[18]_19 ;
  wire \B_inter_reg[18]_2 ;
  wire \B_inter_reg[18]_20 ;
  wire \B_inter_reg[18]_21 ;
  wire \B_inter_reg[18]_22 ;
  wire \B_inter_reg[18]_23 ;
  wire \B_inter_reg[18]_24 ;
  wire \B_inter_reg[18]_25 ;
  wire \B_inter_reg[18]_26 ;
  wire \B_inter_reg[18]_27 ;
  wire \B_inter_reg[18]_28 ;
  wire \B_inter_reg[18]_29 ;
  wire \B_inter_reg[18]_3 ;
  wire \B_inter_reg[18]_30 ;
  wire \B_inter_reg[18]_31 ;
  wire \B_inter_reg[18]_32 ;
  wire \B_inter_reg[18]_33 ;
  wire \B_inter_reg[18]_4 ;
  wire \B_inter_reg[18]_5 ;
  wire \B_inter_reg[18]_6 ;
  wire \B_inter_reg[18]_7 ;
  wire \B_inter_reg[18]_8 ;
  wire \B_inter_reg[18]_9 ;
  wire \B_inter_reg[19]_0 ;
  wire \B_inter_reg[19]_1 ;
  wire \B_inter_reg[1]_0 ;
  wire \B_inter_reg[1]_1 ;
  wire \B_inter_reg[20]_0 ;
  wire \B_inter_reg[20]_1 ;
  wire \B_inter_reg[21]_0 ;
  wire \B_inter_reg[21]_1 ;
  wire \B_inter_reg[22]_0 ;
  wire \B_inter_reg[22]_1 ;
  wire \B_inter_reg[23]_0 ;
  wire \B_inter_reg[23]_1 ;
  wire \B_inter_reg[23]_10 ;
  wire \B_inter_reg[23]_11 ;
  wire \B_inter_reg[23]_12 ;
  wire \B_inter_reg[23]_13 ;
  wire \B_inter_reg[23]_14 ;
  wire \B_inter_reg[23]_15 ;
  wire \B_inter_reg[23]_16 ;
  wire \B_inter_reg[23]_17 ;
  wire \B_inter_reg[23]_18 ;
  wire \B_inter_reg[23]_19 ;
  wire \B_inter_reg[23]_2 ;
  wire \B_inter_reg[23]_20 ;
  wire \B_inter_reg[23]_21 ;
  wire \B_inter_reg[23]_22 ;
  wire \B_inter_reg[23]_23 ;
  wire \B_inter_reg[23]_24 ;
  wire \B_inter_reg[23]_25 ;
  wire \B_inter_reg[23]_26 ;
  wire \B_inter_reg[23]_27 ;
  wire \B_inter_reg[23]_28 ;
  wire \B_inter_reg[23]_29 ;
  wire \B_inter_reg[23]_3 ;
  wire \B_inter_reg[23]_30 ;
  wire \B_inter_reg[23]_31 ;
  wire \B_inter_reg[23]_32 ;
  wire \B_inter_reg[23]_33 ;
  wire \B_inter_reg[23]_4 ;
  wire \B_inter_reg[23]_5 ;
  wire \B_inter_reg[23]_6 ;
  wire \B_inter_reg[23]_7 ;
  wire \B_inter_reg[23]_8 ;
  wire \B_inter_reg[23]_9 ;
  wire \B_inter_reg[24]_0 ;
  wire \B_inter_reg[24]_1 ;
  wire \B_inter_reg[25]_0 ;
  wire \B_inter_reg[25]_1 ;
  wire \B_inter_reg[26]_0 ;
  wire \B_inter_reg[26]_1 ;
  wire \B_inter_reg[27]_0 ;
  wire \B_inter_reg[27]_1 ;
  wire \B_inter_reg[28]_0 ;
  wire \B_inter_reg[28]_1 ;
  wire \B_inter_reg[29]_0 ;
  wire \B_inter_reg[29]_1 ;
  wire \B_inter_reg[2]_0 ;
  wire \B_inter_reg[2]_1 ;
  wire \B_inter_reg[30]_0 ;
  wire \B_inter_reg[30]_1 ;
  wire \B_inter_reg[31]_0 ;
  wire \B_inter_reg[31]_1 ;
  wire [31:0]\B_inter_reg[31]_i_4__0_0 ;
  wire [31:0]\B_inter_reg[31]_i_4__0_1 ;
  wire [31:0]\B_inter_reg[31]_i_4__0_2 ;
  wire \B_inter_reg[3]_0 ;
  wire \B_inter_reg[3]_1 ;
  wire \B_inter_reg[4]_0 ;
  wire \B_inter_reg[4]_1 ;
  wire \B_inter_reg[5]_0 ;
  wire \B_inter_reg[5]_1 ;
  wire \B_inter_reg[6]_0 ;
  wire \B_inter_reg[6]_1 ;
  wire \B_inter_reg[7]_0 ;
  wire \B_inter_reg[7]_1 ;
  wire \B_inter_reg[8]_0 ;
  wire \B_inter_reg[8]_1 ;
  wire \B_inter_reg[9]_0 ;
  wire \B_inter_reg[9]_1 ;
  wire \B_inter_reg_n_0_[0] ;
  wire \B_inter_reg_n_0_[10] ;
  wire \B_inter_reg_n_0_[11] ;
  wire \B_inter_reg_n_0_[12] ;
  wire \B_inter_reg_n_0_[13] ;
  wire \B_inter_reg_n_0_[14] ;
  wire \B_inter_reg_n_0_[15] ;
  wire \B_inter_reg_n_0_[16] ;
  wire \B_inter_reg_n_0_[17] ;
  wire \B_inter_reg_n_0_[18] ;
  wire \B_inter_reg_n_0_[19] ;
  wire \B_inter_reg_n_0_[1] ;
  wire \B_inter_reg_n_0_[20] ;
  wire \B_inter_reg_n_0_[21] ;
  wire \B_inter_reg_n_0_[22] ;
  wire \B_inter_reg_n_0_[23] ;
  wire \B_inter_reg_n_0_[24] ;
  wire \B_inter_reg_n_0_[25] ;
  wire \B_inter_reg_n_0_[26] ;
  wire \B_inter_reg_n_0_[27] ;
  wire \B_inter_reg_n_0_[28] ;
  wire \B_inter_reg_n_0_[29] ;
  wire \B_inter_reg_n_0_[2] ;
  wire \B_inter_reg_n_0_[30] ;
  wire \B_inter_reg_n_0_[31] ;
  wire \B_inter_reg_n_0_[3] ;
  wire \B_inter_reg_n_0_[4] ;
  wire \B_inter_reg_n_0_[5] ;
  wire \B_inter_reg_n_0_[6] ;
  wire \B_inter_reg_n_0_[7] ;
  wire \B_inter_reg_n_0_[8] ;
  wire \B_inter_reg_n_0_[9] ;
  wire CLK;
  wire [0:0]E;
  wire [4:0]Q;
  wire RST;
  wire [31:0]WriteData;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_10 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [0]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [0]),
        .I4(\B_inter_reg[0]_i_4_1 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [0]),
        .O(\B_inter[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[0]_i_10__0 
       (.I0(\B_inter_reg_n_0_[0] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [0]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [0]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [0]),
        .O(\B_inter[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_10 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [10]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [10]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [10]),
        .O(\B_inter[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[10]_i_10__0 
       (.I0(\B_inter_reg_n_0_[10] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [10]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [10]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [10]),
        .O(\B_inter[10]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_10 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [11]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [11]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [11]),
        .O(\B_inter[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[11]_i_10__0 
       (.I0(\B_inter_reg_n_0_[11] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [11]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [11]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [11]),
        .O(\B_inter[11]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_10 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [12]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [12]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [12]),
        .O(\B_inter[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[12]_i_10__0 
       (.I0(\B_inter_reg_n_0_[12] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [12]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [12]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [12]),
        .O(\B_inter[12]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_10 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [13]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [13]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [13]),
        .O(\B_inter[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[13]_i_10__0 
       (.I0(\B_inter_reg_n_0_[13] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [13]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [13]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [13]),
        .O(\B_inter[13]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_10 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [14]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [14]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [14]),
        .O(\B_inter[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[14]_i_10__0 
       (.I0(\B_inter_reg_n_0_[14] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [14]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [14]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [14]),
        .O(\B_inter[14]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_10 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [15]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [15]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [15]),
        .O(\B_inter[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[15]_i_10__0 
       (.I0(\B_inter_reg_n_0_[15] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [15]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [15]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [15]),
        .O(\B_inter[15]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_10 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [16]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [16]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [16]),
        .O(\B_inter[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[16]_i_10__0 
       (.I0(\B_inter_reg_n_0_[16] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [16]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [16]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [16]),
        .O(\B_inter[16]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_10 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [17]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [17]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [17]),
        .O(\B_inter[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[17]_i_10__0 
       (.I0(\B_inter_reg_n_0_[17] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [17]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [17]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [17]),
        .O(\B_inter[17]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_10 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [18]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [18]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [18]),
        .O(\B_inter[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[18]_i_10__0 
       (.I0(\B_inter_reg_n_0_[18] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [18]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [18]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [18]),
        .O(\B_inter[18]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_10 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [19]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [19]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [19]),
        .O(\B_inter[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[19]_i_10__0 
       (.I0(\B_inter_reg_n_0_[19] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [19]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [19]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [19]),
        .O(\B_inter[19]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_10 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [1]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [1]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [1]),
        .O(\B_inter[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[1]_i_10__0 
       (.I0(\B_inter_reg_n_0_[1] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [1]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [1]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [1]),
        .O(\B_inter[1]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_10 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [20]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [20]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [20]),
        .O(\B_inter[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[20]_i_10__0 
       (.I0(\B_inter_reg_n_0_[20] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [20]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [20]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [20]),
        .O(\B_inter[20]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_10 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [21]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [21]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [21]),
        .O(\B_inter[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[21]_i_10__0 
       (.I0(\B_inter_reg_n_0_[21] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [21]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [21]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [21]),
        .O(\B_inter[21]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_10 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [22]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [22]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [22]),
        .O(\B_inter[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[22]_i_10__0 
       (.I0(\B_inter_reg_n_0_[22] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [22]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [22]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [22]),
        .O(\B_inter[22]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_10 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [23]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [23]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [23]),
        .O(\B_inter[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[23]_i_10__0 
       (.I0(\B_inter_reg_n_0_[23] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [23]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [23]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [23]),
        .O(\B_inter[23]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_10 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [24]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [24]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [24]),
        .O(\B_inter[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[24]_i_10__0 
       (.I0(\B_inter_reg_n_0_[24] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [24]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [24]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [24]),
        .O(\B_inter[24]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_10 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [25]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [25]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [25]),
        .O(\B_inter[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[25]_i_10__0 
       (.I0(\B_inter_reg_n_0_[25] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [25]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [25]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [25]),
        .O(\B_inter[25]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_10 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [26]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [26]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [26]),
        .O(\B_inter[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[26]_i_10__0 
       (.I0(\B_inter_reg_n_0_[26] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [26]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [26]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [26]),
        .O(\B_inter[26]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_10 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [27]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [27]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [27]),
        .O(\B_inter[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[27]_i_10__0 
       (.I0(\B_inter_reg_n_0_[27] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [27]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [27]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [27]),
        .O(\B_inter[27]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_10 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [28]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [28]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [28]),
        .O(\B_inter[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[28]_i_10__0 
       (.I0(\B_inter_reg_n_0_[28] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [28]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [28]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [28]),
        .O(\B_inter[28]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_10 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [29]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [29]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [29]),
        .O(\B_inter[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[29]_i_10__0 
       (.I0(\B_inter_reg_n_0_[29] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [29]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [29]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [29]),
        .O(\B_inter[29]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_10 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [2]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [2]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [2]),
        .O(\B_inter[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[2]_i_10__0 
       (.I0(\B_inter_reg_n_0_[2] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [2]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [2]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [2]),
        .O(\B_inter[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_10 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [30]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [30]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [30]),
        .O(\B_inter[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[30]_i_10__0 
       (.I0(\B_inter_reg_n_0_[30] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [30]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [30]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [30]),
        .O(\B_inter[30]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_10 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [31]),
        .I2(\B_inter_reg[16]_i_4_1 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [31]),
        .I4(Q[3]),
        .I5(\B_inter_reg[31]_i_4__0_2 [31]),
        .O(\B_inter[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[31]_i_10__0 
       (.I0(\B_inter_reg_n_0_[31] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [31]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [31]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [31]),
        .O(\B_inter[31]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_10 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [3]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [3]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [3]),
        .O(\B_inter[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[3]_i_10__0 
       (.I0(\B_inter_reg_n_0_[3] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [3]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [3]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [3]),
        .O(\B_inter[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_10 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [4]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [4]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [4]),
        .O(\B_inter[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[4]_i_10__0 
       (.I0(\B_inter_reg_n_0_[4] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [4]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [4]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [4]),
        .O(\B_inter[4]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_10 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [5]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [5]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [5]),
        .O(\B_inter[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[5]_i_10__0 
       (.I0(\B_inter_reg_n_0_[5] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [5]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [5]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [5]),
        .O(\B_inter[5]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_10 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [6]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [6]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [6]),
        .O(\B_inter[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[6]_i_10__0 
       (.I0(\B_inter_reg_n_0_[6] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [6]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [6]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [6]),
        .O(\B_inter[6]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_10 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [7]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [7]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [7]),
        .O(\B_inter[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[7]_i_10__0 
       (.I0(\B_inter_reg_n_0_[7] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [7]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [7]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [7]),
        .O(\B_inter[7]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_10 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [8]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [8]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [8]),
        .O(\B_inter[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[8]_i_10__0 
       (.I0(\B_inter_reg_n_0_[8] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [8]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [8]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [8]),
        .O(\B_inter[8]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_10 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [9]),
        .I2(\B_inter_reg[0]_i_4_0 ),
        .I3(\B_inter_reg[31]_i_4__0_1 [9]),
        .I4(\B_inter_reg[16]_i_4_0 ),
        .I5(\B_inter_reg[31]_i_4__0_2 [9]),
        .O(\B_inter[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_inter[9]_i_10__0 
       (.I0(\B_inter_reg_n_0_[9] ),
        .I1(\B_inter_reg[31]_i_4__0_0 [9]),
        .I2(Q[1]),
        .I3(\B_inter_reg[31]_i_4__0_1 [9]),
        .I4(Q[0]),
        .I5(\B_inter_reg[31]_i_4__0_2 [9]),
        .O(\B_inter[9]_i_10__0_n_0 ));
  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(\B_inter_reg_n_0_[0] ));
  MUXF7 \B_inter_reg[0]_i_4 
       (.I0(\B_inter[0]_i_10_n_0 ),
        .I1(\B_inter_reg[0]_0 ),
        .O(\B_inter_reg[23]_0 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[0]_i_4__0 
       (.I0(\B_inter[0]_i_10__0_n_0 ),
        .I1(\B_inter_reg[0]_1 ),
        .O(\B_inter_reg[18]_0 ),
        .S(Q[2]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(\B_inter_reg_n_0_[10] ));
  MUXF7 \B_inter_reg[10]_i_4 
       (.I0(\B_inter[10]_i_10_n_0 ),
        .I1(\B_inter_reg[10]_0 ),
        .O(\B_inter_reg[23]_10 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[10]_i_4__0 
       (.I0(\B_inter[10]_i_10__0_n_0 ),
        .I1(\B_inter_reg[10]_1 ),
        .O(\B_inter_reg[18]_10 ),
        .S(Q[2]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(\B_inter_reg_n_0_[11] ));
  MUXF7 \B_inter_reg[11]_i_4 
       (.I0(\B_inter[11]_i_10_n_0 ),
        .I1(\B_inter_reg[11]_0 ),
        .O(\B_inter_reg[23]_11 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[11]_i_4__0 
       (.I0(\B_inter[11]_i_10__0_n_0 ),
        .I1(\B_inter_reg[11]_1 ),
        .O(\B_inter_reg[18]_11 ),
        .S(Q[2]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(\B_inter_reg_n_0_[12] ));
  MUXF7 \B_inter_reg[12]_i_4 
       (.I0(\B_inter[12]_i_10_n_0 ),
        .I1(\B_inter_reg[12]_0 ),
        .O(\B_inter_reg[23]_12 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[12]_i_4__0 
       (.I0(\B_inter[12]_i_10__0_n_0 ),
        .I1(\B_inter_reg[12]_1 ),
        .O(\B_inter_reg[18]_12 ),
        .S(Q[2]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(\B_inter_reg_n_0_[13] ));
  MUXF7 \B_inter_reg[13]_i_4 
       (.I0(\B_inter[13]_i_10_n_0 ),
        .I1(\B_inter_reg[13]_0 ),
        .O(\B_inter_reg[23]_13 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[13]_i_4__0 
       (.I0(\B_inter[13]_i_10__0_n_0 ),
        .I1(\B_inter_reg[13]_1 ),
        .O(\B_inter_reg[18]_13 ),
        .S(Q[2]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(\B_inter_reg_n_0_[14] ));
  MUXF7 \B_inter_reg[14]_i_4 
       (.I0(\B_inter[14]_i_10_n_0 ),
        .I1(\B_inter_reg[14]_0 ),
        .O(\B_inter_reg[23]_14 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[14]_i_4__0 
       (.I0(\B_inter[14]_i_10__0_n_0 ),
        .I1(\B_inter_reg[14]_1 ),
        .O(\B_inter_reg[18]_14 ),
        .S(Q[2]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(\B_inter_reg_n_0_[15] ));
  MUXF7 \B_inter_reg[15]_i_4 
       (.I0(\B_inter[15]_i_10_n_0 ),
        .I1(\B_inter_reg[15]_0 ),
        .O(\B_inter_reg[23]_15 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[15]_i_4__0 
       (.I0(\B_inter[15]_i_10__0_n_0 ),
        .I1(\B_inter_reg[15]_1 ),
        .O(\B_inter_reg[18]_15 ),
        .S(Q[2]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(\B_inter_reg_n_0_[16] ));
  MUXF7 \B_inter_reg[16]_i_4 
       (.I0(\B_inter[16]_i_10_n_0 ),
        .I1(\B_inter_reg[16]_0 ),
        .O(\B_inter_reg[23]_16 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[16]_i_4__0 
       (.I0(\B_inter[16]_i_10__0_n_0 ),
        .I1(\B_inter_reg[16]_1 ),
        .O(\B_inter_reg[18]_16 ),
        .S(Q[2]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(\B_inter_reg_n_0_[17] ));
  MUXF7 \B_inter_reg[17]_i_4 
       (.I0(\B_inter[17]_i_10_n_0 ),
        .I1(\B_inter_reg[17]_0 ),
        .O(\B_inter_reg[23]_17 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[17]_i_4__0 
       (.I0(\B_inter[17]_i_10__0_n_0 ),
        .I1(\B_inter_reg[17]_1 ),
        .O(\B_inter_reg[18]_17 ),
        .S(Q[2]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(\B_inter_reg_n_0_[18] ));
  MUXF7 \B_inter_reg[18]_i_4 
       (.I0(\B_inter[18]_i_10_n_0 ),
        .I1(\B_inter_reg[18]_32 ),
        .O(\B_inter_reg[23]_18 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[18]_i_4__0 
       (.I0(\B_inter[18]_i_10__0_n_0 ),
        .I1(\B_inter_reg[18]_33 ),
        .O(\B_inter_reg[18]_18 ),
        .S(Q[2]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(\B_inter_reg_n_0_[19] ));
  MUXF7 \B_inter_reg[19]_i_4 
       (.I0(\B_inter[19]_i_10_n_0 ),
        .I1(\B_inter_reg[19]_0 ),
        .O(\B_inter_reg[23]_19 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[19]_i_4__0 
       (.I0(\B_inter[19]_i_10__0_n_0 ),
        .I1(\B_inter_reg[19]_1 ),
        .O(\B_inter_reg[18]_19 ),
        .S(Q[2]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(\B_inter_reg_n_0_[1] ));
  MUXF7 \B_inter_reg[1]_i_4 
       (.I0(\B_inter[1]_i_10_n_0 ),
        .I1(\B_inter_reg[1]_0 ),
        .O(\B_inter_reg[23]_1 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[1]_i_4__0 
       (.I0(\B_inter[1]_i_10__0_n_0 ),
        .I1(\B_inter_reg[1]_1 ),
        .O(\B_inter_reg[18]_1 ),
        .S(Q[2]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(\B_inter_reg_n_0_[20] ));
  MUXF7 \B_inter_reg[20]_i_4 
       (.I0(\B_inter[20]_i_10_n_0 ),
        .I1(\B_inter_reg[20]_0 ),
        .O(\B_inter_reg[23]_20 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[20]_i_4__0 
       (.I0(\B_inter[20]_i_10__0_n_0 ),
        .I1(\B_inter_reg[20]_1 ),
        .O(\B_inter_reg[18]_20 ),
        .S(Q[2]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(\B_inter_reg_n_0_[21] ));
  MUXF7 \B_inter_reg[21]_i_4 
       (.I0(\B_inter[21]_i_10_n_0 ),
        .I1(\B_inter_reg[21]_0 ),
        .O(\B_inter_reg[23]_21 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[21]_i_4__0 
       (.I0(\B_inter[21]_i_10__0_n_0 ),
        .I1(\B_inter_reg[21]_1 ),
        .O(\B_inter_reg[18]_21 ),
        .S(Q[2]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(\B_inter_reg_n_0_[22] ));
  MUXF7 \B_inter_reg[22]_i_4 
       (.I0(\B_inter[22]_i_10_n_0 ),
        .I1(\B_inter_reg[22]_0 ),
        .O(\B_inter_reg[23]_22 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[22]_i_4__0 
       (.I0(\B_inter[22]_i_10__0_n_0 ),
        .I1(\B_inter_reg[22]_1 ),
        .O(\B_inter_reg[18]_22 ),
        .S(Q[2]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(\B_inter_reg_n_0_[23] ));
  MUXF7 \B_inter_reg[23]_i_4 
       (.I0(\B_inter[23]_i_10_n_0 ),
        .I1(\B_inter_reg[23]_32 ),
        .O(\B_inter_reg[23]_23 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[23]_i_4__0 
       (.I0(\B_inter[23]_i_10__0_n_0 ),
        .I1(\B_inter_reg[23]_33 ),
        .O(\B_inter_reg[18]_23 ),
        .S(Q[2]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(\B_inter_reg_n_0_[24] ));
  MUXF7 \B_inter_reg[24]_i_4 
       (.I0(\B_inter[24]_i_10_n_0 ),
        .I1(\B_inter_reg[24]_0 ),
        .O(\B_inter_reg[23]_24 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[24]_i_4__0 
       (.I0(\B_inter[24]_i_10__0_n_0 ),
        .I1(\B_inter_reg[24]_1 ),
        .O(\B_inter_reg[18]_24 ),
        .S(Q[2]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(\B_inter_reg_n_0_[25] ));
  MUXF7 \B_inter_reg[25]_i_4 
       (.I0(\B_inter[25]_i_10_n_0 ),
        .I1(\B_inter_reg[25]_0 ),
        .O(\B_inter_reg[23]_25 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[25]_i_4__0 
       (.I0(\B_inter[25]_i_10__0_n_0 ),
        .I1(\B_inter_reg[25]_1 ),
        .O(\B_inter_reg[18]_25 ),
        .S(Q[2]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(\B_inter_reg_n_0_[26] ));
  MUXF7 \B_inter_reg[26]_i_4 
       (.I0(\B_inter[26]_i_10_n_0 ),
        .I1(\B_inter_reg[26]_0 ),
        .O(\B_inter_reg[23]_26 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[26]_i_4__0 
       (.I0(\B_inter[26]_i_10__0_n_0 ),
        .I1(\B_inter_reg[26]_1 ),
        .O(\B_inter_reg[18]_26 ),
        .S(Q[2]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(\B_inter_reg_n_0_[27] ));
  MUXF7 \B_inter_reg[27]_i_4 
       (.I0(\B_inter[27]_i_10_n_0 ),
        .I1(\B_inter_reg[27]_0 ),
        .O(\B_inter_reg[23]_27 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[27]_i_4__0 
       (.I0(\B_inter[27]_i_10__0_n_0 ),
        .I1(\B_inter_reg[27]_1 ),
        .O(\B_inter_reg[18]_27 ),
        .S(Q[2]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(\B_inter_reg_n_0_[28] ));
  MUXF7 \B_inter_reg[28]_i_4 
       (.I0(\B_inter[28]_i_10_n_0 ),
        .I1(\B_inter_reg[28]_0 ),
        .O(\B_inter_reg[23]_28 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[28]_i_4__0 
       (.I0(\B_inter[28]_i_10__0_n_0 ),
        .I1(\B_inter_reg[28]_1 ),
        .O(\B_inter_reg[18]_28 ),
        .S(Q[2]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(\B_inter_reg_n_0_[29] ));
  MUXF7 \B_inter_reg[29]_i_4 
       (.I0(\B_inter[29]_i_10_n_0 ),
        .I1(\B_inter_reg[29]_0 ),
        .O(\B_inter_reg[23]_29 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[29]_i_4__0 
       (.I0(\B_inter[29]_i_10__0_n_0 ),
        .I1(\B_inter_reg[29]_1 ),
        .O(\B_inter_reg[18]_29 ),
        .S(Q[2]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(\B_inter_reg_n_0_[2] ));
  MUXF7 \B_inter_reg[2]_i_4 
       (.I0(\B_inter[2]_i_10_n_0 ),
        .I1(\B_inter_reg[2]_0 ),
        .O(\B_inter_reg[23]_2 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[2]_i_4__0 
       (.I0(\B_inter[2]_i_10__0_n_0 ),
        .I1(\B_inter_reg[2]_1 ),
        .O(\B_inter_reg[18]_2 ),
        .S(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(\B_inter_reg_n_0_[30] ));
  MUXF7 \B_inter_reg[30]_i_4 
       (.I0(\B_inter[30]_i_10_n_0 ),
        .I1(\B_inter_reg[30]_0 ),
        .O(\B_inter_reg[23]_30 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[30]_i_4__0 
       (.I0(\B_inter[30]_i_10__0_n_0 ),
        .I1(\B_inter_reg[30]_1 ),
        .O(\B_inter_reg[18]_30 ),
        .S(Q[2]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(\B_inter_reg_n_0_[31] ));
  MUXF7 \B_inter_reg[31]_i_4 
       (.I0(\B_inter[31]_i_10_n_0 ),
        .I1(\B_inter_reg[31]_0 ),
        .O(\B_inter_reg[23]_31 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[31]_i_4__0 
       (.I0(\B_inter[31]_i_10__0_n_0 ),
        .I1(\B_inter_reg[31]_1 ),
        .O(\B_inter_reg[18]_31 ),
        .S(Q[2]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(\B_inter_reg_n_0_[3] ));
  MUXF7 \B_inter_reg[3]_i_4 
       (.I0(\B_inter[3]_i_10_n_0 ),
        .I1(\B_inter_reg[3]_0 ),
        .O(\B_inter_reg[23]_3 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[3]_i_4__0 
       (.I0(\B_inter[3]_i_10__0_n_0 ),
        .I1(\B_inter_reg[3]_1 ),
        .O(\B_inter_reg[18]_3 ),
        .S(Q[2]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(\B_inter_reg_n_0_[4] ));
  MUXF7 \B_inter_reg[4]_i_4 
       (.I0(\B_inter[4]_i_10_n_0 ),
        .I1(\B_inter_reg[4]_0 ),
        .O(\B_inter_reg[23]_4 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[4]_i_4__0 
       (.I0(\B_inter[4]_i_10__0_n_0 ),
        .I1(\B_inter_reg[4]_1 ),
        .O(\B_inter_reg[18]_4 ),
        .S(Q[2]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(\B_inter_reg_n_0_[5] ));
  MUXF7 \B_inter_reg[5]_i_4 
       (.I0(\B_inter[5]_i_10_n_0 ),
        .I1(\B_inter_reg[5]_0 ),
        .O(\B_inter_reg[23]_5 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[5]_i_4__0 
       (.I0(\B_inter[5]_i_10__0_n_0 ),
        .I1(\B_inter_reg[5]_1 ),
        .O(\B_inter_reg[18]_5 ),
        .S(Q[2]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(\B_inter_reg_n_0_[6] ));
  MUXF7 \B_inter_reg[6]_i_4 
       (.I0(\B_inter[6]_i_10_n_0 ),
        .I1(\B_inter_reg[6]_0 ),
        .O(\B_inter_reg[23]_6 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[6]_i_4__0 
       (.I0(\B_inter[6]_i_10__0_n_0 ),
        .I1(\B_inter_reg[6]_1 ),
        .O(\B_inter_reg[18]_6 ),
        .S(Q[2]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(\B_inter_reg_n_0_[7] ));
  MUXF7 \B_inter_reg[7]_i_4 
       (.I0(\B_inter[7]_i_10_n_0 ),
        .I1(\B_inter_reg[7]_0 ),
        .O(\B_inter_reg[23]_7 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[7]_i_4__0 
       (.I0(\B_inter[7]_i_10__0_n_0 ),
        .I1(\B_inter_reg[7]_1 ),
        .O(\B_inter_reg[18]_7 ),
        .S(Q[2]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(\B_inter_reg_n_0_[8] ));
  MUXF7 \B_inter_reg[8]_i_4 
       (.I0(\B_inter[8]_i_10_n_0 ),
        .I1(\B_inter_reg[8]_0 ),
        .O(\B_inter_reg[23]_8 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[8]_i_4__0 
       (.I0(\B_inter[8]_i_10__0_n_0 ),
        .I1(\B_inter_reg[8]_1 ),
        .O(\B_inter_reg[18]_8 ),
        .S(Q[2]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(\B_inter_reg_n_0_[9] ));
  MUXF7 \B_inter_reg[9]_i_4 
       (.I0(\B_inter[9]_i_10_n_0 ),
        .I1(\B_inter_reg[9]_0 ),
        .O(\B_inter_reg[23]_9 ),
        .S(Q[4]));
  MUXF7 \B_inter_reg[9]_i_4__0 
       (.I0(\B_inter[9]_i_10__0_n_0 ),
        .I1(\B_inter_reg[9]_1 ),
        .O(\B_inter_reg[18]_9 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "reg" *) 
module Lab_4_top_level_0_0_reg_9
   (Q,
    E,
    WriteData,
    CLK,
    RST);
  output [31:0]Q;
  input [0:0]E;
  input [31:0]WriteData;
  input CLK;
  input RST;

  wire CLK;
  wire [0:0]E;
  wire [31:0]Q;
  wire RST;
  wire [31:0]WriteData;

  FDCE \B_inter_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[0]),
        .Q(Q[0]));
  FDCE \B_inter_reg[10] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[10]),
        .Q(Q[10]));
  FDCE \B_inter_reg[11] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[11]),
        .Q(Q[11]));
  FDCE \B_inter_reg[12] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[12]),
        .Q(Q[12]));
  FDCE \B_inter_reg[13] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[13]),
        .Q(Q[13]));
  FDCE \B_inter_reg[14] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[14]),
        .Q(Q[14]));
  FDCE \B_inter_reg[15] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[15]),
        .Q(Q[15]));
  FDCE \B_inter_reg[16] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[16]),
        .Q(Q[16]));
  FDCE \B_inter_reg[17] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[17]),
        .Q(Q[17]));
  FDCE \B_inter_reg[18] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[18]),
        .Q(Q[18]));
  FDCE \B_inter_reg[19] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[19]),
        .Q(Q[19]));
  FDCE \B_inter_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[1]),
        .Q(Q[1]));
  FDCE \B_inter_reg[20] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[20]),
        .Q(Q[20]));
  FDCE \B_inter_reg[21] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[21]),
        .Q(Q[21]));
  FDCE \B_inter_reg[22] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[22]),
        .Q(Q[22]));
  FDCE \B_inter_reg[23] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[23]),
        .Q(Q[23]));
  FDCE \B_inter_reg[24] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[24]),
        .Q(Q[24]));
  FDCE \B_inter_reg[25] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[25]),
        .Q(Q[25]));
  FDCE \B_inter_reg[26] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[26]),
        .Q(Q[26]));
  FDCE \B_inter_reg[27] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[27]),
        .Q(Q[27]));
  FDCE \B_inter_reg[28] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[28]),
        .Q(Q[28]));
  FDCE \B_inter_reg[29] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[29]),
        .Q(Q[29]));
  FDCE \B_inter_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[2]),
        .Q(Q[2]));
  FDCE \B_inter_reg[30] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[30]),
        .Q(Q[30]));
  FDCE \B_inter_reg[31] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[31]),
        .Q(Q[31]));
  FDCE \B_inter_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[3]),
        .Q(Q[3]));
  FDCE \B_inter_reg[4] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[4]),
        .Q(Q[4]));
  FDCE \B_inter_reg[5] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[5]),
        .Q(Q[5]));
  FDCE \B_inter_reg[6] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[6]),
        .Q(Q[6]));
  FDCE \B_inter_reg[7] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[7]),
        .Q(Q[7]));
  FDCE \B_inter_reg[8] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[8]),
        .Q(Q[8]));
  FDCE \B_inter_reg[9] 
       (.C(CLK),
        .CE(E),
        .CLR(RST),
        .D(WriteData[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "top_level" *) 
module Lab_4_top_level_0_0_top_level
   (Q,
    MemWrite,
    MemoryAddress,
    CLK,
    RST,
    MemoryDataIn);
  output [31:0]Q;
  output MemWrite;
  output [31:0]MemoryAddress;
  input CLK;
  input RST;
  input [31:0]MemoryDataIn;

  wire [31:0]ALU_in1;
  wire [31:0]ALU_in2;
  wire [31:0]ALU_out;
  wire ALUcontrol_n_36;
  wire ALUcontrol_n_37;
  wire ALUcontrol_n_38;
  wire ALUcontrol_n_39;
  wire ALUcontrol_n_40;
  wire ALUcontrol_n_41;
  wire ALUcontrol_n_42;
  wire ALUcontrol_n_43;
  wire ALUcontrol_n_44;
  wire ALUcontrol_n_45;
  wire ALUcontrol_n_46;
  wire ALUcontrol_n_47;
  wire ALUcontrol_n_48;
  wire ALUcontrol_n_49;
  wire ALUcontrol_n_50;
  wire ALUcontrol_n_51;
  wire ALUcontrol_n_52;
  wire ALUcontrol_n_53;
  wire ALUcontrol_n_54;
  wire ALUcontrol_n_55;
  wire ALUcontrol_n_56;
  wire ALUcontrol_n_57;
  wire ALUcontrol_n_58;
  wire ALUcontrol_n_59;
  wire ALUcontrol_n_60;
  wire ALUcontrol_n_61;
  wire ALUcontrol_n_62;
  wire ALUcontrol_n_63;
  wire ALUcontrol_n_64;
  wire ALUcontrol_n_65;
  wire ALUcontrol_n_66;
  wire ALUcontrol_n_67;
  wire ALUcontrol_n_68;
  wire ALUcontrol_n_69;
  wire ALUcontrol_n_70;
  wire ALUcontrol_n_71;
  wire ALUcontrol_n_72;
  wire ALUoutReg_n_0;
  wire ALUoutReg_n_1;
  wire ALUoutReg_n_10;
  wire ALUoutReg_n_11;
  wire ALUoutReg_n_12;
  wire ALUoutReg_n_13;
  wire ALUoutReg_n_14;
  wire ALUoutReg_n_15;
  wire ALUoutReg_n_16;
  wire ALUoutReg_n_17;
  wire ALUoutReg_n_18;
  wire ALUoutReg_n_19;
  wire ALUoutReg_n_2;
  wire ALUoutReg_n_20;
  wire ALUoutReg_n_21;
  wire ALUoutReg_n_22;
  wire ALUoutReg_n_23;
  wire ALUoutReg_n_24;
  wire ALUoutReg_n_25;
  wire ALUoutReg_n_26;
  wire ALUoutReg_n_27;
  wire ALUoutReg_n_28;
  wire ALUoutReg_n_29;
  wire ALUoutReg_n_3;
  wire ALUoutReg_n_30;
  wire ALUoutReg_n_31;
  wire ALUoutReg_n_32;
  wire ALUoutReg_n_33;
  wire ALUoutReg_n_4;
  wire ALUoutReg_n_5;
  wire ALUoutReg_n_6;
  wire ALUoutReg_n_7;
  wire ALUoutReg_n_8;
  wire ALUoutReg_n_9;
  wire ALUunit_n_0;
  wire ALUunit_n_113;
  wire ALUunit_n_114;
  wire ALUunit_n_115;
  wire ALUunit_n_116;
  wire ALUunit_n_117;
  wire ALUunit_n_118;
  wire ALUunit_n_119;
  wire ALUunit_n_120;
  wire [4:0]A__0;
  wire [31:0]A_in;
  wire A_n_0;
  wire A_n_32;
  wire A_n_33;
  wire A_n_34;
  wire A_n_35;
  wire A_n_36;
  wire A_n_37;
  wire A_n_38;
  wire [31:2]A_out;
  wire [31:0]B_in;
  wire B_n_0;
  wire B_n_1;
  wire B_n_2;
  wire B_n_3;
  wire B_n_36;
  wire B_n_37;
  wire B_n_38;
  wire B_n_39;
  wire B_n_40;
  wire B_n_41;
  wire B_n_42;
  wire B_n_43;
  wire B_n_44;
  wire B_n_45;
  wire B_n_46;
  wire B_n_47;
  wire B_n_48;
  wire B_n_49;
  wire B_n_50;
  wire B_n_51;
  wire B_n_52;
  wire B_n_53;
  wire B_n_54;
  wire B_n_55;
  wire B_n_56;
  wire CLK;
  wire IRWrite;
  wire InstructionFile_n_100;
  wire InstructionFile_n_101;
  wire InstructionFile_n_102;
  wire InstructionFile_n_103;
  wire InstructionFile_n_104;
  wire InstructionFile_n_105;
  wire InstructionFile_n_106;
  wire InstructionFile_n_107;
  wire InstructionFile_n_108;
  wire InstructionFile_n_109;
  wire InstructionFile_n_110;
  wire InstructionFile_n_111;
  wire InstructionFile_n_112;
  wire InstructionFile_n_113;
  wire InstructionFile_n_114;
  wire InstructionFile_n_115;
  wire InstructionFile_n_116;
  wire InstructionFile_n_117;
  wire InstructionFile_n_118;
  wire InstructionFile_n_119;
  wire InstructionFile_n_120;
  wire InstructionFile_n_121;
  wire InstructionFile_n_122;
  wire InstructionFile_n_123;
  wire InstructionFile_n_124;
  wire InstructionFile_n_125;
  wire InstructionFile_n_126;
  wire InstructionFile_n_127;
  wire InstructionFile_n_128;
  wire InstructionFile_n_129;
  wire InstructionFile_n_130;
  wire InstructionFile_n_131;
  wire InstructionFile_n_132;
  wire InstructionFile_n_133;
  wire InstructionFile_n_134;
  wire InstructionFile_n_135;
  wire InstructionFile_n_136;
  wire InstructionFile_n_137;
  wire InstructionFile_n_138;
  wire InstructionFile_n_139;
  wire InstructionFile_n_140;
  wire InstructionFile_n_141;
  wire InstructionFile_n_142;
  wire InstructionFile_n_143;
  wire InstructionFile_n_144;
  wire InstructionFile_n_145;
  wire InstructionFile_n_146;
  wire InstructionFile_n_147;
  wire InstructionFile_n_148;
  wire InstructionFile_n_149;
  wire InstructionFile_n_150;
  wire InstructionFile_n_151;
  wire InstructionFile_n_152;
  wire InstructionFile_n_153;
  wire InstructionFile_n_154;
  wire InstructionFile_n_155;
  wire InstructionFile_n_156;
  wire InstructionFile_n_157;
  wire InstructionFile_n_158;
  wire InstructionFile_n_159;
  wire InstructionFile_n_160;
  wire InstructionFile_n_161;
  wire InstructionFile_n_162;
  wire InstructionFile_n_163;
  wire InstructionFile_n_164;
  wire InstructionFile_n_165;
  wire InstructionFile_n_166;
  wire InstructionFile_n_167;
  wire InstructionFile_n_172;
  wire InstructionFile_n_173;
  wire InstructionFile_n_174;
  wire InstructionFile_n_175;
  wire InstructionFile_n_176;
  wire InstructionFile_n_177;
  wire InstructionFile_n_178;
  wire InstructionFile_n_179;
  wire InstructionFile_n_180;
  wire InstructionFile_n_181;
  wire InstructionFile_n_182;
  wire InstructionFile_n_183;
  wire InstructionFile_n_184;
  wire InstructionFile_n_185;
  wire InstructionFile_n_186;
  wire InstructionFile_n_187;
  wire InstructionFile_n_188;
  wire InstructionFile_n_189;
  wire InstructionFile_n_190;
  wire InstructionFile_n_191;
  wire InstructionFile_n_192;
  wire InstructionFile_n_193;
  wire InstructionFile_n_195;
  wire InstructionFile_n_196;
  wire InstructionFile_n_197;
  wire InstructionFile_n_198;
  wire InstructionFile_n_199;
  wire InstructionFile_n_200;
  wire InstructionFile_n_201;
  wire InstructionFile_n_202;
  wire InstructionFile_n_203;
  wire InstructionFile_n_204;
  wire InstructionFile_n_205;
  wire InstructionFile_n_206;
  wire InstructionFile_n_207;
  wire InstructionFile_n_208;
  wire InstructionFile_n_209;
  wire InstructionFile_n_210;
  wire InstructionFile_n_211;
  wire InstructionFile_n_212;
  wire InstructionFile_n_213;
  wire InstructionFile_n_215;
  wire InstructionFile_n_216;
  wire InstructionFile_n_217;
  wire InstructionFile_n_218;
  wire InstructionFile_n_219;
  wire InstructionFile_n_220;
  wire InstructionFile_n_221;
  wire InstructionFile_n_222;
  wire InstructionFile_n_223;
  wire InstructionFile_n_224;
  wire InstructionFile_n_225;
  wire InstructionFile_n_226;
  wire InstructionFile_n_227;
  wire InstructionFile_n_228;
  wire InstructionFile_n_229;
  wire InstructionFile_n_230;
  wire InstructionFile_n_231;
  wire InstructionFile_n_232;
  wire InstructionFile_n_233;
  wire InstructionFile_n_234;
  wire InstructionFile_n_235;
  wire InstructionFile_n_236;
  wire InstructionFile_n_242;
  wire InstructionFile_n_243;
  wire InstructionFile_n_244;
  wire InstructionFile_n_245;
  wire InstructionFile_n_246;
  wire InstructionFile_n_247;
  wire InstructionFile_n_248;
  wire InstructionFile_n_249;
  wire InstructionFile_n_250;
  wire InstructionFile_n_251;
  wire InstructionFile_n_252;
  wire InstructionFile_n_253;
  wire InstructionFile_n_254;
  wire InstructionFile_n_29;
  wire InstructionFile_n_30;
  wire InstructionFile_n_31;
  wire InstructionFile_n_32;
  wire InstructionFile_n_33;
  wire InstructionFile_n_34;
  wire InstructionFile_n_35;
  wire InstructionFile_n_36;
  wire InstructionFile_n_37;
  wire InstructionFile_n_38;
  wire InstructionFile_n_39;
  wire InstructionFile_n_40;
  wire InstructionFile_n_41;
  wire InstructionFile_n_42;
  wire InstructionFile_n_43;
  wire InstructionFile_n_44;
  wire InstructionFile_n_45;
  wire InstructionFile_n_46;
  wire InstructionFile_n_47;
  wire InstructionFile_n_48;
  wire InstructionFile_n_49;
  wire InstructionFile_n_50;
  wire InstructionFile_n_51;
  wire InstructionFile_n_52;
  wire InstructionFile_n_53;
  wire InstructionFile_n_54;
  wire InstructionFile_n_55;
  wire InstructionFile_n_56;
  wire InstructionFile_n_57;
  wire InstructionFile_n_58;
  wire InstructionFile_n_59;
  wire InstructionFile_n_60;
  wire InstructionFile_n_61;
  wire InstructionFile_n_62;
  wire InstructionFile_n_63;
  wire InstructionFile_n_64;
  wire InstructionFile_n_65;
  wire InstructionFile_n_66;
  wire InstructionFile_n_67;
  wire InstructionFile_n_68;
  wire InstructionFile_n_69;
  wire InstructionFile_n_70;
  wire InstructionFile_n_71;
  wire InstructionFile_n_72;
  wire InstructionFile_n_73;
  wire InstructionFile_n_74;
  wire InstructionFile_n_75;
  wire InstructionFile_n_76;
  wire InstructionFile_n_77;
  wire InstructionFile_n_78;
  wire InstructionFile_n_79;
  wire InstructionFile_n_80;
  wire InstructionFile_n_81;
  wire InstructionFile_n_82;
  wire InstructionFile_n_83;
  wire InstructionFile_n_84;
  wire InstructionFile_n_85;
  wire InstructionFile_n_87;
  wire InstructionFile_n_88;
  wire InstructionFile_n_89;
  wire InstructionFile_n_90;
  wire InstructionFile_n_91;
  wire InstructionFile_n_92;
  wire InstructionFile_n_93;
  wire InstructionFile_n_94;
  wire InstructionFile_n_95;
  wire InstructionFile_n_96;
  wire InstructionFile_n_97;
  wire InstructionFile_n_98;
  wire InstructionFile_n_99;
  wire LO_n_2;
  wire LO_n_3;
  wire LO_n_4;
  wire LO_n_5;
  wire LO_n_6;
  wire LO_n_7;
  wire LO_n_8;
  wire LO_n_9;
  wire LoadALUout;
  wire LoadB;
  wire LoadMemDataReg;
  wire MemWrite;
  wire [31:0]MemoryAddress;
  wire [31:0]MemoryDataIn;
  wire MemoryDataReg_n_0;
  wire MemoryDataReg_n_1;
  wire MemoryDataReg_n_10;
  wire MemoryDataReg_n_11;
  wire MemoryDataReg_n_12;
  wire MemoryDataReg_n_13;
  wire MemoryDataReg_n_14;
  wire MemoryDataReg_n_15;
  wire MemoryDataReg_n_16;
  wire MemoryDataReg_n_17;
  wire MemoryDataReg_n_18;
  wire MemoryDataReg_n_19;
  wire MemoryDataReg_n_2;
  wire MemoryDataReg_n_20;
  wire MemoryDataReg_n_21;
  wire MemoryDataReg_n_22;
  wire MemoryDataReg_n_23;
  wire MemoryDataReg_n_24;
  wire MemoryDataReg_n_25;
  wire MemoryDataReg_n_26;
  wire MemoryDataReg_n_27;
  wire MemoryDataReg_n_28;
  wire MemoryDataReg_n_29;
  wire MemoryDataReg_n_3;
  wire MemoryDataReg_n_30;
  wire MemoryDataReg_n_31;
  wire MemoryDataReg_n_4;
  wire MemoryDataReg_n_5;
  wire MemoryDataReg_n_6;
  wire MemoryDataReg_n_7;
  wire MemoryDataReg_n_8;
  wire MemoryDataReg_n_9;
  wire [2:0]MemtoReg;
  wire Mult_n_0;
  wire Mult_n_1;
  wire Mult_n_10;
  wire Mult_n_11;
  wire Mult_n_12;
  wire Mult_n_13;
  wire Mult_n_14;
  wire Mult_n_2;
  wire Mult_n_3;
  wire Mult_n_4;
  wire Mult_n_5;
  wire Mult_n_6;
  wire Mult_n_7;
  wire Mult_n_8;
  wire Mult_n_9;
  wire [3:0]Op;
  wire [3:0]Opcode;
  wire PCWrite;
  wire PC_n_0;
  wire PC_n_100;
  wire PC_n_101;
  wire PC_n_102;
  wire PC_n_103;
  wire PC_n_104;
  wire PC_n_105;
  wire PC_n_115;
  wire PC_n_116;
  wire PC_n_117;
  wire PC_n_118;
  wire PC_n_119;
  wire PC_n_120;
  wire PC_n_121;
  wire PC_n_122;
  wire PC_n_123;
  wire PC_n_124;
  wire PC_n_125;
  wire PC_n_126;
  wire PC_n_127;
  wire PC_n_128;
  wire PC_n_129;
  wire PC_n_130;
  wire PC_n_131;
  wire PC_n_132;
  wire PC_n_133;
  wire PC_n_134;
  wire PC_n_135;
  wire PC_n_136;
  wire PC_n_137;
  wire PC_n_138;
  wire PC_n_139;
  wire PC_n_140;
  wire PC_n_141;
  wire PC_n_142;
  wire PC_n_143;
  wire PC_n_144;
  wire PC_n_145;
  wire PC_n_146;
  wire PC_n_147;
  wire PC_n_148;
  wire PC_n_149;
  wire PC_n_150;
  wire PC_n_151;
  wire PC_n_152;
  wire PC_n_153;
  wire PC_n_154;
  wire PC_n_155;
  wire PC_n_156;
  wire PC_n_157;
  wire PC_n_158;
  wire PC_n_159;
  wire PC_n_160;
  wire PC_n_161;
  wire PC_n_162;
  wire PC_n_163;
  wire PC_n_164;
  wire PC_n_165;
  wire PC_n_166;
  wire PC_n_167;
  wire PC_n_168;
  wire PC_n_169;
  wire PC_n_170;
  wire PC_n_171;
  wire PC_n_172;
  wire PC_n_173;
  wire PC_n_174;
  wire PC_n_175;
  wire PC_n_176;
  wire PC_n_177;
  wire PC_n_178;
  wire PC_n_179;
  wire PC_n_180;
  wire PC_n_181;
  wire PC_n_182;
  wire PC_n_183;
  wire PC_n_184;
  wire PC_n_185;
  wire PC_n_186;
  wire PC_n_187;
  wire PC_n_188;
  wire PC_n_189;
  wire PC_n_190;
  wire PC_n_191;
  wire PC_n_192;
  wire PC_n_193;
  wire PC_n_194;
  wire PC_n_195;
  wire PC_n_196;
  wire PC_n_197;
  wire PC_n_198;
  wire PC_n_199;
  wire PC_n_200;
  wire PC_n_201;
  wire PC_n_202;
  wire PC_n_203;
  wire PC_n_204;
  wire PC_n_205;
  wire PC_n_206;
  wire PC_n_209;
  wire PC_n_210;
  wire PC_n_211;
  wire PC_n_212;
  wire PC_n_213;
  wire PC_n_214;
  wire PC_n_215;
  wire PC_n_216;
  wire PC_n_217;
  wire PC_n_218;
  wire PC_n_219;
  wire PC_n_220;
  wire PC_n_221;
  wire PC_n_222;
  wire PC_n_223;
  wire PC_n_224;
  wire PC_n_225;
  wire PC_n_226;
  wire PC_n_227;
  wire PC_n_228;
  wire PC_n_229;
  wire PC_n_230;
  wire PC_n_231;
  wire PC_n_232;
  wire PC_n_233;
  wire PC_n_234;
  wire PC_n_235;
  wire PC_n_236;
  wire PC_n_237;
  wire PC_n_238;
  wire PC_n_239;
  wire PC_n_240;
  wire PC_n_241;
  wire PC_n_242;
  wire PC_n_243;
  wire PC_n_244;
  wire PC_n_245;
  wire PC_n_246;
  wire PC_n_247;
  wire PC_n_248;
  wire PC_n_249;
  wire PC_n_250;
  wire PC_n_251;
  wire PC_n_252;
  wire PC_n_253;
  wire PC_n_254;
  wire PC_n_255;
  wire PC_n_256;
  wire PC_n_257;
  wire PC_n_258;
  wire PC_n_259;
  wire PC_n_260;
  wire PC_n_261;
  wire PC_n_262;
  wire PC_n_263;
  wire PC_n_264;
  wire PC_n_265;
  wire PC_n_266;
  wire PC_n_267;
  wire PC_n_268;
  wire PC_n_269;
  wire PC_n_270;
  wire PC_n_271;
  wire PC_n_272;
  wire PC_n_273;
  wire PC_n_274;
  wire PC_n_275;
  wire PC_n_276;
  wire PC_n_277;
  wire PC_n_278;
  wire PC_n_279;
  wire PC_n_280;
  wire PC_n_281;
  wire PC_n_282;
  wire PC_n_283;
  wire PC_n_284;
  wire PC_n_285;
  wire PC_n_286;
  wire PC_n_287;
  wire PC_n_288;
  wire PC_n_289;
  wire PC_n_290;
  wire PC_n_291;
  wire PC_n_292;
  wire PC_n_293;
  wire PC_n_33;
  wire PC_n_34;
  wire PC_n_35;
  wire PC_n_36;
  wire PC_n_37;
  wire PC_n_38;
  wire PC_n_39;
  wire PC_n_40;
  wire PC_n_41;
  wire PC_n_42;
  wire PC_n_43;
  wire PC_n_44;
  wire PC_n_45;
  wire PC_n_46;
  wire PC_n_47;
  wire PC_n_48;
  wire PC_n_49;
  wire PC_n_50;
  wire PC_n_51;
  wire PC_n_52;
  wire PC_n_53;
  wire PC_n_54;
  wire PC_n_55;
  wire PC_n_56;
  wire PC_n_57;
  wire PC_n_58;
  wire PC_n_59;
  wire PC_n_60;
  wire PC_n_61;
  wire PC_n_62;
  wire PC_n_63;
  wire PC_n_64;
  wire PC_n_65;
  wire PC_n_66;
  wire PC_n_67;
  wire PC_n_68;
  wire PC_n_69;
  wire PC_n_70;
  wire PC_n_71;
  wire PC_n_72;
  wire PC_n_73;
  wire PC_n_74;
  wire PC_n_75;
  wire PC_n_76;
  wire PC_n_77;
  wire PC_n_78;
  wire PC_n_79;
  wire PC_n_80;
  wire PC_n_81;
  wire PC_n_82;
  wire PC_n_83;
  wire PC_n_84;
  wire PC_n_85;
  wire PC_n_86;
  wire PC_n_87;
  wire PC_n_88;
  wire PC_n_89;
  wire PC_n_90;
  wire PC_n_91;
  wire PC_n_92;
  wire PC_n_93;
  wire PC_n_94;
  wire PC_n_95;
  wire PC_n_96;
  wire PC_n_97;
  wire PC_n_98;
  wire PC_n_99;
  wire [31:0]Q;
  wire RST;
  wire [4:0]ReadReg1;
  wire RegDst;
  wire RegWrite;
  wire [4:0]SHAMT_sig;
  wire [31:0]WriteData_in;
  wire [4:0]WriteReg;
  wire control_n_10;
  wire control_n_100;
  wire control_n_101;
  wire control_n_102;
  wire control_n_103;
  wire control_n_104;
  wire control_n_105;
  wire control_n_106;
  wire control_n_107;
  wire control_n_108;
  wire control_n_109;
  wire control_n_11;
  wire control_n_110;
  wire control_n_111;
  wire control_n_112;
  wire control_n_113;
  wire control_n_114;
  wire control_n_115;
  wire control_n_116;
  wire control_n_117;
  wire control_n_118;
  wire control_n_119;
  wire control_n_120;
  wire control_n_121;
  wire control_n_122;
  wire control_n_123;
  wire control_n_124;
  wire control_n_125;
  wire control_n_126;
  wire control_n_127;
  wire control_n_128;
  wire control_n_129;
  wire control_n_130;
  wire control_n_131;
  wire control_n_132;
  wire control_n_133;
  wire control_n_134;
  wire control_n_135;
  wire control_n_136;
  wire control_n_137;
  wire control_n_138;
  wire control_n_139;
  wire control_n_140;
  wire control_n_141;
  wire control_n_142;
  wire control_n_143;
  wire control_n_145;
  wire control_n_146;
  wire control_n_147;
  wire control_n_148;
  wire control_n_149;
  wire control_n_150;
  wire control_n_151;
  wire control_n_152;
  wire control_n_153;
  wire control_n_154;
  wire control_n_155;
  wire control_n_156;
  wire control_n_157;
  wire control_n_158;
  wire control_n_159;
  wire control_n_160;
  wire control_n_161;
  wire control_n_162;
  wire control_n_163;
  wire control_n_164;
  wire control_n_165;
  wire control_n_166;
  wire control_n_167;
  wire control_n_168;
  wire control_n_169;
  wire control_n_170;
  wire control_n_171;
  wire control_n_172;
  wire control_n_173;
  wire control_n_174;
  wire control_n_175;
  wire control_n_176;
  wire control_n_177;
  wire control_n_178;
  wire control_n_179;
  wire control_n_180;
  wire control_n_181;
  wire control_n_182;
  wire control_n_183;
  wire control_n_184;
  wire control_n_185;
  wire control_n_186;
  wire control_n_188;
  wire control_n_189;
  wire control_n_190;
  wire control_n_191;
  wire control_n_192;
  wire control_n_193;
  wire control_n_194;
  wire control_n_195;
  wire control_n_196;
  wire control_n_197;
  wire control_n_198;
  wire control_n_199;
  wire control_n_2;
  wire control_n_200;
  wire control_n_201;
  wire control_n_202;
  wire control_n_203;
  wire control_n_204;
  wire control_n_205;
  wire control_n_206;
  wire control_n_207;
  wire control_n_208;
  wire control_n_209;
  wire control_n_210;
  wire control_n_211;
  wire control_n_212;
  wire control_n_213;
  wire control_n_214;
  wire control_n_215;
  wire control_n_216;
  wire control_n_217;
  wire control_n_218;
  wire control_n_219;
  wire control_n_220;
  wire control_n_221;
  wire control_n_222;
  wire control_n_223;
  wire control_n_224;
  wire control_n_225;
  wire control_n_226;
  wire control_n_227;
  wire control_n_228;
  wire control_n_229;
  wire control_n_230;
  wire control_n_231;
  wire control_n_232;
  wire control_n_233;
  wire control_n_234;
  wire control_n_235;
  wire control_n_236;
  wire control_n_237;
  wire control_n_238;
  wire control_n_239;
  wire control_n_240;
  wire control_n_241;
  wire control_n_242;
  wire control_n_243;
  wire control_n_244;
  wire control_n_245;
  wire control_n_246;
  wire control_n_247;
  wire control_n_248;
  wire control_n_249;
  wire control_n_250;
  wire control_n_251;
  wire control_n_252;
  wire control_n_253;
  wire control_n_254;
  wire control_n_255;
  wire control_n_256;
  wire control_n_257;
  wire control_n_258;
  wire control_n_259;
  wire control_n_260;
  wire control_n_261;
  wire control_n_262;
  wire control_n_263;
  wire control_n_264;
  wire control_n_265;
  wire control_n_266;
  wire control_n_267;
  wire control_n_268;
  wire control_n_269;
  wire control_n_270;
  wire control_n_271;
  wire control_n_272;
  wire control_n_273;
  wire control_n_274;
  wire control_n_275;
  wire control_n_276;
  wire control_n_277;
  wire control_n_278;
  wire control_n_279;
  wire control_n_280;
  wire control_n_281;
  wire control_n_282;
  wire control_n_283;
  wire control_n_284;
  wire control_n_285;
  wire control_n_286;
  wire control_n_287;
  wire control_n_288;
  wire control_n_289;
  wire control_n_290;
  wire control_n_291;
  wire control_n_292;
  wire control_n_293;
  wire control_n_294;
  wire control_n_295;
  wire control_n_296;
  wire control_n_297;
  wire control_n_298;
  wire control_n_299;
  wire control_n_3;
  wire control_n_300;
  wire control_n_301;
  wire control_n_302;
  wire control_n_303;
  wire control_n_304;
  wire control_n_305;
  wire control_n_306;
  wire control_n_307;
  wire control_n_308;
  wire control_n_343;
  wire control_n_4;
  wire control_n_44;
  wire control_n_45;
  wire control_n_46;
  wire control_n_47;
  wire control_n_48;
  wire control_n_49;
  wire control_n_5;
  wire control_n_50;
  wire control_n_51;
  wire control_n_52;
  wire control_n_53;
  wire control_n_54;
  wire control_n_55;
  wire control_n_56;
  wire control_n_57;
  wire control_n_58;
  wire control_n_59;
  wire control_n_6;
  wire control_n_60;
  wire control_n_61;
  wire control_n_62;
  wire control_n_63;
  wire control_n_64;
  wire control_n_65;
  wire control_n_66;
  wire control_n_67;
  wire control_n_68;
  wire control_n_69;
  wire control_n_7;
  wire control_n_70;
  wire control_n_71;
  wire control_n_72;
  wire control_n_73;
  wire control_n_74;
  wire control_n_77;
  wire control_n_78;
  wire control_n_79;
  wire control_n_8;
  wire control_n_80;
  wire control_n_83;
  wire control_n_87;
  wire control_n_88;
  wire control_n_89;
  wire control_n_9;
  wire control_n_90;
  wire control_n_91;
  wire control_n_92;
  wire control_n_93;
  wire control_n_94;
  wire control_n_95;
  wire control_n_96;
  wire control_n_97;
  wire control_n_98;
  wire control_n_99;
  wire data11;
  wire [31:30]data12;
  wire [0:0]data13;
  wire [31:3]data14;
  wire [27:0]data4;
  wire [27:0]data5;
  wire [27:0]data6;
  wire [27:1]data7;
  wire p_0_in;
  wire sello;
  wire shift_sig;
  wire [17:2]shiftl28_out;

  Lab_4_top_level_0_0_reg A
       (.\B_inter[2]_i_19 ({PC_n_88,PC_n_89}),
        .\B_inter[2]_i_19_0 (control_n_44),
        .\B_inter_reg[0]_0 (A_n_35),
        .\B_inter_reg[17]_0 (A_n_0),
        .\B_inter_reg[17]_1 (A_n_33),
        .\B_inter_reg[1]_0 (A_n_36),
        .\B_inter_reg[2]_0 (A_n_37),
        .\B_inter_reg[31]_0 ({A_out,p_0_in,A_n_32}),
        .\B_inter_reg[31]_1 (LoadB),
        .\B_inter_reg[3]_0 (A_n_34),
        .\B_inter_reg[3]_1 (A_n_38),
        .\B_inter_reg[3]_2 ({MemoryDataReg_n_28,MemoryDataReg_n_29,MemoryDataReg_n_30,MemoryDataReg_n_31}),
        .\B_inter_reg[3]_3 ({ALUoutReg_n_30,ALUoutReg_n_32}),
        .CLK(CLK),
        .D(A_in),
        .Q(MemtoReg[1:0]),
        .RST(RST));
  Lab_4_top_level_0_0_ALU_control ALUcontrol
       (.\ALUOp_reg[0]_0 (ALUcontrol_n_42),
        .\ALUOp_reg[1]_0 (ALUcontrol_n_37),
        .\ALUOp_reg[1]_1 (ALUcontrol_n_38),
        .\ALUOp_reg[1]_2 (ALUcontrol_n_41),
        .\ALUOp_reg[2]_0 (ALUcontrol_n_36),
        .\ALUOp_reg[2]_1 (ALUcontrol_n_43),
        .ALU_in1({ALU_in1[30],ALU_in1[26:19],ALU_in1[14:0]}),
        .ALU_in2(ALU_in2[29:0]),
        .AR({InstructionFile_n_209,InstructionFile_n_210,control_n_306}),
        .\B_inter[0]_i_3_0 (control_n_158),
        .\B_inter[0]_i_3_1 (InstructionFile_n_46),
        .\B_inter[0]_i_4_0 (data5[0]),
        .\B_inter[29]_i_2__0_0 (A_out[29:4]),
        .\B_inter[29]_i_2__0_1 (control_n_44),
        .\B_inter[29]_i_2__0_2 ({PC_n_63,PC_n_64,PC_n_65,PC_n_66,PC_n_67,PC_n_68,PC_n_69,PC_n_70,PC_n_71,PC_n_72,PC_n_73,PC_n_74,PC_n_75,PC_n_76,PC_n_77,PC_n_78,PC_n_79,PC_n_80,PC_n_81,PC_n_82,PC_n_83,PC_n_84,PC_n_85,PC_n_86,PC_n_87,PC_n_88}),
        .\B_inter[30]_i_2_0 (Q[30]),
        .\B_inter[30]_i_2_1 (control_n_74),
        .\B_inter[30]_i_2_2 (control_n_175),
        .\B_inter[31]_i_14 (ALUcontrol_n_39),
        .\B_inter_reg[0] (InstructionFile_n_51),
        .\B_inter_reg[0]_0 (B_n_50),
        .\B_inter_reg[0]_1 (InstructionFile_n_164),
        .\B_inter_reg[0]_2 (InstructionFile_n_167),
        .\B_inter_reg[0]_3 (InstructionFile_n_166),
        .\B_inter_reg[0]_4 (InstructionFile_n_176),
        .\B_inter_reg[0]_5 (control_n_77),
        .\B_inter_reg[0]_6 ({InstructionFile_n_38,InstructionFile_n_39,control_n_302,InstructionFile_n_40}),
        .\B_inter_reg[0]_7 (control_n_305),
        .\B_inter_reg[10] (InstructionFile_n_72),
        .\B_inter_reg[10]_0 (InstructionFile_n_134),
        .\B_inter_reg[10]_1 (InstructionFile_n_111),
        .\B_inter_reg[10]_2 (control_n_167),
        .\B_inter_reg[10]_3 (PC_n_139),
        .\B_inter_reg[10]_4 (PC_n_117),
        .\B_inter_reg[11] (InstructionFile_n_73),
        .\B_inter_reg[11]_0 (InstructionFile_n_136),
        .\B_inter_reg[11]_1 (InstructionFile_n_112),
        .\B_inter_reg[11]_2 (control_n_168),
        .\B_inter_reg[11]_3 (PC_n_140),
        .\B_inter_reg[11]_4 (PC_n_118),
        .\B_inter_reg[12] (InstructionFile_n_74),
        .\B_inter_reg[12]_0 (InstructionFile_n_138),
        .\B_inter_reg[12]_1 (InstructionFile_n_113),
        .\B_inter_reg[12]_2 (control_n_169),
        .\B_inter_reg[12]_3 (PC_n_141),
        .\B_inter_reg[12]_4 (PC_n_119),
        .\B_inter_reg[13] (InstructionFile_n_75),
        .\B_inter_reg[13]_0 (InstructionFile_n_140),
        .\B_inter_reg[13]_1 (InstructionFile_n_114),
        .\B_inter_reg[13]_2 (control_n_170),
        .\B_inter_reg[13]_3 (PC_n_142),
        .\B_inter_reg[13]_4 (PC_n_120),
        .\B_inter_reg[14] (InstructionFile_n_76),
        .\B_inter_reg[14]_0 (InstructionFile_n_142),
        .\B_inter_reg[14]_1 (InstructionFile_n_115),
        .\B_inter_reg[14]_2 (control_n_171),
        .\B_inter_reg[14]_3 (PC_n_143),
        .\B_inter_reg[14]_4 (PC_n_121),
        .\B_inter_reg[15] (InstructionFile_n_77),
        .\B_inter_reg[15]_0 (InstructionFile_n_144),
        .\B_inter_reg[15]_1 (InstructionFile_n_116),
        .\B_inter_reg[15]_2 (PC_n_144),
        .\B_inter_reg[15]_3 (control_n_177),
        .\B_inter_reg[15]_4 (PC_n_98),
        .\B_inter_reg[15]_5 (control_n_256),
        .\B_inter_reg[15]_6 (PC_n_122),
        .\B_inter_reg[16] (InstructionFile_n_78),
        .\B_inter_reg[16]_0 (InstructionFile_n_146),
        .\B_inter_reg[16]_1 (InstructionFile_n_117),
        .\B_inter_reg[16]_2 (PC_n_145),
        .\B_inter_reg[16]_3 (control_n_178),
        .\B_inter_reg[16]_4 (PC_n_100),
        .\B_inter_reg[16]_5 (control_n_257),
        .\B_inter_reg[16]_6 (PC_n_123),
        .\B_inter_reg[17] (InstructionFile_n_79),
        .\B_inter_reg[17]_0 (InstructionFile_n_148),
        .\B_inter_reg[17]_1 (InstructionFile_n_118),
        .\B_inter_reg[17]_2 (PC_n_146),
        .\B_inter_reg[17]_3 (control_n_179),
        .\B_inter_reg[17]_4 (PC_n_101),
        .\B_inter_reg[17]_5 (control_n_258),
        .\B_inter_reg[17]_6 (PC_n_124),
        .\B_inter_reg[18] (InstructionFile_n_80),
        .\B_inter_reg[18]_0 (InstructionFile_n_150),
        .\B_inter_reg[18]_1 (InstructionFile_n_119),
        .\B_inter_reg[18]_2 (PC_n_147),
        .\B_inter_reg[18]_3 (control_n_180),
        .\B_inter_reg[18]_4 (PC_n_102),
        .\B_inter_reg[18]_5 (control_n_259),
        .\B_inter_reg[18]_6 (PC_n_125),
        .\B_inter_reg[19] (InstructionFile_n_81),
        .\B_inter_reg[19]_0 (InstructionFile_n_152),
        .\B_inter_reg[19]_1 (InstructionFile_n_120),
        .\B_inter_reg[19]_2 (control_n_172),
        .\B_inter_reg[19]_3 (PC_n_148),
        .\B_inter_reg[19]_4 (PC_n_126),
        .\B_inter_reg[1] (InstructionFile_n_53),
        .\B_inter_reg[1]_0 (InstructionFile_n_100),
        .\B_inter_reg[1]_1 (InstructionFile_n_99),
        .\B_inter_reg[1]_2 (control_n_254),
        .\B_inter_reg[1]_3 (PC_n_50),
        .\B_inter_reg[1]_4 (InstructionFile_n_177),
        .\B_inter_reg[1]_5 (InstructionFile_n_179),
        .\B_inter_reg[1]_6 (PC_n_130),
        .\B_inter_reg[1]_7 (InstructionFile_n_98),
        .\B_inter_reg[20] (InstructionFile_n_82),
        .\B_inter_reg[20]_0 (InstructionFile_n_154),
        .\B_inter_reg[20]_1 (InstructionFile_n_121),
        .\B_inter_reg[20]_2 (control_n_145),
        .\B_inter_reg[20]_3 (InstructionFile_n_52),
        .\B_inter_reg[20]_4 (PC_n_149),
        .\B_inter_reg[20]_5 (PC_n_127),
        .\B_inter_reg[21] (InstructionFile_n_83),
        .\B_inter_reg[21]_0 (InstructionFile_n_156),
        .\B_inter_reg[21]_1 (InstructionFile_n_122),
        .\B_inter_reg[21]_2 (control_n_146),
        .\B_inter_reg[21]_3 (PC_n_150),
        .\B_inter_reg[21]_4 (PC_n_128),
        .\B_inter_reg[22] (InstructionFile_n_84),
        .\B_inter_reg[22]_0 (InstructionFile_n_158),
        .\B_inter_reg[22]_1 (InstructionFile_n_123),
        .\B_inter_reg[22]_2 (control_n_147),
        .\B_inter_reg[22]_3 (PC_n_151),
        .\B_inter_reg[22]_4 (PC_n_129),
        .\B_inter_reg[23] (InstructionFile_n_87),
        .\B_inter_reg[23]_0 (InstructionFile_n_160),
        .\B_inter_reg[23]_1 (InstructionFile_n_124),
        .\B_inter_reg[23]_2 (control_n_148),
        .\B_inter_reg[23]_3 (PC_n_152),
        .\B_inter_reg[23]_4 (InstructionFile_n_85),
        .\B_inter_reg[24] (InstructionFile_n_89),
        .\B_inter_reg[24]_0 (InstructionFile_n_161),
        .\B_inter_reg[24]_1 (InstructionFile_n_125),
        .\B_inter_reg[24]_2 (control_n_149),
        .\B_inter_reg[24]_3 (PC_n_153),
        .\B_inter_reg[24]_4 (InstructionFile_n_88),
        .\B_inter_reg[25] (InstructionFile_n_92),
        .\B_inter_reg[25]_0 (InstructionFile_n_162),
        .\B_inter_reg[25]_1 (InstructionFile_n_91),
        .\B_inter_reg[25]_2 (control_n_150),
        .\B_inter_reg[25]_3 (PC_n_154),
        .\B_inter_reg[25]_4 (InstructionFile_n_90),
        .\B_inter_reg[26] (InstructionFile_n_95),
        .\B_inter_reg[26]_0 (InstructionFile_n_163),
        .\B_inter_reg[26]_1 (InstructionFile_n_94),
        .\B_inter_reg[26]_2 (control_n_151),
        .\B_inter_reg[26]_3 (PC_n_155),
        .\B_inter_reg[26]_4 (InstructionFile_n_93),
        .\B_inter_reg[27] (ALUcontrol_n_40),
        .\B_inter_reg[27]_0 (InstructionFile_n_96),
        .\B_inter_reg[27]_1 (control_n_260),
        .\B_inter_reg[27]_2 (control_n_152),
        .\B_inter_reg[27]_3 (PC_n_156),
        .\B_inter_reg[28] (InstructionFile_n_42),
        .\B_inter_reg[28]_0 (InstructionFile_n_126),
        .\B_inter_reg[28]_1 (PC_n_44),
        .\B_inter_reg[28]_2 (ALUunit_n_117),
        .\B_inter_reg[28]_3 (InstructionFile_n_41),
        .\B_inter_reg[29] ({ALUcontrol_n_44,ALUcontrol_n_45,ALUcontrol_n_46,ALUcontrol_n_47,ALUcontrol_n_48,ALUcontrol_n_49,ALUcontrol_n_50,ALUcontrol_n_51,ALUcontrol_n_52,ALUcontrol_n_53,ALUcontrol_n_54,ALUcontrol_n_55,ALUcontrol_n_56,ALUcontrol_n_57,ALUcontrol_n_58,ALUcontrol_n_59,ALUcontrol_n_60,ALUcontrol_n_61,ALUcontrol_n_62,ALUcontrol_n_63,ALUcontrol_n_64,ALUcontrol_n_65,ALUcontrol_n_66,ALUcontrol_n_67,ALUcontrol_n_68,ALUcontrol_n_69,ALUcontrol_n_70,ALUcontrol_n_71,ALUcontrol_n_72}),
        .\B_inter_reg[29]_0 (InstructionFile_n_44),
        .\B_inter_reg[29]_1 (InstructionFile_n_127),
        .\B_inter_reg[29]_2 (PC_n_46),
        .\B_inter_reg[29]_3 (ALUunit_n_118),
        .\B_inter_reg[29]_4 ({ALUoutReg_n_4,ALUoutReg_n_5,ALUoutReg_n_7,ALUoutReg_n_8,ALUoutReg_n_9,ALUoutReg_n_10,ALUoutReg_n_11,ALUoutReg_n_12,ALUoutReg_n_13,ALUoutReg_n_14,ALUoutReg_n_15,ALUoutReg_n_16,ALUoutReg_n_17,ALUoutReg_n_18,ALUoutReg_n_19,ALUoutReg_n_20,ALUoutReg_n_21,ALUoutReg_n_22,ALUoutReg_n_23,ALUoutReg_n_24,ALUoutReg_n_25,ALUoutReg_n_26,ALUoutReg_n_27,ALUoutReg_n_28,ALUoutReg_n_29,ALUoutReg_n_30,ALUoutReg_n_31,ALUoutReg_n_32,ALUoutReg_n_33}),
        .\B_inter_reg[29]_5 (InstructionFile_n_43),
        .\B_inter_reg[2] (InstructionFile_n_56),
        .\B_inter_reg[2]_0 (InstructionFile_n_103),
        .\B_inter_reg[2]_1 (InstructionFile_n_102),
        .\B_inter_reg[2]_2 (InstructionFile_n_49),
        .\B_inter_reg[2]_3 (PC_n_131),
        .\B_inter_reg[2]_4 (InstructionFile_n_48),
        .\B_inter_reg[2]_5 (InstructionFile_n_101),
        .\B_inter_reg[30] (InstructionFile_n_97),
        .\B_inter_reg[30]_0 (control_n_157),
        .\B_inter_reg[30]_1 (ALUunit_n_119),
        .\B_inter_reg[31] (ALUunit_n_120),
        .\B_inter_reg[31]_0 (control_n_142),
        .\B_inter_reg[31]_1 (InstructionFile_n_165),
        .\B_inter_reg[31]_2 (control_n_176),
        .\B_inter_reg[31]_3 (PC_n_49),
        .\B_inter_reg[3] (InstructionFile_n_59),
        .\B_inter_reg[3]_0 (InstructionFile_n_58),
        .\B_inter_reg[3]_1 (InstructionFile_n_104),
        .\B_inter_reg[3]_2 (control_n_159),
        .\B_inter_reg[3]_3 (PC_n_132),
        .\B_inter_reg[3]_4 (InstructionFile_n_57),
        .\B_inter_reg[4] (InstructionFile_n_62),
        .\B_inter_reg[4]_0 (InstructionFile_n_61),
        .\B_inter_reg[4]_1 (InstructionFile_n_105),
        .\B_inter_reg[4]_2 (control_n_161),
        .\B_inter_reg[4]_3 (PC_n_133),
        .\B_inter_reg[4]_4 (InstructionFile_n_60),
        .\B_inter_reg[5] (InstructionFile_n_65),
        .\B_inter_reg[5]_0 (InstructionFile_n_64),
        .\B_inter_reg[5]_1 (InstructionFile_n_106),
        .\B_inter_reg[5]_2 (control_n_162),
        .\B_inter_reg[5]_3 (PC_n_134),
        .\B_inter_reg[5]_4 (InstructionFile_n_63),
        .\B_inter_reg[6] (InstructionFile_n_68),
        .\B_inter_reg[6]_0 (InstructionFile_n_67),
        .\B_inter_reg[6]_1 (InstructionFile_n_107),
        .\B_inter_reg[6]_2 (control_n_163),
        .\B_inter_reg[6]_3 (PC_n_135),
        .\B_inter_reg[6]_4 (InstructionFile_n_66),
        .\B_inter_reg[7] (InstructionFile_n_69),
        .\B_inter_reg[7]_0 (InstructionFile_n_128),
        .\B_inter_reg[7]_1 (InstructionFile_n_108),
        .\B_inter_reg[7]_2 (control_n_164),
        .\B_inter_reg[7]_3 (PC_n_136),
        .\B_inter_reg[7]_4 (PC_n_105),
        .\B_inter_reg[8] (InstructionFile_n_70),
        .\B_inter_reg[8]_0 (InstructionFile_n_130),
        .\B_inter_reg[8]_1 (InstructionFile_n_109),
        .\B_inter_reg[8]_2 (control_n_165),
        .\B_inter_reg[8]_3 (PC_n_137),
        .\B_inter_reg[8]_4 (PC_n_115),
        .\B_inter_reg[9] (InstructionFile_n_71),
        .\B_inter_reg[9]_0 (InstructionFile_n_132),
        .\B_inter_reg[9]_1 (InstructionFile_n_110),
        .\B_inter_reg[9]_2 (control_n_166),
        .\B_inter_reg[9]_3 (PC_n_138),
        .\B_inter_reg[9]_4 (PC_n_116),
        .D(ALU_out),
        .E({control_n_297,InstructionFile_n_32,InstructionFile_n_33,InstructionFile_n_34}),
        .O(data6[0]),
        .Q(Op),
        .data12(data12),
        .data13(data13),
        .data14(data14[31]),
        .data4(data4[0]),
        .shift_sig(shift_sig));
  Lab_4_top_level_0_0_reg_0 ALUoutReg
       (.\B_inter_reg[31]_0 (control_n_77),
        .\B_inter_reg[31]_1 (ALU_out),
        .CLK(CLK),
        .D({ALUoutReg_n_0,ALUoutReg_n_1}),
        .E(LoadALUout),
        .Q({ALUoutReg_n_2,ALUoutReg_n_3,ALUoutReg_n_4,ALUoutReg_n_5,ALUoutReg_n_6,ALUoutReg_n_7,ALUoutReg_n_8,ALUoutReg_n_9,ALUoutReg_n_10,ALUoutReg_n_11,ALUoutReg_n_12,ALUoutReg_n_13,ALUoutReg_n_14,ALUoutReg_n_15,ALUoutReg_n_16,ALUoutReg_n_17,ALUoutReg_n_18,ALUoutReg_n_19,ALUoutReg_n_20,ALUoutReg_n_21,ALUoutReg_n_22,ALUoutReg_n_23,ALUoutReg_n_24,ALUoutReg_n_25,ALUoutReg_n_26,ALUoutReg_n_27,ALUoutReg_n_28,ALUoutReg_n_29,ALUoutReg_n_30,ALUoutReg_n_31,ALUoutReg_n_32,ALUoutReg_n_33}),
        .RST(RST));
  Lab_4_top_level_0_0_ALU ALUunit
       (.ALU_in1({ALU_in1[30:27],ALU_in1[25],ALU_in1[22:21],ALU_in1[17],ALU_in1[14:5],ALU_in1[3:0]}),
        .ALU_in2({ALU_in2[26],ALU_in2[24:23],ALU_in2[20:18],ALU_in2[16:15],ALU_in2[4:0]}),
        .\B_inter[0]_i_12__1 ({B_n_0,B_n_1,B_n_2,B_n_3}),
        .\B_inter[0]_i_12__1_0 ({PC_n_241,B_n_54,B_n_55,B_n_56}),
        .\B_inter[0]_i_12__1_1 (B_n_45),
        .\B_inter[0]_i_12__1_2 ({PC_n_35,B_n_36,B_n_37,B_n_38}),
        .\B_inter[0]_i_14 ({PC_n_242,PC_n_243,PC_n_244,PC_n_245}),
        .\B_inter[0]_i_14_0 ({PC_n_268,PC_n_269,PC_n_270,PC_n_271}),
        .\B_inter[0]_i_14_1 ({control_n_87,control_n_88,control_n_89,control_n_90}),
        .\B_inter[12]_i_7__1 (PC_n_247),
        .\B_inter[12]_i_7__1_0 (PC_n_260),
        .\B_inter[12]_i_7__1_1 (PC_n_273),
        .\B_inter[12]_i_7__1_2 ({control_n_100,control_n_101,control_n_102,control_n_103}),
        .\B_inter[12]_i_7__1_3 (PC_n_286),
        .\B_inter[12]_i_7__1_4 ({control_n_53,control_n_54,control_n_55,control_n_56}),
        .\B_inter[16]_i_7__1 ({PC_n_248,PC_n_249,PC_n_250}),
        .\B_inter[16]_i_7__1_0 ({PC_n_261,PC_n_262,PC_n_263}),
        .\B_inter[16]_i_7__1_1 ({PC_n_274,PC_n_275,PC_n_276}),
        .\B_inter[16]_i_7__1_2 ({control_n_104,control_n_105,control_n_106,control_n_107}),
        .\B_inter[16]_i_7__1_3 ({PC_n_287,PC_n_288,PC_n_289}),
        .\B_inter[16]_i_7__1_4 ({control_n_49,control_n_50,control_n_51,control_n_52}),
        .\B_inter[1]_i_7__1 ({PC_n_255,PC_n_256,PC_n_257,PC_n_258}),
        .\B_inter[1]_i_7__1_0 ({PC_n_281,PC_n_282,PC_n_283,PC_n_284}),
        .\B_inter[1]_i_7__1_1 ({control_n_65,control_n_66,control_n_67,control_n_68}),
        .\B_inter[20]_i_7__1 ({PC_n_251,PC_n_252}),
        .\B_inter[20]_i_7__1_0 ({PC_n_264,PC_n_265}),
        .\B_inter[20]_i_7__1_1 ({PC_n_277,PC_n_278}),
        .\B_inter[20]_i_7__1_2 ({control_n_108,control_n_109,control_n_110,control_n_111}),
        .\B_inter[20]_i_7__1_3 ({PC_n_290,PC_n_291}),
        .\B_inter[20]_i_7__1_4 ({control_n_45,control_n_46,control_n_47,control_n_48}),
        .\B_inter[24]_i_7__1 ({PC_n_253,PC_n_254}),
        .\B_inter[24]_i_7__1_0 ({PC_n_266,PC_n_267}),
        .\B_inter[24]_i_7__1_1 ({PC_n_279,PC_n_280}),
        .\B_inter[24]_i_7__1_2 ({control_n_112,control_n_113,control_n_114,control_n_115}),
        .\B_inter[24]_i_7__1_3 ({PC_n_292,PC_n_293}),
        .\B_inter[24]_i_7__1_4 ({control_n_8,control_n_9,control_n_10,control_n_11}),
        .\B_inter[28]_i_6__1_0 (control_n_295),
        .\B_inter[28]_i_6__1_1 (control_n_143),
        .\B_inter[28]_i_6__1_2 ({control_n_116,control_n_117,control_n_118,control_n_119}),
        .\B_inter[28]_i_6__1_3 ({control_n_2,control_n_3,control_n_4,control_n_5}),
        .\B_inter[31]_i_3 (Op[1:0]),
        .\B_inter[4]_i_7__1 (PC_n_246),
        .\B_inter[4]_i_7__1_0 (PC_n_259),
        .\B_inter[4]_i_7__1_1 (PC_n_272),
        .\B_inter[4]_i_7__1_2 ({control_n_91,control_n_92,control_n_93,control_n_94}),
        .\B_inter[4]_i_7__1_3 (PC_n_285),
        .\B_inter[4]_i_7__1_4 ({control_n_61,control_n_62,control_n_63,control_n_64}),
        .\B_inter[8]_i_7__1 ({control_n_96,control_n_97,control_n_98,control_n_99}),
        .\B_inter[8]_i_7__1_0 ({control_n_57,control_n_58,control_n_59,control_n_60}),
        .\B_inter_reg[0]_i_24_0 ({B_n_51,B_n_52,control_n_294,B_n_53}),
        .\B_inter_reg[0]_i_25_0 ({B_n_39,B_n_40,control_n_124,B_n_41}),
        .\B_inter_reg[0]_i_25_1 ({B_n_42,B_n_43,control_n_125,B_n_44}),
        .\B_inter_reg[0]_i_30_0 ({control_n_290,control_n_291,control_n_292,control_n_293}),
        .\B_inter_reg[0]_i_39_0 ({control_n_126,control_n_127,control_n_128,control_n_129}),
        .\B_inter_reg[0]_i_39_1 ({control_n_130,control_n_131,control_n_132,control_n_133}),
        .\B_inter_reg[0]_i_45_0 ({control_n_288,control_n_289}),
        .\B_inter_reg[0]_i_54_0 ({control_n_138,control_n_139,control_n_140,control_n_141}),
        .\B_inter_reg[11] (ALUunit_n_114),
        .\B_inter_reg[13] (ALUunit_n_113),
        .\B_inter_reg[15]_i_21_0 (control_n_7),
        .\B_inter_reg[15]_i_21_1 (control_n_6),
        .\B_inter_reg[27] (data4),
        .\B_inter_reg[27]_0 (data5),
        .\B_inter_reg[27]_1 (data6),
        .\B_inter_reg[27]_2 (data7),
        .\B_inter_reg[27]_i_22_0 ({A_out[26],A_out[24:23],A_out[20:18],A_out[16:15],A_out[4]}),
        .\B_inter_reg[27]_i_22_1 ({PC_n_66,PC_n_68,PC_n_69,PC_n_72,PC_n_73,PC_n_74,PC_n_76,PC_n_77,PC_n_88}),
        .\B_inter_reg[31] (data11),
        .\B_inter_reg[31]_i_22_0 (shiftl28_out[17:7]),
        .\B_inter_reg[31]_i_23_0 (ALUunit_n_117),
        .\B_inter_reg[31]_i_23_1 (ALUunit_n_118),
        .\B_inter_reg[31]_i_23_2 (ALUunit_n_119),
        .\B_inter_reg[31]_i_23_3 (ALUunit_n_120),
        .\B_inter_reg[7] (ALUunit_n_116),
        .\B_inter_reg[7]_i_21_0 (control_n_44),
        .\B_inter_reg[7]_i_23_0 (control_n_95),
        .\B_inter_reg[9] (ALUunit_n_115),
        .CO(ALUunit_n_0),
        .DI({control_n_134,control_n_135,control_n_136,control_n_137}),
        .Q({Q[30:27],Q[25],Q[22:21],Q[17],Q[14:5]}),
        .S({control_n_284,control_n_285,control_n_286,control_n_287}));
  Lab_4_top_level_0_0_reg_1 B
       (.ALU_in1({ALU_in1[31:20],ALU_in1[17:16]}),
        .\B_inter[0]_i_3 (Op[0]),
        .\B_inter[0]_i_3_0 (data11),
        .\B_inter[25]_i_15 (InstructionFile_n_172),
        .\B_inter[25]_i_15_0 (InstructionFile_n_173),
        .\B_inter_reg[0]_i_24 (control_n_175),
        .\B_inter_reg[0]_i_24_0 (control_n_74),
        .\B_inter_reg[20]_0 (B_n_47),
        .\B_inter_reg[22]_0 ({B_n_39,B_n_40,B_n_41}),
        .\B_inter_reg[23]_0 ({B_n_42,B_n_43,B_n_44}),
        .\B_inter_reg[23]_1 (B_n_46),
        .\B_inter_reg[23]_2 ({B_n_51,B_n_52,B_n_53}),
        .\B_inter_reg[28]_0 (B_n_48),
        .\B_inter_reg[29]_0 ({B_n_36,B_n_37,B_n_38}),
        .\B_inter_reg[29]_1 (B_n_49),
        .\B_inter_reg[29]_2 ({B_n_54,B_n_55,B_n_56}),
        .\B_inter_reg[31]_0 ({B_n_0,B_n_1,B_n_2,B_n_3}),
        .\B_inter_reg[31]_1 (B_n_45),
        .\B_inter_reg[31]_2 (B_n_50),
        .\B_inter_reg[31]_3 (LoadB),
        .CLK(CLK),
        .CO(ALUunit_n_0),
        .D(B_in),
        .Q(Q),
        .RST(RST),
        .shift_sig(shift_sig));
  Lab_4_top_level_0_0_reg_2 InstructionFile
       (.\ALUOp_reg[0] (InstructionFile_n_52),
        .\ALUOp_reg[0]_0 (InstructionFile_n_126),
        .\ALUOp_reg[0]_1 (InstructionFile_n_127),
        .\ALUOp_reg[0]_i_3 (control_n_308),
        .\ALUOp_reg[0]_i_4_0 (control_n_73),
        .\ALUOp_reg[0]_i_4_1 (control_n_72),
        .\ALUOp_reg[1]_i_1 (control_n_307),
        .\ALUOp_reg[2] (control_n_298),
        .\ALUOp_reg[2]_0 (control_n_299),
        .\ALUOp_reg[3] (control_n_305),
        .\ALUOp_reg[3]_i_2 (control_n_71),
        .\ALUOp_reg[3]_i_2_0 (control_n_304),
        .ALU_in1({ALU_in1[31:28],ALU_in1[3:0]}),
        .ALU_in2({ALU_in2[31:29],ALU_in2[27:26],ALU_in2[1:0]}),
        .AR({InstructionFile_n_209,InstructionFile_n_210}),
        .\B_inter[0]_i_10__1 (control_n_174),
        .\B_inter[0]_i_2 (control_n_123),
        .\B_inter[0]_i_2_0 (control_n_181),
        .\B_inter[0]_i_2_1 (PC_n_34),
        .\B_inter[0]_i_2_2 (PC_n_157),
        .\B_inter[0]_i_3 (PC_n_52),
        .\B_inter[0]_i_3_0 (control_n_186),
        .\B_inter[0]_i_3_1 (control_n_188),
        .\B_inter[0]_i_5 (InstructionFile_n_177),
        .\B_inter[0]_i_8__1_0 (data13),
        .\B_inter[0]_i_9__1 (InstructionFile_n_164),
        .\B_inter[18]_i_42 (Q[4:3]),
        .\B_inter[18]_i_42_0 (control_n_7),
        .\B_inter[18]_i_42_1 (control_n_6),
        .\B_inter[1]_i_10__1 (PC_n_104),
        .\B_inter[1]_i_17_0 (InstructionFile_n_99),
        .\B_inter[1]_i_3__0_0 (PC_n_165),
        .\B_inter[1]_i_3__0_1 (PC_n_33),
        .\B_inter[1]_i_6__1_0 (control_n_183),
        .\B_inter[1]_i_9__1_0 (InstructionFile_n_53),
        .\B_inter[1]_i_9__1_1 (InstructionFile_n_100),
        .\B_inter[23]_i_5_0 (B_n_48),
        .\B_inter[24]_i_5_0 (B_n_49),
        .\B_inter[24]_i_6__2 (InstructionFile_n_85),
        .\B_inter[24]_i_6__2_0 (InstructionFile_n_88),
        .\B_inter[25]_i_17_0 (InstructionFile_n_91),
        .\B_inter[25]_i_31 (control_n_301),
        .\B_inter[26]_i_5_0 (control_n_237),
        .\B_inter[26]_i_5_1 (PC_n_211),
        .\B_inter[27]_i_3__0_0 (control_n_238),
        .\B_inter[27]_i_3__0_1 (PC_n_212),
        .\B_inter[28]_i_11__1_0 (InstructionFile_n_129),
        .\B_inter[28]_i_11__1_1 (InstructionFile_n_131),
        .\B_inter[28]_i_11__1_10 (InstructionFile_n_149),
        .\B_inter[28]_i_11__1_11 (InstructionFile_n_151),
        .\B_inter[28]_i_11__1_12 (InstructionFile_n_153),
        .\B_inter[28]_i_11__1_13 (InstructionFile_n_155),
        .\B_inter[28]_i_11__1_14 (InstructionFile_n_157),
        .\B_inter[28]_i_11__1_15 (InstructionFile_n_159),
        .\B_inter[28]_i_11__1_2 (InstructionFile_n_133),
        .\B_inter[28]_i_11__1_3 (InstructionFile_n_135),
        .\B_inter[28]_i_11__1_4 (InstructionFile_n_137),
        .\B_inter[28]_i_11__1_5 (InstructionFile_n_139),
        .\B_inter[28]_i_11__1_6 (InstructionFile_n_141),
        .\B_inter[28]_i_11__1_7 (InstructionFile_n_143),
        .\B_inter[28]_i_11__1_8 (InstructionFile_n_145),
        .\B_inter[28]_i_11__1_9 (InstructionFile_n_147),
        .\B_inter[28]_i_12__1_0 (InstructionFile_n_42),
        .\B_inter[28]_i_2_0 (control_n_244),
        .\B_inter[28]_i_2_1 (PC_n_217),
        .\B_inter[28]_i_3__0_0 (control_n_241),
        .\B_inter[28]_i_4 (InstructionFile_n_41),
        .\B_inter[28]_i_4__0_0 (control_n_248),
        .\B_inter[29]_i_13__1_0 (InstructionFile_n_44),
        .\B_inter[29]_i_13__1_1 (InstructionFile_n_58),
        .\B_inter[29]_i_13__1_10 (InstructionFile_n_71),
        .\B_inter[29]_i_13__1_11 (InstructionFile_n_72),
        .\B_inter[29]_i_13__1_12 (InstructionFile_n_73),
        .\B_inter[29]_i_13__1_13 (InstructionFile_n_74),
        .\B_inter[29]_i_13__1_14 (InstructionFile_n_75),
        .\B_inter[29]_i_13__1_15 (InstructionFile_n_76),
        .\B_inter[29]_i_13__1_16 (InstructionFile_n_77),
        .\B_inter[29]_i_13__1_17 (InstructionFile_n_78),
        .\B_inter[29]_i_13__1_18 (InstructionFile_n_79),
        .\B_inter[29]_i_13__1_19 (InstructionFile_n_80),
        .\B_inter[29]_i_13__1_2 (InstructionFile_n_59),
        .\B_inter[29]_i_13__1_20 (InstructionFile_n_81),
        .\B_inter[29]_i_13__1_21 (InstructionFile_n_82),
        .\B_inter[29]_i_13__1_22 (InstructionFile_n_83),
        .\B_inter[29]_i_13__1_23 (InstructionFile_n_84),
        .\B_inter[29]_i_13__1_24 (InstructionFile_n_87),
        .\B_inter[29]_i_13__1_25 (InstructionFile_n_89),
        .\B_inter[29]_i_13__1_26 (InstructionFile_n_92),
        .\B_inter[29]_i_13__1_27 (InstructionFile_n_94),
        .\B_inter[29]_i_13__1_28 (InstructionFile_n_95),
        .\B_inter[29]_i_13__1_29 (InstructionFile_n_103),
        .\B_inter[29]_i_13__1_3 (InstructionFile_n_61),
        .\B_inter[29]_i_13__1_30 (InstructionFile_n_105),
        .\B_inter[29]_i_13__1_31 (InstructionFile_n_106),
        .\B_inter[29]_i_13__1_32 (InstructionFile_n_107),
        .\B_inter[29]_i_13__1_33 (InstructionFile_n_108),
        .\B_inter[29]_i_13__1_34 (InstructionFile_n_109),
        .\B_inter[29]_i_13__1_35 (InstructionFile_n_110),
        .\B_inter[29]_i_13__1_36 (InstructionFile_n_111),
        .\B_inter[29]_i_13__1_37 (InstructionFile_n_112),
        .\B_inter[29]_i_13__1_38 (InstructionFile_n_113),
        .\B_inter[29]_i_13__1_39 (InstructionFile_n_114),
        .\B_inter[29]_i_13__1_4 (InstructionFile_n_62),
        .\B_inter[29]_i_13__1_40 (InstructionFile_n_115),
        .\B_inter[29]_i_13__1_41 (InstructionFile_n_116),
        .\B_inter[29]_i_13__1_42 (InstructionFile_n_117),
        .\B_inter[29]_i_13__1_43 (InstructionFile_n_118),
        .\B_inter[29]_i_13__1_44 (InstructionFile_n_119),
        .\B_inter[29]_i_13__1_45 (InstructionFile_n_120),
        .\B_inter[29]_i_13__1_46 (InstructionFile_n_121),
        .\B_inter[29]_i_13__1_47 (InstructionFile_n_122),
        .\B_inter[29]_i_13__1_48 (InstructionFile_n_123),
        .\B_inter[29]_i_13__1_49 (InstructionFile_n_124),
        .\B_inter[29]_i_13__1_5 (InstructionFile_n_64),
        .\B_inter[29]_i_13__1_50 (InstructionFile_n_125),
        .\B_inter[29]_i_13__1_51 (InstructionFile_n_128),
        .\B_inter[29]_i_13__1_52 (InstructionFile_n_130),
        .\B_inter[29]_i_13__1_53 (InstructionFile_n_132),
        .\B_inter[29]_i_13__1_54 (InstructionFile_n_134),
        .\B_inter[29]_i_13__1_55 (InstructionFile_n_136),
        .\B_inter[29]_i_13__1_56 (InstructionFile_n_138),
        .\B_inter[29]_i_13__1_57 (InstructionFile_n_140),
        .\B_inter[29]_i_13__1_58 (InstructionFile_n_142),
        .\B_inter[29]_i_13__1_59 (InstructionFile_n_144),
        .\B_inter[29]_i_13__1_6 (InstructionFile_n_65),
        .\B_inter[29]_i_13__1_60 (InstructionFile_n_146),
        .\B_inter[29]_i_13__1_61 (InstructionFile_n_148),
        .\B_inter[29]_i_13__1_62 (InstructionFile_n_150),
        .\B_inter[29]_i_13__1_63 (InstructionFile_n_152),
        .\B_inter[29]_i_13__1_64 (InstructionFile_n_154),
        .\B_inter[29]_i_13__1_65 (InstructionFile_n_156),
        .\B_inter[29]_i_13__1_66 (InstructionFile_n_158),
        .\B_inter[29]_i_13__1_67 (InstructionFile_n_160),
        .\B_inter[29]_i_13__1_68 (InstructionFile_n_161),
        .\B_inter[29]_i_13__1_69 (InstructionFile_n_162),
        .\B_inter[29]_i_13__1_7 (InstructionFile_n_68),
        .\B_inter[29]_i_13__1_70 (InstructionFile_n_163),
        .\B_inter[29]_i_13__1_71 (InstructionFile_n_174),
        .\B_inter[29]_i_13__1_72 (InstructionFile_n_176),
        .\B_inter[29]_i_13__1_73 (InstructionFile_n_178),
        .\B_inter[29]_i_13__1_74 (InstructionFile_n_180),
        .\B_inter[29]_i_13__1_75 (InstructionFile_n_181),
        .\B_inter[29]_i_13__1_76 (InstructionFile_n_182),
        .\B_inter[29]_i_13__1_77 (InstructionFile_n_183),
        .\B_inter[29]_i_13__1_78 (InstructionFile_n_184),
        .\B_inter[29]_i_13__1_79 (InstructionFile_n_185),
        .\B_inter[29]_i_13__1_8 (InstructionFile_n_69),
        .\B_inter[29]_i_13__1_80 (InstructionFile_n_186),
        .\B_inter[29]_i_13__1_81 (InstructionFile_n_187),
        .\B_inter[29]_i_13__1_82 (InstructionFile_n_188),
        .\B_inter[29]_i_13__1_83 (InstructionFile_n_189),
        .\B_inter[29]_i_13__1_84 (InstructionFile_n_190),
        .\B_inter[29]_i_13__1_85 (InstructionFile_n_191),
        .\B_inter[29]_i_13__1_86 (InstructionFile_n_192),
        .\B_inter[29]_i_13__1_87 (InstructionFile_n_193),
        .\B_inter[29]_i_13__1_9 (InstructionFile_n_70),
        .\B_inter[29]_i_2_0 (control_n_239),
        .\B_inter[29]_i_2_1 (PC_n_213),
        .\B_inter[29]_i_2_2 (control_n_245),
        .\B_inter[29]_i_2_3 (PC_n_209),
        .\B_inter[29]_i_3_0 (control_n_121),
        .\B_inter[29]_i_4 (InstructionFile_n_43),
        .\B_inter[2]_i_11__1_0 (InstructionFile_n_56),
        .\B_inter[2]_i_12__1_0 (control_n_173),
        .\B_inter[2]_i_12__1_1 (PC_n_54),
        .\B_inter[2]_i_16_0 (InstructionFile_n_102),
        .\B_inter[2]_i_2_0 (control_n_203),
        .\B_inter[2]_i_3__0_0 (control_n_195),
        .\B_inter[2]_i_3__0_1 (control_n_122),
        .\B_inter[2]_i_4 (PC_n_51),
        .\B_inter[2]_i_4_0 (control_n_160),
        .\B_inter[30]_i_12__1 (InstructionFile_n_48),
        .\B_inter[30]_i_12__1_0 (InstructionFile_n_57),
        .\B_inter[30]_i_12__1_1 (InstructionFile_n_60),
        .\B_inter[30]_i_12__1_2 (InstructionFile_n_63),
        .\B_inter[30]_i_12__1_3 (InstructionFile_n_66),
        .\B_inter[30]_i_12__1_4 (InstructionFile_n_90),
        .\B_inter[30]_i_12__1_5 (InstructionFile_n_93),
        .\B_inter[30]_i_12__1_6 (InstructionFile_n_96),
        .\B_inter[30]_i_15 (InstructionFile_n_98),
        .\B_inter[30]_i_15_0 (InstructionFile_n_101),
        .\B_inter[30]_i_30 (control_n_70),
        .\B_inter[30]_i_31_0 ({control_n_78,control_n_79,control_n_80,LoadB,IRWrite,control_n_83}),
        .\B_inter[30]_i_5 (A_out[30:27]),
        .\B_inter[30]_i_5_0 (control_n_44),
        .\B_inter[30]_i_5_1 ({PC_n_62,PC_n_63,PC_n_64,PC_n_65}),
        .\B_inter[31]_i_4 (control_n_249),
        .\B_inter[31]_i_4_0 (control_n_250),
        .\B_inter[31]_i_53_0 (control_n_300),
        .\B_inter[31]_i_53_1 (control_n_303),
        .\B_inter[3]_i_17_0 (InstructionFile_n_104),
        .\B_inter[3]_i_2_0 (control_n_120),
        .\B_inter[3]_i_3_0 (control_n_198),
        .\B_inter[3]_i_3_1 (control_n_207),
        .\B_inter[3]_i_3_2 (PC_n_168),
        .\B_inter[4]_i_2_0 (control_n_201),
        .\B_inter[4]_i_2_1 (PC_n_172),
        .\B_inter[6]_i_12__1_0 (InstructionFile_n_67),
        .\B_inter[6]_i_4_0 (control_n_191),
        .\B_inter[6]_i_4_1 (PC_n_161),
        .\B_inter[8]_i_24 (control_n_69),
        .\B_inter_reg[0]_0 (InstructionFile_n_36),
        .\B_inter_reg[0]_1 (InstructionFile_n_49),
        .\B_inter_reg[0]_2 (InstructionFile_n_51),
        .\B_inter_reg[0]_3 (PC_n_160),
        .\B_inter_reg[0]_4 (control_n_189),
        .\B_inter_reg[10]_0 (control_n_276),
        .\B_inter_reg[10]_1 (PC_n_221),
        .\B_inter_reg[10]_2 (control_n_222),
        .\B_inter_reg[10]_3 (PC_n_188),
        .\B_inter_reg[10]_4 (control_n_200),
        .\B_inter_reg[10]_5 (PC_n_170),
        .\B_inter_reg[11]_0 (control_n_281),
        .\B_inter_reg[11]_1 (PC_n_222),
        .\B_inter_reg[11]_2 (control_n_218),
        .\B_inter_reg[11]_3 (PC_n_189),
        .\B_inter_reg[11]_4 (control_n_204),
        .\B_inter_reg[11]_5 (PC_n_173),
        .\B_inter_reg[12]_0 (control_n_277),
        .\B_inter_reg[12]_1 (PC_n_223),
        .\B_inter_reg[12]_2 (control_n_223),
        .\B_inter_reg[12]_3 (PC_n_190),
        .\B_inter_reg[12]_4 (control_n_208),
        .\B_inter_reg[12]_5 (PC_n_176),
        .\B_inter_reg[13]_0 (control_n_282),
        .\B_inter_reg[13]_1 (PC_n_224),
        .\B_inter_reg[13]_2 (control_n_219),
        .\B_inter_reg[13]_3 (PC_n_191),
        .\B_inter_reg[13]_4 (control_n_211),
        .\B_inter_reg[13]_5 (PC_n_179),
        .\B_inter_reg[14]_0 (control_n_278),
        .\B_inter_reg[14]_1 (PC_n_225),
        .\B_inter_reg[14]_2 (control_n_224),
        .\B_inter_reg[14]_3 (PC_n_192),
        .\B_inter_reg[14]_4 (control_n_214),
        .\B_inter_reg[14]_5 (PC_n_183),
        .\B_inter_reg[15]_0 (control_n_283),
        .\B_inter_reg[15]_1 (PC_n_226),
        .\B_inter_reg[15]_2 (control_n_220),
        .\B_inter_reg[15]_3 (PC_n_193),
        .\B_inter_reg[15]_4 (control_n_215),
        .\B_inter_reg[15]_5 (PC_n_184),
        .\B_inter_reg[16]_0 (control_n_267),
        .\B_inter_reg[16]_1 (PC_n_227),
        .\B_inter_reg[16]_2 (control_n_225),
        .\B_inter_reg[16]_3 (PC_n_194),
        .\B_inter_reg[16]_4 (control_n_216),
        .\B_inter_reg[16]_5 (PC_n_185),
        .\B_inter_reg[17]_0 (control_n_271),
        .\B_inter_reg[17]_1 (PC_n_228),
        .\B_inter_reg[17]_2 (control_n_227),
        .\B_inter_reg[17]_3 (PC_n_196),
        .\B_inter_reg[17]_4 (control_n_221),
        .\B_inter_reg[17]_5 (PC_n_195),
        .\B_inter_reg[18]_0 (control_n_268),
        .\B_inter_reg[18]_1 (PC_n_229),
        .\B_inter_reg[18]_2 (control_n_229),
        .\B_inter_reg[18]_3 (PC_n_198),
        .\B_inter_reg[18]_4 (control_n_226),
        .\B_inter_reg[18]_5 (PC_n_197),
        .\B_inter_reg[19]_0 ({InstructionFile_n_248,InstructionFile_n_249,InstructionFile_n_250}),
        .\B_inter_reg[19]_1 (control_n_272),
        .\B_inter_reg[19]_2 (PC_n_230),
        .\B_inter_reg[19]_3 (control_n_231),
        .\B_inter_reg[19]_4 (PC_n_200),
        .\B_inter_reg[19]_5 (control_n_228),
        .\B_inter_reg[19]_6 (PC_n_199),
        .\B_inter_reg[1]_0 (InstructionFile_n_45),
        .\B_inter_reg[1]_1 (InstructionFile_n_211),
        .\B_inter_reg[1]_2 (control_n_193),
        .\B_inter_reg[1]_3 (PC_n_163),
        .\B_inter_reg[1]_4 (control_n_194),
        .\B_inter_reg[1]_5 (PC_n_164),
        .\B_inter_reg[20]_0 ({InstructionFile_n_223,InstructionFile_n_224,InstructionFile_n_225}),
        .\B_inter_reg[20]_1 (control_n_269),
        .\B_inter_reg[20]_2 (PC_n_231),
        .\B_inter_reg[20]_3 (control_n_233),
        .\B_inter_reg[20]_4 (PC_n_202),
        .\B_inter_reg[20]_5 (control_n_230),
        .\B_inter_reg[20]_6 (PC_n_201),
        .\B_inter_reg[21]_0 (control_n_273),
        .\B_inter_reg[21]_1 (PC_n_232),
        .\B_inter_reg[21]_2 (control_n_235),
        .\B_inter_reg[21]_3 (PC_n_204),
        .\B_inter_reg[21]_4 (control_n_232),
        .\B_inter_reg[21]_5 (PC_n_203),
        .\B_inter_reg[21]_rep_0 (InstructionFile_n_251),
        .\B_inter_reg[21]_rep__0_0 (InstructionFile_n_252),
        .\B_inter_reg[22]_0 ({InstructionFile_n_245,InstructionFile_n_246,InstructionFile_n_247}),
        .\B_inter_reg[22]_1 (control_n_270),
        .\B_inter_reg[22]_2 (PC_n_233),
        .\B_inter_reg[22]_3 (control_n_236),
        .\B_inter_reg[22]_4 (PC_n_206),
        .\B_inter_reg[22]_5 (control_n_234),
        .\B_inter_reg[22]_6 (PC_n_205),
        .\B_inter_reg[22]_rep_0 (InstructionFile_n_253),
        .\B_inter_reg[22]_rep__0_0 (InstructionFile_n_254),
        .\B_inter_reg[23]_0 (ALUcontrol_n_36),
        .\B_inter_reg[23]_1 (ALUcontrol_n_43),
        .\B_inter_reg[23]_2 (control_n_274),
        .\B_inter_reg[23]_3 (PC_n_234),
        .\B_inter_reg[23]_4 (PC_n_210),
        .\B_inter_reg[23]_5 (control_n_253),
        .\B_inter_reg[23]_6 (PC_n_240),
        .\B_inter_reg[24]_0 ({InstructionFile_n_226,InstructionFile_n_227,InstructionFile_n_228}),
        .\B_inter_reg[24]_1 ({InstructionFile_n_242,InstructionFile_n_243,InstructionFile_n_244}),
        .\B_inter_reg[24]_2 (control_n_263),
        .\B_inter_reg[24]_3 (PC_n_235),
        .\B_inter_reg[24]_4 (PC_n_215),
        .\B_inter_reg[24]_5 (control_n_251),
        .\B_inter_reg[24]_6 (PC_n_239),
        .\B_inter_reg[25]_0 ({InstructionFile_n_220,InstructionFile_n_221,InstructionFile_n_222}),
        .\B_inter_reg[25]_1 (control_n_265),
        .\B_inter_reg[25]_2 (PC_n_236),
        .\B_inter_reg[25]_3 (control_n_242),
        .\B_inter_reg[25]_4 (PC_n_214),
        .\B_inter_reg[26]_0 (InstructionFile_n_37),
        .\B_inter_reg[26]_1 (InstructionFile_n_218),
        .\B_inter_reg[26]_2 (InstructionFile_n_219),
        .\B_inter_reg[26]_3 (control_n_264),
        .\B_inter_reg[26]_4 (PC_n_237),
        .\B_inter_reg[26]_5 (control_n_243),
        .\B_inter_reg[26]_6 (PC_n_216),
        .\B_inter_reg[26]_7 (control_n_247),
        .\B_inter_reg[26]_8 (PC_n_218),
        .\B_inter_reg[27]_0 (InstructionFile_n_29),
        .\B_inter_reg[27]_1 (InstructionFile_n_35),
        .\B_inter_reg[27]_2 (InstructionFile_n_197),
        .\B_inter_reg[28]_0 (InstructionFile_n_198),
        .\B_inter_reg[28]_1 (InstructionFile_n_213),
        .\B_inter_reg[28]_2 (ALUcontrol_n_37),
        .\B_inter_reg[28]_3 (control_n_153),
        .\B_inter_reg[28]_4 (Op[2:0]),
        .\B_inter_reg[28]_5 (control_n_266),
        .\B_inter_reg[28]_6 (PC_n_238),
        .\B_inter_reg[29]_0 (InstructionFile_n_199),
        .\B_inter_reg[29]_1 (control_n_155),
        .\B_inter_reg[2]_0 (InstructionFile_n_234),
        .\B_inter_reg[2]_1 (control_n_255),
        .\B_inter_reg[2]_2 (ALUcontrol_n_38),
        .\B_inter_reg[2]_3 (ALUcontrol_n_41),
        .\B_inter_reg[2]_4 (PC_n_0),
        .\B_inter_reg[2]_5 (control_n_197),
        .\B_inter_reg[2]_6 (PC_n_169),
        .\B_inter_reg[2]_7 (control_n_182),
        .\B_inter_reg[30]_0 (InstructionFile_n_200),
        .\B_inter_reg[30]_1 (InstructionFile_n_216),
        .\B_inter_reg[30]_2 (InstructionFile_n_217),
        .\B_inter_reg[30]_3 (control_n_252),
        .\B_inter_reg[31]_0 (InstructionFile_n_97),
        .\B_inter_reg[31]_1 (InstructionFile_n_165),
        .\B_inter_reg[31]_2 (InstructionFile_n_212),
        .\B_inter_reg[3]_0 (InstructionFile_n_46),
        .\B_inter_reg[3]_1 (InstructionFile_n_47),
        .\B_inter_reg[3]_2 (InstructionFile_n_50),
        .\B_inter_reg[3]_3 (InstructionFile_n_195),
        .\B_inter_reg[3]_4 (InstructionFile_n_196),
        .\B_inter_reg[3]_5 (InstructionFile_n_215),
        .\B_inter_reg[3]_6 (InstructionFile_n_235),
        .\B_inter_reg[3]_7 (ALUcontrol_n_42),
        .\B_inter_reg[3]_8 (control_n_202),
        .\B_inter_reg[3]_9 (PC_n_167),
        .\B_inter_reg[4]_0 ({InstructionFile_n_38,InstructionFile_n_39,InstructionFile_n_40}),
        .\B_inter_reg[4]_1 (InstructionFile_n_236),
        .\B_inter_reg[4]_2 (control_n_206),
        .\B_inter_reg[4]_3 (PC_n_171),
        .\B_inter_reg[4]_4 (control_n_205),
        .\B_inter_reg[4]_5 (PC_n_175),
        .\B_inter_reg[4]_6 (control_n_190),
        .\B_inter_reg[5]_0 (control_n_210),
        .\B_inter_reg[5]_1 (PC_n_174),
        .\B_inter_reg[5]_2 (control_n_209),
        .\B_inter_reg[5]_3 (PC_n_178),
        .\B_inter_reg[5]_4 (control_n_184),
        .\B_inter_reg[5]_5 (PC_n_158),
        .\B_inter_reg[5]_6 (Mult_n_0),
        .\B_inter_reg[6]_0 (InstructionFile_n_54),
        .\B_inter_reg[6]_1 (InstructionFile_n_55),
        .\B_inter_reg[6]_2 (control_n_213),
        .\B_inter_reg[6]_3 (PC_n_177),
        .\B_inter_reg[6]_4 (control_n_212),
        .\B_inter_reg[6]_5 (PC_n_181),
        .\B_inter_reg[6]_6 (control_n_185),
        .\B_inter_reg[6]_7 (PC_n_159),
        .\B_inter_reg[7]_0 (InstructionFile_n_166),
        .\B_inter_reg[7]_1 (InstructionFile_n_167),
        .\B_inter_reg[7]_2 (InstructionFile_n_179),
        .\B_inter_reg[7]_3 (control_n_279),
        .\B_inter_reg[7]_4 (PC_n_182),
        .\B_inter_reg[7]_5 (control_n_261),
        .\B_inter_reg[7]_6 (PC_n_180),
        .\B_inter_reg[8]_0 (InstructionFile_n_172),
        .\B_inter_reg[8]_1 (control_n_275),
        .\B_inter_reg[8]_2 (PC_n_219),
        .\B_inter_reg[8]_3 (control_n_262),
        .\B_inter_reg[8]_4 (PC_n_187),
        .\B_inter_reg[8]_5 (control_n_192),
        .\B_inter_reg[8]_6 (PC_n_162),
        .\B_inter_reg[9]_0 (InstructionFile_n_173),
        .\B_inter_reg[9]_1 (InstructionFile_n_175),
        .\B_inter_reg[9]_2 (control_n_280),
        .\B_inter_reg[9]_3 (PC_n_220),
        .\B_inter_reg[9]_4 (control_n_217),
        .\B_inter_reg[9]_5 (PC_n_186),
        .\B_inter_reg[9]_6 (control_n_196),
        .\B_inter_reg[9]_7 (PC_n_166),
        .CLK(CLK),
        .CO(Mult_n_3),
        .D({InstructionFile_n_201,InstructionFile_n_202,InstructionFile_n_203,InstructionFile_n_204,InstructionFile_n_205,InstructionFile_n_206,InstructionFile_n_207,InstructionFile_n_208}),
        .DI({InstructionFile_n_30,InstructionFile_n_31}),
        .E({InstructionFile_n_32,InstructionFile_n_33,InstructionFile_n_34}),
        .\FSM_onehot_pr_state_reg[2] (sello),
        .\FSM_onehot_pr_state_reg[4] (InstructionFile_n_233),
        .\FSM_onehot_pr_state_reg[7] (control_n_343),
        .MemoryDataIn(MemoryDataIn),
        .O({Mult_n_4,Mult_n_5,Mult_n_6}),
        .Q({Opcode,ReadReg1[4:2],ReadReg1[0],A__0,shiftl28_out}),
        .RST(RST),
        .RegDst(RegDst),
        .S({InstructionFile_n_229,InstructionFile_n_230,InstructionFile_n_231,InstructionFile_n_232}),
        .SHAMT_sig(SHAMT_sig[3:0]),
        .WriteReg(WriteReg),
        .data14({data14[27:23],data14[6:3]}),
        .shift_sig(shift_sig));
  Lab_4_top_level_0_0_reg_3 LO
       (.\B_inter_reg[1]_0 (A_n_36),
        .\B_inter_reg[3]_0 (A_n_38),
        .\B_inter_reg[9]_0 ({LO_n_2,LO_n_3,LO_n_4,LO_n_5,LO_n_6,LO_n_7,LO_n_8,LO_n_9}),
        .\B_inter_reg[9]_1 ({Mult_n_7,Mult_n_8,Mult_n_9,Mult_n_10,Mult_n_11,Mult_n_12,Mult_n_13,Mult_n_14,Mult_n_1,Mult_n_2}),
        .CLK(CLK),
        .D({WriteData_in[3],WriteData_in[1]}),
        .E(sello),
        .Q(MemtoReg[2]),
        .RST(RST));
  Lab_4_top_level_0_0_reg_4 MemoryDataReg
       (.\B_inter_reg[31]_0 (LoadMemDataReg),
        .CLK(CLK),
        .MemoryDataIn(MemoryDataIn),
        .Q({MemoryDataReg_n_0,MemoryDataReg_n_1,MemoryDataReg_n_2,MemoryDataReg_n_3,MemoryDataReg_n_4,MemoryDataReg_n_5,MemoryDataReg_n_6,MemoryDataReg_n_7,MemoryDataReg_n_8,MemoryDataReg_n_9,MemoryDataReg_n_10,MemoryDataReg_n_11,MemoryDataReg_n_12,MemoryDataReg_n_13,MemoryDataReg_n_14,MemoryDataReg_n_15,MemoryDataReg_n_16,MemoryDataReg_n_17,MemoryDataReg_n_18,MemoryDataReg_n_19,MemoryDataReg_n_20,MemoryDataReg_n_21,MemoryDataReg_n_22,MemoryDataReg_n_23,MemoryDataReg_n_24,MemoryDataReg_n_25,MemoryDataReg_n_26,MemoryDataReg_n_27,MemoryDataReg_n_28,MemoryDataReg_n_29,MemoryDataReg_n_30,MemoryDataReg_n_31}),
        .RST(RST));
  Lab_4_top_level_0_0_Multiplier_AM Mult
       (.\B_inter_reg[1] ({InstructionFile_n_226,InstructionFile_n_227,InstructionFile_n_228}),
        .\B_inter_reg[20] ({Mult_n_7,Mult_n_8,Mult_n_9,Mult_n_10,Mult_n_11,Mult_n_12,Mult_n_13,Mult_n_14}),
        .\B_inter_reg[25] ({Mult_n_4,Mult_n_5,Mult_n_6}),
        .\B_inter_reg[5] ({InstructionFile_n_245,InstructionFile_n_246,InstructionFile_n_247}),
        .\B_inter_reg[9] ({InstructionFile_n_223,InstructionFile_n_224,InstructionFile_n_225}),
        .\B_inter_reg[9]_0 ({InstructionFile_n_248,InstructionFile_n_249,InstructionFile_n_250}),
        .CO(Mult_n_3),
        .DI({InstructionFile_n_30,InstructionFile_n_31}),
        .O({Mult_n_0,Mult_n_1,Mult_n_2}),
        .R_inter__21_carry_i_2({InstructionFile_n_220,InstructionFile_n_221,InstructionFile_n_222}),
        .R_inter__21_carry_i_2_0({InstructionFile_n_242,InstructionFile_n_243,InstructionFile_n_244}),
        .S({InstructionFile_n_229,InstructionFile_n_230,InstructionFile_n_231,InstructionFile_n_232}));
  Lab_4_top_level_0_0_reg_5 PC
       (.ALU_in1(ALU_in1),
        .ALU_in2({ALU_in2[29:28],ALU_in2[4:0]}),
        .\B_inter[0]_i_12__1 ({A_out,p_0_in,A_n_32}),
        .\B_inter[10]_i_2_0 (control_n_217),
        .\B_inter[10]_i_2_1 (control_n_280),
        .\B_inter[11]_i_2_0 (control_n_222),
        .\B_inter[11]_i_2_1 (control_n_276),
        .\B_inter[12]_i_2_0 (control_n_218),
        .\B_inter[12]_i_2_1 (control_n_281),
        .\B_inter[13]_i_14_0 (control_n_95),
        .\B_inter[13]_i_2_0 (control_n_223),
        .\B_inter[13]_i_2_1 (control_n_277),
        .\B_inter[14]_i_2_0 (control_n_219),
        .\B_inter[14]_i_2_1 (control_n_282),
        .\B_inter[15]_i_2_0 (control_n_224),
        .\B_inter[15]_i_2_1 (control_n_278),
        .\B_inter[16]_i_2_0 (control_n_220),
        .\B_inter[16]_i_2_1 (control_n_283),
        .\B_inter[17]_i_2_0 (control_n_225),
        .\B_inter[17]_i_2_1 (control_n_267),
        .\B_inter[18]_i_2_0 (control_n_227),
        .\B_inter[18]_i_2_1 (control_n_271),
        .\B_inter[18]_i_36_0 (InstructionFile_n_47),
        .\B_inter[18]_i_36_1 (InstructionFile_n_196),
        .\B_inter[19]_i_18 (InstructionFile_n_46),
        .\B_inter[19]_i_2_0 (control_n_229),
        .\B_inter[19]_i_2_1 (control_n_268),
        .\B_inter[1]_i_4 (InstructionFile_n_50),
        .\B_inter[1]_i_4_0 (InstructionFile_n_45),
        .\B_inter[20]_i_2_0 (control_n_231),
        .\B_inter[20]_i_2_1 (control_n_272),
        .\B_inter[21]_i_2_0 (control_n_233),
        .\B_inter[21]_i_2_1 (control_n_269),
        .\B_inter[22]_i_2_0 (control_n_235),
        .\B_inter[22]_i_2_1 (control_n_236),
        .\B_inter[22]_i_2_2 (control_n_273),
        .\B_inter[23]_i_2 (control_n_270),
        .\B_inter[24]_i_2 (control_n_274),
        .\B_inter[24]_i_6__2 (PC_n_105),
        .\B_inter[24]_i_6__2_0 (PC_n_115),
        .\B_inter[24]_i_6__2_1 (PC_n_116),
        .\B_inter[24]_i_6__2_10 (PC_n_125),
        .\B_inter[24]_i_6__2_11 (PC_n_126),
        .\B_inter[24]_i_6__2_12 (PC_n_127),
        .\B_inter[24]_i_6__2_13 (PC_n_128),
        .\B_inter[24]_i_6__2_14 (PC_n_129),
        .\B_inter[24]_i_6__2_2 (PC_n_117),
        .\B_inter[24]_i_6__2_3 (PC_n_118),
        .\B_inter[24]_i_6__2_4 (PC_n_119),
        .\B_inter[24]_i_6__2_5 (PC_n_120),
        .\B_inter[24]_i_6__2_6 (PC_n_121),
        .\B_inter[24]_i_6__2_7 (PC_n_122),
        .\B_inter[24]_i_6__2_8 (PC_n_123),
        .\B_inter[24]_i_6__2_9 (PC_n_124),
        .\B_inter[25]_i_2 (control_n_263),
        .\B_inter[26]_i_2 (control_n_265),
        .\B_inter[27]_i_24 (InstructionFile_n_173),
        .\B_inter[27]_i_2__0 (Op[1:0]),
        .\B_inter[27]_i_2__0_0 (data5[27:1]),
        .\B_inter[27]_i_2__0_1 (data7),
        .\B_inter[27]_i_2__0_2 (data4[27:1]),
        .\B_inter[27]_i_2__0_3 (data6[27:1]),
        .\B_inter[27]_i_3__0 (control_n_264),
        .\B_inter[27]_i_3__0_0 (control_n_266),
        .\B_inter[2]_i_12__1 (A_n_34),
        .\B_inter[2]_i_3__0 (InstructionFile_n_172),
        .\B_inter[2]_i_3__0_0 (InstructionFile_n_55),
        .\B_inter[2]_i_6__2_0 (control_n_183),
        .\B_inter[3]_i_2 (control_n_199),
        .\B_inter[4]_i_2 (control_n_202),
        .\B_inter[5]_i_2 (control_n_206),
        .\B_inter[6]_i_2 (control_n_210),
        .\B_inter[7]_i_2_0 (control_n_213),
        .\B_inter[7]_i_2_1 (control_n_212),
        .\B_inter[8]_i_14_0 (InstructionFile_n_175),
        .\B_inter[8]_i_14_1 (control_n_121),
        .\B_inter[8]_i_2_0 (control_n_261),
        .\B_inter[8]_i_2_1 (control_n_279),
        .\B_inter[8]_i_2_2 (control_n_262),
        .\B_inter[9]_i_2_0 (control_n_275),
        .\B_inter_reg[0]_0 (PC_n_36),
        .\B_inter_reg[0]_1 (PC_n_37),
        .\B_inter_reg[0]_10 (PC_n_48),
        .\B_inter_reg[0]_11 (PC_n_49),
        .\B_inter_reg[0]_12 (PC_n_50),
        .\B_inter_reg[0]_13 (PC_n_53),
        .\B_inter_reg[0]_14 (PC_n_54),
        .\B_inter_reg[0]_15 (PC_n_55),
        .\B_inter_reg[0]_16 (PC_n_56),
        .\B_inter_reg[0]_17 (PC_n_57),
        .\B_inter_reg[0]_18 (PC_n_58),
        .\B_inter_reg[0]_19 (PC_n_59),
        .\B_inter_reg[0]_2 (PC_n_38),
        .\B_inter_reg[0]_20 (PC_n_60),
        .\B_inter_reg[0]_21 (PC_n_93),
        .\B_inter_reg[0]_22 (PC_n_94),
        .\B_inter_reg[0]_23 (PC_n_98),
        .\B_inter_reg[0]_24 (PC_n_100),
        .\B_inter_reg[0]_25 (PC_n_101),
        .\B_inter_reg[0]_26 (PC_n_102),
        .\B_inter_reg[0]_27 (PC_n_103),
        .\B_inter_reg[0]_28 (PC_n_157),
        .\B_inter_reg[0]_29 (PC_n_159),
        .\B_inter_reg[0]_3 (PC_n_39),
        .\B_inter_reg[0]_4 (PC_n_40),
        .\B_inter_reg[0]_5 (PC_n_41),
        .\B_inter_reg[0]_6 (PC_n_42),
        .\B_inter_reg[0]_7 (PC_n_43),
        .\B_inter_reg[0]_8 (PC_n_45),
        .\B_inter_reg[0]_9 (PC_n_47),
        .\B_inter_reg[0]_i_24 (control_n_175),
        .\B_inter_reg[0]_i_24_0 (control_n_74),
        .\B_inter_reg[10]_0 (PC_n_195),
        .\B_inter_reg[10]_1 (InstructionFile_n_135),
        .\B_inter_reg[10]_2 (InstructionFile_n_181),
        .\B_inter_reg[11]_0 (PC_n_197),
        .\B_inter_reg[11]_1 (InstructionFile_n_137),
        .\B_inter_reg[11]_2 (InstructionFile_n_182),
        .\B_inter_reg[11]_i_24 (PC_n_137),
        .\B_inter_reg[11]_i_24_0 (PC_n_138),
        .\B_inter_reg[11]_i_24_1 (PC_n_139),
        .\B_inter_reg[11]_i_24_2 (PC_n_140),
        .\B_inter_reg[12]_0 (PC_n_199),
        .\B_inter_reg[12]_1 (InstructionFile_n_139),
        .\B_inter_reg[12]_2 (InstructionFile_n_183),
        .\B_inter_reg[13]_0 (InstructionFile_n_141),
        .\B_inter_reg[13]_1 (InstructionFile_n_184),
        .\B_inter_reg[14]_0 (InstructionFile_n_143),
        .\B_inter_reg[14]_1 (InstructionFile_n_185),
        .\B_inter_reg[15]_0 (PC_n_247),
        .\B_inter_reg[15]_1 (PC_n_260),
        .\B_inter_reg[15]_2 (PC_n_273),
        .\B_inter_reg[15]_3 (PC_n_286),
        .\B_inter_reg[15]_4 (InstructionFile_n_145),
        .\B_inter_reg[15]_5 (InstructionFile_n_186),
        .\B_inter_reg[15]_i_24 (PC_n_141),
        .\B_inter_reg[15]_i_24_0 (PC_n_142),
        .\B_inter_reg[15]_i_24_1 (PC_n_143),
        .\B_inter_reg[15]_i_24_2 (PC_n_144),
        .\B_inter_reg[16]_0 (InstructionFile_n_147),
        .\B_inter_reg[16]_1 (InstructionFile_n_187),
        .\B_inter_reg[17]_0 (InstructionFile_n_149),
        .\B_inter_reg[17]_1 (InstructionFile_n_188),
        .\B_inter_reg[18]_0 (InstructionFile_n_151),
        .\B_inter_reg[18]_1 (InstructionFile_n_189),
        .\B_inter_reg[19]_0 (PC_n_104),
        .\B_inter_reg[19]_1 ({PC_n_248,PC_n_249,PC_n_250}),
        .\B_inter_reg[19]_2 ({PC_n_261,PC_n_262,PC_n_263}),
        .\B_inter_reg[19]_3 ({PC_n_274,PC_n_275,PC_n_276}),
        .\B_inter_reg[19]_4 ({PC_n_287,PC_n_288,PC_n_289}),
        .\B_inter_reg[19]_5 (InstructionFile_n_153),
        .\B_inter_reg[19]_6 (InstructionFile_n_190),
        .\B_inter_reg[19]_i_24 (PC_n_145),
        .\B_inter_reg[19]_i_24_0 (PC_n_146),
        .\B_inter_reg[19]_i_24_1 (PC_n_147),
        .\B_inter_reg[19]_i_24_2 (PC_n_148),
        .\B_inter_reg[1]_0 (PC_n_95),
        .\B_inter_reg[1]_1 (PC_n_96),
        .\B_inter_reg[1]_2 (PC_n_97),
        .\B_inter_reg[1]_3 (PC_n_99),
        .\B_inter_reg[1]_4 (PC_n_162),
        .\B_inter_reg[20]_0 (InstructionFile_n_155),
        .\B_inter_reg[20]_1 (InstructionFile_n_191),
        .\B_inter_reg[21]_0 (InstructionFile_n_157),
        .\B_inter_reg[21]_1 (InstructionFile_n_192),
        .\B_inter_reg[22]_0 (InstructionFile_n_159),
        .\B_inter_reg[22]_1 (InstructionFile_n_193),
        .\B_inter_reg[23]_0 (PC_n_227),
        .\B_inter_reg[23]_1 ({PC_n_251,PC_n_252}),
        .\B_inter_reg[23]_2 ({PC_n_264,PC_n_265}),
        .\B_inter_reg[23]_3 ({PC_n_277,PC_n_278}),
        .\B_inter_reg[23]_4 ({PC_n_290,PC_n_291}),
        .\B_inter_reg[23]_i_24 (PC_n_149),
        .\B_inter_reg[23]_i_24_0 (PC_n_150),
        .\B_inter_reg[23]_i_24_1 (PC_n_151),
        .\B_inter_reg[23]_i_24_2 (PC_n_152),
        .\B_inter_reg[24]_0 (PC_n_186),
        .\B_inter_reg[24]_1 (PC_n_228),
        .\B_inter_reg[25]_0 (PC_n_188),
        .\B_inter_reg[25]_1 (PC_n_229),
        .\B_inter_reg[26]_0 (PC_n_189),
        .\B_inter_reg[26]_1 (PC_n_230),
        .\B_inter_reg[26]_2 ({PC_n_253,PC_n_254}),
        .\B_inter_reg[26]_3 ({PC_n_266,PC_n_267}),
        .\B_inter_reg[26]_4 ({PC_n_279,PC_n_280}),
        .\B_inter_reg[26]_5 ({PC_n_292,PC_n_293}),
        .\B_inter_reg[27]_0 (PC_n_190),
        .\B_inter_reg[27]_i_23 (PC_n_153),
        .\B_inter_reg[27]_i_23_0 (PC_n_154),
        .\B_inter_reg[27]_i_23_1 (PC_n_155),
        .\B_inter_reg[27]_i_23_2 (PC_n_156),
        .\B_inter_reg[28]_0 (PC_n_44),
        .\B_inter_reg[28]_1 (PC_n_191),
        .\B_inter_reg[28]_2 (PC_n_204),
        .\B_inter_reg[28]_3 (PC_n_211),
        .\B_inter_reg[28]_4 (ALUcontrol_n_39),
        .\B_inter_reg[28]_5 (InstructionFile_n_52),
        .\B_inter_reg[28]_6 (control_n_154),
        .\B_inter_reg[29]_0 (PC_n_46),
        .\B_inter_reg[29]_1 (PC_n_192),
        .\B_inter_reg[29]_2 (PC_n_206),
        .\B_inter_reg[29]_3 (PC_n_216),
        .\B_inter_reg[29]_4 (PC_n_237),
        .\B_inter_reg[29]_5 (control_n_156),
        .\B_inter_reg[2]_0 (PC_n_51),
        .\B_inter_reg[2]_1 (PC_n_52),
        .\B_inter_reg[2]_2 (PC_n_158),
        .\B_inter_reg[2]_3 (PC_n_166),
        .\B_inter_reg[30]_0 (PC_n_193),
        .\B_inter_reg[30]_1 (PC_n_210),
        .\B_inter_reg[30]_2 (PC_n_238),
        .\B_inter_reg[30]_3 (control_n_245),
        .\B_inter_reg[30]_4 (control_n_240),
        .\B_inter_reg[31]_0 (PC_n_35),
        .\B_inter_reg[31]_1 ({PC_n_61,PC_n_62,PC_n_63,PC_n_64,PC_n_65,PC_n_66,PC_n_67,PC_n_68,PC_n_69,PC_n_70,PC_n_71,PC_n_72,PC_n_73,PC_n_74,PC_n_75,PC_n_76,PC_n_77,PC_n_78,PC_n_79,PC_n_80,PC_n_81,PC_n_82,PC_n_83,PC_n_84,PC_n_85,PC_n_86,PC_n_87,PC_n_88,PC_n_89,PC_n_90,PC_n_91,PC_n_92}),
        .\B_inter_reg[31]_2 (PC_n_194),
        .\B_inter_reg[31]_3 (PC_n_215),
        .\B_inter_reg[31]_4 (PC_n_241),
        .\B_inter_reg[31]_5 (control_n_246),
        .\B_inter_reg[3]_0 (PC_n_161),
        .\B_inter_reg[3]_1 (PC_n_170),
        .\B_inter_reg[3]_2 ({PC_n_242,PC_n_243,PC_n_244,PC_n_245}),
        .\B_inter_reg[3]_3 ({PC_n_255,PC_n_256,PC_n_257,PC_n_258}),
        .\B_inter_reg[3]_4 ({PC_n_268,PC_n_269,PC_n_270,PC_n_271}),
        .\B_inter_reg[3]_5 ({PC_n_281,PC_n_282,PC_n_283,PC_n_284}),
        .\B_inter_reg[3]_i_22 (control_n_44),
        .\B_inter_reg[3]_i_24 (PC_n_130),
        .\B_inter_reg[3]_i_24_0 (PC_n_131),
        .\B_inter_reg[3]_i_24_1 (PC_n_132),
        .\B_inter_reg[4]_0 (PC_n_34),
        .\B_inter_reg[4]_1 (PC_n_246),
        .\B_inter_reg[4]_2 (PC_n_259),
        .\B_inter_reg[4]_3 (PC_n_272),
        .\B_inter_reg[4]_4 (PC_n_285),
        .\B_inter_reg[5]_0 (PC_n_201),
        .\B_inter_reg[6]_0 ({data14[27:23],data14[6:3]}),
        .\B_inter_reg[6]_1 (PC_n_203),
        .\B_inter_reg[7]_0 (PC_n_160),
        .\B_inter_reg[7]_1 (PC_n_163),
        .\B_inter_reg[7]_10 (PC_n_175),
        .\B_inter_reg[7]_11 (PC_n_176),
        .\B_inter_reg[7]_12 (PC_n_177),
        .\B_inter_reg[7]_13 (PC_n_178),
        .\B_inter_reg[7]_14 (PC_n_179),
        .\B_inter_reg[7]_15 (PC_n_180),
        .\B_inter_reg[7]_16 (PC_n_181),
        .\B_inter_reg[7]_17 (PC_n_182),
        .\B_inter_reg[7]_18 (PC_n_183),
        .\B_inter_reg[7]_19 (PC_n_187),
        .\B_inter_reg[7]_2 (PC_n_164),
        .\B_inter_reg[7]_20 (PC_n_196),
        .\B_inter_reg[7]_21 (PC_n_198),
        .\B_inter_reg[7]_22 (PC_n_200),
        .\B_inter_reg[7]_23 (PC_n_202),
        .\B_inter_reg[7]_24 (PC_n_205),
        .\B_inter_reg[7]_25 (PC_n_209),
        .\B_inter_reg[7]_26 (PC_n_212),
        .\B_inter_reg[7]_27 (PC_n_213),
        .\B_inter_reg[7]_28 (PC_n_214),
        .\B_inter_reg[7]_29 (PC_n_217),
        .\B_inter_reg[7]_3 (PC_n_167),
        .\B_inter_reg[7]_30 (PC_n_218),
        .\B_inter_reg[7]_31 (PC_n_219),
        .\B_inter_reg[7]_32 (PC_n_220),
        .\B_inter_reg[7]_33 (PC_n_221),
        .\B_inter_reg[7]_34 (PC_n_222),
        .\B_inter_reg[7]_35 (PC_n_223),
        .\B_inter_reg[7]_36 (PC_n_224),
        .\B_inter_reg[7]_37 (PC_n_225),
        .\B_inter_reg[7]_38 (PC_n_226),
        .\B_inter_reg[7]_39 (PC_n_231),
        .\B_inter_reg[7]_4 (PC_n_168),
        .\B_inter_reg[7]_40 (PC_n_232),
        .\B_inter_reg[7]_41 (PC_n_233),
        .\B_inter_reg[7]_42 (PC_n_234),
        .\B_inter_reg[7]_43 (PC_n_235),
        .\B_inter_reg[7]_44 (PC_n_236),
        .\B_inter_reg[7]_45 (PC_n_239),
        .\B_inter_reg[7]_46 (PC_n_240),
        .\B_inter_reg[7]_47 (InstructionFile_n_129),
        .\B_inter_reg[7]_48 (InstructionFile_n_174),
        .\B_inter_reg[7]_49 (ALUcontrol_n_36),
        .\B_inter_reg[7]_5 (PC_n_169),
        .\B_inter_reg[7]_50 (ALUcontrol_n_43),
        .\B_inter_reg[7]_6 (PC_n_171),
        .\B_inter_reg[7]_7 (PC_n_172),
        .\B_inter_reg[7]_8 (PC_n_173),
        .\B_inter_reg[7]_9 (PC_n_174),
        .\B_inter_reg[7]_i_24 (PC_n_133),
        .\B_inter_reg[7]_i_24_0 (PC_n_134),
        .\B_inter_reg[7]_i_24_1 (PC_n_135),
        .\B_inter_reg[7]_i_24_2 (PC_n_136),
        .\B_inter_reg[8]_0 (PC_n_0),
        .\B_inter_reg[8]_1 (PC_n_165),
        .\B_inter_reg[8]_2 (PC_n_184),
        .\B_inter_reg[8]_3 (InstructionFile_n_131),
        .\B_inter_reg[8]_4 (InstructionFile_n_178),
        .\B_inter_reg[9]_0 (PC_n_33),
        .\B_inter_reg[9]_1 (PC_n_185),
        .\B_inter_reg[9]_2 (InstructionFile_n_133),
        .\B_inter_reg[9]_3 (InstructionFile_n_180),
        .CLK(CLK),
        .D({ALUoutReg_n_0,ALUoutReg_n_1,ALUcontrol_n_44,ALUcontrol_n_45,control_n_296,ALUcontrol_n_46,ALUcontrol_n_47,ALUcontrol_n_48,ALUcontrol_n_49,ALUcontrol_n_50,ALUcontrol_n_51,ALUcontrol_n_52,ALUcontrol_n_53,ALUcontrol_n_54,ALUcontrol_n_55,ALUcontrol_n_56,ALUcontrol_n_57,ALUcontrol_n_58,ALUcontrol_n_59,ALUcontrol_n_60,ALUcontrol_n_61,ALUcontrol_n_62,ALUcontrol_n_63,ALUcontrol_n_64,ALUcontrol_n_65,ALUcontrol_n_66,ALUcontrol_n_67,ALUcontrol_n_68,ALUcontrol_n_69,ALUcontrol_n_70,ALUcontrol_n_71,ALUcontrol_n_72}),
        .E(PCWrite),
        .Q(Q[31:30]),
        .RST(RST),
        .SHAMT_sig(SHAMT_sig),
        .data12(data12),
        .shift_sig(shift_sig));
  Lab_4_top_level_0_0_RegisterFile RegFile
       (.\B_inter_reg[0]_i_4 (InstructionFile_n_253),
        .\B_inter_reg[0]_i_4_0 (InstructionFile_n_252),
        .\B_inter_reg[16]_i_4 (InstructionFile_n_251),
        .\B_inter_reg[16]_i_4_0 (InstructionFile_n_254),
        .\B_inter_reg[20] (B_in),
        .CLK(CLK),
        .D(A_in),
        .Q({ReadReg1[4:2],ReadReg1[0],A__0}),
        .RST(RST),
        .RegWrite(RegWrite),
        .WriteData(WriteData_in),
        .WriteReg(WriteReg));
  Lab_4_top_level_0_0_control_unit control
       (.\ALUOp_reg[0] (InstructionFile_n_216),
        .\ALUOp_reg[1] (InstructionFile_n_37),
        .\ALUOp_reg[2] (InstructionFile_n_236),
        .\ALUOp_reg[2]_i_2 (InstructionFile_n_211),
        .\ALUOp_reg[2]_i_2_0 (InstructionFile_n_218),
        .\ALUOp_reg[3] (InstructionFile_n_35),
        .\ALUOp_reg[3]_0 (InstructionFile_n_36),
        .\ALUOp_reg[3]_i_11 (InstructionFile_n_29),
        .ALU_in1({ALU_in1[30:27],ALU_in1[25],ALU_in1[22:21],ALU_in1[19:17],ALU_in1[15:0]}),
        .ALU_in2(ALU_in2),
        .AR(control_n_306),
        .\B_inter[0]_i_10__1 (InstructionFile_n_47),
        .\B_inter[10]_i_6__1 (PC_n_93),
        .\B_inter[11]_i_6__1 (PC_n_94),
        .\B_inter[12]_i_6__1 (PC_n_95),
        .\B_inter[13]_i_6__1 (PC_n_96),
        .\B_inter[14]_i_6__1 (InstructionFile_n_46),
        .\B_inter[14]_i_6__1_0 (PC_n_97),
        .\B_inter[14]_i_6__1_1 (PC_n_99),
        .\B_inter[18]_i_10__1_0 (Q),
        .\B_inter[19]_i_6__1 (PC_n_103),
        .\B_inter[20]_i_6__1 (PC_n_36),
        .\B_inter[21]_i_6__1 (PC_n_37),
        .\B_inter[22]_i_6__1 (PC_n_38),
        .\B_inter[23]_i_6__1 (PC_n_39),
        .\B_inter[24]_i_6__1 (PC_n_40),
        .\B_inter[25]_i_6__1 (PC_n_41),
        .\B_inter[26]_i_6__1 (PC_n_42),
        .\B_inter[27]_i_24 (InstructionFile_n_173),
        .\B_inter[28]_i_2 (PC_n_45),
        .\B_inter[28]_i_2_0 (InstructionFile_n_198),
        .\B_inter[29]_i_10__1 (InstructionFile_n_217),
        .\B_inter[29]_i_10__1_0 (InstructionFile_n_195),
        .\B_inter[29]_i_2 (PC_n_47),
        .\B_inter[29]_i_25 (InstructionFile_n_212),
        .\B_inter[29]_i_2_0 (InstructionFile_n_199),
        .\B_inter[30]_i_25 (InstructionFile_n_213),
        .\B_inter[30]_i_25_0 (InstructionFile_n_215),
        .\B_inter[30]_i_4 (InstructionFile_n_54),
        .\B_inter[30]_i_4_0 (InstructionFile_n_55),
        .\B_inter[31]_i_53 (B_n_47),
        .\B_inter[31]_i_53_0 (B_n_46),
        .\B_inter[3]_i_6__1 (PC_n_53),
        .\B_inter[4]_i_6__1 (PC_n_55),
        .\B_inter[5]_i_6__1 (PC_n_56),
        .\B_inter[6]_i_6__1 (PC_n_57),
        .\B_inter[7]_i_6__1 (PC_n_58),
        .\B_inter[8]_i_13__1_0 (InstructionFile_n_175),
        .\B_inter[8]_i_27_0 (A_n_34),
        .\B_inter[8]_i_6__1 (PC_n_59),
        .\B_inter[9]_i_15 (InstructionFile_n_172),
        .\B_inter[9]_i_6__1 (PC_n_60),
        .\B_inter_reg[0] (control_n_145),
        .\B_inter_reg[0]_0 (control_n_146),
        .\B_inter_reg[0]_1 (control_n_147),
        .\B_inter_reg[0]_10 (control_n_160),
        .\B_inter_reg[0]_11 (control_n_161),
        .\B_inter_reg[0]_12 (control_n_162),
        .\B_inter_reg[0]_13 (control_n_163),
        .\B_inter_reg[0]_14 (control_n_164),
        .\B_inter_reg[0]_15 (control_n_165),
        .\B_inter_reg[0]_16 (control_n_166),
        .\B_inter_reg[0]_17 (control_n_167),
        .\B_inter_reg[0]_18 (control_n_168),
        .\B_inter_reg[0]_19 (control_n_169),
        .\B_inter_reg[0]_2 (control_n_148),
        .\B_inter_reg[0]_20 (control_n_170),
        .\B_inter_reg[0]_21 (control_n_171),
        .\B_inter_reg[0]_22 (control_n_172),
        .\B_inter_reg[0]_23 (control_n_176),
        .\B_inter_reg[0]_24 (control_n_177),
        .\B_inter_reg[0]_25 (control_n_178),
        .\B_inter_reg[0]_26 (control_n_179),
        .\B_inter_reg[0]_27 (control_n_180),
        .\B_inter_reg[0]_28 (control_n_181),
        .\B_inter_reg[0]_29 (control_n_182),
        .\B_inter_reg[0]_3 (control_n_149),
        .\B_inter_reg[0]_30 (control_n_185),
        .\B_inter_reg[0]_31 (A_n_35),
        .\B_inter_reg[0]_4 (control_n_150),
        .\B_inter_reg[0]_5 (control_n_151),
        .\B_inter_reg[0]_6 (control_n_152),
        .\B_inter_reg[0]_7 (control_n_154),
        .\B_inter_reg[0]_8 (control_n_156),
        .\B_inter_reg[0]_9 (control_n_159),
        .\B_inter_reg[0]_i_45 (ALUunit_n_113),
        .\B_inter_reg[0]_i_45_0 (ALUunit_n_114),
        .\B_inter_reg[0]_i_45_1 (ALUunit_n_115),
        .\B_inter_reg[0]_i_59 (ALUunit_n_116),
        .\B_inter_reg[10] (control_n_121),
        .\B_inter_reg[10]_0 (control_n_183),
        .\B_inter_reg[10]_1 (control_n_186),
        .\B_inter_reg[10]_2 (SHAMT_sig[4]),
        .\B_inter_reg[10]_3 (control_n_188),
        .\B_inter_reg[10]_4 (control_n_249),
        .\B_inter_reg[11] ({control_n_57,control_n_58,control_n_59,control_n_60}),
        .\B_inter_reg[11]_0 ({control_n_96,control_n_97,control_n_98,control_n_99}),
        .\B_inter_reg[14] ({control_n_126,control_n_127,control_n_128,control_n_129}),
        .\B_inter_reg[15] ({control_n_8,control_n_9,control_n_10,control_n_11}),
        .\B_inter_reg[15]_0 ({control_n_53,control_n_54,control_n_55,control_n_56}),
        .\B_inter_reg[15]_1 ({control_n_100,control_n_101,control_n_102,control_n_103}),
        .\B_inter_reg[15]_10 (control_n_237),
        .\B_inter_reg[15]_11 (control_n_241),
        .\B_inter_reg[15]_12 (control_n_243),
        .\B_inter_reg[15]_13 (control_n_248),
        .\B_inter_reg[15]_14 (control_n_256),
        .\B_inter_reg[15]_15 ({control_n_290,control_n_291,control_n_292,control_n_293}),
        .\B_inter_reg[15]_2 ({control_n_112,control_n_113,control_n_114,control_n_115}),
        .\B_inter_reg[15]_3 ({control_n_130,control_n_131,control_n_132,control_n_133}),
        .\B_inter_reg[15]_4 (control_n_153),
        .\B_inter_reg[15]_5 (control_n_155),
        .\B_inter_reg[15]_6 (control_n_157),
        .\B_inter_reg[15]_7 (control_n_175),
        .\B_inter_reg[15]_8 (control_n_235),
        .\B_inter_reg[15]_9 (control_n_236),
        .\B_inter_reg[16] (control_n_257),
        .\B_inter_reg[17] (control_n_258),
        .\B_inter_reg[18] (control_n_124),
        .\B_inter_reg[18]_0 (control_n_259),
        .\B_inter_reg[19] ({control_n_49,control_n_50,control_n_51,control_n_52}),
        .\B_inter_reg[19]_0 ({control_n_104,control_n_105,control_n_106,control_n_107}),
        .\B_inter_reg[19]_1 (control_n_125),
        .\B_inter_reg[19]_2 (control_n_294),
        .\B_inter_reg[1] (control_n_173),
        .\B_inter_reg[1]_0 (control_n_190),
        .\B_inter_reg[1]_1 (control_n_192),
        .\B_inter_reg[1]_2 (control_n_254),
        .\B_inter_reg[20] (control_n_174),
        .\B_inter_reg[23] ({control_n_45,control_n_46,control_n_47,control_n_48}),
        .\B_inter_reg[23]_0 ({control_n_108,control_n_109,control_n_110,control_n_111}),
        .\B_inter_reg[24] (control_n_217),
        .\B_inter_reg[25] (control_n_222),
        .\B_inter_reg[25]_0 (control_n_268),
        .\B_inter_reg[26] (control_n_218),
        .\B_inter_reg[26]_0 (control_n_302),
        .\B_inter_reg[27] (control_n_223),
        .\B_inter_reg[27]_0 (control_n_225),
        .\B_inter_reg[27]_1 (control_n_260),
        .\B_inter_reg[27]_10 (InstructionFile_n_96),
        .\B_inter_reg[27]_2 ({Op[3],Op[1:0]}),
        .\B_inter_reg[27]_3 (InstructionFile_n_50),
        .\B_inter_reg[27]_4 (ALUcontrol_n_38),
        .\B_inter_reg[27]_5 (PC_n_43),
        .\B_inter_reg[27]_6 (InstructionFile_n_52),
        .\B_inter_reg[27]_7 (InstructionFile_n_197),
        .\B_inter_reg[27]_8 (ALUcontrol_n_39),
        .\B_inter_reg[27]_9 (ALUcontrol_n_40),
        .\B_inter_reg[28] (control_n_69),
        .\B_inter_reg[28]_0 (control_n_219),
        .\B_inter_reg[29] (control_n_224),
        .\B_inter_reg[29]_0 (control_n_264),
        .\B_inter_reg[2] (control_n_158),
        .\B_inter_reg[2]_0 (control_n_184),
        .\B_inter_reg[2]_1 (control_n_196),
        .\B_inter_reg[2]_2 (control_n_255),
        .\B_inter_reg[2]_3 ({control_n_288,control_n_289}),
        .\B_inter_reg[2]_4 (A_n_37),
        .\B_inter_reg[30] (control_n_220),
        .\B_inter_reg[30]_0 (control_n_266),
        .\B_inter_reg[30]_1 (PC_n_48),
        .\B_inter_reg[30]_2 (InstructionFile_n_200),
        .\B_inter_reg[31] ({control_n_2,control_n_3,control_n_4,control_n_5}),
        .\B_inter_reg[31]_0 ({control_n_116,control_n_117,control_n_118,control_n_119}),
        .\B_inter_reg[31]_1 (control_n_142),
        .\B_inter_reg[31]_2 (control_n_143),
        .\B_inter_reg[31]_3 (control_n_250),
        .\B_inter_reg[31]_4 (control_n_252),
        .\B_inter_reg[31]_5 (control_n_295),
        .\B_inter_reg[31]_6 ({MemoryDataReg_n_0,MemoryDataReg_n_1,MemoryDataReg_n_2,MemoryDataReg_n_3,MemoryDataReg_n_4,MemoryDataReg_n_5,MemoryDataReg_n_6,MemoryDataReg_n_7,MemoryDataReg_n_8,MemoryDataReg_n_9,MemoryDataReg_n_10,MemoryDataReg_n_11,MemoryDataReg_n_12,MemoryDataReg_n_13,MemoryDataReg_n_14,MemoryDataReg_n_15,MemoryDataReg_n_16,MemoryDataReg_n_17,MemoryDataReg_n_18,MemoryDataReg_n_19,MemoryDataReg_n_20,MemoryDataReg_n_21,MemoryDataReg_n_22,MemoryDataReg_n_23,MemoryDataReg_n_24,MemoryDataReg_n_25,MemoryDataReg_n_26,MemoryDataReg_n_27}),
        .\B_inter_reg[31]_i_23 ({A_out[31],A_out[26],A_out[24:23],A_out[20:14],A_out[12],A_out[10],A_out[8],A_out[6:4]}),
        .\B_inter_reg[3] ({control_n_65,control_n_66,control_n_67,control_n_68}),
        .\B_inter_reg[3]_0 ({control_n_87,control_n_88,control_n_89,control_n_90}),
        .\B_inter_reg[3]_1 (control_n_191),
        .\B_inter_reg[3]_2 (control_n_200),
        .\B_inter_reg[4] (control_n_123),
        .\B_inter_reg[4]_0 (control_n_305),
        .\B_inter_reg[4]_1 (A_n_0),
        .\B_inter_reg[4]_2 (A_n_33),
        .\B_inter_reg[4]_3 (InstructionFile_n_233),
        .\B_inter_reg[6] ({control_n_138,control_n_139,control_n_140,control_n_141}),
        .\B_inter_reg[7] ({control_n_61,control_n_62,control_n_63,control_n_64}),
        .\B_inter_reg[7]_0 ({control_n_91,control_n_92,control_n_93,control_n_94}),
        .\B_inter_reg[7]_1 (control_n_189),
        .\B_inter_reg[7]_10 (control_n_206),
        .\B_inter_reg[7]_11 (control_n_208),
        .\B_inter_reg[7]_12 (control_n_209),
        .\B_inter_reg[7]_13 (control_n_210),
        .\B_inter_reg[7]_14 (control_n_211),
        .\B_inter_reg[7]_15 (control_n_212),
        .\B_inter_reg[7]_16 (control_n_213),
        .\B_inter_reg[7]_17 (control_n_214),
        .\B_inter_reg[7]_18 (control_n_215),
        .\B_inter_reg[7]_19 (control_n_216),
        .\B_inter_reg[7]_2 (control_n_193),
        .\B_inter_reg[7]_20 (control_n_221),
        .\B_inter_reg[7]_21 (control_n_226),
        .\B_inter_reg[7]_22 (control_n_227),
        .\B_inter_reg[7]_23 (control_n_228),
        .\B_inter_reg[7]_24 (control_n_229),
        .\B_inter_reg[7]_25 (control_n_230),
        .\B_inter_reg[7]_26 (control_n_231),
        .\B_inter_reg[7]_27 (control_n_232),
        .\B_inter_reg[7]_28 (control_n_233),
        .\B_inter_reg[7]_29 (control_n_234),
        .\B_inter_reg[7]_3 (control_n_194),
        .\B_inter_reg[7]_30 (control_n_238),
        .\B_inter_reg[7]_31 (control_n_239),
        .\B_inter_reg[7]_32 (control_n_240),
        .\B_inter_reg[7]_33 (control_n_242),
        .\B_inter_reg[7]_34 (control_n_244),
        .\B_inter_reg[7]_35 (control_n_245),
        .\B_inter_reg[7]_36 (control_n_246),
        .\B_inter_reg[7]_37 (control_n_247),
        .\B_inter_reg[7]_38 (control_n_251),
        .\B_inter_reg[7]_39 (control_n_253),
        .\B_inter_reg[7]_4 (control_n_197),
        .\B_inter_reg[7]_40 (control_n_261),
        .\B_inter_reg[7]_41 (control_n_262),
        .\B_inter_reg[7]_42 (control_n_263),
        .\B_inter_reg[7]_43 (control_n_265),
        .\B_inter_reg[7]_44 (control_n_267),
        .\B_inter_reg[7]_45 (control_n_269),
        .\B_inter_reg[7]_46 (control_n_270),
        .\B_inter_reg[7]_47 (control_n_271),
        .\B_inter_reg[7]_48 (control_n_272),
        .\B_inter_reg[7]_49 (control_n_273),
        .\B_inter_reg[7]_5 (control_n_199),
        .\B_inter_reg[7]_50 (control_n_274),
        .\B_inter_reg[7]_51 (control_n_275),
        .\B_inter_reg[7]_52 (control_n_276),
        .\B_inter_reg[7]_53 (control_n_277),
        .\B_inter_reg[7]_54 (control_n_278),
        .\B_inter_reg[7]_55 (control_n_279),
        .\B_inter_reg[7]_56 (control_n_280),
        .\B_inter_reg[7]_57 (control_n_281),
        .\B_inter_reg[7]_58 (control_n_282),
        .\B_inter_reg[7]_59 (control_n_283),
        .\B_inter_reg[7]_6 (control_n_201),
        .\B_inter_reg[7]_7 (control_n_202),
        .\B_inter_reg[7]_8 (control_n_204),
        .\B_inter_reg[7]_9 (control_n_205),
        .\B_inter_reg[8] (control_n_195),
        .\B_inter_reg[8]_0 (control_n_198),
        .\B_inter_reg[8]_1 (control_n_203),
        .\B_inter_reg[8]_2 (control_n_207),
        .\B_inter_reg[9] (control_n_120),
        .\B_inter_reg[9]_0 (control_n_122),
        .\B_inter_reg[9]_1 ({LO_n_2,LO_n_3,LO_n_4,LO_n_5,LO_n_6,LO_n_7,LO_n_8,LO_n_9}),
        .CLK(CLK),
        .D(control_n_296),
        .DI({control_n_134,control_n_135,control_n_136,control_n_137}),
        .E(control_n_297),
        .\FSM_onehot_pr_state_reg[11]_0 (control_n_74),
        .\FSM_onehot_pr_state_reg[16]_0 ({InstructionFile_n_201,InstructionFile_n_202,InstructionFile_n_203,InstructionFile_n_204,InstructionFile_n_205,InstructionFile_n_206,InstructionFile_n_207,InstructionFile_n_208}),
        .\FSM_onehot_pr_state_reg[17]_0 ({MemWrite,LoadMemDataReg,control_n_77,control_n_78,control_n_79,control_n_80,LoadB,IRWrite,control_n_83}),
        .\FSM_onehot_pr_state_reg[17]_1 (PCWrite),
        .\FSM_onehot_pr_state_reg[17]_2 (InstructionFile_n_219),
        .\FSM_onehot_pr_state_reg[1]_0 (control_n_343),
        .\FSM_onehot_pr_state_reg[1]_1 (sello),
        .\FSM_onehot_pr_state_reg[3]_0 (control_n_6),
        .\FSM_onehot_pr_state_reg[3]_1 (control_n_71),
        .\FSM_onehot_pr_state_reg[3]_2 (control_n_73),
        .\FSM_onehot_pr_state_reg[3]_3 (control_n_298),
        .\FSM_onehot_pr_state_reg[3]_4 (control_n_299),
        .\FSM_onehot_pr_state_reg[3]_5 (control_n_300),
        .\FSM_onehot_pr_state_reg[3]_6 (control_n_301),
        .\FSM_onehot_pr_state_reg[3]_7 (control_n_303),
        .\FSM_onehot_pr_state_reg[3]_8 (control_n_304),
        .\FSM_onehot_pr_state_reg[3]_9 (control_n_307),
        .\FSM_onehot_pr_state_reg[4]_0 (MemtoReg),
        .\FSM_onehot_pr_state_reg[5]_0 (LoadALUout),
        .\FSM_onehot_pr_state_reg[7]_0 (control_n_7),
        .\FSM_onehot_pr_state_reg[7]_1 (control_n_44),
        .\FSM_onehot_pr_state_reg[7]_2 (control_n_70),
        .\FSM_onehot_pr_state_reg[7]_3 (control_n_95),
        .\FSM_onehot_pr_state_reg[8]_0 (control_n_72),
        .\FSM_onehot_pr_state_reg[9]_0 (control_n_308),
        .MemoryAddress(MemoryAddress),
        .\MemoryAddress[31] ({PC_n_61,PC_n_62,PC_n_63,PC_n_64,PC_n_65,PC_n_66,PC_n_67,PC_n_68,PC_n_69,PC_n_70,PC_n_71,PC_n_72,PC_n_73,PC_n_74,PC_n_75,PC_n_76,PC_n_77,PC_n_78,PC_n_79,PC_n_80,PC_n_81,PC_n_82,PC_n_83,PC_n_84,PC_n_85,PC_n_86,PC_n_87,PC_n_88,PC_n_89,PC_n_90,PC_n_91,PC_n_92}),
        .\MemoryAddress[31]_0 ({ALUoutReg_n_2,ALUoutReg_n_3,ALUoutReg_n_4,ALUoutReg_n_5,ALUoutReg_n_6,ALUoutReg_n_7,ALUoutReg_n_8,ALUoutReg_n_9,ALUoutReg_n_10,ALUoutReg_n_11,ALUoutReg_n_12,ALUoutReg_n_13,ALUoutReg_n_14,ALUoutReg_n_15,ALUoutReg_n_16,ALUoutReg_n_17,ALUoutReg_n_18,ALUoutReg_n_19,ALUoutReg_n_20,ALUoutReg_n_21,ALUoutReg_n_22,ALUoutReg_n_23,ALUoutReg_n_24,ALUoutReg_n_25,ALUoutReg_n_26,ALUoutReg_n_27,ALUoutReg_n_28,ALUoutReg_n_29,ALUoutReg_n_30,ALUoutReg_n_31,ALUoutReg_n_32,ALUoutReg_n_33}),
        .\MemtoReg_reg[1]_0 (InstructionFile_n_234),
        .\MemtoReg_reg[2]_0 (InstructionFile_n_235),
        .Q({Opcode,shiftl28_out}),
        .RST(RST),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .S({control_n_284,control_n_285,control_n_286,control_n_287}),
        .SHAMT_sig(SHAMT_sig[3:1]),
        .WriteData({WriteData_in[31:4],WriteData_in[2],WriteData_in[0]}),
        .data14(data14[31]),
        .shift_sig(shift_sig));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
