module Q1
(
	input [2 : 0] d,
	input a, b,
	output out
);

//Interconnects...

wire and1, xnor1;

//Assignments...

assign and1 = d[0] & d[1];

assign xnor1 = d[2] & a & b;

assign out = and1 | xnor1;

endmodule