###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:10 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_10_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.025
  Arrival Time                  0.116
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.275 | 
     | CTS_ccl_a_buf_00013                       |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.273 | 
     | CTS_ccl_a_buf_00013                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.231 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.228 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.228 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.174 | 
     | test_pe/inp_code_reg_10_                  |              | DFCNQD1BWP40                    | 0.042 | 0.002 |  -0.032 |   -0.173 | 
     | test_pe/inp_code_reg_10_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.021 | 0.102 |   0.071 |   -0.071 | 
     | test_pe/test_opt_reg_e/U4                 |              | OAI21D0BWP40                    | 0.021 | 0.000 |   0.071 |   -0.071 | 
     | test_pe/test_opt_reg_e/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.023 | 0.021 |   0.091 |   -0.050 | 
     | test_pe/test_opt_reg_e/U5                 |              | ND2D0BWP40                      | 0.023 | 0.000 |   0.091 |   -0.050 | 
     | test_pe/test_opt_reg_e/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.028 | 0.025 |   0.116 |   -0.025 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.028 | 0.000 |   0.116 |   -0.025 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.058 |       |  -0.125 |    0.016 | 
     | CTS_ccl_a_buf_00013                       |            | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.018 | 
     | CTS_ccl_a_buf_00013                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.084 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.087 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.059 | 0.003 |  -0.054 |    0.087 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.073 | 0.070 |   0.015 |    0.156 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.073 | 0.000 |   0.015 |    0.156 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_8_/Q                   (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.025
  Arrival Time                  0.117
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.276 | 
     | CTS_ccl_a_buf_00013                       |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.274 | 
     | CTS_ccl_a_buf_00013                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.232 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.229 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.229 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.175 | 
     | test_pe/inp_code_reg_8_                   |              | DFCNQD1BWP40                    | 0.042 | 0.002 |  -0.032 |   -0.174 | 
     | test_pe/inp_code_reg_8_                   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.022 | 0.103 |   0.072 |   -0.070 | 
     | test_pe/test_opt_reg_d/U4                 |              | OAI21D0BWP40                    | 0.022 | 0.000 |   0.072 |   -0.070 | 
     | test_pe/test_opt_reg_d/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.021 | 0.020 |   0.092 |   -0.050 | 
     | test_pe/test_opt_reg_d/U5                 |              | ND2D0BWP40                      | 0.021 | 0.000 |   0.092 |   -0.050 | 
     | test_pe/test_opt_reg_d/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.028 | 0.025 |   0.117 |   -0.025 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.028 | 0.000 |   0.117 |   -0.025 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.058 |       |  -0.125 |    0.017 | 
     | CTS_ccl_a_buf_00013                       |            | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.019 | 
     | CTS_ccl_a_buf_00013                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.085 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.088 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.059 | 0.003 |  -0.054 |    0.088 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.073 | 0.070 |   0.015 |    0.157 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.073 | 0.000 |   0.015 |    0.157 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_12_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                -0.025
  Arrival Time                  0.119
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.278 | 
     | CTS_ccl_a_buf_00013                       |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.276 | 
     | CTS_ccl_a_buf_00013                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.234 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.231 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.231 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.178 | 
     | test_pe/inp_code_reg_12_                  |              | DFCNQD1BWP40                    | 0.042 | 0.002 |  -0.032 |   -0.176 | 
     | test_pe/inp_code_reg_12_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.020 | 0.101 |   0.070 |   -0.075 | 
     | test_pe/test_opt_reg_f/U4                 |              | OAI21D0BWP40                    | 0.020 | 0.000 |   0.070 |   -0.075 | 
     | test_pe/test_opt_reg_f/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.028 | 0.023 |   0.093 |   -0.051 | 
     | test_pe/test_opt_reg_f/U5                 |              | ND2D0BWP40                      | 0.028 | 0.000 |   0.093 |   -0.051 | 
     | test_pe/test_opt_reg_f/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.028 | 0.026 |   0.119 |   -0.025 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.028 | 0.000 |   0.119 |   -0.025 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.058 |       |  -0.125 |    0.020 | 
     | CTS_ccl_a_buf_00013                       |            | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.021 | 
     | CTS_ccl_a_buf_00013                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.087 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.090 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.059 | 0.003 |  -0.054 |    0.090 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.073 | 0.070 |   0.015 |    0.160 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.073 | 0.000 |   0.015 |    0.160 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.011
  Arrival Time                  0.196
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.319 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.317 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.275 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.272 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.272 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.219 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.218 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.120 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.120 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.087 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.087 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.052 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.044 | 
     | sb_1b/U70                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.044 | 
     | sb_1b/U70                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.032 |   0.174 |   -0.012 | 
     | sb_1b/U21                          |              | AOI22D1BWP40                    | 0.030 | 0.000 |   0.174 |   -0.012 | 
     | sb_1b/U21                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.022 | 0.023 |   0.196 |    0.011 | 
     | sb_1b/out_1_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.022 | 0.000 |   0.196 |    0.011 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.061 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.062 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.123 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.125 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.199 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.084 | 0.001 |   0.015 |    0.201 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.010
  Arrival Time                  0.198
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.321 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.319 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.277 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.274 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.274 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.221 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.220 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.122 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.122 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.089 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.089 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.055 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.046 | 
     | sb_1b/U30                          |              | AOI22D1BWP40                    | 0.045 | 0.008 |   0.141 |   -0.046 | 
     | sb_1b/U30                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.031 | 0.033 |   0.174 |   -0.013 | 
     | sb_1b/U57                          |              | AOI22D2BWP40                    | 0.031 | 0.000 |   0.174 |   -0.013 | 
     | sb_1b/U57                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.023 | 0.023 |   0.198 |    0.010 | 
     | sb_1b/out_2_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.023 | 0.000 |   0.198 |    0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.063 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.064 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.125 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.127 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.202 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.084 | 0.001 |   0.015 |    0.202 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.001
  Arrival Time                  0.194
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.326 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.325 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.282 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.279 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.279 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.226 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.225 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.127 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.127 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.095 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.095 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.060 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.052 | 
     | sb_1b/U60                          |              | AOI22D1BWP40                    | 0.045 | 0.008 |   0.141 |   -0.052 | 
     | sb_1b/U60                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.023 | 0.028 |   0.169 |   -0.024 | 
     | sb_1b/U26                          |              | AOI22D1BWP40                    | 0.023 | 0.000 |   0.169 |   -0.024 | 
     | sb_1b/U26                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.028 | 0.025 |   0.194 |    0.001 | 
     | sb_1b/out_1_3_id1_reg_0_           |              | EDFQD0BWP40                     | 0.028 | 0.000 |   0.194 |    0.001 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.068 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.069 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.130 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.132 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.207 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.207 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_0_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.060
  Arrival Time                  0.254
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.327 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.325 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.283 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.280 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.280 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.227 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.226 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.113 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.113 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.029 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.169 |   -0.024 | 
     | sb_wide/U68                        |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.169 |   -0.024 | 
     | sb_wide/U68                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.041 |   0.211 |    0.017 | 
     | sb_wide/U69                        |              | ND2D1BWP40                      | 0.032 | 0.000 |   0.211 |    0.017 | 
     | sb_wide/U69                        | A2 ^ -> ZN v | ND2D1BWP40                      | 0.062 | 0.043 |   0.253 |    0.060 | 
     | sb_wide/out_0_0_id1_reg_15_        |              | DFQD2BWP40                      | 0.062 | 0.000 |   0.254 |    0.060 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.069 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.058 | 0.001 |  -0.124 |    0.070 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.061 |  -0.062 |    0.131 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.003 |  -0.060 |    0.134 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.028 |    0.221 | 
     | sb_wide/out_0_0_id1_reg_15_            |             | DFQD2BWP40   | 0.100 | 0.001 |   0.028 |    0.222 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.003
  Arrival Time                  0.197
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.327 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.326 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.283 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.280 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.280 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.227 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.226 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.128 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.128 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.096 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.096 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.061 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.053 | 
     | sb_1b/U55                          |              | AOI22D1BWP40                    | 0.045 | 0.008 |   0.141 |   -0.053 | 
     | sb_1b/U55                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.029 | 0.032 |   0.173 |   -0.021 | 
     | sb_1b/U32                          |              | AOI22D2BWP40                    | 0.029 | 0.000 |   0.173 |   -0.021 | 
     | sb_1b/U32                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.024 | 0.024 |   0.197 |    0.003 | 
     | sb_1b/out_1_4_id1_reg_0_           |              | EDFQD0BWP40                     | 0.024 | 0.000 |   0.197 |    0.003 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.069 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.070 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.131 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.133 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.208 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.209 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.007
  Arrival Time                  0.202
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.328 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.326 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.284 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.281 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.281 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.227 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.227 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.128 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.128 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.096 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.096 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.061 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.053 | 
     | sb_1b/U75                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.053 | 
     | sb_1b/U75                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.033 |   0.174 |   -0.020 | 
     | sb_1b/U6                           |              | AOI22D1BWP40                    | 0.030 | 0.000 |   0.174 |   -0.020 | 
     | sb_1b/U6                           | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.031 | 0.028 |   0.202 |    0.007 | 
     | sb_1b/out_1_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.031 | 0.000 |   0.202 |    0.007 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.069 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.070 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.132 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.134 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.208 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.084 | 0.001 |   0.015 |    0.210 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.007
  Arrival Time                  0.204
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.329 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.287 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.284 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.284 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.230 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.229 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.131 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.131 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.099 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.099 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.064 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.056 | 
     | sb_1b/U45                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.056 | 
     | sb_1b/U45                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.033 |   0.174 |   -0.023 | 
     | sb_1b/U44                          |              | AOI22D1BWP40                    | 0.030 | 0.000 |   0.174 |   -0.023 | 
     | sb_1b/U44                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.033 | 0.030 |   0.204 |    0.007 | 
     | sb_1b/out_2_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.033 | 0.000 |   0.204 |    0.007 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.072 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.073 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.135 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.137 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.211 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.084 | 0.001 |   0.015 |    0.212 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.005
  Arrival Time                  0.204
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.331 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.288 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.232 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.231 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.133 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.133 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.101 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.101 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.066 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.057 | 
     | sb_1b/U65                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.057 | 
     | sb_1b/U65                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.032 |   0.173 |   -0.026 | 
     | sb_1b/U16                          |              | AOI22D1BWP40                    | 0.029 | 0.000 |   0.173 |   -0.026 | 
     | sb_1b/U16                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.035 | 0.031 |   0.204 |    0.005 | 
     | sb_1b/out_1_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.035 | 0.000 |   0.204 |    0.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.074 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.075 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.136 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.138 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.213 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.084 | 0.001 |   0.015 |    0.214 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.006
  Arrival Time                  0.206
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.334 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.332 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.290 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.234 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.233 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.135 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.135 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.102 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.102 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.067 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.059 | 
     | sb_1b/U40                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.059 | 
     | sb_1b/U40                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.035 |   0.176 |   -0.024 | 
     | sb_1b/U38                          |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.176 |   -0.024 | 
     | sb_1b/U38                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.036 | 0.030 |   0.206 |    0.005 | 
     | sb_1b/out_2_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.036 | 0.000 |   0.206 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.076 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.077 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.138 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.140 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.214 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.084 | 0.001 |   0.015 |    0.216 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_0_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.063
  Arrival Time                  0.265
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.336 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.334 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.292 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.236 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.235 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.122 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.122 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.038 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.170 |   -0.033 | 
     | sb_wide/U46                        |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.170 |   -0.033 | 
     | sb_wide/U46                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.049 | 0.058 |   0.228 |    0.025 | 
     | sb_wide/U47                        |              | CKND2D2BWP40                    | 0.049 | 0.000 |   0.228 |    0.025 | 
     | sb_wide/U47                        | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.038 | 0.037 |   0.265 |    0.062 | 
     | sb_wide/out_0_4_id1_reg_15_        |              | DFQD0BWP40                      | 0.038 | 0.000 |   0.265 |    0.063 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.078 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.058 | 0.001 |  -0.124 |    0.079 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.061 |  -0.062 |    0.140 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.004 |  -0.058 |    0.144 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.104 | 0.090 |   0.031 |    0.234 | 
     | sb_wide/out_0_4_id1_reg_15_            |             | DFQD0BWP40   | 0.104 | 0.000 |   0.031 |    0.234 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.000
  Arrival Time                  0.206
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.339 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.338 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.296 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.239 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.238 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.140 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.140 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.108 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.108 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.073 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.065 | 
     | sb_1b/U35                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.065 | 
     | sb_1b/U35                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.034 |   0.175 |   -0.031 | 
     | sb_1b/U51                          |              | AOI22D1BWP40                    | 0.033 | 0.000 |   0.175 |   -0.031 | 
     | sb_1b/U51                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.034 | 0.031 |   0.206 |   -0.000 | 
     | sb_1b/out_2_3_id1_reg_0_           |              | EDFQD0BWP40                     | 0.034 | 0.000 |   0.206 |   -0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.081 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.082 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.143 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.146 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.220 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.221 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_1_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.052
  Arrival Time                  0.258
  Slack Time                    0.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.340 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.338 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.296 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.293 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.239 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.239 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.125 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.125 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.041 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.169 |   -0.037 | 
     | sb_wide/U167                       |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.169 |   -0.037 | 
     | sb_wide/U167                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.038 | 0.048 |   0.217 |    0.011 | 
     | sb_wide/U168                       |              | ND2D1BWP40                      | 0.038 | 0.000 |   0.217 |    0.011 | 
     | sb_wide/U168                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.054 | 0.041 |   0.258 |    0.052 | 
     | sb_wide/out_1_0_id1_reg_15_        |              | DFQD2BWP40                      | 0.054 | 0.000 |   0.258 |    0.052 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.081 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.058 | 0.001 |  -0.124 |    0.082 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.061 |  -0.062 |    0.144 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.058 |    0.148 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.078 | 0.081 |   0.023 |    0.229 | 
     | sb_wide/out_1_0_id1_reg_15_            |             | DFQD2BWP40   | 0.078 | 0.001 |   0.024 |    0.230 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_0_3_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.059
  Arrival Time                  0.267
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.341 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.339 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.297 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.294 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.294 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.241 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.240 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.127 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.127 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.043 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.170 |   -0.038 | 
     | sb_wide/U24                        |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.170 |   -0.038 | 
     | sb_wide/U24                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.055 |   0.225 |    0.017 | 
     | sb_wide/U25                        |              | CKND2D2BWP40                    | 0.045 | 0.000 |   0.225 |    0.017 | 
     | sb_wide/U25                        | A2 ^ -> ZN v | CKND2D2BWP40                    | 0.055 | 0.040 |   0.265 |    0.058 | 
     | sb_wide/out_0_3_id1_reg_15_        |              | DFQD2BWP40                      | 0.055 | 0.002 |   0.267 |    0.059 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.083 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.058 | 0.001 |  -0.124 |    0.084 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.061 |  -0.062 |    0.145 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.004 |  -0.059 |    0.149 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.097 | 0.086 |   0.027 |    0.235 | 
     | sb_wide/out_0_3_id1_reg_15_            |             | DFQD2BWP40   | 0.097 | 0.001 |   0.027 |    0.235 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_1_3_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.044
  Arrival Time                  0.252
  Slack Time                    0.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.342 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.340 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.298 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.295 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.295 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.241 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.240 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.127 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.127 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.043 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.170 |   -0.038 | 
     | sb_wide/U178                       |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.170 |   -0.038 | 
     | sb_wide/U178                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.046 |   0.216 |    0.008 | 
     | sb_wide/U179                       |              | ND2D1BWP40                      | 0.034 | 0.000 |   0.216 |    0.008 | 
     | sb_wide/U179                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.045 | 0.037 |   0.252 |    0.044 | 
     | sb_wide/out_1_3_id1_reg_15_        |              | DFQD2BWP40                      | 0.045 | 0.000 |   0.252 |    0.044 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.083 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |    0.085 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |    0.151 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.060 | 0.005 |  -0.052 |    0.156 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.094 | 0.086 |   0.034 |    0.242 | 
     | sb_wide/out_1_3_id1_reg_15_            |             | DFQD2BWP40   | 0.094 | 0.001 |   0.035 |    0.243 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.000
  Arrival Time                  0.209
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.343 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.341 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.299 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.296 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.296 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.243 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.242 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.144 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.144 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.111 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.111 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.076 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.068 | 
     | sb_1b/U50                          |              | AOI22D0BWP40                    | 0.045 | 0.008 |   0.141 |   -0.068 | 
     | sb_1b/U50                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.036 |   0.177 |   -0.032 | 
     | sb_1b/U11                          |              | AOI22D1BWP40                    | 0.035 | 0.000 |   0.177 |   -0.032 | 
     | sb_1b/U11                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.035 | 0.032 |   0.209 |   -0.000 | 
     | sb_1b/out_2_0_id1_reg_0_           |              | EDFQD0BWP40                     | 0.035 | 0.000 |   0.209 |   -0.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.084 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.086 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.147 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.149 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.223 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.225 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.057
  Arrival Time                  0.275
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.351 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.349 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.307 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.304 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.304 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.250 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.250 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.137 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.137 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.052 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.170 |   -0.048 | 
     | sb_wide/U156                       |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.170 |   -0.048 | 
     | sb_wide/U156                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.043 |   0.212 |   -0.005 | 
     | sb_wide/U157                       |              | ND2D0BWP40                      | 0.031 | 0.000 |   0.212 |   -0.005 | 
     | sb_wide/U157                       | A2 ^ -> ZN v | ND2D0BWP40                      | 0.093 | 0.062 |   0.274 |    0.057 | 
     | sb_wide/out_1_4_id1_reg_15_        |              | DFQD2BWP40                      | 0.093 | 0.000 |   0.275 |    0.057 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.092 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.058 | 0.001 |  -0.124 |    0.093 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.061 |  -0.062 |    0.155 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.004 |  -0.058 |    0.159 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.029 |    0.247 | 
     | sb_wide/out_1_4_id1_reg_15_            |             | DFQD2BWP40   | 0.100 | 0.001 |   0.030 |    0.247 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_2_3_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.033
  Arrival Time                  0.254
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.355 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.353 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.311 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.308 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.308 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.254 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.254 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.140 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.140 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.056 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.168 |   -0.053 | 
     | sb_wide/U233                       |              | AOI22D0BWP40                    | 0.125 | 0.003 |   0.168 |   -0.053 | 
     | sb_wide/U233                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.042 |   0.210 |   -0.012 | 
     | sb_wide/U234                       |              | ND2D0BWP40                      | 0.031 | 0.000 |   0.210 |   -0.012 | 
     | sb_wide/U234                       | A2 ^ -> ZN v | ND2D0BWP40                      | 0.064 | 0.044 |   0.254 |    0.033 | 
     | sb_wide/out_2_3_id1_reg_15_        |              | DFQD2BWP40                      | 0.064 | 0.000 |   0.254 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.096 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |    0.098 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |    0.164 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.003 |  -0.054 |    0.167 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.084 |   0.029 |    0.250 | 
     | sb_wide/out_2_3_id1_reg_15_            |             | DFQD2BWP40   | 0.077 | 0.001 |   0.030 |    0.251 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.263
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.357 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.355 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.313 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.310 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.310 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.256 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.255 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.142 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.142 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.020 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.205 |   -0.018 | 
     | test_pe/test_opt_reg_file/U9                    | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.058 |   0.263 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.263 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.098 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.100 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.166 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.168 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.168 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.252 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.253 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.264
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.357 | 
     | CTS_ccl_a_buf_00013                              |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.356 | 
     | CTS_ccl_a_buf_00013                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.313 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.257 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.256 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.143 | 
     | test_pe/U36                                      |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.143 | 
     | test_pe/U36                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.020 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.204 |   -0.019 | 
     | test_pe/test_opt_reg_file/U14                    | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.059 |   0.264 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.264 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.099 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.100 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.166 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.169 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.169 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.253 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.253 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.264
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.357 | 
     | CTS_ccl_a_buf_00013                              |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.356 | 
     | CTS_ccl_a_buf_00013                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.314 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.257 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.256 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.143 | 
     | test_pe/U36                                      |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.143 | 
     | test_pe/U36                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.021 | 
     | test_pe/test_opt_reg_file/U5                     |              | AO22D0BWP40                     | 0.161 | 0.000 |   0.204 |   -0.020 | 
     | test_pe/test_opt_reg_file/U5                     | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.060 |   0.264 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.264 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.099 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.101 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.167 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.169 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.169 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.253 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.254 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.264
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.358 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.356 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.314 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.257 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.257 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.143 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.143 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.021 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.205 |   -0.020 | 
     | test_pe/test_opt_reg_file/U11                   | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.059 |   0.264 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.264 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.099 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.101 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.167 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.169 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.169 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.253 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.254 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.264
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.358 | 
     | CTS_ccl_a_buf_00013                              |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.356 | 
     | CTS_ccl_a_buf_00013                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.314 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.258 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.257 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.143 | 
     | test_pe/U36                                      |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.143 | 
     | test_pe/U36                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.021 | 
     | test_pe/test_opt_reg_file/U8                     |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.204 |   -0.020 | 
     | test_pe/test_opt_reg_file/U8                     | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.060 |   0.264 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.264 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.100 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.101 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.167 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.169 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.169 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.254 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.254 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.264
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.358 | 
     | CTS_ccl_a_buf_00013                              |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.356 | 
     | CTS_ccl_a_buf_00013                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.314 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.311 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.258 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.257 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.143 | 
     | test_pe/U36                                      |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.143 | 
     | test_pe/U36                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.021 | 
     | test_pe/test_opt_reg_file/U12                    |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.204 |   -0.020 | 
     | test_pe/test_opt_reg_file/U12                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.059 |   0.264 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.264 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.100 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.101 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.167 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.169 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.169 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.254 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.029 |    0.254 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.265
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.359 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.357 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.315 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.312 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.312 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.258 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.258 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.144 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.144 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.022 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.020 | 
     | test_pe/test_opt_reg_file/U6                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.060 |   0.265 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.265 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.100 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.102 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.168 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.170 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.170 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.254 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.255 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.266
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.360 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.358 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.316 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.259 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.259 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.145 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.145 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.023 | 
     | test_pe/test_opt_reg_file/U19                   |              | MUX2D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.021 | 
     | test_pe/test_opt_reg_file/U19                   | S v -> Z v   | MUX2D0BWP40                     | 0.019 | 0.060 |   0.266 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.266 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.101 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.103 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.169 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.171 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.171 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.255 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.256 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.266
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.360 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.358 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.316 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.259 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.259 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.145 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.145 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.023 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.021 | 
     | test_pe/test_opt_reg_file/U7                    | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.061 |   0.266 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.266 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.101 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.103 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.169 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.171 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.171 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.255 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.256 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.040
  Arrival Time                  0.266
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.360 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.358 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.316 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.313 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.260 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.259 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.145 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.145 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.023 | 
     | test_pe/test_opt_reg_file/U20                   |              | MUX2D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.021 | 
     | test_pe/test_opt_reg_file/U20                   | S v -> Z v   | MUX2D0BWP40                     | 0.019 | 0.061 |   0.266 |    0.040 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.266 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.102 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.103 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.169 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.171 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.171 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.255 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.256 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.266
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.361 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.359 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.317 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.260 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.259 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.146 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.146 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.024 | 
     | test_pe/test_opt_reg_file/U18                   |              | MUX2D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.022 | 
     | test_pe/test_opt_reg_file/U18                   | S v -> Z v   | MUX2D0BWP40                     | 0.019 | 0.061 |   0.266 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.266 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.102 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.104 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.170 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.172 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.172 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.256 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.266
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.361 | 
     | CTS_ccl_a_buf_00013                              |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.359 | 
     | CTS_ccl_a_buf_00013                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.317 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.261 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.260 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.146 | 
     | test_pe/U36                                      |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.146 | 
     | test_pe/U36                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.024 | 
     | test_pe/test_opt_reg_file/U10                    |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.204 |   -0.023 | 
     | test_pe/test_opt_reg_file/U10                    | A1 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.062 |   0.266 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.266 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.103 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.104 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.170 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.172 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.172 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.256 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.266
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.361 | 
     | CTS_ccl_a_buf_00013                              |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.359 | 
     | CTS_ccl_a_buf_00013                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.317 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.314 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.261 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.260 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.146 | 
     | test_pe/U36                                      |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.146 | 
     | test_pe/U36                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.024 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40                     | 0.161 | 0.001 |   0.204 |   -0.023 | 
     | test_pe/test_opt_reg_file/U13                    | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.062 |   0.266 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.266 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.103 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.104 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.170 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.172 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.172 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.256 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.029 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.268
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.363 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.361 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.319 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.316 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.316 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.262 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.261 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.148 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.148 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.026 | 
     | test_pe/test_opt_reg_file/U21                   |              | MUX2D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.024 | 
     | test_pe/test_opt_reg_file/U21                   | S v -> Z v   | MUX2D0BWP40                     | 0.022 | 0.062 |   0.268 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.268 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.104 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.106 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.172 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.174 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.174 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.258 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.259 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.268
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.363 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.361 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.319 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.316 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.316 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.262 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.262 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.148 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.148 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.026 | 
     | test_pe/test_opt_reg_file/U17                   |              | MUX2D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.024 | 
     | test_pe/test_opt_reg_file/U17                   | S v -> Z v   | MUX2D0BWP40                     | 0.021 | 0.063 |   0.268 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.268 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.104 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.106 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.172 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.174 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.174 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.258 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.259 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.039
  Arrival Time                  0.269
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.364 | 
     | CTS_ccl_a_buf_00013                             |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.362 | 
     | CTS_ccl_a_buf_00013                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.320 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.317 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.317 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.263 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.263 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.149 | 
     | test_pe/U36                                     |              | IOA21D1BWP40                    | 0.040 | 0.000 |   0.081 |   -0.149 | 
     | test_pe/U36                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.161 | 0.122 |   0.203 |   -0.027 | 
     | test_pe/test_opt_reg_file/U22                   |              | MUX2D0BWP40                     | 0.161 | 0.002 |   0.205 |   -0.025 | 
     | test_pe/test_opt_reg_file/U22                   | S v -> Z v   | MUX2D0BWP40                     | 0.022 | 0.064 |   0.269 |    0.039 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.269 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.058 |       |  -0.125 |    0.105 | 
     | CTS_ccl_a_buf_00013                                |             | CKBD16BWP40                     | 0.058 | 0.002 |  -0.123 |    0.107 | 
     | CTS_ccl_a_buf_00013                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.059 | 0.066 |  -0.057 |    0.173 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.175 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.059 | 0.002 |  -0.055 |    0.175 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.078 | 0.084 |   0.029 |    0.259 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.078 | 0.001 |   0.030 |    0.260 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.001
  Arrival Time                  0.230
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.364 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.362 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.320 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.317 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.317 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.264 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.263 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.165 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.165 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.133 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.133 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.098 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.090 | 
     | sb_1b/U89                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.090 | 
     | sb_1b/U89                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.034 | 0.089 |   0.230 |   -0.001 | 
     | sb_1b/out_3_4_id1_reg_0_           |              | EDFQD0BWP40                     | 0.034 | 0.000 |   0.230 |   -0.001 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.106 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.107 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.168 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.170 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.245 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.245 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.002
  Arrival Time                  0.231
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.366 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.364 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.322 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.319 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.319 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.266 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.265 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.167 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.167 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.135 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.135 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.100 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.092 | 
     | sb_1b/U77                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.092 | 
     | sb_1b/U77                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.037 | 0.091 |   0.231 |   -0.002 | 
     | sb_1b/out_3_3_id1_reg_0_           |              | EDFQD0BWP40                     | 0.037 | 0.000 |   0.231 |   -0.002 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.108 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.109 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.170 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.172 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.247 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.247 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.001
  Arrival Time                  0.231
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.366 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.365 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.322 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.320 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.320 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.266 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.265 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.167 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.167 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.135 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.135 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.100 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.139 |   -0.094 | 
     | sb_1b/U83                          |              | MUX4D0BWP40                     | 0.045 | 0.006 |   0.139 |   -0.094 | 
     | sb_1b/U83                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.038 | 0.093 |   0.231 |   -0.001 | 
     | sb_1b/out_0_0_id1_reg_0_           |              | EDFQD0BWP40                     | 0.038 | 0.000 |   0.231 |   -0.001 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.108 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.109 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.170 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.173 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.247 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.248 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.001
  Arrival Time                  0.233
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.368 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.366 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.324 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.321 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.321 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.268 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.267 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.169 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.169 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.136 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.136 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.101 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.141 |   -0.093 | 
     | sb_1b/U91                          |              | MUX4D0BWP40                     | 0.045 | 0.008 |   0.141 |   -0.093 | 
     | sb_1b/U91                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.036 | 0.092 |   0.233 |   -0.001 | 
     | sb_1b/out_3_0_id1_reg_0_           |              | EDFQD0BWP40                     | 0.036 | 0.000 |   0.233 |   -0.001 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.110 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.111 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.172 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.174 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.248 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.249 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.002
  Arrival Time                  0.233
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.368 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.366 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.324 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.321 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.321 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.268 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.267 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.169 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.169 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.137 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.137 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.102 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.095 | 
     | sb_1b/U74                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.095 | 
     | sb_1b/U74                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.038 | 0.093 |   0.233 |   -0.002 | 
     | sb_1b/out_3_2_id1_reg_0_           |              | EDFQD0BWP40                     | 0.038 | 0.000 |   0.233 |   -0.002 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.110 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.111 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.172 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.174 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.249 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.249 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.003
  Arrival Time                  0.235
  Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.371 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.370 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.327 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.324 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.324 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.271 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.270 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.172 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.172 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.140 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.140 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.105 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.098 | 
     | sb_1b/U85                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.098 | 
     | sb_1b/U85                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.043 | 0.095 |   0.235 |   -0.003 | 
     | sb_1b/out_0_1_id1_reg_0_           |              | EDFQD0BWP40                     | 0.043 | 0.000 |   0.235 |   -0.003 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.113 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.114 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.175 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.177 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.252 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.253 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.005
  Arrival Time                  0.235
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.373 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.371 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.329 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.326 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.326 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.273 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.272 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.174 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.174 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.141 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.141 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.106 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.139 |   -0.100 | 
     | sb_1b/U81                          |              | MUX4D0BWP40                     | 0.045 | 0.006 |   0.139 |   -0.100 | 
     | sb_1b/U81                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.045 | 0.096 |   0.235 |   -0.005 | 
     | sb_1b/out_3_1_id1_reg_0_           |              | EDFQD0BWP40                     | 0.045 | 0.000 |   0.235 |   -0.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.115 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.116 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.177 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.179 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.253 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.254 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_3_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.023
  Arrival Time                  0.266
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.376 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.374 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.332 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.329 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.329 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.276 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.275 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.162 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.162 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.078 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.169 |   -0.074 | 
     | sb_wide/U123                       |              | AOI22D0BWP40                    | 0.125 | 0.004 |   0.169 |   -0.074 | 
     | sb_wide/U123                       | B2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.057 |   0.225 |   -0.017 | 
     | sb_wide/U124                       |              | ND2D1BWP40                      | 0.031 | 0.000 |   0.225 |   -0.017 | 
     | sb_wide/U124                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.051 | 0.041 |   0.266 |    0.023 | 
     | sb_wide/out_3_4_id1_reg_15_        |              | DFQD2BWP40                      | 0.051 | 0.000 |   0.266 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.118 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |    0.119 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |    0.185 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.059 | 0.002 |  -0.056 |    0.187 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.066 | 0.077 |   0.021 |    0.264 | 
     | sb_wide/out_3_4_id1_reg_15_            |             | DFQD2BWP40   | 0.066 | 0.001 |   0.022 |    0.265 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.004
  Arrival Time                  0.240
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.378 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.376 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.334 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.331 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.331 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.277 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.276 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.178 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.178 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.146 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.146 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.111 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.104 | 
     | sb_1b/U79                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.104 | 
     | sb_1b/U79                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.047 | 0.100 |   0.240 |   -0.004 | 
     | sb_1b/out_0_3_id1_reg_0_           |              | EDFQD0BWP40                     | 0.047 | 0.000 |   0.240 |   -0.004 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.119 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.120 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.181 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.184 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.258 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.259 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.005
  Arrival Time                  0.239
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.378 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.376 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.334 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.331 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.331 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.277 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.277 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.178 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.178 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.146 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.146 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.111 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.104 | 
     | sb_1b/U93                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.104 | 
     | sb_1b/U93                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.048 | 0.100 |   0.239 |   -0.005 | 
     | sb_1b/out_0_2_id1_reg_0_           |              | EDFQD0BWP40                     | 0.048 | 0.000 |   0.239 |   -0.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.119 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.120 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.182 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.184 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.258 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.260 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_2_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.033
  Arrival Time                  0.279
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.379 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.377 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.335 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.332 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.332 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.278 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.278 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.164 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.164 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.080 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.169 |   -0.076 | 
     | sb_wide/U200                       |              | AOI22D0BWP40                    | 0.125 | 0.004 |   0.169 |   -0.076 | 
     | sb_wide/U200                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.044 | 0.051 |   0.220 |   -0.025 | 
     | sb_wide/U201                       |              | ND2D1BWP40                      | 0.044 | 0.000 |   0.220 |   -0.025 | 
     | sb_wide/U201                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.075 | 0.057 |   0.278 |    0.033 | 
     | sb_wide/out_2_4_id1_reg_15_        |              | DFQD2BWP40                      | 0.075 | 0.001 |   0.279 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.120 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |    0.122 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |    0.188 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.003 |  -0.054 |    0.191 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.085 |   0.031 |    0.276 | 
     | sb_wide/out_2_4_id1_reg_15_            |             | DFQD2BWP40   | 0.080 | 0.000 |   0.031 |    0.276 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_3_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.032
= Required Time                 0.021
  Arrival Time                  0.268
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.380 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.379 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.336 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.334 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.334 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.280 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.279 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.068 | 0.113 |   0.081 |   -0.166 | 
     | test_pe/U46                        |              | OAI21D2BWP40                    | 0.068 | 0.000 |   0.081 |   -0.166 | 
     | test_pe/U46                        | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.125 | 0.084 |   0.165 |   -0.082 | 
     | test_pe                            | res[15] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.170 |   -0.077 | 
     | sb_wide/U79                        |              | AOI22D0BWP40                    | 0.125 | 0.005 |   0.170 |   -0.077 | 
     | sb_wide/U79                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.039 | 0.050 |   0.219 |   -0.028 | 
     | sb_wide/U80                        |              | ND2D1BWP40                      | 0.039 | 0.000 |   0.219 |   -0.028 | 
     | sb_wide/U80                        | A2 ^ -> ZN v | ND2D1BWP40                      | 0.068 | 0.049 |   0.268 |    0.021 | 
     | sb_wide/out_3_0_id1_reg_15_        |              | DFQD2BWP40                      | 0.068 | 0.000 |   0.268 |    0.021 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.122 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |    0.123 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |    0.189 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.003 |  -0.054 |    0.192 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.064 | 0.076 |   0.022 |    0.269 | 
     | sb_wide/out_3_0_id1_reg_15_            |             | DFQD2BWP40   | 0.064 | 0.001 |   0.023 |    0.269 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.015
+ Hold                         -0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                -0.007
  Arrival Time                  0.240
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.380 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.379 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.337 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.334 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.334 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.280 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.279 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.066 |   -0.181 | 
     | test_pe/U17                        |              | CKND1BWP40                      | 0.015 | 0.000 |   0.066 |   -0.181 | 
     | test_pe/U17                        | I v -> ZN ^  | CKND1BWP40                      | 0.048 | 0.032 |   0.098 |   -0.149 | 
     | test_pe/U223                       |              | AOI21D8BWP40                    | 0.048 | 0.000 |   0.098 |   -0.149 | 
     | test_pe/U223                       | A2 ^ -> ZN v | AOI21D8BWP40                    | 0.043 | 0.035 |   0.133 |   -0.114 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.140 |   -0.107 | 
     | sb_1b/U87                          |              | MUX4D0BWP40                     | 0.045 | 0.007 |   0.140 |   -0.107 | 
     | sb_1b/U87                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.057 | 0.100 |   0.240 |   -0.007 | 
     | sb_1b/out_0_4_id1_reg_0_           |              | EDFQD0BWP40                     | 0.057 | 0.000 |   0.240 |   -0.007 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.058 |       |  -0.125 |    0.122 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.058 | 0.001 |  -0.124 |    0.123 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.061 |  -0.062 |    0.184 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.002 |  -0.060 |    0.187 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.084 | 0.074 |   0.014 |    0.261 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.084 | 0.001 |   0.015 |    0.262 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_1_4_id1_reg_11_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q      (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.009
= Required Time                 0.066
  Arrival Time                  0.347
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.040 |       |  -0.134 |   -0.415 | 
     | CTS_ccl_a_buf_00013                |              | CKBD16BWP40                     | 0.040 | 0.002 |  -0.132 |   -0.413 | 
     | CTS_ccl_a_buf_00013                | I ^ -> Z ^   | CKBD16BWP40                     | 0.041 | 0.042 |  -0.090 |   -0.371 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.087 |   -0.368 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD8BWP40                    | 0.041 | 0.003 |  -0.087 |   -0.368 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD8BWP40                    | 0.042 | 0.054 |  -0.033 |   -0.314 | 
     | test_pe/op_code_reg_9_             |              | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.032 |   -0.313 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.040 | 0.113 |   0.081 |   -0.200 | 
     | test_pe/U204                       |              | CKND2BWP40                      | 0.040 | 0.000 |   0.081 |   -0.200 | 
     | test_pe/U204                       | I v -> ZN ^  | CKND2BWP40                      | 0.158 | 0.098 |   0.179 |   -0.102 | 
     | test_pe/U52                        |              | IAO22D2BWP40                    | 0.158 | 0.003 |   0.182 |   -0.099 | 
     | test_pe/U52                        | B2 ^ -> ZN v | IAO22D2BWP40                    | 0.056 | 0.090 |   0.273 |   -0.008 | 
     | test_pe                            | res[11] v    | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.275 |   -0.006 | 
     | sb_wide/U894                       |              | AOI22D0BWP40                    | 0.056 | 0.002 |   0.275 |   -0.006 | 
     | sb_wide/U894                       | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.038 | 0.037 |   0.312 |    0.031 | 
     | sb_wide/U895                       |              | ND2D1BWP40                      | 0.038 | 0.000 |   0.312 |    0.031 | 
     | sb_wide/U895                       | A2 ^ -> ZN v | ND2D1BWP40                      | 0.041 | 0.035 |   0.347 |    0.066 | 
     | sb_wide/out_1_4_id1_reg_11_        |              | DFQD2BWP40                      | 0.041 | 0.000 |   0.347 |    0.066 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |    0.156 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.058 | 0.001 |  -0.124 |    0.157 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.061 |  -0.062 |    0.219 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.004 |  -0.058 |    0.223 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.087 |   0.029 |    0.310 | 
     | sb_wide/out_1_4_id1_reg_11_            |             | DFQD2BWP40   | 0.100 | 0.000 |   0.030 |    0.311 | 
     +----------------------------------------------------------------------------------------------------------+ 

