<h1 align="center">Hi 👋, I'm Nishant Kumar Jha</h1>
<h3 align="center">Final-Year ECE Undergrad | VLSI Frontend Enthusiast | RTL | DFT | STA</h3>

<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app" target="_blank">
    <img src="https://img.shields.io/badge/Portfolio-Live-blue?style=for-the-badge&logo=google-chrome" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-Nishant--Jha-blue?style=for-the-badge&logo=linkedin" />
  </a>
 <a href="https://mail.google.com/mail/?view=cm&fs=1&to=jhanishant0123@gmail.com" target="_blank">
  <img src="https://img.shields.io/badge/Email-Contact-green?style=for-the-badge&logo=gmail" />
</a>

</p>

---
<!-- 🎯 Fancy Banner Header -->
<p align="center">
  <img src="./banner.png.png" alt="VLSI Banner" width="100%" />
</p>



## 🧠 About Me

🎓 Final-year B.Tech in Electronics & Communication Engineering  
🏛️ Guru Ghasidas Vishwavidyalaya, Bilaspur    
💡 VLSI-Driven | RTL-Focused | ASIC Design/Verification  

🔍 Passionate about:
- RTL Design, FSMs, STA, FIFO Architecture
- SRAM/RAM Design using Cadence
- Verilog System Modeling and Verification

🛠️ Tools of the Trade:
**Xilinx Vivado**, **Cadence Virtuoso**, **ModelSim**, **GTKWave**, **NI Multisim**

---

## 🚀 Highlight Projects

### 🔹 5-Stage Pipelined RISC-V CPU (RV32I)
- Hazard detection & forwarding logic
- Improved throughput by **35%**
- Simulated 5 core module along with its testbenches | 100% functional coverage  
➡️ [View Project](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

### 🔹 64-bit SRAM Memory Design
- Built with 6T cell in Cadence Virtuoso
- Full DRC/LVS-verified schematic + layout
- Simulated power, delay & noise margin

### 🔹 FIFO Design (Sync + Async)
- Optimized FIFO depth via system analysis
- Handled metastability and domain crossing
- Verified data integrity with waveform debugging

### 🔹 Dual/Single-Port RAM
- Designed in Verilog, simulated in Vivado
- Validated under various functional scenarios

---

## 💻 Technical Skills

| Area               | Tools & Technologies                                                                 |
|--------------------|---------------------------------------------------------------------------------------|
| 🧠 HDL Languages    | Verilog, basic SystemVerilog                                                         |
| 🧰 VLSI Tools       | Xilinx Vivado, Cadence Virtuoso, GTKWave, ModelSim, NI Multisim                      |
| 🏗️ Core Concepts   | FSMs, RTL Design, FIFO, SRAM, DFT, Static Timing Analysis                            |
| 💻 Programming      | C, C++, Python                                                                       |
| 🌐 Extras           | Git, Markdown, Linux(Basics), HTML/CSS (for personal projects)                          |

---


<h2>📊 GitHub Stats</h2>

<p align="left">
  <img src="https://github-readme-streak-stats.herokuapp.com?user=jhanishant0123&theme=dark" height="150" />
</p>
  <br />
<img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=yellowish" alt="GitHub Stats" />
  <br />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=jhanishant0123&layout=compact&theme=dark" alt="Top Languages" />
</p>




---
## 📊 Contribution Graph

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=jhanishant0123&theme=react-dark&hide_border=true" />
</p>

---

## 🏅 Profile Trophies

<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=jhanishant0123&theme=onedark&row=1&column=6" />
</p>

## 🔗 Explore More

- 📂 [My GitHub Projects](https://github.com/jhanishant0123?tab=repositories)  
- 📄 [Resume (View/Download)](https://drive.google.com/file/d/1NJPo7Qt06sDi8CZutqz6FoHfZTJdDD3u/view?usp=sharing)  
- 🌐 [Personal Portfolio Website](https://nishant-jha-portfolio.lovable.app/)

</p>
  <img src="https://komarev.com/ghpvc/?username=jhanishant0123&style=flat-square&color=0e75b6" alt="Profile Views" />
</p>



---<h3 align="left">Support:</h3>
<p><a href="https://www.buymeacoffee.com/Jha_Nishant"> <img align="left" src="https://cdn.buymeacoffee.com/buttons/v2/default-yellow.png" height="50" width="210" alt="Jha_Nishant" /></a></p><br><br>


> 🚀 *“Great chips come from clean code and clear timing.” – Nishant Jha*
