$comment
	File created using the following command:
		vcd file Panel_Fabrica.msim.vcd -direction
$end
$date
	Thu Feb 27 16:54:37 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Panel_Fabrica_vlg_vec_tst $end
$var reg 1 ! silo_a $end
$var reg 1 " silo_b $end
$var wire 1 # alarma $end
$var wire 1 $ luz_c $end
$var wire 1 % luz_d $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - luz_c~output_o $end
$var wire 1 . luz_d~output_o $end
$var wire 1 / alarma~output_o $end
$var wire 1 0 silo_a~input_o $end
$var wire 1 1 silo_b~input_o $end
$var wire 1 2 process_0~0_combout $end
$var wire 1 3 process_0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
1%
x&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
12
03
$end
#40000
1!
10
0&
13
0.
0/
0%
0#
#80000
0!
00
1&
03
1.
1/
1%
1#
#200000
1"
11
0&
13
0.
0/
0%
0#
#380000
0"
01
1&
03
1.
1/
1%
1#
#480000
1!
1"
10
11
0&
13
02
0.
0/
0-
0%
0#
0$
#590000
0!
0"
00
01
1&
03
12
1.
1/
1-
1%
1#
1$
#680000
1!
10
0&
13
0.
0/
0%
0#
#710000
0!
00
1&
03
1.
1/
1%
1#
#770000
1"
11
0&
13
0.
0/
0%
0#
#840000
0"
01
1&
03
1.
1/
1%
1#
#1000000
