Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cbbbf05b556d46ac8dc42fad21debae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/top.sv:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd0' [C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/datapath.sv:117]
WARNING: [VRFC 10-3823] variable 'PCSrc' might have multiple concurrent drivers [C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/datapath.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/ALUDec.sv" Line 3. Module ALUDec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/ALUDec.sv" Line 3. Module ALUDec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv" Line 2. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.flopr(N=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mux4(N=1)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.flopr(N=165)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.flopr(N=144)
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.flopr(N=104)
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.hazardUnit
Compiling module xil_defaultlib.datapath
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.5,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
