Version 3.2 HI-TECH Software Intermediate Code
"1421 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1827.h
[s S79 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S79 . PS0 PS1 PS2 PSA TMR0SE TMR0CS INTEDG nWPUEN ]
"1431
[s S80 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S80 . PS . T0SE T0CS ]
"1420
[u S78 `S79 1 `S80 1 ]
[n S78 . . . ]
"1438
[v _OPTION_REGbits `VS78 ~T0 @X0 0 e@149 ]
"341
[s S27 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S27 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"351
[s S28 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S28 . . T0IF . T0IE ]
"340
[u S26 `S27 1 `S28 1 ]
[n S26 . . . ]
"358
[v _INTCONbits `VS26 ~T0 @X0 0 e@11 ]
"778
[s S48 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S48 . TMR1ON . nT1SYNC T1OSCEN T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
"788
[s S49 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S49 . . T1CKPS TMR1CS ]
"777
[u S47 `S48 1 `S49 1 ]
[n S47 . . . ]
"794
[v _T1CONbits `VS47 ~T0 @X0 0 e@24 ]
"753
[v _TMR1H `Vuc ~T0 @X0 0 e@23 ]
"734
[v _TMR1L `Vuc ~T0 @X0 0 e@22 ]
"1246
[s S71 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S71 . TMR1IE TMR2IE CCP1IE SSP1IE TXIE RCIE ADIE TMR1GIE ]
"1245
[u S70 `S71 1 ]
[n S70 . . ]
"1257
[v _PIE1bits `VS70 ~T0 @X0 0 e@145 ]
"1923
[s S103 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S103 . ADPREF0 ADPREF1 ADNREF . ADCS0 ADCS1 ADCS2 ADFM ]
"1933
[s S104 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S104 . ADPREF . ADCS ]
"1922
[u S102 `S103 1 `S104 1 ]
[n S102 . . . ]
"1939
[v _ADCON1bits `VS102 ~T0 @X0 0 e@158 ]
"2398
[v _FVRCON `Vuc ~T0 @X0 0 e@279 ]
"1844
[s S99 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S99 . ADON GO_nDONE CHS0 CHS1 CHS2 CHS3 CHS4 ]
"1853
[s S100 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S100 . . ADGO CHS ]
"1858
[s S101 :1 `uc 1 :1 `uc 1 ]
[n S101 . . GO ]
"1843
[u S98 `S99 1 `S100 1 `S101 1 ]
[n S98 . . . . ]
"1863
[v _ADCON0bits `VS98 ~T0 @X0 0 e@157 ]
[v F2764 `(v ~T0 @X0 1 tf1`ul ]
"154 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic.h
[v __delay `JF2764 ~T0 @X0 0 e ]
[p i __delay ]
"1794 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1827.h
[v _ADRES `Vus ~T0 @X0 0 e@155 ]
"72 C:\Program Files (x86)\Microchip\xc8\v1.33\include\My_header_16F.h
[s S362 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . press long_hold_1 long_hold_2 long_hold_3 pressing long_holding_1 long_holding_2 long_holding_3 ]
"69
[u S361 `uc 1 `S362 1 ]
[n S361 . flags flag ]
"66
[s S360 `ui 1 `S361 1 ]
[n S360 button cnt_sw . ]
"104
[s S378 `*uc 1 `uc 1 `uc 1 `uc 1 ]
[n S378 ringbuf buf size head tail ]
"7268 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1827.h
[v _SPEN `Vb ~T0 @X0 0 e@3311 ]
"3230
[v _RCSTA `Vuc ~T0 @X0 0 e@413 ]
"6690
[v _BRG16 `Vb ~T0 @X0 0 e@3323 ]
"3198
[v _SPBRGH `Vuc ~T0 @X0 0 e@412 ]
"3149
[v _SPBRGL `Vuc ~T0 @X0 0 e@411 ]
"3291
[v _TXSTA `Vuc ~T0 @X0 0 e@414 ]
"7512
[v _TXIE `Vb ~T0 @X0 0 e@1164 ]
"7514
[v _TXIF `Vb ~T0 @X0 0 e@140 ]
"3115
[v _TXREG `Vuc ~T0 @X0 0 e@410 ]
"3935
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@534 ]
"3611
[v _SSP1STAT `Vuc ~T0 @X0 0 e@532 ]
"3732
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@533 ]
"3537
[v _SSP1ADD `Vuc ~T0 @X0 0 e@530 ]
"7310
[v _SSP1IF `Vb ~T0 @X0 0 e@139 ]
"6682
[v _BCL1IF `Vb ~T0 @X0 0 e@147 ]
"3946
[s S213 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S213 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"3945
[u S212 `S213 1 ]
[n S212 . . ]
"3957
[v _SSP1CON2bits `VS212 ~T0 @X0 0 e@534 ]
"3500
[v _SSP1BUF `Vuc ~T0 @X0 0 e@529 ]
"7246
[v _RCIF `Vb ~T0 @X0 0 e@141 ]
"3096
[v _RCREG `Vuc ~T0 @X0 0 e@409 ]
"7432
[v _TMR1IF `Vb ~T0 @X0 0 e@136 ]
"7052
[v _LATB0 `Vb ~T0 @X0 0 e@2152 ]
"7210
[v _RA0 `Vb ~T0 @X0 0 e@96 ]
"7212
[v _RA1 `Vb ~T0 @X0 0 e@97 ]
"38 PIC16F1827-I2C_LCD_RTC01.c
[v _display `(v ~T0 @X0 0 ef ]
[p mainexit ]
"1662 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1827.h
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"1415
[v _OPTION_REG `Vuc ~T0 @X0 0 e@149 ]
"2795
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"2846
[v _ANSELB `Vuc ~T0 @X0 0 e@397 ]
"1118
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"1179
[v _TRISB `Vuc ~T0 @X0 0 e@141 ]
"3431
[v _WPUB `Vuc ~T0 @X0 0 e@525 ]
"412
[v _PORTA `Vuc ~T0 @X0 0 e@12 ]
"473
[v _PORTB `Vuc ~T0 @X0 0 e@13 ]
"2721
[s S138 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S138 . CCP1SEL P1CSEL P1DSEL CCP2SEL P2BSEL SS1SEL SDO1SEL RXDTSEL ]
"2720
[u S137 `S138 1 ]
[n S137 . . ]
"2732
[v _APFCON0bits `VS137 ~T0 @X0 0 e@285 ]
"2782
[s S140 :1 `uc 1 ]
[n S140 . TXCKSEL ]
"2781
[u S139 `S140 1 ]
[n S139 . . ]
"2786
[v _APFCON1bits `VS139 ~T0 @X0 0 e@286 ]
"772
[v _T1CON `Vuc ~T0 @X0 0 e@24 ]
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic16f1827.h: 47: extern volatile unsigned char INDF0 @ 0x000;
"49 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic16f1827.h
[; ;pic16f1827.h: 49: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1827.h: 52: typedef union {
[; ;pic16f1827.h: 53: struct {
[; ;pic16f1827.h: 54: unsigned INDF0 :8;
[; ;pic16f1827.h: 55: };
[; ;pic16f1827.h: 56: } INDF0bits_t;
[; ;pic16f1827.h: 57: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1827.h: 66: extern volatile unsigned char INDF1 @ 0x001;
"68
[; ;pic16f1827.h: 68: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1827.h: 71: typedef union {
[; ;pic16f1827.h: 72: struct {
[; ;pic16f1827.h: 73: unsigned INDF1 :8;
[; ;pic16f1827.h: 74: };
[; ;pic16f1827.h: 75: } INDF1bits_t;
[; ;pic16f1827.h: 76: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1827.h: 85: extern volatile unsigned char PCL @ 0x002;
"87
[; ;pic16f1827.h: 87: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1827.h: 90: typedef union {
[; ;pic16f1827.h: 91: struct {
[; ;pic16f1827.h: 92: unsigned PCL :8;
[; ;pic16f1827.h: 93: };
[; ;pic16f1827.h: 94: } PCLbits_t;
[; ;pic16f1827.h: 95: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1827.h: 104: extern volatile unsigned char STATUS @ 0x003;
"106
[; ;pic16f1827.h: 106: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1827.h: 109: typedef union {
[; ;pic16f1827.h: 110: struct {
[; ;pic16f1827.h: 111: unsigned C :1;
[; ;pic16f1827.h: 112: unsigned DC :1;
[; ;pic16f1827.h: 113: unsigned Z :1;
[; ;pic16f1827.h: 114: unsigned nPD :1;
[; ;pic16f1827.h: 115: unsigned nTO :1;
[; ;pic16f1827.h: 116: };
[; ;pic16f1827.h: 117: struct {
[; ;pic16f1827.h: 118: unsigned CARRY :1;
[; ;pic16f1827.h: 119: };
[; ;pic16f1827.h: 120: struct {
[; ;pic16f1827.h: 121: unsigned :2;
[; ;pic16f1827.h: 122: unsigned ZERO :1;
[; ;pic16f1827.h: 123: };
[; ;pic16f1827.h: 124: } STATUSbits_t;
[; ;pic16f1827.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1827.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1827.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1827.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1827.h: 172: typedef union {
[; ;pic16f1827.h: 173: struct {
[; ;pic16f1827.h: 174: unsigned FSR0L :8;
[; ;pic16f1827.h: 175: };
[; ;pic16f1827.h: 176: } FSR0Lbits_t;
[; ;pic16f1827.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1827.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1827.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1827.h: 191: typedef union {
[; ;pic16f1827.h: 192: struct {
[; ;pic16f1827.h: 193: unsigned FSR0H :8;
[; ;pic16f1827.h: 194: };
[; ;pic16f1827.h: 195: } FSR0Hbits_t;
[; ;pic16f1827.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1827.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1827.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1827.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1827.h: 213: typedef union {
[; ;pic16f1827.h: 214: struct {
[; ;pic16f1827.h: 215: unsigned FSR1L :8;
[; ;pic16f1827.h: 216: };
[; ;pic16f1827.h: 217: } FSR1Lbits_t;
[; ;pic16f1827.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1827.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1827.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1827.h: 232: typedef union {
[; ;pic16f1827.h: 233: struct {
[; ;pic16f1827.h: 234: unsigned FSR1H :8;
[; ;pic16f1827.h: 235: };
[; ;pic16f1827.h: 236: } FSR1Hbits_t;
[; ;pic16f1827.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1827.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1827.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1827.h: 251: typedef union {
[; ;pic16f1827.h: 252: struct {
[; ;pic16f1827.h: 253: unsigned BSR0 :1;
[; ;pic16f1827.h: 254: unsigned BSR1 :1;
[; ;pic16f1827.h: 255: unsigned BSR2 :1;
[; ;pic16f1827.h: 256: unsigned BSR3 :1;
[; ;pic16f1827.h: 257: unsigned BSR4 :1;
[; ;pic16f1827.h: 258: };
[; ;pic16f1827.h: 259: struct {
[; ;pic16f1827.h: 260: unsigned BSR :5;
[; ;pic16f1827.h: 261: };
[; ;pic16f1827.h: 262: } BSRbits_t;
[; ;pic16f1827.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1827.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1827.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1827.h: 302: typedef union {
[; ;pic16f1827.h: 303: struct {
[; ;pic16f1827.h: 304: unsigned WREG0 :8;
[; ;pic16f1827.h: 305: };
[; ;pic16f1827.h: 306: } WREGbits_t;
[; ;pic16f1827.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1827.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1827.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1827.h: 321: typedef union {
[; ;pic16f1827.h: 322: struct {
[; ;pic16f1827.h: 323: unsigned PCLATH :7;
[; ;pic16f1827.h: 324: };
[; ;pic16f1827.h: 325: } PCLATHbits_t;
[; ;pic16f1827.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1827.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1827.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1827.h: 340: typedef union {
[; ;pic16f1827.h: 341: struct {
[; ;pic16f1827.h: 342: unsigned IOCIF :1;
[; ;pic16f1827.h: 343: unsigned INTF :1;
[; ;pic16f1827.h: 344: unsigned TMR0IF :1;
[; ;pic16f1827.h: 345: unsigned IOCIE :1;
[; ;pic16f1827.h: 346: unsigned INTE :1;
[; ;pic16f1827.h: 347: unsigned TMR0IE :1;
[; ;pic16f1827.h: 348: unsigned PEIE :1;
[; ;pic16f1827.h: 349: unsigned GIE :1;
[; ;pic16f1827.h: 350: };
[; ;pic16f1827.h: 351: struct {
[; ;pic16f1827.h: 352: unsigned :2;
[; ;pic16f1827.h: 353: unsigned T0IF :1;
[; ;pic16f1827.h: 354: unsigned :2;
[; ;pic16f1827.h: 355: unsigned T0IE :1;
[; ;pic16f1827.h: 356: };
[; ;pic16f1827.h: 357: } INTCONbits_t;
[; ;pic16f1827.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1827.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1827.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1827.h: 417: typedef union {
[; ;pic16f1827.h: 418: struct {
[; ;pic16f1827.h: 419: unsigned RA0 :1;
[; ;pic16f1827.h: 420: unsigned RA1 :1;
[; ;pic16f1827.h: 421: unsigned RA2 :1;
[; ;pic16f1827.h: 422: unsigned RA3 :1;
[; ;pic16f1827.h: 423: unsigned RA4 :1;
[; ;pic16f1827.h: 424: unsigned RA5 :1;
[; ;pic16f1827.h: 425: unsigned RA6 :1;
[; ;pic16f1827.h: 426: unsigned RA7 :1;
[; ;pic16f1827.h: 427: };
[; ;pic16f1827.h: 428: } PORTAbits_t;
[; ;pic16f1827.h: 429: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1827.h: 473: extern volatile unsigned char PORTB @ 0x00D;
"475
[; ;pic16f1827.h: 475: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1827.h: 478: typedef union {
[; ;pic16f1827.h: 479: struct {
[; ;pic16f1827.h: 480: unsigned RB0 :1;
[; ;pic16f1827.h: 481: unsigned RB1 :1;
[; ;pic16f1827.h: 482: unsigned RB2 :1;
[; ;pic16f1827.h: 483: unsigned RB3 :1;
[; ;pic16f1827.h: 484: unsigned RB4 :1;
[; ;pic16f1827.h: 485: unsigned RB5 :1;
[; ;pic16f1827.h: 486: unsigned RB6 :1;
[; ;pic16f1827.h: 487: unsigned RB7 :1;
[; ;pic16f1827.h: 488: };
[; ;pic16f1827.h: 489: } PORTBbits_t;
[; ;pic16f1827.h: 490: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1827.h: 534: extern volatile unsigned char PIR1 @ 0x011;
"536
[; ;pic16f1827.h: 536: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1827.h: 539: typedef union {
[; ;pic16f1827.h: 540: struct {
[; ;pic16f1827.h: 541: unsigned TMR1IF :1;
[; ;pic16f1827.h: 542: unsigned TMR2IF :1;
[; ;pic16f1827.h: 543: unsigned CCP1IF :1;
[; ;pic16f1827.h: 544: unsigned SSP1IF :1;
[; ;pic16f1827.h: 545: unsigned TXIF :1;
[; ;pic16f1827.h: 546: unsigned RCIF :1;
[; ;pic16f1827.h: 547: unsigned ADIF :1;
[; ;pic16f1827.h: 548: unsigned TMR1GIF :1;
[; ;pic16f1827.h: 549: };
[; ;pic16f1827.h: 550: } PIR1bits_t;
[; ;pic16f1827.h: 551: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1827.h: 595: extern volatile unsigned char PIR2 @ 0x012;
"597
[; ;pic16f1827.h: 597: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1827.h: 600: typedef union {
[; ;pic16f1827.h: 601: struct {
[; ;pic16f1827.h: 602: unsigned CCP2IF :1;
[; ;pic16f1827.h: 603: unsigned :2;
[; ;pic16f1827.h: 604: unsigned BCL1IF :1;
[; ;pic16f1827.h: 605: unsigned EEIF :1;
[; ;pic16f1827.h: 606: unsigned C1IF :1;
[; ;pic16f1827.h: 607: unsigned C2IF :1;
[; ;pic16f1827.h: 608: unsigned OSFIF :1;
[; ;pic16f1827.h: 609: };
[; ;pic16f1827.h: 610: } PIR2bits_t;
[; ;pic16f1827.h: 611: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1827.h: 645: extern volatile unsigned char PIR3 @ 0x013;
"647
[; ;pic16f1827.h: 647: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1827.h: 650: typedef union {
[; ;pic16f1827.h: 651: struct {
[; ;pic16f1827.h: 652: unsigned :1;
[; ;pic16f1827.h: 653: unsigned TMR4IF :1;
[; ;pic16f1827.h: 654: unsigned :1;
[; ;pic16f1827.h: 655: unsigned TMR6IF :1;
[; ;pic16f1827.h: 656: unsigned CCP3IF :1;
[; ;pic16f1827.h: 657: unsigned CCP4IF :1;
[; ;pic16f1827.h: 658: };
[; ;pic16f1827.h: 659: } PIR3bits_t;
[; ;pic16f1827.h: 660: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1827.h: 684: extern volatile unsigned char PIR4 @ 0x014;
"686
[; ;pic16f1827.h: 686: asm("PIR4 equ 014h");
[; <" PIR4 equ 014h ;# ">
[; ;pic16f1827.h: 689: typedef union {
[; ;pic16f1827.h: 690: struct {
[; ;pic16f1827.h: 691: unsigned SSP2IF :1;
[; ;pic16f1827.h: 692: unsigned BCL2IF :1;
[; ;pic16f1827.h: 693: };
[; ;pic16f1827.h: 694: } PIR4bits_t;
[; ;pic16f1827.h: 695: extern volatile PIR4bits_t PIR4bits @ 0x014;
[; ;pic16f1827.h: 709: extern volatile unsigned char TMR0 @ 0x015;
"711
[; ;pic16f1827.h: 711: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1827.h: 714: typedef union {
[; ;pic16f1827.h: 715: struct {
[; ;pic16f1827.h: 716: unsigned TMR0 :8;
[; ;pic16f1827.h: 717: };
[; ;pic16f1827.h: 718: } TMR0bits_t;
[; ;pic16f1827.h: 719: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1827.h: 728: extern volatile unsigned short TMR1 @ 0x016;
"730
[; ;pic16f1827.h: 730: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1827.h: 734: extern volatile unsigned char TMR1L @ 0x016;
"736
[; ;pic16f1827.h: 736: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1827.h: 739: typedef union {
[; ;pic16f1827.h: 740: struct {
[; ;pic16f1827.h: 741: unsigned TMR1L :8;
[; ;pic16f1827.h: 742: };
[; ;pic16f1827.h: 743: } TMR1Lbits_t;
[; ;pic16f1827.h: 744: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1827.h: 753: extern volatile unsigned char TMR1H @ 0x017;
"755
[; ;pic16f1827.h: 755: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1827.h: 758: typedef union {
[; ;pic16f1827.h: 759: struct {
[; ;pic16f1827.h: 760: unsigned TMR1H :8;
[; ;pic16f1827.h: 761: };
[; ;pic16f1827.h: 762: } TMR1Hbits_t;
[; ;pic16f1827.h: 763: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1827.h: 772: extern volatile unsigned char T1CON @ 0x018;
"774
[; ;pic16f1827.h: 774: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1827.h: 777: typedef union {
[; ;pic16f1827.h: 778: struct {
[; ;pic16f1827.h: 779: unsigned TMR1ON :1;
[; ;pic16f1827.h: 780: unsigned :1;
[; ;pic16f1827.h: 781: unsigned nT1SYNC :1;
[; ;pic16f1827.h: 782: unsigned T1OSCEN :1;
[; ;pic16f1827.h: 783: unsigned T1CKPS0 :1;
[; ;pic16f1827.h: 784: unsigned T1CKPS1 :1;
[; ;pic16f1827.h: 785: unsigned TMR1CS0 :1;
[; ;pic16f1827.h: 786: unsigned TMR1CS1 :1;
[; ;pic16f1827.h: 787: };
[; ;pic16f1827.h: 788: struct {
[; ;pic16f1827.h: 789: unsigned :4;
[; ;pic16f1827.h: 790: unsigned T1CKPS :2;
[; ;pic16f1827.h: 791: unsigned TMR1CS :2;
[; ;pic16f1827.h: 792: };
[; ;pic16f1827.h: 793: } T1CONbits_t;
[; ;pic16f1827.h: 794: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1827.h: 843: extern volatile unsigned char T1GCON @ 0x019;
"845
[; ;pic16f1827.h: 845: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1827.h: 848: typedef union {
[; ;pic16f1827.h: 849: struct {
[; ;pic16f1827.h: 850: unsigned T1GSS0 :1;
[; ;pic16f1827.h: 851: unsigned T1GSS1 :1;
[; ;pic16f1827.h: 852: unsigned T1GVAL :1;
[; ;pic16f1827.h: 853: unsigned T1GGO :1;
[; ;pic16f1827.h: 854: unsigned T1GSPM :1;
[; ;pic16f1827.h: 855: unsigned T1GTM :1;
[; ;pic16f1827.h: 856: unsigned T1GPOL :1;
[; ;pic16f1827.h: 857: unsigned TMR1GE :1;
[; ;pic16f1827.h: 858: };
[; ;pic16f1827.h: 859: struct {
[; ;pic16f1827.h: 860: unsigned T1GSS :2;
[; ;pic16f1827.h: 861: };
[; ;pic16f1827.h: 862: } T1GCONbits_t;
[; ;pic16f1827.h: 863: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1827.h: 912: extern volatile unsigned char TMR2 @ 0x01A;
"914
[; ;pic16f1827.h: 914: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1827.h: 917: typedef union {
[; ;pic16f1827.h: 918: struct {
[; ;pic16f1827.h: 919: unsigned TMR2 :8;
[; ;pic16f1827.h: 920: };
[; ;pic16f1827.h: 921: } TMR2bits_t;
[; ;pic16f1827.h: 922: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1827.h: 931: extern volatile unsigned char PR2 @ 0x01B;
"933
[; ;pic16f1827.h: 933: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1827.h: 936: typedef union {
[; ;pic16f1827.h: 937: struct {
[; ;pic16f1827.h: 938: unsigned PR2 :8;
[; ;pic16f1827.h: 939: };
[; ;pic16f1827.h: 940: } PR2bits_t;
[; ;pic16f1827.h: 941: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1827.h: 950: extern volatile unsigned char T2CON @ 0x01C;
"952
[; ;pic16f1827.h: 952: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1827.h: 955: typedef union {
[; ;pic16f1827.h: 956: struct {
[; ;pic16f1827.h: 957: unsigned T2CKPS0 :1;
[; ;pic16f1827.h: 958: unsigned T2CKPS1 :1;
[; ;pic16f1827.h: 959: unsigned TMR2ON :1;
[; ;pic16f1827.h: 960: unsigned T2OUTPS0 :1;
[; ;pic16f1827.h: 961: unsigned T2OUTPS1 :1;
[; ;pic16f1827.h: 962: unsigned T2OUTPS2 :1;
[; ;pic16f1827.h: 963: unsigned T2OUTPS3 :1;
[; ;pic16f1827.h: 964: };
[; ;pic16f1827.h: 965: struct {
[; ;pic16f1827.h: 966: unsigned T2CKPS :2;
[; ;pic16f1827.h: 967: unsigned :1;
[; ;pic16f1827.h: 968: unsigned T2OUTPS :4;
[; ;pic16f1827.h: 969: };
[; ;pic16f1827.h: 970: } T2CONbits_t;
[; ;pic16f1827.h: 971: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1827.h: 1020: extern volatile unsigned char CPSCON0 @ 0x01E;
"1022
[; ;pic16f1827.h: 1022: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16f1827.h: 1025: typedef union {
[; ;pic16f1827.h: 1026: struct {
[; ;pic16f1827.h: 1027: unsigned T0XCS :1;
[; ;pic16f1827.h: 1028: unsigned CPSOUT :1;
[; ;pic16f1827.h: 1029: unsigned CPSRNG0 :1;
[; ;pic16f1827.h: 1030: unsigned CPSRNG1 :1;
[; ;pic16f1827.h: 1031: unsigned :3;
[; ;pic16f1827.h: 1032: unsigned CPSON :1;
[; ;pic16f1827.h: 1033: };
[; ;pic16f1827.h: 1034: struct {
[; ;pic16f1827.h: 1035: unsigned :2;
[; ;pic16f1827.h: 1036: unsigned CPSRNG :2;
[; ;pic16f1827.h: 1037: };
[; ;pic16f1827.h: 1038: } CPSCON0bits_t;
[; ;pic16f1827.h: 1039: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16f1827.h: 1073: extern volatile unsigned char CPSCON1 @ 0x01F;
"1075
[; ;pic16f1827.h: 1075: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16f1827.h: 1078: typedef union {
[; ;pic16f1827.h: 1079: struct {
[; ;pic16f1827.h: 1080: unsigned CPSCH0 :1;
[; ;pic16f1827.h: 1081: unsigned CPSCH1 :1;
[; ;pic16f1827.h: 1082: unsigned CPSCH2 :1;
[; ;pic16f1827.h: 1083: unsigned CPSCH3 :1;
[; ;pic16f1827.h: 1084: };
[; ;pic16f1827.h: 1085: struct {
[; ;pic16f1827.h: 1086: unsigned CPSCH :4;
[; ;pic16f1827.h: 1087: };
[; ;pic16f1827.h: 1088: } CPSCON1bits_t;
[; ;pic16f1827.h: 1089: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16f1827.h: 1118: extern volatile unsigned char TRISA @ 0x08C;
"1120
[; ;pic16f1827.h: 1120: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1827.h: 1123: typedef union {
[; ;pic16f1827.h: 1124: struct {
[; ;pic16f1827.h: 1125: unsigned TRISA0 :1;
[; ;pic16f1827.h: 1126: unsigned TRISA1 :1;
[; ;pic16f1827.h: 1127: unsigned TRISA2 :1;
[; ;pic16f1827.h: 1128: unsigned TRISA3 :1;
[; ;pic16f1827.h: 1129: unsigned TRISA4 :1;
[; ;pic16f1827.h: 1130: unsigned TRISA5 :1;
[; ;pic16f1827.h: 1131: unsigned TRISA6 :1;
[; ;pic16f1827.h: 1132: unsigned TRISA7 :1;
[; ;pic16f1827.h: 1133: };
[; ;pic16f1827.h: 1134: } TRISAbits_t;
[; ;pic16f1827.h: 1135: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1827.h: 1179: extern volatile unsigned char TRISB @ 0x08D;
"1181
[; ;pic16f1827.h: 1181: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1827.h: 1184: typedef union {
[; ;pic16f1827.h: 1185: struct {
[; ;pic16f1827.h: 1186: unsigned TRISB0 :1;
[; ;pic16f1827.h: 1187: unsigned TRISB1 :1;
[; ;pic16f1827.h: 1188: unsigned TRISB2 :1;
[; ;pic16f1827.h: 1189: unsigned TRISB3 :1;
[; ;pic16f1827.h: 1190: unsigned TRISB4 :1;
[; ;pic16f1827.h: 1191: unsigned TRISB5 :1;
[; ;pic16f1827.h: 1192: unsigned TRISB6 :1;
[; ;pic16f1827.h: 1193: unsigned TRISB7 :1;
[; ;pic16f1827.h: 1194: };
[; ;pic16f1827.h: 1195: } TRISBbits_t;
[; ;pic16f1827.h: 1196: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1827.h: 1240: extern volatile unsigned char PIE1 @ 0x091;
"1242
[; ;pic16f1827.h: 1242: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1827.h: 1245: typedef union {
[; ;pic16f1827.h: 1246: struct {
[; ;pic16f1827.h: 1247: unsigned TMR1IE :1;
[; ;pic16f1827.h: 1248: unsigned TMR2IE :1;
[; ;pic16f1827.h: 1249: unsigned CCP1IE :1;
[; ;pic16f1827.h: 1250: unsigned SSP1IE :1;
[; ;pic16f1827.h: 1251: unsigned TXIE :1;
[; ;pic16f1827.h: 1252: unsigned RCIE :1;
[; ;pic16f1827.h: 1253: unsigned ADIE :1;
[; ;pic16f1827.h: 1254: unsigned TMR1GIE :1;
[; ;pic16f1827.h: 1255: };
[; ;pic16f1827.h: 1256: } PIE1bits_t;
[; ;pic16f1827.h: 1257: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1827.h: 1301: extern volatile unsigned char PIE2 @ 0x092;
"1303
[; ;pic16f1827.h: 1303: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1827.h: 1306: typedef union {
[; ;pic16f1827.h: 1307: struct {
[; ;pic16f1827.h: 1308: unsigned CCP2IE :1;
[; ;pic16f1827.h: 1309: unsigned :2;
[; ;pic16f1827.h: 1310: unsigned BCL1IE :1;
[; ;pic16f1827.h: 1311: unsigned EEIE :1;
[; ;pic16f1827.h: 1312: unsigned C1IE :1;
[; ;pic16f1827.h: 1313: unsigned C2IE :1;
[; ;pic16f1827.h: 1314: unsigned OSFIE :1;
[; ;pic16f1827.h: 1315: };
[; ;pic16f1827.h: 1316: } PIE2bits_t;
[; ;pic16f1827.h: 1317: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1827.h: 1351: extern volatile unsigned char PIE3 @ 0x093;
"1353
[; ;pic16f1827.h: 1353: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1827.h: 1356: typedef union {
[; ;pic16f1827.h: 1357: struct {
[; ;pic16f1827.h: 1358: unsigned :1;
[; ;pic16f1827.h: 1359: unsigned TMR4IE :1;
[; ;pic16f1827.h: 1360: unsigned :1;
[; ;pic16f1827.h: 1361: unsigned TMR6IE :1;
[; ;pic16f1827.h: 1362: unsigned CCP3IE :1;
[; ;pic16f1827.h: 1363: unsigned CCP4IE :1;
[; ;pic16f1827.h: 1364: };
[; ;pic16f1827.h: 1365: } PIE3bits_t;
[; ;pic16f1827.h: 1366: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1827.h: 1390: extern volatile unsigned char PIE4 @ 0x094;
"1392
[; ;pic16f1827.h: 1392: asm("PIE4 equ 094h");
[; <" PIE4 equ 094h ;# ">
[; ;pic16f1827.h: 1395: typedef union {
[; ;pic16f1827.h: 1396: struct {
[; ;pic16f1827.h: 1397: unsigned SSP2IE :1;
[; ;pic16f1827.h: 1398: unsigned BCL2IE :1;
[; ;pic16f1827.h: 1399: };
[; ;pic16f1827.h: 1400: } PIE4bits_t;
[; ;pic16f1827.h: 1401: extern volatile PIE4bits_t PIE4bits @ 0x094;
[; ;pic16f1827.h: 1415: extern volatile unsigned char OPTION_REG @ 0x095;
"1417
[; ;pic16f1827.h: 1417: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1827.h: 1420: typedef union {
[; ;pic16f1827.h: 1421: struct {
[; ;pic16f1827.h: 1422: unsigned PS0 :1;
[; ;pic16f1827.h: 1423: unsigned PS1 :1;
[; ;pic16f1827.h: 1424: unsigned PS2 :1;
[; ;pic16f1827.h: 1425: unsigned PSA :1;
[; ;pic16f1827.h: 1426: unsigned TMR0SE :1;
[; ;pic16f1827.h: 1427: unsigned TMR0CS :1;
[; ;pic16f1827.h: 1428: unsigned INTEDG :1;
[; ;pic16f1827.h: 1429: unsigned nWPUEN :1;
[; ;pic16f1827.h: 1430: };
[; ;pic16f1827.h: 1431: struct {
[; ;pic16f1827.h: 1432: unsigned PS :3;
[; ;pic16f1827.h: 1433: unsigned :1;
[; ;pic16f1827.h: 1434: unsigned T0SE :1;
[; ;pic16f1827.h: 1435: unsigned T0CS :1;
[; ;pic16f1827.h: 1436: };
[; ;pic16f1827.h: 1437: } OPTION_REGbits_t;
[; ;pic16f1827.h: 1438: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1827.h: 1497: extern volatile unsigned char PCON @ 0x096;
"1499
[; ;pic16f1827.h: 1499: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1827.h: 1502: typedef union {
[; ;pic16f1827.h: 1503: struct {
[; ;pic16f1827.h: 1504: unsigned nBOR :1;
[; ;pic16f1827.h: 1505: unsigned nPOR :1;
[; ;pic16f1827.h: 1506: unsigned nRI :1;
[; ;pic16f1827.h: 1507: unsigned nRMCLR :1;
[; ;pic16f1827.h: 1508: unsigned :2;
[; ;pic16f1827.h: 1509: unsigned STKUNF :1;
[; ;pic16f1827.h: 1510: unsigned STKOVF :1;
[; ;pic16f1827.h: 1511: };
[; ;pic16f1827.h: 1512: } PCONbits_t;
[; ;pic16f1827.h: 1513: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1827.h: 1547: extern volatile unsigned char WDTCON @ 0x097;
"1549
[; ;pic16f1827.h: 1549: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1827.h: 1552: typedef union {
[; ;pic16f1827.h: 1553: struct {
[; ;pic16f1827.h: 1554: unsigned SWDTEN :1;
[; ;pic16f1827.h: 1555: unsigned WDTPS0 :1;
[; ;pic16f1827.h: 1556: unsigned WDTPS1 :1;
[; ;pic16f1827.h: 1557: unsigned WDTPS2 :1;
[; ;pic16f1827.h: 1558: unsigned WDTPS3 :1;
[; ;pic16f1827.h: 1559: unsigned WDTPS4 :1;
[; ;pic16f1827.h: 1560: };
[; ;pic16f1827.h: 1561: struct {
[; ;pic16f1827.h: 1562: unsigned :1;
[; ;pic16f1827.h: 1563: unsigned WDTPS :5;
[; ;pic16f1827.h: 1564: };
[; ;pic16f1827.h: 1565: } WDTCONbits_t;
[; ;pic16f1827.h: 1566: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1827.h: 1605: extern volatile unsigned char OSCTUNE @ 0x098;
"1607
[; ;pic16f1827.h: 1607: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1827.h: 1610: typedef union {
[; ;pic16f1827.h: 1611: struct {
[; ;pic16f1827.h: 1612: unsigned TUN0 :1;
[; ;pic16f1827.h: 1613: unsigned TUN1 :1;
[; ;pic16f1827.h: 1614: unsigned TUN2 :1;
[; ;pic16f1827.h: 1615: unsigned TUN3 :1;
[; ;pic16f1827.h: 1616: unsigned TUN4 :1;
[; ;pic16f1827.h: 1617: unsigned TUN5 :1;
[; ;pic16f1827.h: 1618: };
[; ;pic16f1827.h: 1619: struct {
[; ;pic16f1827.h: 1620: unsigned TUN :6;
[; ;pic16f1827.h: 1621: };
[; ;pic16f1827.h: 1622: } OSCTUNEbits_t;
[; ;pic16f1827.h: 1623: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1827.h: 1662: extern volatile unsigned char OSCCON @ 0x099;
"1664
[; ;pic16f1827.h: 1664: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1827.h: 1667: typedef union {
[; ;pic16f1827.h: 1668: struct {
[; ;pic16f1827.h: 1669: unsigned SCS0 :1;
[; ;pic16f1827.h: 1670: unsigned SCS1 :1;
[; ;pic16f1827.h: 1671: unsigned :1;
[; ;pic16f1827.h: 1672: unsigned IRCF0 :1;
[; ;pic16f1827.h: 1673: unsigned IRCF1 :1;
[; ;pic16f1827.h: 1674: unsigned IRCF2 :1;
[; ;pic16f1827.h: 1675: unsigned IRCF3 :1;
[; ;pic16f1827.h: 1676: unsigned SPLLEN :1;
[; ;pic16f1827.h: 1677: };
[; ;pic16f1827.h: 1678: struct {
[; ;pic16f1827.h: 1679: unsigned SCS :2;
[; ;pic16f1827.h: 1680: unsigned :1;
[; ;pic16f1827.h: 1681: unsigned IRCF :4;
[; ;pic16f1827.h: 1682: };
[; ;pic16f1827.h: 1683: } OSCCONbits_t;
[; ;pic16f1827.h: 1684: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1827.h: 1733: extern volatile unsigned char OSCSTAT @ 0x09A;
"1735
[; ;pic16f1827.h: 1735: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1827.h: 1738: typedef union {
[; ;pic16f1827.h: 1739: struct {
[; ;pic16f1827.h: 1740: unsigned HFIOFS :1;
[; ;pic16f1827.h: 1741: unsigned LFIOFR :1;
[; ;pic16f1827.h: 1742: unsigned MFIOFR :1;
[; ;pic16f1827.h: 1743: unsigned HFIOFL :1;
[; ;pic16f1827.h: 1744: unsigned HFIOFR :1;
[; ;pic16f1827.h: 1745: unsigned OSTS :1;
[; ;pic16f1827.h: 1746: unsigned PLLR :1;
[; ;pic16f1827.h: 1747: unsigned T1OSCR :1;
[; ;pic16f1827.h: 1748: };
[; ;pic16f1827.h: 1749: } OSCSTATbits_t;
[; ;pic16f1827.h: 1750: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1827.h: 1794: extern volatile unsigned short ADRES @ 0x09B;
"1796
[; ;pic16f1827.h: 1796: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1827.h: 1800: extern volatile unsigned char ADRESL @ 0x09B;
"1802
[; ;pic16f1827.h: 1802: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1827.h: 1805: typedef union {
[; ;pic16f1827.h: 1806: struct {
[; ;pic16f1827.h: 1807: unsigned ADRESL :8;
[; ;pic16f1827.h: 1808: };
[; ;pic16f1827.h: 1809: } ADRESLbits_t;
[; ;pic16f1827.h: 1810: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1827.h: 1819: extern volatile unsigned char ADRESH @ 0x09C;
"1821
[; ;pic16f1827.h: 1821: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1827.h: 1824: typedef union {
[; ;pic16f1827.h: 1825: struct {
[; ;pic16f1827.h: 1826: unsigned ADRESH :8;
[; ;pic16f1827.h: 1827: };
[; ;pic16f1827.h: 1828: } ADRESHbits_t;
[; ;pic16f1827.h: 1829: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1827.h: 1838: extern volatile unsigned char ADCON0 @ 0x09D;
"1840
[; ;pic16f1827.h: 1840: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1827.h: 1843: typedef union {
[; ;pic16f1827.h: 1844: struct {
[; ;pic16f1827.h: 1845: unsigned ADON :1;
[; ;pic16f1827.h: 1846: unsigned GO_nDONE :1;
[; ;pic16f1827.h: 1847: unsigned CHS0 :1;
[; ;pic16f1827.h: 1848: unsigned CHS1 :1;
[; ;pic16f1827.h: 1849: unsigned CHS2 :1;
[; ;pic16f1827.h: 1850: unsigned CHS3 :1;
[; ;pic16f1827.h: 1851: unsigned CHS4 :1;
[; ;pic16f1827.h: 1852: };
[; ;pic16f1827.h: 1853: struct {
[; ;pic16f1827.h: 1854: unsigned :1;
[; ;pic16f1827.h: 1855: unsigned ADGO :1;
[; ;pic16f1827.h: 1856: unsigned CHS :5;
[; ;pic16f1827.h: 1857: };
[; ;pic16f1827.h: 1858: struct {
[; ;pic16f1827.h: 1859: unsigned :1;
[; ;pic16f1827.h: 1860: unsigned GO :1;
[; ;pic16f1827.h: 1861: };
[; ;pic16f1827.h: 1862: } ADCON0bits_t;
[; ;pic16f1827.h: 1863: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1827.h: 1917: extern volatile unsigned char ADCON1 @ 0x09E;
"1919
[; ;pic16f1827.h: 1919: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1827.h: 1922: typedef union {
[; ;pic16f1827.h: 1923: struct {
[; ;pic16f1827.h: 1924: unsigned ADPREF0 :1;
[; ;pic16f1827.h: 1925: unsigned ADPREF1 :1;
[; ;pic16f1827.h: 1926: unsigned ADNREF :1;
[; ;pic16f1827.h: 1927: unsigned :1;
[; ;pic16f1827.h: 1928: unsigned ADCS0 :1;
[; ;pic16f1827.h: 1929: unsigned ADCS1 :1;
[; ;pic16f1827.h: 1930: unsigned ADCS2 :1;
[; ;pic16f1827.h: 1931: unsigned ADFM :1;
[; ;pic16f1827.h: 1932: };
[; ;pic16f1827.h: 1933: struct {
[; ;pic16f1827.h: 1934: unsigned ADPREF :2;
[; ;pic16f1827.h: 1935: unsigned :2;
[; ;pic16f1827.h: 1936: unsigned ADCS :3;
[; ;pic16f1827.h: 1937: };
[; ;pic16f1827.h: 1938: } ADCON1bits_t;
[; ;pic16f1827.h: 1939: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1827.h: 1988: extern volatile unsigned char LATA @ 0x10C;
"1990
[; ;pic16f1827.h: 1990: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1827.h: 1993: typedef union {
[; ;pic16f1827.h: 1994: struct {
[; ;pic16f1827.h: 1995: unsigned LATA0 :1;
[; ;pic16f1827.h: 1996: unsigned LATA1 :1;
[; ;pic16f1827.h: 1997: unsigned LATA2 :1;
[; ;pic16f1827.h: 1998: unsigned LATA3 :1;
[; ;pic16f1827.h: 1999: unsigned LATA4 :1;
[; ;pic16f1827.h: 2000: unsigned :1;
[; ;pic16f1827.h: 2001: unsigned LATA6 :1;
[; ;pic16f1827.h: 2002: unsigned LATA7 :1;
[; ;pic16f1827.h: 2003: };
[; ;pic16f1827.h: 2004: } LATAbits_t;
[; ;pic16f1827.h: 2005: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1827.h: 2044: extern volatile unsigned char LATB @ 0x10D;
"2046
[; ;pic16f1827.h: 2046: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1827.h: 2049: typedef union {
[; ;pic16f1827.h: 2050: struct {
[; ;pic16f1827.h: 2051: unsigned LATB0 :1;
[; ;pic16f1827.h: 2052: unsigned LATB1 :1;
[; ;pic16f1827.h: 2053: unsigned LATB2 :1;
[; ;pic16f1827.h: 2054: unsigned LATB3 :1;
[; ;pic16f1827.h: 2055: unsigned LATB4 :1;
[; ;pic16f1827.h: 2056: unsigned LATB5 :1;
[; ;pic16f1827.h: 2057: unsigned LATB6 :1;
[; ;pic16f1827.h: 2058: unsigned LATB7 :1;
[; ;pic16f1827.h: 2059: };
[; ;pic16f1827.h: 2060: } LATBbits_t;
[; ;pic16f1827.h: 2061: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1827.h: 2105: extern volatile unsigned char CM1CON0 @ 0x111;
"2107
[; ;pic16f1827.h: 2107: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1827.h: 2110: typedef union {
[; ;pic16f1827.h: 2111: struct {
[; ;pic16f1827.h: 2112: unsigned C1SYNC :1;
[; ;pic16f1827.h: 2113: unsigned C1HYS :1;
[; ;pic16f1827.h: 2114: unsigned C1SP :1;
[; ;pic16f1827.h: 2115: unsigned :1;
[; ;pic16f1827.h: 2116: unsigned C1POL :1;
[; ;pic16f1827.h: 2117: unsigned C1OE :1;
[; ;pic16f1827.h: 2118: unsigned C1OUT :1;
[; ;pic16f1827.h: 2119: unsigned C1ON :1;
[; ;pic16f1827.h: 2120: };
[; ;pic16f1827.h: 2121: } CM1CON0bits_t;
[; ;pic16f1827.h: 2122: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1827.h: 2161: extern volatile unsigned char CM1CON1 @ 0x112;
"2163
[; ;pic16f1827.h: 2163: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1827.h: 2166: typedef union {
[; ;pic16f1827.h: 2167: struct {
[; ;pic16f1827.h: 2168: unsigned C1NCH0 :1;
[; ;pic16f1827.h: 2169: unsigned C1NCH1 :1;
[; ;pic16f1827.h: 2170: unsigned :2;
[; ;pic16f1827.h: 2171: unsigned C1PCH0 :1;
[; ;pic16f1827.h: 2172: unsigned C1PCH1 :1;
[; ;pic16f1827.h: 2173: unsigned C1INTN :1;
[; ;pic16f1827.h: 2174: unsigned C1INTP :1;
[; ;pic16f1827.h: 2175: };
[; ;pic16f1827.h: 2176: struct {
[; ;pic16f1827.h: 2177: unsigned C1NCH :2;
[; ;pic16f1827.h: 2178: unsigned :2;
[; ;pic16f1827.h: 2179: unsigned C1PCH :2;
[; ;pic16f1827.h: 2180: };
[; ;pic16f1827.h: 2181: } CM1CON1bits_t;
[; ;pic16f1827.h: 2182: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1827.h: 2226: extern volatile unsigned char CM2CON0 @ 0x113;
"2228
[; ;pic16f1827.h: 2228: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1827.h: 2231: typedef union {
[; ;pic16f1827.h: 2232: struct {
[; ;pic16f1827.h: 2233: unsigned C2SYNC :1;
[; ;pic16f1827.h: 2234: unsigned C2HYS :1;
[; ;pic16f1827.h: 2235: unsigned C2SP :1;
[; ;pic16f1827.h: 2236: unsigned :1;
[; ;pic16f1827.h: 2237: unsigned C2POL :1;
[; ;pic16f1827.h: 2238: unsigned C2OE :1;
[; ;pic16f1827.h: 2239: unsigned C2OUT :1;
[; ;pic16f1827.h: 2240: unsigned C2ON :1;
[; ;pic16f1827.h: 2241: };
[; ;pic16f1827.h: 2242: } CM2CON0bits_t;
[; ;pic16f1827.h: 2243: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1827.h: 2282: extern volatile unsigned char CM2CON1 @ 0x114;
"2284
[; ;pic16f1827.h: 2284: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1827.h: 2287: typedef union {
[; ;pic16f1827.h: 2288: struct {
[; ;pic16f1827.h: 2289: unsigned C2NCH0 :1;
[; ;pic16f1827.h: 2290: unsigned C2NCH1 :1;
[; ;pic16f1827.h: 2291: unsigned :2;
[; ;pic16f1827.h: 2292: unsigned C2PCH0 :1;
[; ;pic16f1827.h: 2293: unsigned C2PCH1 :1;
[; ;pic16f1827.h: 2294: unsigned C2INTN :1;
[; ;pic16f1827.h: 2295: unsigned C2INTP :1;
[; ;pic16f1827.h: 2296: };
[; ;pic16f1827.h: 2297: struct {
[; ;pic16f1827.h: 2298: unsigned C2NCH :2;
[; ;pic16f1827.h: 2299: unsigned :2;
[; ;pic16f1827.h: 2300: unsigned C2PCH :2;
[; ;pic16f1827.h: 2301: };
[; ;pic16f1827.h: 2302: } CM2CON1bits_t;
[; ;pic16f1827.h: 2303: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1827.h: 2347: extern volatile unsigned char CMOUT @ 0x115;
"2349
[; ;pic16f1827.h: 2349: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1827.h: 2352: typedef union {
[; ;pic16f1827.h: 2353: struct {
[; ;pic16f1827.h: 2354: unsigned MC1OUT :1;
[; ;pic16f1827.h: 2355: unsigned MC2OUT :1;
[; ;pic16f1827.h: 2356: };
[; ;pic16f1827.h: 2357: } CMOUTbits_t;
[; ;pic16f1827.h: 2358: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1827.h: 2372: extern volatile unsigned char BORCON @ 0x116;
"2374
[; ;pic16f1827.h: 2374: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1827.h: 2377: typedef union {
[; ;pic16f1827.h: 2378: struct {
[; ;pic16f1827.h: 2379: unsigned BORRDY :1;
[; ;pic16f1827.h: 2380: unsigned :6;
[; ;pic16f1827.h: 2381: unsigned SBOREN :1;
[; ;pic16f1827.h: 2382: };
[; ;pic16f1827.h: 2383: } BORCONbits_t;
[; ;pic16f1827.h: 2384: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1827.h: 2398: extern volatile unsigned char FVRCON @ 0x117;
"2400
[; ;pic16f1827.h: 2400: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1827.h: 2403: typedef union {
[; ;pic16f1827.h: 2404: struct {
[; ;pic16f1827.h: 2405: unsigned ADFVR0 :1;
[; ;pic16f1827.h: 2406: unsigned ADFVR1 :1;
[; ;pic16f1827.h: 2407: unsigned CDAFVR0 :1;
[; ;pic16f1827.h: 2408: unsigned CDAFVR1 :1;
[; ;pic16f1827.h: 2409: unsigned TSRNG :1;
[; ;pic16f1827.h: 2410: unsigned TSEN :1;
[; ;pic16f1827.h: 2411: unsigned FVRRDY :1;
[; ;pic16f1827.h: 2412: unsigned FVREN :1;
[; ;pic16f1827.h: 2413: };
[; ;pic16f1827.h: 2414: struct {
[; ;pic16f1827.h: 2415: unsigned ADFVR :2;
[; ;pic16f1827.h: 2416: unsigned CDAFVR :2;
[; ;pic16f1827.h: 2417: };
[; ;pic16f1827.h: 2418: } FVRCONbits_t;
[; ;pic16f1827.h: 2419: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1827.h: 2473: extern volatile unsigned char DACCON0 @ 0x118;
"2475
[; ;pic16f1827.h: 2475: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1827.h: 2478: typedef union {
[; ;pic16f1827.h: 2479: struct {
[; ;pic16f1827.h: 2480: unsigned DACNSS :1;
[; ;pic16f1827.h: 2481: unsigned :1;
[; ;pic16f1827.h: 2482: unsigned DACPSS0 :1;
[; ;pic16f1827.h: 2483: unsigned DACPSS1 :1;
[; ;pic16f1827.h: 2484: unsigned :1;
[; ;pic16f1827.h: 2485: unsigned DACOE :1;
[; ;pic16f1827.h: 2486: unsigned DACLPS :1;
[; ;pic16f1827.h: 2487: unsigned DACEN :1;
[; ;pic16f1827.h: 2488: };
[; ;pic16f1827.h: 2489: struct {
[; ;pic16f1827.h: 2490: unsigned :2;
[; ;pic16f1827.h: 2491: unsigned DACPSS :2;
[; ;pic16f1827.h: 2492: };
[; ;pic16f1827.h: 2493: } DACCON0bits_t;
[; ;pic16f1827.h: 2494: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1827.h: 2533: extern volatile unsigned char DACCON1 @ 0x119;
"2535
[; ;pic16f1827.h: 2535: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1827.h: 2538: typedef union {
[; ;pic16f1827.h: 2539: struct {
[; ;pic16f1827.h: 2540: unsigned DACR0 :1;
[; ;pic16f1827.h: 2541: unsigned DACR1 :1;
[; ;pic16f1827.h: 2542: unsigned DACR2 :1;
[; ;pic16f1827.h: 2543: unsigned DACR3 :1;
[; ;pic16f1827.h: 2544: unsigned DACR4 :1;
[; ;pic16f1827.h: 2545: };
[; ;pic16f1827.h: 2546: struct {
[; ;pic16f1827.h: 2547: unsigned DACR :5;
[; ;pic16f1827.h: 2548: };
[; ;pic16f1827.h: 2549: } DACCON1bits_t;
[; ;pic16f1827.h: 2550: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1827.h: 2584: extern volatile unsigned char SRCON0 @ 0x11A;
"2586
[; ;pic16f1827.h: 2586: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16f1827.h: 2589: typedef union {
[; ;pic16f1827.h: 2590: struct {
[; ;pic16f1827.h: 2591: unsigned SRPR :1;
[; ;pic16f1827.h: 2592: unsigned SRPS :1;
[; ;pic16f1827.h: 2593: unsigned SRNQEN :1;
[; ;pic16f1827.h: 2594: unsigned SRQEN :1;
[; ;pic16f1827.h: 2595: unsigned SRCLK0 :1;
[; ;pic16f1827.h: 2596: unsigned SRCLK1 :1;
[; ;pic16f1827.h: 2597: unsigned SRCLK2 :1;
[; ;pic16f1827.h: 2598: unsigned SRLEN :1;
[; ;pic16f1827.h: 2599: };
[; ;pic16f1827.h: 2600: struct {
[; ;pic16f1827.h: 2601: unsigned :4;
[; ;pic16f1827.h: 2602: unsigned SRCLK :3;
[; ;pic16f1827.h: 2603: };
[; ;pic16f1827.h: 2604: } SRCON0bits_t;
[; ;pic16f1827.h: 2605: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16f1827.h: 2654: extern volatile unsigned char SRCON1 @ 0x11B;
"2656
[; ;pic16f1827.h: 2656: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16f1827.h: 2659: typedef union {
[; ;pic16f1827.h: 2660: struct {
[; ;pic16f1827.h: 2661: unsigned SRRC1E :1;
[; ;pic16f1827.h: 2662: unsigned SRRC2E :1;
[; ;pic16f1827.h: 2663: unsigned SRRCKE :1;
[; ;pic16f1827.h: 2664: unsigned SRRPE :1;
[; ;pic16f1827.h: 2665: unsigned SRSC1E :1;
[; ;pic16f1827.h: 2666: unsigned SRSC2E :1;
[; ;pic16f1827.h: 2667: unsigned SRSCKE :1;
[; ;pic16f1827.h: 2668: unsigned SRSPE :1;
[; ;pic16f1827.h: 2669: };
[; ;pic16f1827.h: 2670: } SRCON1bits_t;
[; ;pic16f1827.h: 2671: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16f1827.h: 2715: extern volatile unsigned char APFCON0 @ 0x11D;
"2717
[; ;pic16f1827.h: 2717: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16f1827.h: 2720: typedef union {
[; ;pic16f1827.h: 2721: struct {
[; ;pic16f1827.h: 2722: unsigned CCP1SEL :1;
[; ;pic16f1827.h: 2723: unsigned P1CSEL :1;
[; ;pic16f1827.h: 2724: unsigned P1DSEL :1;
[; ;pic16f1827.h: 2725: unsigned CCP2SEL :1;
[; ;pic16f1827.h: 2726: unsigned P2BSEL :1;
[; ;pic16f1827.h: 2727: unsigned SS1SEL :1;
[; ;pic16f1827.h: 2728: unsigned SDO1SEL :1;
[; ;pic16f1827.h: 2729: unsigned RXDTSEL :1;
[; ;pic16f1827.h: 2730: };
[; ;pic16f1827.h: 2731: } APFCON0bits_t;
[; ;pic16f1827.h: 2732: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16f1827.h: 2776: extern volatile unsigned char APFCON1 @ 0x11E;
"2778
[; ;pic16f1827.h: 2778: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16f1827.h: 2781: typedef union {
[; ;pic16f1827.h: 2782: struct {
[; ;pic16f1827.h: 2783: unsigned TXCKSEL :1;
[; ;pic16f1827.h: 2784: };
[; ;pic16f1827.h: 2785: } APFCON1bits_t;
[; ;pic16f1827.h: 2786: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16f1827.h: 2795: extern volatile unsigned char ANSELA @ 0x18C;
"2797
[; ;pic16f1827.h: 2797: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1827.h: 2800: typedef union {
[; ;pic16f1827.h: 2801: struct {
[; ;pic16f1827.h: 2802: unsigned ANSA0 :1;
[; ;pic16f1827.h: 2803: unsigned ANSA1 :1;
[; ;pic16f1827.h: 2804: unsigned ANSA2 :1;
[; ;pic16f1827.h: 2805: unsigned ANSA3 :1;
[; ;pic16f1827.h: 2806: unsigned ANSA4 :1;
[; ;pic16f1827.h: 2807: };
[; ;pic16f1827.h: 2808: struct {
[; ;pic16f1827.h: 2809: unsigned ANSELA :5;
[; ;pic16f1827.h: 2810: };
[; ;pic16f1827.h: 2811: } ANSELAbits_t;
[; ;pic16f1827.h: 2812: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1827.h: 2846: extern volatile unsigned char ANSELB @ 0x18D;
"2848
[; ;pic16f1827.h: 2848: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1827.h: 2851: typedef union {
[; ;pic16f1827.h: 2852: struct {
[; ;pic16f1827.h: 2853: unsigned :1;
[; ;pic16f1827.h: 2854: unsigned ANSB1 :1;
[; ;pic16f1827.h: 2855: unsigned ANSB2 :1;
[; ;pic16f1827.h: 2856: unsigned ANSB3 :1;
[; ;pic16f1827.h: 2857: unsigned ANSB4 :1;
[; ;pic16f1827.h: 2858: unsigned ANSB5 :1;
[; ;pic16f1827.h: 2859: unsigned ANSB6 :1;
[; ;pic16f1827.h: 2860: unsigned ANSB7 :1;
[; ;pic16f1827.h: 2861: };
[; ;pic16f1827.h: 2862: struct {
[; ;pic16f1827.h: 2863: unsigned ANSELB :8;
[; ;pic16f1827.h: 2864: };
[; ;pic16f1827.h: 2865: } ANSELBbits_t;
[; ;pic16f1827.h: 2866: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1827.h: 2910: extern volatile unsigned short EEADR @ 0x191;
"2912
[; ;pic16f1827.h: 2912: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16f1827.h: 2916: extern volatile unsigned char EEADRL @ 0x191;
"2918
[; ;pic16f1827.h: 2918: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16f1827.h: 2921: typedef union {
[; ;pic16f1827.h: 2922: struct {
[; ;pic16f1827.h: 2923: unsigned EEADRL :8;
[; ;pic16f1827.h: 2924: };
[; ;pic16f1827.h: 2925: } EEADRLbits_t;
[; ;pic16f1827.h: 2926: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16f1827.h: 2935: extern volatile unsigned char EEADRH @ 0x192;
"2937
[; ;pic16f1827.h: 2937: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16f1827.h: 2940: typedef union {
[; ;pic16f1827.h: 2941: struct {
[; ;pic16f1827.h: 2942: unsigned EEADRH :7;
[; ;pic16f1827.h: 2943: };
[; ;pic16f1827.h: 2944: } EEADRHbits_t;
[; ;pic16f1827.h: 2945: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16f1827.h: 2954: extern volatile unsigned short EEDAT @ 0x193;
"2956
[; ;pic16f1827.h: 2956: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16f1827.h: 2960: extern volatile unsigned char EEDATL @ 0x193;
"2962
[; ;pic16f1827.h: 2962: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16f1827.h: 2965: extern volatile unsigned char EEDATA @ 0x193;
"2967
[; ;pic16f1827.h: 2967: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16f1827.h: 2970: typedef union {
[; ;pic16f1827.h: 2971: struct {
[; ;pic16f1827.h: 2972: unsigned EEDATL :8;
[; ;pic16f1827.h: 2973: };
[; ;pic16f1827.h: 2974: } EEDATLbits_t;
[; ;pic16f1827.h: 2975: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16f1827.h: 2983: typedef union {
[; ;pic16f1827.h: 2984: struct {
[; ;pic16f1827.h: 2985: unsigned EEDATL :8;
[; ;pic16f1827.h: 2986: };
[; ;pic16f1827.h: 2987: } EEDATAbits_t;
[; ;pic16f1827.h: 2988: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16f1827.h: 2997: extern volatile unsigned char EEDATH @ 0x194;
"2999
[; ;pic16f1827.h: 2999: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16f1827.h: 3002: typedef union {
[; ;pic16f1827.h: 3003: struct {
[; ;pic16f1827.h: 3004: unsigned EEDATH :6;
[; ;pic16f1827.h: 3005: };
[; ;pic16f1827.h: 3006: } EEDATHbits_t;
[; ;pic16f1827.h: 3007: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16f1827.h: 3016: extern volatile unsigned char EECON1 @ 0x195;
"3018
[; ;pic16f1827.h: 3018: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16f1827.h: 3021: typedef union {
[; ;pic16f1827.h: 3022: struct {
[; ;pic16f1827.h: 3023: unsigned RD :1;
[; ;pic16f1827.h: 3024: unsigned WR :1;
[; ;pic16f1827.h: 3025: unsigned WREN :1;
[; ;pic16f1827.h: 3026: unsigned WRERR :1;
[; ;pic16f1827.h: 3027: unsigned FREE :1;
[; ;pic16f1827.h: 3028: unsigned LWLO :1;
[; ;pic16f1827.h: 3029: unsigned CFGS :1;
[; ;pic16f1827.h: 3030: unsigned EEPGD :1;
[; ;pic16f1827.h: 3031: };
[; ;pic16f1827.h: 3032: } EECON1bits_t;
[; ;pic16f1827.h: 3033: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16f1827.h: 3077: extern volatile unsigned char EECON2 @ 0x196;
"3079
[; ;pic16f1827.h: 3079: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16f1827.h: 3082: typedef union {
[; ;pic16f1827.h: 3083: struct {
[; ;pic16f1827.h: 3084: unsigned EECON2 :8;
[; ;pic16f1827.h: 3085: };
[; ;pic16f1827.h: 3086: } EECON2bits_t;
[; ;pic16f1827.h: 3087: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16f1827.h: 3096: extern volatile unsigned char RCREG @ 0x199;
"3098
[; ;pic16f1827.h: 3098: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1827.h: 3101: typedef union {
[; ;pic16f1827.h: 3102: struct {
[; ;pic16f1827.h: 3103: unsigned RCREG :8;
[; ;pic16f1827.h: 3104: };
[; ;pic16f1827.h: 3105: } RCREGbits_t;
[; ;pic16f1827.h: 3106: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1827.h: 3115: extern volatile unsigned char TXREG @ 0x19A;
"3117
[; ;pic16f1827.h: 3117: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1827.h: 3120: typedef union {
[; ;pic16f1827.h: 3121: struct {
[; ;pic16f1827.h: 3122: unsigned TXREG :8;
[; ;pic16f1827.h: 3123: };
[; ;pic16f1827.h: 3124: } TXREGbits_t;
[; ;pic16f1827.h: 3125: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1827.h: 3134: extern volatile unsigned short SP1BRG @ 0x19B;
"3136
[; ;pic16f1827.h: 3136: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1827.h: 3140: extern volatile unsigned char SP1BRGL @ 0x19B;
"3142
[; ;pic16f1827.h: 3142: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1827.h: 3145: extern volatile unsigned char SPBRG @ 0x19B;
"3147
[; ;pic16f1827.h: 3147: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1827.h: 3149: extern volatile unsigned char SPBRGL @ 0x19B;
"3151
[; ;pic16f1827.h: 3151: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1827.h: 3154: typedef union {
[; ;pic16f1827.h: 3155: struct {
[; ;pic16f1827.h: 3156: unsigned SPBRGL :8;
[; ;pic16f1827.h: 3157: };
[; ;pic16f1827.h: 3158: } SP1BRGLbits_t;
[; ;pic16f1827.h: 3159: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1827.h: 3167: typedef union {
[; ;pic16f1827.h: 3168: struct {
[; ;pic16f1827.h: 3169: unsigned SPBRGL :8;
[; ;pic16f1827.h: 3170: };
[; ;pic16f1827.h: 3171: } SPBRGbits_t;
[; ;pic16f1827.h: 3172: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1827.h: 3179: typedef union {
[; ;pic16f1827.h: 3180: struct {
[; ;pic16f1827.h: 3181: unsigned SPBRGL :8;
[; ;pic16f1827.h: 3182: };
[; ;pic16f1827.h: 3183: } SPBRGLbits_t;
[; ;pic16f1827.h: 3184: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1827.h: 3193: extern volatile unsigned char SP1BRGH @ 0x19C;
"3195
[; ;pic16f1827.h: 3195: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1827.h: 3198: extern volatile unsigned char SPBRGH @ 0x19C;
"3200
[; ;pic16f1827.h: 3200: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1827.h: 3203: typedef union {
[; ;pic16f1827.h: 3204: struct {
[; ;pic16f1827.h: 3205: unsigned SPBRGH :8;
[; ;pic16f1827.h: 3206: };
[; ;pic16f1827.h: 3207: } SP1BRGHbits_t;
[; ;pic16f1827.h: 3208: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1827.h: 3216: typedef union {
[; ;pic16f1827.h: 3217: struct {
[; ;pic16f1827.h: 3218: unsigned SPBRGH :8;
[; ;pic16f1827.h: 3219: };
[; ;pic16f1827.h: 3220: } SPBRGHbits_t;
[; ;pic16f1827.h: 3221: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1827.h: 3230: extern volatile unsigned char RCSTA @ 0x19D;
"3232
[; ;pic16f1827.h: 3232: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1827.h: 3235: typedef union {
[; ;pic16f1827.h: 3236: struct {
[; ;pic16f1827.h: 3237: unsigned RX9D :1;
[; ;pic16f1827.h: 3238: unsigned OERR :1;
[; ;pic16f1827.h: 3239: unsigned FERR :1;
[; ;pic16f1827.h: 3240: unsigned ADDEN :1;
[; ;pic16f1827.h: 3241: unsigned CREN :1;
[; ;pic16f1827.h: 3242: unsigned SREN :1;
[; ;pic16f1827.h: 3243: unsigned RX9 :1;
[; ;pic16f1827.h: 3244: unsigned SPEN :1;
[; ;pic16f1827.h: 3245: };
[; ;pic16f1827.h: 3246: } RCSTAbits_t;
[; ;pic16f1827.h: 3247: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1827.h: 3291: extern volatile unsigned char TXSTA @ 0x19E;
"3293
[; ;pic16f1827.h: 3293: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1827.h: 3296: typedef union {
[; ;pic16f1827.h: 3297: struct {
[; ;pic16f1827.h: 3298: unsigned TX9D :1;
[; ;pic16f1827.h: 3299: unsigned TRMT :1;
[; ;pic16f1827.h: 3300: unsigned BRGH :1;
[; ;pic16f1827.h: 3301: unsigned SENDB :1;
[; ;pic16f1827.h: 3302: unsigned SYNC :1;
[; ;pic16f1827.h: 3303: unsigned TXEN :1;
[; ;pic16f1827.h: 3304: unsigned TX9 :1;
[; ;pic16f1827.h: 3305: unsigned CSRC :1;
[; ;pic16f1827.h: 3306: };
[; ;pic16f1827.h: 3307: } TXSTAbits_t;
[; ;pic16f1827.h: 3308: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1827.h: 3352: extern volatile unsigned char BAUDCON @ 0x19F;
"3354
[; ;pic16f1827.h: 3354: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1827.h: 3357: typedef union {
[; ;pic16f1827.h: 3358: struct {
[; ;pic16f1827.h: 3359: unsigned ABDEN :1;
[; ;pic16f1827.h: 3360: unsigned WUE :1;
[; ;pic16f1827.h: 3361: unsigned :1;
[; ;pic16f1827.h: 3362: unsigned BRG16 :1;
[; ;pic16f1827.h: 3363: unsigned SCKP :1;
[; ;pic16f1827.h: 3364: unsigned :1;
[; ;pic16f1827.h: 3365: unsigned RCIDL :1;
[; ;pic16f1827.h: 3366: unsigned ABDOVF :1;
[; ;pic16f1827.h: 3367: };
[; ;pic16f1827.h: 3368: } BAUDCONbits_t;
[; ;pic16f1827.h: 3369: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1827.h: 3403: extern volatile unsigned char WPUA @ 0x20C;
"3405
[; ;pic16f1827.h: 3405: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1827.h: 3408: typedef union {
[; ;pic16f1827.h: 3409: struct {
[; ;pic16f1827.h: 3410: unsigned :5;
[; ;pic16f1827.h: 3411: unsigned WPUA5 :1;
[; ;pic16f1827.h: 3412: };
[; ;pic16f1827.h: 3413: struct {
[; ;pic16f1827.h: 3414: unsigned WPUA :8;
[; ;pic16f1827.h: 3415: };
[; ;pic16f1827.h: 3416: } WPUAbits_t;
[; ;pic16f1827.h: 3417: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1827.h: 3431: extern volatile unsigned char WPUB @ 0x20D;
"3433
[; ;pic16f1827.h: 3433: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1827.h: 3436: typedef union {
[; ;pic16f1827.h: 3437: struct {
[; ;pic16f1827.h: 3438: unsigned WPUB0 :1;
[; ;pic16f1827.h: 3439: unsigned WPUB1 :1;
[; ;pic16f1827.h: 3440: unsigned WPUB2 :1;
[; ;pic16f1827.h: 3441: unsigned WPUB3 :1;
[; ;pic16f1827.h: 3442: unsigned WPUB4 :1;
[; ;pic16f1827.h: 3443: unsigned WPUB5 :1;
[; ;pic16f1827.h: 3444: unsigned WPUB6 :1;
[; ;pic16f1827.h: 3445: unsigned WPUB7 :1;
[; ;pic16f1827.h: 3446: };
[; ;pic16f1827.h: 3447: struct {
[; ;pic16f1827.h: 3448: unsigned WPUB :8;
[; ;pic16f1827.h: 3449: };
[; ;pic16f1827.h: 3450: } WPUBbits_t;
[; ;pic16f1827.h: 3451: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1827.h: 3500: extern volatile unsigned char SSP1BUF @ 0x211;
"3502
[; ;pic16f1827.h: 3502: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1827.h: 3505: extern volatile unsigned char SSPBUF @ 0x211;
"3507
[; ;pic16f1827.h: 3507: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1827.h: 3510: typedef union {
[; ;pic16f1827.h: 3511: struct {
[; ;pic16f1827.h: 3512: unsigned SSPBUF :8;
[; ;pic16f1827.h: 3513: };
[; ;pic16f1827.h: 3514: } SSP1BUFbits_t;
[; ;pic16f1827.h: 3515: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1827.h: 3523: typedef union {
[; ;pic16f1827.h: 3524: struct {
[; ;pic16f1827.h: 3525: unsigned SSPBUF :8;
[; ;pic16f1827.h: 3526: };
[; ;pic16f1827.h: 3527: } SSPBUFbits_t;
[; ;pic16f1827.h: 3528: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1827.h: 3537: extern volatile unsigned char SSP1ADD @ 0x212;
"3539
[; ;pic16f1827.h: 3539: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1827.h: 3542: extern volatile unsigned char SSPADD @ 0x212;
"3544
[; ;pic16f1827.h: 3544: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1827.h: 3547: typedef union {
[; ;pic16f1827.h: 3548: struct {
[; ;pic16f1827.h: 3549: unsigned SSPADD :8;
[; ;pic16f1827.h: 3550: };
[; ;pic16f1827.h: 3551: } SSP1ADDbits_t;
[; ;pic16f1827.h: 3552: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1827.h: 3560: typedef union {
[; ;pic16f1827.h: 3561: struct {
[; ;pic16f1827.h: 3562: unsigned SSPADD :8;
[; ;pic16f1827.h: 3563: };
[; ;pic16f1827.h: 3564: } SSPADDbits_t;
[; ;pic16f1827.h: 3565: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1827.h: 3574: extern volatile unsigned char SSP1MSK @ 0x213;
"3576
[; ;pic16f1827.h: 3576: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1827.h: 3579: extern volatile unsigned char SSPMSK @ 0x213;
"3581
[; ;pic16f1827.h: 3581: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1827.h: 3584: typedef union {
[; ;pic16f1827.h: 3585: struct {
[; ;pic16f1827.h: 3586: unsigned SSPMSK :8;
[; ;pic16f1827.h: 3587: };
[; ;pic16f1827.h: 3588: } SSP1MSKbits_t;
[; ;pic16f1827.h: 3589: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1827.h: 3597: typedef union {
[; ;pic16f1827.h: 3598: struct {
[; ;pic16f1827.h: 3599: unsigned SSPMSK :8;
[; ;pic16f1827.h: 3600: };
[; ;pic16f1827.h: 3601: } SSPMSKbits_t;
[; ;pic16f1827.h: 3602: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1827.h: 3611: extern volatile unsigned char SSP1STAT @ 0x214;
"3613
[; ;pic16f1827.h: 3613: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1827.h: 3616: extern volatile unsigned char SSPSTAT @ 0x214;
"3618
[; ;pic16f1827.h: 3618: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1827.h: 3621: typedef union {
[; ;pic16f1827.h: 3622: struct {
[; ;pic16f1827.h: 3623: unsigned BF :1;
[; ;pic16f1827.h: 3624: unsigned UA :1;
[; ;pic16f1827.h: 3625: unsigned R_nW :1;
[; ;pic16f1827.h: 3626: unsigned S :1;
[; ;pic16f1827.h: 3627: unsigned P :1;
[; ;pic16f1827.h: 3628: unsigned D_nA :1;
[; ;pic16f1827.h: 3629: unsigned CKE :1;
[; ;pic16f1827.h: 3630: unsigned SMP :1;
[; ;pic16f1827.h: 3631: };
[; ;pic16f1827.h: 3632: } SSP1STATbits_t;
[; ;pic16f1827.h: 3633: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1827.h: 3676: typedef union {
[; ;pic16f1827.h: 3677: struct {
[; ;pic16f1827.h: 3678: unsigned BF :1;
[; ;pic16f1827.h: 3679: unsigned UA :1;
[; ;pic16f1827.h: 3680: unsigned R_nW :1;
[; ;pic16f1827.h: 3681: unsigned S :1;
[; ;pic16f1827.h: 3682: unsigned P :1;
[; ;pic16f1827.h: 3683: unsigned D_nA :1;
[; ;pic16f1827.h: 3684: unsigned CKE :1;
[; ;pic16f1827.h: 3685: unsigned SMP :1;
[; ;pic16f1827.h: 3686: };
[; ;pic16f1827.h: 3687: } SSPSTATbits_t;
[; ;pic16f1827.h: 3688: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1827.h: 3732: extern volatile unsigned char SSP1CON1 @ 0x215;
"3734
[; ;pic16f1827.h: 3734: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1827.h: 3737: extern volatile unsigned char SSPCON1 @ 0x215;
"3739
[; ;pic16f1827.h: 3739: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1827.h: 3741: extern volatile unsigned char SSPCON @ 0x215;
"3743
[; ;pic16f1827.h: 3743: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1827.h: 3746: typedef union {
[; ;pic16f1827.h: 3747: struct {
[; ;pic16f1827.h: 3748: unsigned SSPM0 :1;
[; ;pic16f1827.h: 3749: unsigned SSPM1 :1;
[; ;pic16f1827.h: 3750: unsigned SSPM2 :1;
[; ;pic16f1827.h: 3751: unsigned SSPM3 :1;
[; ;pic16f1827.h: 3752: unsigned CKP :1;
[; ;pic16f1827.h: 3753: unsigned SSPEN :1;
[; ;pic16f1827.h: 3754: unsigned SSPOV :1;
[; ;pic16f1827.h: 3755: unsigned WCOL :1;
[; ;pic16f1827.h: 3756: };
[; ;pic16f1827.h: 3757: struct {
[; ;pic16f1827.h: 3758: unsigned SSPM :4;
[; ;pic16f1827.h: 3759: };
[; ;pic16f1827.h: 3760: } SSP1CON1bits_t;
[; ;pic16f1827.h: 3761: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1827.h: 3809: typedef union {
[; ;pic16f1827.h: 3810: struct {
[; ;pic16f1827.h: 3811: unsigned SSPM0 :1;
[; ;pic16f1827.h: 3812: unsigned SSPM1 :1;
[; ;pic16f1827.h: 3813: unsigned SSPM2 :1;
[; ;pic16f1827.h: 3814: unsigned SSPM3 :1;
[; ;pic16f1827.h: 3815: unsigned CKP :1;
[; ;pic16f1827.h: 3816: unsigned SSPEN :1;
[; ;pic16f1827.h: 3817: unsigned SSPOV :1;
[; ;pic16f1827.h: 3818: unsigned WCOL :1;
[; ;pic16f1827.h: 3819: };
[; ;pic16f1827.h: 3820: struct {
[; ;pic16f1827.h: 3821: unsigned SSPM :4;
[; ;pic16f1827.h: 3822: };
[; ;pic16f1827.h: 3823: } SSPCON1bits_t;
[; ;pic16f1827.h: 3824: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1827.h: 3871: typedef union {
[; ;pic16f1827.h: 3872: struct {
[; ;pic16f1827.h: 3873: unsigned SSPM0 :1;
[; ;pic16f1827.h: 3874: unsigned SSPM1 :1;
[; ;pic16f1827.h: 3875: unsigned SSPM2 :1;
[; ;pic16f1827.h: 3876: unsigned SSPM3 :1;
[; ;pic16f1827.h: 3877: unsigned CKP :1;
[; ;pic16f1827.h: 3878: unsigned SSPEN :1;
[; ;pic16f1827.h: 3879: unsigned SSPOV :1;
[; ;pic16f1827.h: 3880: unsigned WCOL :1;
[; ;pic16f1827.h: 3881: };
[; ;pic16f1827.h: 3882: struct {
[; ;pic16f1827.h: 3883: unsigned SSPM :4;
[; ;pic16f1827.h: 3884: };
[; ;pic16f1827.h: 3885: } SSPCONbits_t;
[; ;pic16f1827.h: 3886: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1827.h: 3935: extern volatile unsigned char SSP1CON2 @ 0x216;
"3937
[; ;pic16f1827.h: 3937: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1827.h: 3940: extern volatile unsigned char SSPCON2 @ 0x216;
"3942
[; ;pic16f1827.h: 3942: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1827.h: 3945: typedef union {
[; ;pic16f1827.h: 3946: struct {
[; ;pic16f1827.h: 3947: unsigned SEN :1;
[; ;pic16f1827.h: 3948: unsigned RSEN :1;
[; ;pic16f1827.h: 3949: unsigned PEN :1;
[; ;pic16f1827.h: 3950: unsigned RCEN :1;
[; ;pic16f1827.h: 3951: unsigned ACKEN :1;
[; ;pic16f1827.h: 3952: unsigned ACKDT :1;
[; ;pic16f1827.h: 3953: unsigned ACKSTAT :1;
[; ;pic16f1827.h: 3954: unsigned GCEN :1;
[; ;pic16f1827.h: 3955: };
[; ;pic16f1827.h: 3956: } SSP1CON2bits_t;
[; ;pic16f1827.h: 3957: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1827.h: 4000: typedef union {
[; ;pic16f1827.h: 4001: struct {
[; ;pic16f1827.h: 4002: unsigned SEN :1;
[; ;pic16f1827.h: 4003: unsigned RSEN :1;
[; ;pic16f1827.h: 4004: unsigned PEN :1;
[; ;pic16f1827.h: 4005: unsigned RCEN :1;
[; ;pic16f1827.h: 4006: unsigned ACKEN :1;
[; ;pic16f1827.h: 4007: unsigned ACKDT :1;
[; ;pic16f1827.h: 4008: unsigned ACKSTAT :1;
[; ;pic16f1827.h: 4009: unsigned GCEN :1;
[; ;pic16f1827.h: 4010: };
[; ;pic16f1827.h: 4011: } SSPCON2bits_t;
[; ;pic16f1827.h: 4012: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1827.h: 4056: extern volatile unsigned char SSP1CON3 @ 0x217;
"4058
[; ;pic16f1827.h: 4058: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1827.h: 4061: extern volatile unsigned char SSPCON3 @ 0x217;
"4063
[; ;pic16f1827.h: 4063: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1827.h: 4066: typedef union {
[; ;pic16f1827.h: 4067: struct {
[; ;pic16f1827.h: 4068: unsigned DHEN :1;
[; ;pic16f1827.h: 4069: unsigned AHEN :1;
[; ;pic16f1827.h: 4070: unsigned SBCDE :1;
[; ;pic16f1827.h: 4071: unsigned SDAHT :1;
[; ;pic16f1827.h: 4072: unsigned BOEN :1;
[; ;pic16f1827.h: 4073: unsigned SCIE :1;
[; ;pic16f1827.h: 4074: unsigned PCIE :1;
[; ;pic16f1827.h: 4075: unsigned ACKTIM :1;
[; ;pic16f1827.h: 4076: };
[; ;pic16f1827.h: 4077: } SSP1CON3bits_t;
[; ;pic16f1827.h: 4078: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1827.h: 4121: typedef union {
[; ;pic16f1827.h: 4122: struct {
[; ;pic16f1827.h: 4123: unsigned DHEN :1;
[; ;pic16f1827.h: 4124: unsigned AHEN :1;
[; ;pic16f1827.h: 4125: unsigned SBCDE :1;
[; ;pic16f1827.h: 4126: unsigned SDAHT :1;
[; ;pic16f1827.h: 4127: unsigned BOEN :1;
[; ;pic16f1827.h: 4128: unsigned SCIE :1;
[; ;pic16f1827.h: 4129: unsigned PCIE :1;
[; ;pic16f1827.h: 4130: unsigned ACKTIM :1;
[; ;pic16f1827.h: 4131: };
[; ;pic16f1827.h: 4132: } SSPCON3bits_t;
[; ;pic16f1827.h: 4133: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1827.h: 4177: extern volatile unsigned char SSP2BUF @ 0x219;
"4179
[; ;pic16f1827.h: 4179: asm("SSP2BUF equ 0219h");
[; <" SSP2BUF equ 0219h ;# ">
[; ;pic16f1827.h: 4182: typedef union {
[; ;pic16f1827.h: 4183: struct {
[; ;pic16f1827.h: 4184: unsigned SSPBUF :8;
[; ;pic16f1827.h: 4185: };
[; ;pic16f1827.h: 4186: } SSP2BUFbits_t;
[; ;pic16f1827.h: 4187: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0x219;
[; ;pic16f1827.h: 4196: extern volatile unsigned char SSP2ADD @ 0x21A;
"4198
[; ;pic16f1827.h: 4198: asm("SSP2ADD equ 021Ah");
[; <" SSP2ADD equ 021Ah ;# ">
[; ;pic16f1827.h: 4201: typedef union {
[; ;pic16f1827.h: 4202: struct {
[; ;pic16f1827.h: 4203: unsigned SSPADD :8;
[; ;pic16f1827.h: 4204: };
[; ;pic16f1827.h: 4205: } SSP2ADDbits_t;
[; ;pic16f1827.h: 4206: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0x21A;
[; ;pic16f1827.h: 4215: extern volatile unsigned char SSP2MSK @ 0x21B;
"4217
[; ;pic16f1827.h: 4217: asm("SSP2MSK equ 021Bh");
[; <" SSP2MSK equ 021Bh ;# ">
[; ;pic16f1827.h: 4220: typedef union {
[; ;pic16f1827.h: 4221: struct {
[; ;pic16f1827.h: 4222: unsigned SSPMSK :8;
[; ;pic16f1827.h: 4223: };
[; ;pic16f1827.h: 4224: } SSP2MSKbits_t;
[; ;pic16f1827.h: 4225: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0x21B;
[; ;pic16f1827.h: 4234: extern volatile unsigned char SSP2STAT @ 0x21C;
"4236
[; ;pic16f1827.h: 4236: asm("SSP2STAT equ 021Ch");
[; <" SSP2STAT equ 021Ch ;# ">
[; ;pic16f1827.h: 4239: typedef union {
[; ;pic16f1827.h: 4240: struct {
[; ;pic16f1827.h: 4241: unsigned BF :1;
[; ;pic16f1827.h: 4242: unsigned UA :1;
[; ;pic16f1827.h: 4243: unsigned R_nW :1;
[; ;pic16f1827.h: 4244: unsigned S :1;
[; ;pic16f1827.h: 4245: unsigned P :1;
[; ;pic16f1827.h: 4246: unsigned D_nA :1;
[; ;pic16f1827.h: 4247: unsigned CKE :1;
[; ;pic16f1827.h: 4248: unsigned SMP :1;
[; ;pic16f1827.h: 4249: };
[; ;pic16f1827.h: 4250: } SSP2STATbits_t;
[; ;pic16f1827.h: 4251: extern volatile SSP2STATbits_t SSP2STATbits @ 0x21C;
[; ;pic16f1827.h: 4295: extern volatile unsigned char SSP2CON1 @ 0x21D;
"4297
[; ;pic16f1827.h: 4297: asm("SSP2CON1 equ 021Dh");
[; <" SSP2CON1 equ 021Dh ;# ">
[; ;pic16f1827.h: 4300: typedef union {
[; ;pic16f1827.h: 4301: struct {
[; ;pic16f1827.h: 4302: unsigned SSPM0 :1;
[; ;pic16f1827.h: 4303: unsigned SSPM1 :1;
[; ;pic16f1827.h: 4304: unsigned SSPM2 :1;
[; ;pic16f1827.h: 4305: unsigned SSPM3 :1;
[; ;pic16f1827.h: 4306: unsigned CKP :1;
[; ;pic16f1827.h: 4307: unsigned SSPEN :1;
[; ;pic16f1827.h: 4308: unsigned SSPOV :1;
[; ;pic16f1827.h: 4309: unsigned WCOL :1;
[; ;pic16f1827.h: 4310: };
[; ;pic16f1827.h: 4311: struct {
[; ;pic16f1827.h: 4312: unsigned SSPM :4;
[; ;pic16f1827.h: 4313: };
[; ;pic16f1827.h: 4314: } SSP2CON1bits_t;
[; ;pic16f1827.h: 4315: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0x21D;
[; ;pic16f1827.h: 4364: extern volatile unsigned char SSP2CON2 @ 0x21E;
"4366
[; ;pic16f1827.h: 4366: asm("SSP2CON2 equ 021Eh");
[; <" SSP2CON2 equ 021Eh ;# ">
[; ;pic16f1827.h: 4369: typedef union {
[; ;pic16f1827.h: 4370: struct {
[; ;pic16f1827.h: 4371: unsigned SEN :1;
[; ;pic16f1827.h: 4372: unsigned RSEN :1;
[; ;pic16f1827.h: 4373: unsigned PEN :1;
[; ;pic16f1827.h: 4374: unsigned RCEN :1;
[; ;pic16f1827.h: 4375: unsigned ACKEN :1;
[; ;pic16f1827.h: 4376: unsigned ACKDT :1;
[; ;pic16f1827.h: 4377: unsigned ACKSTAT :1;
[; ;pic16f1827.h: 4378: unsigned GCEN :1;
[; ;pic16f1827.h: 4379: };
[; ;pic16f1827.h: 4380: } SSP2CON2bits_t;
[; ;pic16f1827.h: 4381: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0x21E;
[; ;pic16f1827.h: 4425: extern volatile unsigned char SSP2CON3 @ 0x21F;
"4427
[; ;pic16f1827.h: 4427: asm("SSP2CON3 equ 021Fh");
[; <" SSP2CON3 equ 021Fh ;# ">
[; ;pic16f1827.h: 4430: typedef union {
[; ;pic16f1827.h: 4431: struct {
[; ;pic16f1827.h: 4432: unsigned DHEN :1;
[; ;pic16f1827.h: 4433: unsigned AHEN :1;
[; ;pic16f1827.h: 4434: unsigned SBCDE :1;
[; ;pic16f1827.h: 4435: unsigned SDAHT :1;
[; ;pic16f1827.h: 4436: unsigned BOEN :1;
[; ;pic16f1827.h: 4437: unsigned SCIE :1;
[; ;pic16f1827.h: 4438: unsigned PCIE :1;
[; ;pic16f1827.h: 4439: unsigned ACKTIM :1;
[; ;pic16f1827.h: 4440: };
[; ;pic16f1827.h: 4441: } SSP2CON3bits_t;
[; ;pic16f1827.h: 4442: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0x21F;
[; ;pic16f1827.h: 4486: extern volatile unsigned short CCPR1 @ 0x291;
"4488
[; ;pic16f1827.h: 4488: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1827.h: 4492: extern volatile unsigned char CCPR1L @ 0x291;
"4494
[; ;pic16f1827.h: 4494: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1827.h: 4497: typedef union {
[; ;pic16f1827.h: 4498: struct {
[; ;pic16f1827.h: 4499: unsigned CCPR1L :8;
[; ;pic16f1827.h: 4500: };
[; ;pic16f1827.h: 4501: } CCPR1Lbits_t;
[; ;pic16f1827.h: 4502: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1827.h: 4511: extern volatile unsigned char CCPR1H @ 0x292;
"4513
[; ;pic16f1827.h: 4513: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1827.h: 4516: typedef union {
[; ;pic16f1827.h: 4517: struct {
[; ;pic16f1827.h: 4518: unsigned CCPR1H :8;
[; ;pic16f1827.h: 4519: };
[; ;pic16f1827.h: 4520: } CCPR1Hbits_t;
[; ;pic16f1827.h: 4521: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1827.h: 4530: extern volatile unsigned char CCP1CON @ 0x293;
"4532
[; ;pic16f1827.h: 4532: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1827.h: 4535: typedef union {
[; ;pic16f1827.h: 4536: struct {
[; ;pic16f1827.h: 4537: unsigned CCP1M0 :1;
[; ;pic16f1827.h: 4538: unsigned CCP1M1 :1;
[; ;pic16f1827.h: 4539: unsigned CCP1M2 :1;
[; ;pic16f1827.h: 4540: unsigned CCP1M3 :1;
[; ;pic16f1827.h: 4541: unsigned DC1B0 :1;
[; ;pic16f1827.h: 4542: unsigned DC1B1 :1;
[; ;pic16f1827.h: 4543: unsigned P1M0 :1;
[; ;pic16f1827.h: 4544: unsigned P1M1 :1;
[; ;pic16f1827.h: 4545: };
[; ;pic16f1827.h: 4546: struct {
[; ;pic16f1827.h: 4547: unsigned CCP1M :4;
[; ;pic16f1827.h: 4548: unsigned DC1B :2;
[; ;pic16f1827.h: 4549: unsigned P1M :2;
[; ;pic16f1827.h: 4550: };
[; ;pic16f1827.h: 4551: } CCP1CONbits_t;
[; ;pic16f1827.h: 4552: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1827.h: 4611: extern volatile unsigned char PWM1CON @ 0x294;
"4613
[; ;pic16f1827.h: 4613: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16f1827.h: 4616: typedef union {
[; ;pic16f1827.h: 4617: struct {
[; ;pic16f1827.h: 4618: unsigned P1DC0 :1;
[; ;pic16f1827.h: 4619: unsigned P1DC1 :1;
[; ;pic16f1827.h: 4620: unsigned P1DC2 :1;
[; ;pic16f1827.h: 4621: unsigned P1DC3 :1;
[; ;pic16f1827.h: 4622: unsigned P1DC4 :1;
[; ;pic16f1827.h: 4623: unsigned P1DC5 :1;
[; ;pic16f1827.h: 4624: unsigned P1DC6 :1;
[; ;pic16f1827.h: 4625: unsigned P1RSEN :1;
[; ;pic16f1827.h: 4626: };
[; ;pic16f1827.h: 4627: struct {
[; ;pic16f1827.h: 4628: unsigned P1DC :7;
[; ;pic16f1827.h: 4629: };
[; ;pic16f1827.h: 4630: } PWM1CONbits_t;
[; ;pic16f1827.h: 4631: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16f1827.h: 4680: extern volatile unsigned char CCP1AS @ 0x295;
"4682
[; ;pic16f1827.h: 4682: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16f1827.h: 4685: extern volatile unsigned char ECCP1AS @ 0x295;
"4687
[; ;pic16f1827.h: 4687: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16f1827.h: 4690: typedef union {
[; ;pic16f1827.h: 4691: struct {
[; ;pic16f1827.h: 4692: unsigned PSS1BD0 :1;
[; ;pic16f1827.h: 4693: unsigned PSS1BD1 :1;
[; ;pic16f1827.h: 4694: unsigned PSS1AC0 :1;
[; ;pic16f1827.h: 4695: unsigned PSS1AC1 :1;
[; ;pic16f1827.h: 4696: unsigned CCP1AS0 :1;
[; ;pic16f1827.h: 4697: unsigned CCP1AS1 :1;
[; ;pic16f1827.h: 4698: unsigned CCP1AS2 :1;
[; ;pic16f1827.h: 4699: unsigned CCP1ASE :1;
[; ;pic16f1827.h: 4700: };
[; ;pic16f1827.h: 4701: struct {
[; ;pic16f1827.h: 4702: unsigned PSS1BD :2;
[; ;pic16f1827.h: 4703: unsigned PSS1AC :2;
[; ;pic16f1827.h: 4704: unsigned CCP1AS :3;
[; ;pic16f1827.h: 4705: };
[; ;pic16f1827.h: 4706: } CCP1ASbits_t;
[; ;pic16f1827.h: 4707: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16f1827.h: 4765: typedef union {
[; ;pic16f1827.h: 4766: struct {
[; ;pic16f1827.h: 4767: unsigned PSS1BD0 :1;
[; ;pic16f1827.h: 4768: unsigned PSS1BD1 :1;
[; ;pic16f1827.h: 4769: unsigned PSS1AC0 :1;
[; ;pic16f1827.h: 4770: unsigned PSS1AC1 :1;
[; ;pic16f1827.h: 4771: unsigned CCP1AS0 :1;
[; ;pic16f1827.h: 4772: unsigned CCP1AS1 :1;
[; ;pic16f1827.h: 4773: unsigned CCP1AS2 :1;
[; ;pic16f1827.h: 4774: unsigned CCP1ASE :1;
[; ;pic16f1827.h: 4775: };
[; ;pic16f1827.h: 4776: struct {
[; ;pic16f1827.h: 4777: unsigned PSS1BD :2;
[; ;pic16f1827.h: 4778: unsigned PSS1AC :2;
[; ;pic16f1827.h: 4779: unsigned CCP1AS :3;
[; ;pic16f1827.h: 4780: };
[; ;pic16f1827.h: 4781: } ECCP1ASbits_t;
[; ;pic16f1827.h: 4782: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16f1827.h: 4841: extern volatile unsigned char PSTR1CON @ 0x296;
"4843
[; ;pic16f1827.h: 4843: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16f1827.h: 4846: typedef union {
[; ;pic16f1827.h: 4847: struct {
[; ;pic16f1827.h: 4848: unsigned STR1A :1;
[; ;pic16f1827.h: 4849: unsigned STR1B :1;
[; ;pic16f1827.h: 4850: unsigned STR1C :1;
[; ;pic16f1827.h: 4851: unsigned STR1D :1;
[; ;pic16f1827.h: 4852: unsigned STR1SYNC :1;
[; ;pic16f1827.h: 4853: };
[; ;pic16f1827.h: 4854: } PSTR1CONbits_t;
[; ;pic16f1827.h: 4855: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16f1827.h: 4884: extern volatile unsigned short CCPR2 @ 0x298;
"4886
[; ;pic16f1827.h: 4886: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1827.h: 4890: extern volatile unsigned char CCPR2L @ 0x298;
"4892
[; ;pic16f1827.h: 4892: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1827.h: 4895: typedef union {
[; ;pic16f1827.h: 4896: struct {
[; ;pic16f1827.h: 4897: unsigned CCPR2L :8;
[; ;pic16f1827.h: 4898: };
[; ;pic16f1827.h: 4899: } CCPR2Lbits_t;
[; ;pic16f1827.h: 4900: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1827.h: 4909: extern volatile unsigned char CCPR2H @ 0x299;
"4911
[; ;pic16f1827.h: 4911: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1827.h: 4914: typedef union {
[; ;pic16f1827.h: 4915: struct {
[; ;pic16f1827.h: 4916: unsigned CCPR2H :8;
[; ;pic16f1827.h: 4917: };
[; ;pic16f1827.h: 4918: } CCPR2Hbits_t;
[; ;pic16f1827.h: 4919: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1827.h: 4928: extern volatile unsigned char CCP2CON @ 0x29A;
"4930
[; ;pic16f1827.h: 4930: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1827.h: 4933: typedef union {
[; ;pic16f1827.h: 4934: struct {
[; ;pic16f1827.h: 4935: unsigned CCP2M0 :1;
[; ;pic16f1827.h: 4936: unsigned CCP2M1 :1;
[; ;pic16f1827.h: 4937: unsigned CCP2M2 :1;
[; ;pic16f1827.h: 4938: unsigned CCP2M3 :1;
[; ;pic16f1827.h: 4939: unsigned DC2B0 :1;
[; ;pic16f1827.h: 4940: unsigned DC2B1 :1;
[; ;pic16f1827.h: 4941: unsigned P2M0 :1;
[; ;pic16f1827.h: 4942: unsigned P2M1 :1;
[; ;pic16f1827.h: 4943: };
[; ;pic16f1827.h: 4944: struct {
[; ;pic16f1827.h: 4945: unsigned CCP2M :4;
[; ;pic16f1827.h: 4946: unsigned DC2B :2;
[; ;pic16f1827.h: 4947: unsigned P2M :2;
[; ;pic16f1827.h: 4948: };
[; ;pic16f1827.h: 4949: } CCP2CONbits_t;
[; ;pic16f1827.h: 4950: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1827.h: 5009: extern volatile unsigned char PWM2CON @ 0x29B;
"5011
[; ;pic16f1827.h: 5011: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16f1827.h: 5014: typedef union {
[; ;pic16f1827.h: 5015: struct {
[; ;pic16f1827.h: 5016: unsigned P2DC0 :1;
[; ;pic16f1827.h: 5017: unsigned P2DC1 :1;
[; ;pic16f1827.h: 5018: unsigned P2DC2 :1;
[; ;pic16f1827.h: 5019: unsigned P2DC3 :1;
[; ;pic16f1827.h: 5020: unsigned P2DC4 :1;
[; ;pic16f1827.h: 5021: unsigned P2DC5 :1;
[; ;pic16f1827.h: 5022: unsigned P2DC6 :1;
[; ;pic16f1827.h: 5023: unsigned P2RSEN :1;
[; ;pic16f1827.h: 5024: };
[; ;pic16f1827.h: 5025: struct {
[; ;pic16f1827.h: 5026: unsigned P2DC :7;
[; ;pic16f1827.h: 5027: };
[; ;pic16f1827.h: 5028: } PWM2CONbits_t;
[; ;pic16f1827.h: 5029: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16f1827.h: 5078: extern volatile unsigned char CCP2AS @ 0x29C;
"5080
[; ;pic16f1827.h: 5080: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16f1827.h: 5083: extern volatile unsigned char ECCP2AS @ 0x29C;
"5085
[; ;pic16f1827.h: 5085: asm("ECCP2AS equ 029Ch");
[; <" ECCP2AS equ 029Ch ;# ">
[; ;pic16f1827.h: 5088: typedef union {
[; ;pic16f1827.h: 5089: struct {
[; ;pic16f1827.h: 5090: unsigned PSS2BD0 :1;
[; ;pic16f1827.h: 5091: unsigned PSS2BD1 :1;
[; ;pic16f1827.h: 5092: unsigned PSS2AC0 :1;
[; ;pic16f1827.h: 5093: unsigned PSS2AC1 :1;
[; ;pic16f1827.h: 5094: unsigned CCP2AS0 :1;
[; ;pic16f1827.h: 5095: unsigned CCP2AS1 :1;
[; ;pic16f1827.h: 5096: unsigned CCP2AS2 :1;
[; ;pic16f1827.h: 5097: unsigned CCP2ASE :1;
[; ;pic16f1827.h: 5098: };
[; ;pic16f1827.h: 5099: struct {
[; ;pic16f1827.h: 5100: unsigned PSS2BD :2;
[; ;pic16f1827.h: 5101: unsigned PSS2AC :2;
[; ;pic16f1827.h: 5102: unsigned CCP2AS :3;
[; ;pic16f1827.h: 5103: };
[; ;pic16f1827.h: 5104: } CCP2ASbits_t;
[; ;pic16f1827.h: 5105: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16f1827.h: 5163: typedef union {
[; ;pic16f1827.h: 5164: struct {
[; ;pic16f1827.h: 5165: unsigned PSS2BD0 :1;
[; ;pic16f1827.h: 5166: unsigned PSS2BD1 :1;
[; ;pic16f1827.h: 5167: unsigned PSS2AC0 :1;
[; ;pic16f1827.h: 5168: unsigned PSS2AC1 :1;
[; ;pic16f1827.h: 5169: unsigned CCP2AS0 :1;
[; ;pic16f1827.h: 5170: unsigned CCP2AS1 :1;
[; ;pic16f1827.h: 5171: unsigned CCP2AS2 :1;
[; ;pic16f1827.h: 5172: unsigned CCP2ASE :1;
[; ;pic16f1827.h: 5173: };
[; ;pic16f1827.h: 5174: struct {
[; ;pic16f1827.h: 5175: unsigned PSS2BD :2;
[; ;pic16f1827.h: 5176: unsigned PSS2AC :2;
[; ;pic16f1827.h: 5177: unsigned CCP2AS :3;
[; ;pic16f1827.h: 5178: };
[; ;pic16f1827.h: 5179: } ECCP2ASbits_t;
[; ;pic16f1827.h: 5180: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0x29C;
[; ;pic16f1827.h: 5239: extern volatile unsigned char PSTR2CON @ 0x29D;
"5241
[; ;pic16f1827.h: 5241: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16f1827.h: 5244: typedef union {
[; ;pic16f1827.h: 5245: struct {
[; ;pic16f1827.h: 5246: unsigned STR2A :1;
[; ;pic16f1827.h: 5247: unsigned STR2B :1;
[; ;pic16f1827.h: 5248: unsigned STR2C :1;
[; ;pic16f1827.h: 5249: unsigned STR2D :1;
[; ;pic16f1827.h: 5250: unsigned STR2SYNC :1;
[; ;pic16f1827.h: 5251: };
[; ;pic16f1827.h: 5252: } PSTR2CONbits_t;
[; ;pic16f1827.h: 5253: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16f1827.h: 5282: extern volatile unsigned char CCPTMRS @ 0x29E;
"5284
[; ;pic16f1827.h: 5284: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1827.h: 5287: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"5289
[; ;pic16f1827.h: 5289: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16f1827.h: 5292: typedef union {
[; ;pic16f1827.h: 5293: struct {
[; ;pic16f1827.h: 5294: unsigned C1TSEL0 :1;
[; ;pic16f1827.h: 5295: unsigned C1TSEL1 :1;
[; ;pic16f1827.h: 5296: unsigned C2TSEL0 :1;
[; ;pic16f1827.h: 5297: unsigned C2TSEL1 :1;
[; ;pic16f1827.h: 5298: unsigned C3TSEL0 :1;
[; ;pic16f1827.h: 5299: unsigned C3TSEL1 :1;
[; ;pic16f1827.h: 5300: unsigned C4TSEL0 :1;
[; ;pic16f1827.h: 5301: unsigned C4TSEL1 :1;
[; ;pic16f1827.h: 5302: };
[; ;pic16f1827.h: 5303: struct {
[; ;pic16f1827.h: 5304: unsigned C1TSEL :2;
[; ;pic16f1827.h: 5305: unsigned C2TSEL :2;
[; ;pic16f1827.h: 5306: unsigned C3TSEL :2;
[; ;pic16f1827.h: 5307: unsigned C4TSEL :2;
[; ;pic16f1827.h: 5308: };
[; ;pic16f1827.h: 5309: } CCPTMRSbits_t;
[; ;pic16f1827.h: 5310: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1827.h: 5373: typedef union {
[; ;pic16f1827.h: 5374: struct {
[; ;pic16f1827.h: 5375: unsigned C1TSEL0 :1;
[; ;pic16f1827.h: 5376: unsigned C1TSEL1 :1;
[; ;pic16f1827.h: 5377: unsigned C2TSEL0 :1;
[; ;pic16f1827.h: 5378: unsigned C2TSEL1 :1;
[; ;pic16f1827.h: 5379: unsigned C3TSEL0 :1;
[; ;pic16f1827.h: 5380: unsigned C3TSEL1 :1;
[; ;pic16f1827.h: 5381: unsigned C4TSEL0 :1;
[; ;pic16f1827.h: 5382: unsigned C4TSEL1 :1;
[; ;pic16f1827.h: 5383: };
[; ;pic16f1827.h: 5384: struct {
[; ;pic16f1827.h: 5385: unsigned C1TSEL :2;
[; ;pic16f1827.h: 5386: unsigned C2TSEL :2;
[; ;pic16f1827.h: 5387: unsigned C3TSEL :2;
[; ;pic16f1827.h: 5388: unsigned C4TSEL :2;
[; ;pic16f1827.h: 5389: };
[; ;pic16f1827.h: 5390: } CCPTMRS0bits_t;
[; ;pic16f1827.h: 5391: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16f1827.h: 5455: extern volatile unsigned short CCPR3 @ 0x311;
"5457
[; ;pic16f1827.h: 5457: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1827.h: 5461: extern volatile unsigned char CCPR3L @ 0x311;
"5463
[; ;pic16f1827.h: 5463: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1827.h: 5466: typedef union {
[; ;pic16f1827.h: 5467: struct {
[; ;pic16f1827.h: 5468: unsigned CCPR3L :8;
[; ;pic16f1827.h: 5469: };
[; ;pic16f1827.h: 5470: } CCPR3Lbits_t;
[; ;pic16f1827.h: 5471: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1827.h: 5480: extern volatile unsigned char CCPR3H @ 0x312;
"5482
[; ;pic16f1827.h: 5482: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1827.h: 5485: typedef union {
[; ;pic16f1827.h: 5486: struct {
[; ;pic16f1827.h: 5487: unsigned CCPR3H :8;
[; ;pic16f1827.h: 5488: };
[; ;pic16f1827.h: 5489: } CCPR3Hbits_t;
[; ;pic16f1827.h: 5490: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1827.h: 5499: extern volatile unsigned char CCP3CON @ 0x313;
"5501
[; ;pic16f1827.h: 5501: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1827.h: 5504: typedef union {
[; ;pic16f1827.h: 5505: struct {
[; ;pic16f1827.h: 5506: unsigned CCP3M0 :1;
[; ;pic16f1827.h: 5507: unsigned CCP3M1 :1;
[; ;pic16f1827.h: 5508: unsigned CCP3M2 :1;
[; ;pic16f1827.h: 5509: unsigned CCP3M3 :1;
[; ;pic16f1827.h: 5510: unsigned DC3B0 :1;
[; ;pic16f1827.h: 5511: unsigned DC3B1 :1;
[; ;pic16f1827.h: 5512: };
[; ;pic16f1827.h: 5513: struct {
[; ;pic16f1827.h: 5514: unsigned CCP3M :4;
[; ;pic16f1827.h: 5515: unsigned DC3B :2;
[; ;pic16f1827.h: 5516: };
[; ;pic16f1827.h: 5517: } CCP3CONbits_t;
[; ;pic16f1827.h: 5518: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1827.h: 5562: extern volatile unsigned short CCPR4 @ 0x318;
"5564
[; ;pic16f1827.h: 5564: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1827.h: 5568: extern volatile unsigned char CCPR4L @ 0x318;
"5570
[; ;pic16f1827.h: 5570: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1827.h: 5573: typedef union {
[; ;pic16f1827.h: 5574: struct {
[; ;pic16f1827.h: 5575: unsigned CCPR4L :8;
[; ;pic16f1827.h: 5576: };
[; ;pic16f1827.h: 5577: } CCPR4Lbits_t;
[; ;pic16f1827.h: 5578: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1827.h: 5587: extern volatile unsigned char CCPR4H @ 0x319;
"5589
[; ;pic16f1827.h: 5589: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1827.h: 5592: typedef union {
[; ;pic16f1827.h: 5593: struct {
[; ;pic16f1827.h: 5594: unsigned CCPR4H :8;
[; ;pic16f1827.h: 5595: };
[; ;pic16f1827.h: 5596: } CCPR4Hbits_t;
[; ;pic16f1827.h: 5597: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1827.h: 5606: extern volatile unsigned char CCP4CON @ 0x31A;
"5608
[; ;pic16f1827.h: 5608: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1827.h: 5611: typedef union {
[; ;pic16f1827.h: 5612: struct {
[; ;pic16f1827.h: 5613: unsigned CCP4M0 :1;
[; ;pic16f1827.h: 5614: unsigned CCP4M1 :1;
[; ;pic16f1827.h: 5615: unsigned CCP4M2 :1;
[; ;pic16f1827.h: 5616: unsigned CCP4M3 :1;
[; ;pic16f1827.h: 5617: unsigned DC4B0 :1;
[; ;pic16f1827.h: 5618: unsigned DC4B1 :1;
[; ;pic16f1827.h: 5619: };
[; ;pic16f1827.h: 5620: struct {
[; ;pic16f1827.h: 5621: unsigned CCP4M :4;
[; ;pic16f1827.h: 5622: unsigned DC4B :2;
[; ;pic16f1827.h: 5623: };
[; ;pic16f1827.h: 5624: } CCP4CONbits_t;
[; ;pic16f1827.h: 5625: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1827.h: 5669: extern volatile unsigned char IOCBP @ 0x394;
"5671
[; ;pic16f1827.h: 5671: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1827.h: 5674: typedef union {
[; ;pic16f1827.h: 5675: struct {
[; ;pic16f1827.h: 5676: unsigned IOCBP0 :1;
[; ;pic16f1827.h: 5677: unsigned IOCBP1 :1;
[; ;pic16f1827.h: 5678: unsigned IOCBP2 :1;
[; ;pic16f1827.h: 5679: unsigned IOCBP3 :1;
[; ;pic16f1827.h: 5680: unsigned IOCBP4 :1;
[; ;pic16f1827.h: 5681: unsigned IOCBP5 :1;
[; ;pic16f1827.h: 5682: unsigned IOCBP6 :1;
[; ;pic16f1827.h: 5683: unsigned IOCBP7 :1;
[; ;pic16f1827.h: 5684: };
[; ;pic16f1827.h: 5685: struct {
[; ;pic16f1827.h: 5686: unsigned IOCBP :8;
[; ;pic16f1827.h: 5687: };
[; ;pic16f1827.h: 5688: } IOCBPbits_t;
[; ;pic16f1827.h: 5689: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1827.h: 5738: extern volatile unsigned char IOCBN @ 0x395;
"5740
[; ;pic16f1827.h: 5740: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1827.h: 5743: typedef union {
[; ;pic16f1827.h: 5744: struct {
[; ;pic16f1827.h: 5745: unsigned IOCBN0 :1;
[; ;pic16f1827.h: 5746: unsigned IOCBN1 :1;
[; ;pic16f1827.h: 5747: unsigned IOCBN2 :1;
[; ;pic16f1827.h: 5748: unsigned IOCBN3 :1;
[; ;pic16f1827.h: 5749: unsigned IOCBN4 :1;
[; ;pic16f1827.h: 5750: unsigned IOCBN5 :1;
[; ;pic16f1827.h: 5751: unsigned IOCBN6 :1;
[; ;pic16f1827.h: 5752: unsigned IOCBN7 :1;
[; ;pic16f1827.h: 5753: };
[; ;pic16f1827.h: 5754: struct {
[; ;pic16f1827.h: 5755: unsigned IOCBN :8;
[; ;pic16f1827.h: 5756: };
[; ;pic16f1827.h: 5757: } IOCBNbits_t;
[; ;pic16f1827.h: 5758: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1827.h: 5807: extern volatile unsigned char IOCBF @ 0x396;
"5809
[; ;pic16f1827.h: 5809: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1827.h: 5812: typedef union {
[; ;pic16f1827.h: 5813: struct {
[; ;pic16f1827.h: 5814: unsigned IOCBF0 :1;
[; ;pic16f1827.h: 5815: unsigned IOCBF1 :1;
[; ;pic16f1827.h: 5816: unsigned IOCBF2 :1;
[; ;pic16f1827.h: 5817: unsigned IOCBF3 :1;
[; ;pic16f1827.h: 5818: unsigned IOCBF4 :1;
[; ;pic16f1827.h: 5819: unsigned IOCBF5 :1;
[; ;pic16f1827.h: 5820: unsigned IOCBF6 :1;
[; ;pic16f1827.h: 5821: unsigned IOCBF7 :1;
[; ;pic16f1827.h: 5822: };
[; ;pic16f1827.h: 5823: struct {
[; ;pic16f1827.h: 5824: unsigned IOCBF :8;
[; ;pic16f1827.h: 5825: };
[; ;pic16f1827.h: 5826: } IOCBFbits_t;
[; ;pic16f1827.h: 5827: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1827.h: 5876: extern volatile unsigned char CLKRCON @ 0x39A;
"5878
[; ;pic16f1827.h: 5878: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16f1827.h: 5881: typedef union {
[; ;pic16f1827.h: 5882: struct {
[; ;pic16f1827.h: 5883: unsigned CLKRDIV0 :1;
[; ;pic16f1827.h: 5884: unsigned CLKRDIV1 :1;
[; ;pic16f1827.h: 5885: unsigned CLKRDIV2 :1;
[; ;pic16f1827.h: 5886: unsigned CLKRDC0 :1;
[; ;pic16f1827.h: 5887: unsigned CLKRDC1 :1;
[; ;pic16f1827.h: 5888: unsigned CLKRSLR :1;
[; ;pic16f1827.h: 5889: unsigned CLKROE :1;
[; ;pic16f1827.h: 5890: unsigned CLKREN :1;
[; ;pic16f1827.h: 5891: };
[; ;pic16f1827.h: 5892: struct {
[; ;pic16f1827.h: 5893: unsigned CLKRDIV :3;
[; ;pic16f1827.h: 5894: unsigned CLKRDC :2;
[; ;pic16f1827.h: 5895: };
[; ;pic16f1827.h: 5896: } CLKRCONbits_t;
[; ;pic16f1827.h: 5897: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16f1827.h: 5951: extern volatile unsigned char MDCON @ 0x39C;
"5953
[; ;pic16f1827.h: 5953: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16f1827.h: 5956: typedef union {
[; ;pic16f1827.h: 5957: struct {
[; ;pic16f1827.h: 5958: unsigned MDBIT :1;
[; ;pic16f1827.h: 5959: unsigned :2;
[; ;pic16f1827.h: 5960: unsigned MDOUT :1;
[; ;pic16f1827.h: 5961: unsigned MDOPOL :1;
[; ;pic16f1827.h: 5962: unsigned MDSLR :1;
[; ;pic16f1827.h: 5963: unsigned MDOE :1;
[; ;pic16f1827.h: 5964: unsigned MDEN :1;
[; ;pic16f1827.h: 5965: };
[; ;pic16f1827.h: 5966: } MDCONbits_t;
[; ;pic16f1827.h: 5967: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16f1827.h: 6001: extern volatile unsigned char MDSRC @ 0x39D;
"6003
[; ;pic16f1827.h: 6003: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16f1827.h: 6006: typedef union {
[; ;pic16f1827.h: 6007: struct {
[; ;pic16f1827.h: 6008: unsigned MDMS0 :1;
[; ;pic16f1827.h: 6009: unsigned MDMS1 :1;
[; ;pic16f1827.h: 6010: unsigned MDMS2 :1;
[; ;pic16f1827.h: 6011: unsigned MDMS3 :1;
[; ;pic16f1827.h: 6012: unsigned :3;
[; ;pic16f1827.h: 6013: unsigned MDMSODIS :1;
[; ;pic16f1827.h: 6014: };
[; ;pic16f1827.h: 6015: struct {
[; ;pic16f1827.h: 6016: unsigned MDMS :4;
[; ;pic16f1827.h: 6017: };
[; ;pic16f1827.h: 6018: } MDSRCbits_t;
[; ;pic16f1827.h: 6019: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16f1827.h: 6053: extern volatile unsigned char MDCARL @ 0x39E;
"6055
[; ;pic16f1827.h: 6055: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16f1827.h: 6058: typedef union {
[; ;pic16f1827.h: 6059: struct {
[; ;pic16f1827.h: 6060: unsigned MDCL0 :1;
[; ;pic16f1827.h: 6061: unsigned MDCL1 :1;
[; ;pic16f1827.h: 6062: unsigned MDCL2 :1;
[; ;pic16f1827.h: 6063: unsigned MDCL3 :1;
[; ;pic16f1827.h: 6064: unsigned :1;
[; ;pic16f1827.h: 6065: unsigned MDCLSYNC :1;
[; ;pic16f1827.h: 6066: unsigned MDCLPOL :1;
[; ;pic16f1827.h: 6067: unsigned MDCLODIS :1;
[; ;pic16f1827.h: 6068: };
[; ;pic16f1827.h: 6069: struct {
[; ;pic16f1827.h: 6070: unsigned MDCL :4;
[; ;pic16f1827.h: 6071: };
[; ;pic16f1827.h: 6072: } MDCARLbits_t;
[; ;pic16f1827.h: 6073: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16f1827.h: 6117: extern volatile unsigned char MDCARH @ 0x39F;
"6119
[; ;pic16f1827.h: 6119: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16f1827.h: 6122: typedef union {
[; ;pic16f1827.h: 6123: struct {
[; ;pic16f1827.h: 6124: unsigned MDCH0 :1;
[; ;pic16f1827.h: 6125: unsigned MDCH1 :1;
[; ;pic16f1827.h: 6126: unsigned MDCH2 :1;
[; ;pic16f1827.h: 6127: unsigned MDCH3 :1;
[; ;pic16f1827.h: 6128: unsigned :1;
[; ;pic16f1827.h: 6129: unsigned MDCHSYNC :1;
[; ;pic16f1827.h: 6130: unsigned MDCHPOL :1;
[; ;pic16f1827.h: 6131: unsigned MDCHODIS :1;
[; ;pic16f1827.h: 6132: };
[; ;pic16f1827.h: 6133: struct {
[; ;pic16f1827.h: 6134: unsigned MDCH :4;
[; ;pic16f1827.h: 6135: };
[; ;pic16f1827.h: 6136: } MDCARHbits_t;
[; ;pic16f1827.h: 6137: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16f1827.h: 6181: extern volatile unsigned char TMR4 @ 0x415;
"6183
[; ;pic16f1827.h: 6183: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1827.h: 6186: typedef union {
[; ;pic16f1827.h: 6187: struct {
[; ;pic16f1827.h: 6188: unsigned TMR4 :8;
[; ;pic16f1827.h: 6189: };
[; ;pic16f1827.h: 6190: } TMR4bits_t;
[; ;pic16f1827.h: 6191: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1827.h: 6200: extern volatile unsigned char PR4 @ 0x416;
"6202
[; ;pic16f1827.h: 6202: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1827.h: 6205: typedef union {
[; ;pic16f1827.h: 6206: struct {
[; ;pic16f1827.h: 6207: unsigned PR4 :8;
[; ;pic16f1827.h: 6208: };
[; ;pic16f1827.h: 6209: } PR4bits_t;
[; ;pic16f1827.h: 6210: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1827.h: 6219: extern volatile unsigned char T4CON @ 0x417;
"6221
[; ;pic16f1827.h: 6221: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1827.h: 6224: typedef union {
[; ;pic16f1827.h: 6225: struct {
[; ;pic16f1827.h: 6226: unsigned T4CKPS0 :1;
[; ;pic16f1827.h: 6227: unsigned T4CKPS1 :1;
[; ;pic16f1827.h: 6228: unsigned TMR4ON :1;
[; ;pic16f1827.h: 6229: unsigned T4OUTPS0 :1;
[; ;pic16f1827.h: 6230: unsigned T4OUTPS1 :1;
[; ;pic16f1827.h: 6231: unsigned T4OUTPS2 :1;
[; ;pic16f1827.h: 6232: unsigned T4OUTPS3 :1;
[; ;pic16f1827.h: 6233: };
[; ;pic16f1827.h: 6234: struct {
[; ;pic16f1827.h: 6235: unsigned T4CKPS :2;
[; ;pic16f1827.h: 6236: unsigned :1;
[; ;pic16f1827.h: 6237: unsigned T4OUTPS :4;
[; ;pic16f1827.h: 6238: };
[; ;pic16f1827.h: 6239: } T4CONbits_t;
[; ;pic16f1827.h: 6240: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1827.h: 6289: extern volatile unsigned char TMR6 @ 0x41C;
"6291
[; ;pic16f1827.h: 6291: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1827.h: 6294: typedef union {
[; ;pic16f1827.h: 6295: struct {
[; ;pic16f1827.h: 6296: unsigned TMR6 :8;
[; ;pic16f1827.h: 6297: };
[; ;pic16f1827.h: 6298: } TMR6bits_t;
[; ;pic16f1827.h: 6299: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1827.h: 6308: extern volatile unsigned char PR6 @ 0x41D;
"6310
[; ;pic16f1827.h: 6310: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1827.h: 6313: typedef union {
[; ;pic16f1827.h: 6314: struct {
[; ;pic16f1827.h: 6315: unsigned PR6 :8;
[; ;pic16f1827.h: 6316: };
[; ;pic16f1827.h: 6317: } PR6bits_t;
[; ;pic16f1827.h: 6318: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1827.h: 6327: extern volatile unsigned char T6CON @ 0x41E;
"6329
[; ;pic16f1827.h: 6329: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1827.h: 6332: typedef union {
[; ;pic16f1827.h: 6333: struct {
[; ;pic16f1827.h: 6334: unsigned T6CKPS0 :1;
[; ;pic16f1827.h: 6335: unsigned T6CKPS1 :1;
[; ;pic16f1827.h: 6336: unsigned TMR6ON :1;
[; ;pic16f1827.h: 6337: unsigned T6OUTPS0 :1;
[; ;pic16f1827.h: 6338: unsigned T6OUTPS1 :1;
[; ;pic16f1827.h: 6339: unsigned T6OUTPS2 :1;
[; ;pic16f1827.h: 6340: unsigned T6OUTPS3 :1;
[; ;pic16f1827.h: 6341: };
[; ;pic16f1827.h: 6342: struct {
[; ;pic16f1827.h: 6343: unsigned T6CKPS :2;
[; ;pic16f1827.h: 6344: unsigned :1;
[; ;pic16f1827.h: 6345: unsigned T6OUTPS :4;
[; ;pic16f1827.h: 6346: };
[; ;pic16f1827.h: 6347: } T6CONbits_t;
[; ;pic16f1827.h: 6348: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1827.h: 6397: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6399
[; ;pic16f1827.h: 6399: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1827.h: 6402: typedef union {
[; ;pic16f1827.h: 6403: struct {
[; ;pic16f1827.h: 6404: unsigned C_SHAD :1;
[; ;pic16f1827.h: 6405: unsigned DC_SHAD :1;
[; ;pic16f1827.h: 6406: unsigned Z_SHAD :1;
[; ;pic16f1827.h: 6407: };
[; ;pic16f1827.h: 6408: } STATUS_SHADbits_t;
[; ;pic16f1827.h: 6409: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1827.h: 6428: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6430
[; ;pic16f1827.h: 6430: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1827.h: 6433: typedef union {
[; ;pic16f1827.h: 6434: struct {
[; ;pic16f1827.h: 6435: unsigned WREG_SHAD :8;
[; ;pic16f1827.h: 6436: };
[; ;pic16f1827.h: 6437: } WREG_SHADbits_t;
[; ;pic16f1827.h: 6438: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1827.h: 6447: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6449
[; ;pic16f1827.h: 6449: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1827.h: 6452: typedef union {
[; ;pic16f1827.h: 6453: struct {
[; ;pic16f1827.h: 6454: unsigned BSR_SHAD :5;
[; ;pic16f1827.h: 6455: };
[; ;pic16f1827.h: 6456: } BSR_SHADbits_t;
[; ;pic16f1827.h: 6457: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1827.h: 6466: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6468
[; ;pic16f1827.h: 6468: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1827.h: 6471: typedef union {
[; ;pic16f1827.h: 6472: struct {
[; ;pic16f1827.h: 6473: unsigned PCLATH_SHAD :7;
[; ;pic16f1827.h: 6474: };
[; ;pic16f1827.h: 6475: } PCLATH_SHADbits_t;
[; ;pic16f1827.h: 6476: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1827.h: 6485: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6487
[; ;pic16f1827.h: 6487: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1827.h: 6490: typedef union {
[; ;pic16f1827.h: 6491: struct {
[; ;pic16f1827.h: 6492: unsigned FSR0L_SHAD :8;
[; ;pic16f1827.h: 6493: };
[; ;pic16f1827.h: 6494: } FSR0L_SHADbits_t;
[; ;pic16f1827.h: 6495: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1827.h: 6504: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6506
[; ;pic16f1827.h: 6506: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1827.h: 6509: typedef union {
[; ;pic16f1827.h: 6510: struct {
[; ;pic16f1827.h: 6511: unsigned FSR0H_SHAD :8;
[; ;pic16f1827.h: 6512: };
[; ;pic16f1827.h: 6513: } FSR0H_SHADbits_t;
[; ;pic16f1827.h: 6514: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1827.h: 6523: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6525
[; ;pic16f1827.h: 6525: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1827.h: 6528: typedef union {
[; ;pic16f1827.h: 6529: struct {
[; ;pic16f1827.h: 6530: unsigned FSR1L_SHAD :8;
[; ;pic16f1827.h: 6531: };
[; ;pic16f1827.h: 6532: } FSR1L_SHADbits_t;
[; ;pic16f1827.h: 6533: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1827.h: 6542: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6544
[; ;pic16f1827.h: 6544: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1827.h: 6547: typedef union {
[; ;pic16f1827.h: 6548: struct {
[; ;pic16f1827.h: 6549: unsigned FSR1H_SHAD :8;
[; ;pic16f1827.h: 6550: };
[; ;pic16f1827.h: 6551: } FSR1H_SHADbits_t;
[; ;pic16f1827.h: 6552: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1827.h: 6561: extern volatile unsigned char STKPTR @ 0xFED;
"6563
[; ;pic16f1827.h: 6563: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1827.h: 6566: typedef union {
[; ;pic16f1827.h: 6567: struct {
[; ;pic16f1827.h: 6568: unsigned STKPTR :5;
[; ;pic16f1827.h: 6569: };
[; ;pic16f1827.h: 6570: } STKPTRbits_t;
[; ;pic16f1827.h: 6571: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1827.h: 6580: extern volatile unsigned char TOSL @ 0xFEE;
"6582
[; ;pic16f1827.h: 6582: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1827.h: 6585: typedef union {
[; ;pic16f1827.h: 6586: struct {
[; ;pic16f1827.h: 6587: unsigned TOSL :8;
[; ;pic16f1827.h: 6588: };
[; ;pic16f1827.h: 6589: } TOSLbits_t;
[; ;pic16f1827.h: 6590: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1827.h: 6599: extern volatile unsigned char TOSH @ 0xFEF;
"6601
[; ;pic16f1827.h: 6601: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1827.h: 6604: typedef union {
[; ;pic16f1827.h: 6605: struct {
[; ;pic16f1827.h: 6606: unsigned TOSH :7;
[; ;pic16f1827.h: 6607: };
[; ;pic16f1827.h: 6608: } TOSHbits_t;
[; ;pic16f1827.h: 6609: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1827.h: 6624: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1827.h: 6626: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1827.h: 6628: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1827.h: 6630: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1827.h: 6632: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1827.h: 6634: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1827.h: 6636: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1827.h: 6638: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1827.h: 6640: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1827.h: 6642: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1827.h: 6644: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1827.h: 6646: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1827.h: 6648: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16f1827.h: 6650: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1827.h: 6652: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1827.h: 6654: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1827.h: 6656: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1827.h: 6658: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1827.h: 6660: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1827.h: 6662: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic16f1827.h: 6664: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1827.h: 6666: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic16f1827.h: 6668: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic16f1827.h: 6670: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic16f1827.h: 6672: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1827.h: 6674: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1827.h: 6676: extern volatile __bit ANSB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic16f1827.h: 6678: extern volatile __bit ANSB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic16f1827.h: 6680: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1827.h: 6682: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1827.h: 6684: extern volatile __bit BCL2IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic16f1827.h: 6686: extern volatile __bit BCL2IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic16f1827.h: 6688: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1827.h: 6690: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1827.h: 6692: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1827.h: 6694: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1827.h: 6696: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1827.h: 6698: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1827.h: 6700: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1827.h: 6702: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1827.h: 6704: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1827.h: 6706: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1827.h: 6708: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1827.h: 6710: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1827.h: 6712: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1827.h: 6714: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1827.h: 6716: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1827.h: 6718: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1827.h: 6720: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1827.h: 6722: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1827.h: 6724: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1827.h: 6726: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1827.h: 6728: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1827.h: 6730: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1827.h: 6732: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1827.h: 6734: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1827.h: 6736: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1827.h: 6738: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1827.h: 6740: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1827.h: 6742: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1827.h: 6744: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1827.h: 6746: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1827.h: 6748: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1827.h: 6750: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1827.h: 6752: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1827.h: 6754: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1827.h: 6756: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1827.h: 6758: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1827.h: 6760: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1827.h: 6762: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1827.h: 6764: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1827.h: 6766: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1827.h: 6768: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1827.h: 6770: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1827.h: 6772: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1827.h: 6774: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1827.h: 6776: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1827.h: 6778: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1827.h: 6780: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1827.h: 6782: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16f1827.h: 6784: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16f1827.h: 6786: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16f1827.h: 6788: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16f1827.h: 6790: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1827.h: 6792: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1827.h: 6794: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1827.h: 6796: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1827.h: 6798: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1827.h: 6800: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1827.h: 6802: extern volatile __bit CCP1SEL @ (((unsigned) &APFCON0)*8) + 0;
[; ;pic16f1827.h: 6804: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16f1827.h: 6806: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16f1827.h: 6808: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16f1827.h: 6810: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16f1827.h: 6812: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1827.h: 6814: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1827.h: 6816: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1827.h: 6818: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1827.h: 6820: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1827.h: 6822: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1827.h: 6824: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16f1827.h: 6826: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1827.h: 6828: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1827.h: 6830: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1827.h: 6832: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1827.h: 6834: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1827.h: 6836: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1827.h: 6838: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1827.h: 6840: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1827.h: 6842: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1827.h: 6844: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1827.h: 6846: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1827.h: 6848: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1827.h: 6850: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1827.h: 6852: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1827.h: 6854: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16f1827.h: 6856: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1827.h: 6858: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1827.h: 6860: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1827.h: 6862: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1827.h: 6864: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1827.h: 6866: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16f1827.h: 6868: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16f1827.h: 6870: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16f1827.h: 6872: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16f1827.h: 6874: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16f1827.h: 6876: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16f1827.h: 6878: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16f1827.h: 6880: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16f1827.h: 6882: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16f1827.h: 6884: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16f1827.h: 6886: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16f1827.h: 6888: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16f1827.h: 6890: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16f1827.h: 6892: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16f1827.h: 6894: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16f1827.h: 6896: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16f1827.h: 6898: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1827.h: 6900: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1827.h: 6902: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1827.h: 6904: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1827.h: 6906: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16f1827.h: 6908: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16f1827.h: 6910: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1827.h: 6912: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1827.h: 6914: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16f1827.h: 6916: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1827.h: 6918: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1827.h: 6920: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1827.h: 6922: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1827.h: 6924: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1827.h: 6926: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1827.h: 6928: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1827.h: 6930: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1827.h: 6932: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1827.h: 6934: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1827.h: 6936: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1827.h: 6938: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1827.h: 6940: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1827.h: 6942: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1827.h: 6944: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1827.h: 6946: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f1827.h: 6948: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f1827.h: 6950: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f1827.h: 6952: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1827.h: 6954: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16f1827.h: 6956: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1827.h: 6958: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1827.h: 6960: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1827.h: 6962: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1827.h: 6964: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1827.h: 6966: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1827.h: 6968: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1827.h: 6970: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1827.h: 6972: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1827.h: 6974: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1827.h: 6976: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1827.h: 6978: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic16f1827.h: 6980: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic16f1827.h: 6982: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic16f1827.h: 6984: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic16f1827.h: 6986: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1827.h: 6988: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1827.h: 6990: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1827.h: 6992: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1827.h: 6994: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic16f1827.h: 6996: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic16f1827.h: 6998: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic16f1827.h: 7000: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic16f1827.h: 7002: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1827.h: 7004: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1827.h: 7006: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1827.h: 7008: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1827.h: 7010: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic16f1827.h: 7012: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic16f1827.h: 7014: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic16f1827.h: 7016: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic16f1827.h: 7018: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1827.h: 7020: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1827.h: 7022: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1827.h: 7024: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1827.h: 7026: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1827.h: 7028: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1827.h: 7030: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1827.h: 7032: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1827.h: 7034: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1827.h: 7036: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1827.h: 7038: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1827.h: 7040: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1827.h: 7042: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1827.h: 7044: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic16f1827.h: 7046: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1827.h: 7048: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic16f1827.h: 7050: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic16f1827.h: 7052: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic16f1827.h: 7054: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic16f1827.h: 7056: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic16f1827.h: 7058: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic16f1827.h: 7060: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1827.h: 7062: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1827.h: 7064: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1827.h: 7066: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1827.h: 7068: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1827.h: 7070: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16f1827.h: 7072: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1827.h: 7074: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1827.h: 7076: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16f1827.h: 7078: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16f1827.h: 7080: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16f1827.h: 7082: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16f1827.h: 7084: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16f1827.h: 7086: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16f1827.h: 7088: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16f1827.h: 7090: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16f1827.h: 7092: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16f1827.h: 7094: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16f1827.h: 7096: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16f1827.h: 7098: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16f1827.h: 7100: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16f1827.h: 7102: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16f1827.h: 7104: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16f1827.h: 7106: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16f1827.h: 7108: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16f1827.h: 7110: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16f1827.h: 7112: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16f1827.h: 7114: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16f1827.h: 7116: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16f1827.h: 7118: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16f1827.h: 7120: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16f1827.h: 7122: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16f1827.h: 7124: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16f1827.h: 7126: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1827.h: 7128: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1827.h: 7130: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1827.h: 7132: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1827.h: 7134: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1827.h: 7136: extern volatile __bit P1CSEL @ (((unsigned) &APFCON0)*8) + 1;
[; ;pic16f1827.h: 7138: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f1827.h: 7140: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f1827.h: 7142: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f1827.h: 7144: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f1827.h: 7146: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1827.h: 7148: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1827.h: 7150: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1827.h: 7152: extern volatile __bit P1DSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16f1827.h: 7154: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f1827.h: 7156: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f1827.h: 7158: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1827.h: 7160: extern volatile __bit P2BSEL @ (((unsigned) &APFCON0)*8) + 4;
[; ;pic16f1827.h: 7162: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16f1827.h: 7164: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16f1827.h: 7166: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16f1827.h: 7168: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16f1827.h: 7170: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1827.h: 7172: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1827.h: 7174: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1827.h: 7176: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16f1827.h: 7178: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16f1827.h: 7180: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1827.h: 7182: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1827.h: 7184: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1827.h: 7186: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1827.h: 7188: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1827.h: 7190: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1827.h: 7192: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1827.h: 7194: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16f1827.h: 7196: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16f1827.h: 7198: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16f1827.h: 7200: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16f1827.h: 7202: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16f1827.h: 7204: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16f1827.h: 7206: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16f1827.h: 7208: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16f1827.h: 7210: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1827.h: 7212: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1827.h: 7214: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1827.h: 7216: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1827.h: 7218: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1827.h: 7220: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1827.h: 7222: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16f1827.h: 7224: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16f1827.h: 7226: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16f1827.h: 7228: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16f1827.h: 7230: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16f1827.h: 7232: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16f1827.h: 7234: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1827.h: 7236: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1827.h: 7238: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1827.h: 7240: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1827.h: 7242: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1827.h: 7244: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1827.h: 7246: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1827.h: 7248: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f1827.h: 7250: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1827.h: 7252: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1827.h: 7254: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16f1827.h: 7256: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1827.h: 7258: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1827.h: 7260: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1827.h: 7262: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1827.h: 7264: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16f1827.h: 7266: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1827.h: 7268: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1827.h: 7270: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1827.h: 7272: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16f1827.h: 7274: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16f1827.h: 7276: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16f1827.h: 7278: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1827.h: 7280: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16f1827.h: 7282: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16f1827.h: 7284: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16f1827.h: 7286: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16f1827.h: 7288: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16f1827.h: 7290: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16f1827.h: 7292: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16f1827.h: 7294: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16f1827.h: 7296: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16f1827.h: 7298: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16f1827.h: 7300: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16f1827.h: 7302: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16f1827.h: 7304: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16f1827.h: 7306: extern volatile __bit SS1SEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16f1827.h: 7308: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1827.h: 7310: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1827.h: 7312: extern volatile __bit SSP2IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic16f1827.h: 7314: extern volatile __bit SSP2IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic16f1827.h: 7316: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1827.h: 7318: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1827.h: 7320: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16f1827.h: 7322: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16f1827.h: 7324: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16f1827.h: 7326: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16f1827.h: 7328: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16f1827.h: 7330: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16f1827.h: 7332: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16f1827.h: 7334: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16f1827.h: 7336: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16f1827.h: 7338: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16f1827.h: 7340: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1827.h: 7342: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1827.h: 7344: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1827.h: 7346: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1827.h: 7348: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1827.h: 7350: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1827.h: 7352: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16f1827.h: 7354: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1827.h: 7356: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1827.h: 7358: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1827.h: 7360: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1827.h: 7362: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1827.h: 7364: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1827.h: 7366: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1827.h: 7368: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1827.h: 7370: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1827.h: 7372: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1827.h: 7374: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1827.h: 7376: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1827.h: 7378: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1827.h: 7380: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1827.h: 7382: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1827.h: 7384: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1827.h: 7386: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1827.h: 7388: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1827.h: 7390: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1827.h: 7392: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1827.h: 7394: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1827.h: 7396: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1827.h: 7398: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1827.h: 7400: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1827.h: 7402: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1827.h: 7404: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1827.h: 7406: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1827.h: 7408: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1827.h: 7410: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1827.h: 7412: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1827.h: 7414: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1827.h: 7416: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1827.h: 7418: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1827.h: 7420: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1827.h: 7422: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1827.h: 7424: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1827.h: 7426: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1827.h: 7428: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1827.h: 7430: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1827.h: 7432: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1827.h: 7434: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1827.h: 7436: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1827.h: 7438: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1827.h: 7440: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1827.h: 7442: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1827.h: 7444: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1827.h: 7446: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1827.h: 7448: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1827.h: 7450: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1827.h: 7452: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1827.h: 7454: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1827.h: 7456: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1827.h: 7458: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1827.h: 7460: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1827.h: 7462: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1827.h: 7464: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1827.h: 7466: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16f1827.h: 7468: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16f1827.h: 7470: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16f1827.h: 7472: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16f1827.h: 7474: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16f1827.h: 7476: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16f1827.h: 7478: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1827.h: 7480: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1827.h: 7482: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1827.h: 7484: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1827.h: 7486: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1827.h: 7488: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1827.h: 7490: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1827.h: 7492: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1827.h: 7494: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1827.h: 7496: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1827.h: 7498: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1827.h: 7500: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1827.h: 7502: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1827.h: 7504: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1827.h: 7506: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1827.h: 7508: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16f1827.h: 7510: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1827.h: 7512: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1827.h: 7514: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1827.h: 7516: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1827.h: 7518: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1827.h: 7520: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1827.h: 7522: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1827.h: 7524: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1827.h: 7526: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1827.h: 7528: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic16f1827.h: 7530: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic16f1827.h: 7532: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic16f1827.h: 7534: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic16f1827.h: 7536: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1827.h: 7538: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1827.h: 7540: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1827.h: 7542: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1827.h: 7544: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f1827.h: 7546: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f1827.h: 7548: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f1827.h: 7550: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1827.h: 7552: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1827.h: 7554: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1827.h: 7556: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1827.h: 7558: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1827.h: 7560: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1827.h: 7562: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1827.h: 7564: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1827.h: 7566: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1827.h: 7568: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1827.h: 7570: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 80: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 154: extern __nonreentrant void _delay(unsigned long);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
"4 PIC16F1827-I2C_LCD_RTC01.c
[p x FOSC=INTOSC ]
"5
[p x WDTE=OFF ]
"6
[p x PWRTE=OFF ]
"7
[p x MCLRE=OFF ]
"8
[p x CP=OFF ]
"9
[p x CPD=OFF ]
"10
[p x BOREN=OFF ]
"11
[p x CLKOUTEN=OFF ]
"12
[p x IESO=OFF ]
"13
[p x FCMEN=OFF ]
"15
[p x WRT=OFF ]
"16
[p x PLLEN=ON ]
"17
[p x STVREN=OFF ]
"18
[p x BORV=LO ]
"19
[p x LVP=OFF ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.33\include\My_header_16F.h
[v _timer0_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 15: void timer0_init(uint8_t prescaler) {
[e :U _timer0_init ]
[v _prescaler `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 16: if (prescaler == 0) {
"16
[e $ ! == -> _prescaler `i -> 0 `i 351  ]
{
[; ;My_header_16F.h: 17: OPTION_REGbits.PSA = 1;
"17
[e = . . _OPTION_REGbits 0 3 -> -> 1 `i `uc ]
"18
}
[; ;My_header_16F.h: 18: } else {
[e $U 352  ]
[e :U 351 ]
{
[; ;My_header_16F.h: 19: OPTION_REGbits.PSA = 0;
"19
[e = . . _OPTION_REGbits 0 3 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 20: OPTION_REGbits.PS = prescaler - 1;
"20
[e = . . _OPTION_REGbits 1 0 -> - -> _prescaler `i -> 1 `i `uc ]
"21
}
[e :U 352 ]
[; ;My_header_16F.h: 21: }
[; ;My_header_16F.h: 22: OPTION_REGbits.TMR0CS = 0;
"22
[e = . . _OPTION_REGbits 0 5 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 23: OPTION_REGbits.TMR0SE = 0;
"23
[e = . . _OPTION_REGbits 0 4 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 24: INTCONbits.TMR0IE = 1;
"24
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 25: }
"25
[e :UE 350 ]
}
"28
[v _timer1_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 28: void timer1_init(uint8_t prescaler) {
[e :U _timer1_init ]
[v _prescaler `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 29: T1CONbits.TMR1ON = 1;
"29
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 30: T1CONbits.TMR1CS = 0;
"30
[e = . . _T1CONbits 1 2 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 31: T1CONbits.T1CKPS = prescaler;
"31
[e = . . _T1CONbits 1 1 _prescaler ]
[; ;My_header_16F.h: 32: TMR1H = 0x00;
"32
[e = _TMR1H -> -> 0 `i `uc ]
[; ;My_header_16F.h: 33: TMR1L = 0x00;
"33
[e = _TMR1L -> -> 0 `i `uc ]
[; ;My_header_16F.h: 34: PIE1bits.TMR1IE = 1;
"34
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 35: }
"35
[e :UE 353 ]
}
"41
[v _adc_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 41: void adc_init(uint8_t p_ref) {
[e :U _adc_init ]
[v _p_ref `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 42: ADCON1bits.ADFM = 1;
"42
[e = . . _ADCON1bits 0 7 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 43: ADCON1bits.ADCS = 6;
"43
[e = . . _ADCON1bits 1 2 -> -> 6 `i `uc ]
[; ;My_header_16F.h: 44: ADCON1bits.ADNREF = 0;
"44
[e = . . _ADCON1bits 0 2 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 45: ADCON1bits.ADPREF = p_ref;
"45
[e = . . _ADCON1bits 1 0 _p_ref ]
[; ;My_header_16F.h: 46: if (p_ref == 3) FVRCON = 0x83;
"46
[e $ ! == -> _p_ref `i -> 3 `i 355  ]
[e = _FVRCON -> -> 131 `i `uc ]
[e :U 355 ]
[; ;My_header_16F.h: 47: }
"47
[e :UE 354 ]
}
"49
[v _adc `(ui ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 49: uint16_t adc(uint8_t ch) {
[e :U _adc ]
[v _ch `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 50: ADCON0bits.ADON = 1;
"50
[e = . . _ADCON0bits 0 0 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 51: ADCON0bits.CHS = 2 - ch;
"51
[e = . . _ADCON0bits 1 2 -> - -> 2 `i -> _ch `i `uc ]
[; ;My_header_16F.h: 52: _delay((unsigned long)((20)*(32000000/4000000.0)));
"52
[e ( __delay (1 -> * -> -> 20 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 53: ADCON0bits.GO_nDONE = 1;
"53
[e = . . _ADCON0bits 0 1 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 54: while (ADCON0bits.GO_nDONE);
"54
[e $U 357  ]
[e :U 358 ]
[e :U 357 ]
[e $ != -> . . _ADCON0bits 0 1 `i -> -> -> 0 `i `Vuc `i 358  ]
[e :U 359 ]
[; ;My_header_16F.h: 55: return ADRES;
"55
[e ) -> _ADRES `ui ]
[e $UE 356  ]
[; ;My_header_16F.h: 56: }
"56
[e :UE 356 ]
}
[; ;My_header_16F.h: 66: typedef struct button {
[; ;My_header_16F.h: 67: uint16_t cnt_sw;
[; ;My_header_16F.h: 69: union {
[; ;My_header_16F.h: 70: uint8_t flags;
[; ;My_header_16F.h: 72: struct {
[; ;My_header_16F.h: 73: uint8_t press : 1;
[; ;My_header_16F.h: 74: uint8_t long_hold_1 : 1;
[; ;My_header_16F.h: 75: uint8_t long_hold_2 : 1;
[; ;My_header_16F.h: 76: uint8_t long_hold_3 : 1;
[; ;My_header_16F.h: 77: uint8_t pressing : 1;
[; ;My_header_16F.h: 78: uint8_t long_holding_1 : 1;
[; ;My_header_16F.h: 79: uint8_t long_holding_2 : 1;
[; ;My_header_16F.h: 80: uint8_t long_holding_3 : 1;
[; ;My_header_16F.h: 81: } flag;
[; ;My_header_16F.h: 82: };
[; ;My_header_16F.h: 83: } button_t;
"85
[v _button_timer_interrupt `(v ~T0 @X0 1 ef2`*S360`uc ]
{
[; ;My_header_16F.h: 85: void button_timer_interrupt(button_t *bt, uint8_t sw_value) {
[e :U _button_timer_interrupt ]
[v _bt `*S360 ~T0 @X0 1 r1 ]
[v _sw_value `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header_16F.h: 86: if (sw_value) {
"86
[e $ ! != -> _sw_value `i -> -> -> 0 `i `uc `i 364  ]
{
[; ;My_header_16F.h: 87: if (bt->cnt_sw < 150 + 1) bt->cnt_sw++;
"87
[e $ ! < . *U _bt 0 -> + -> 150 `i -> 1 `i `ui 365  ]
[e ++ . *U _bt 0 -> -> 1 `i `ui ]
[e :U 365 ]
[; ;My_header_16F.h: 88: if (bt->cnt_sw == 150)bt->flag.long_holding_3 = 1;
"88
[e $ ! == . *U _bt 0 -> -> 150 `i `ui 366  ]
[e = . . . *U _bt 1 1 7 -> -> 1 `i `uc ]
[e :U 366 ]
[; ;My_header_16F.h: 89: if (bt->cnt_sw == 75)bt->flag.long_holding_2 = 1;
"89
[e $ ! == . *U _bt 0 -> -> 75 `i `ui 367  ]
[e = . . . *U _bt 1 1 6 -> -> 1 `i `uc ]
[e :U 367 ]
[; ;My_header_16F.h: 90: if (bt->cnt_sw == 30)bt->flag.long_holding_1 = 1;
"90
[e $ ! == . *U _bt 0 -> -> 30 `i `ui 368  ]
[e = . . . *U _bt 1 1 5 -> -> 1 `i `uc ]
[e :U 368 ]
[; ;My_header_16F.h: 91: if (bt->cnt_sw == 2)bt->flag.pressing = 1;
"91
[e $ ! == . *U _bt 0 -> -> 2 `i `ui 369  ]
[e = . . . *U _bt 1 1 4 -> -> 1 `i `uc ]
[e :U 369 ]
"92
}
[; ;My_header_16F.h: 92: } else {
[e $U 370  ]
[e :U 364 ]
{
[; ;My_header_16F.h: 93: if (bt->cnt_sw >= 150)bt->flag.long_hold_3 = 1;
"93
[e $ ! >= . *U _bt 0 -> -> 150 `i `ui 371  ]
[e = . . . *U _bt 1 1 3 -> -> 1 `i `uc ]
[e $U 372  ]
"94
[e :U 371 ]
[; ;My_header_16F.h: 94: else if (bt->cnt_sw >= 75)bt->flag.long_hold_2 = 1;
[e $ ! >= . *U _bt 0 -> -> 75 `i `ui 373  ]
[e = . . . *U _bt 1 1 2 -> -> 1 `i `uc ]
[e $U 374  ]
"95
[e :U 373 ]
[; ;My_header_16F.h: 95: else if (bt->cnt_sw >= 30)bt->flag.long_hold_1 = 1;
[e $ ! >= . *U _bt 0 -> -> 30 `i `ui 375  ]
[e = . . . *U _bt 1 1 1 -> -> 1 `i `uc ]
[e $U 376  ]
"96
[e :U 375 ]
[; ;My_header_16F.h: 96: else if (bt->cnt_sw >= 2)bt->flag.press = 1;
[e $ ! >= . *U _bt 0 -> -> 2 `i `ui 377  ]
[e = . . . *U _bt 1 1 0 -> -> 1 `i `uc ]
[e :U 377 ]
"97
[e :U 376 ]
[e :U 374 ]
[e :U 372 ]
[; ;My_header_16F.h: 97: bt->cnt_sw = 0;
[e = . *U _bt 0 -> -> 0 `i `ui ]
[; ;My_header_16F.h: 98: bt->flags &= 0x0F;
"98
[e =& . . *U _bt 1 0 -> -> 15 `i `uc ]
"99
}
[e :U 370 ]
[; ;My_header_16F.h: 99: }
[; ;My_header_16F.h: 100: }
"100
[e :UE 363 ]
}
[; ;My_header_16F.h: 104: typedef struct ringbuf {
[; ;My_header_16F.h: 105: uint8_t *buf;
[; ;My_header_16F.h: 106: uint8_t size;
[; ;My_header_16F.h: 107: uint8_t head;
[; ;My_header_16F.h: 108: uint8_t tail;
[; ;My_header_16F.h: 109: } ringbuf_t;
"111
[v _ringbuf_init `(v ~T0 @X0 1 ef3`*S378`*uc`uc ]
{
[; ;My_header_16F.h: 111: void ringbuf_init(ringbuf_t *rb, uint8_t internal_buf[], uint8_t bufsize) {
[e :U _ringbuf_init ]
[v _rb `*S378 ~T0 @X0 1 r1 ]
[v _internal_buf `*uc ~T0 @X0 1 r2 ]
[v _bufsize `uc ~T0 @X0 1 r3 ]
[f ]
[; ;My_header_16F.h: 112: rb->buf = internal_buf;
"112
[e = . *U _rb 0 _internal_buf ]
[; ;My_header_16F.h: 113: rb->size = bufsize;
"113
[e = . *U _rb 1 _bufsize ]
[; ;My_header_16F.h: 114: rb->head = 0;
"114
[e = . *U _rb 2 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 115: rb->tail = 0;
"115
[e = . *U _rb 3 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 116: }
"116
[e :UE 379 ]
}
"118
[v _ringbuf_push `(v ~T0 @X0 1 ef2`*S378`uc ]
{
[; ;My_header_16F.h: 118: void ringbuf_push(ringbuf_t *rb, uint8_t asciicode) {
[e :U _ringbuf_push ]
[v _rb `*S378 ~T0 @X0 1 r1 ]
[v _asciicode `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header_16F.h: 119: rb->buf[rb->head] = asciicode;
"119
[e = *U + . *U _rb 0 * -> . *U _rb 2 `ux -> -> # *U . *U _rb 0 `ui `ux _asciicode ]
[; ;My_header_16F.h: 120: rb->head++;
"120
[e ++ . *U _rb 2 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 121: if (rb->head >= rb->size) {
"121
[e $ ! >= -> . *U _rb 2 `i -> . *U _rb 1 `i 381  ]
{
[; ;My_header_16F.h: 122: rb->head = 0;
"122
[e = . *U _rb 2 -> -> 0 `i `uc ]
"123
}
[e :U 381 ]
[; ;My_header_16F.h: 123: }
[; ;My_header_16F.h: 124: }
"124
[e :UE 380 ]
}
"126
[v _ringbuf_pop `(uc ~T0 @X0 1 ef1`*S378 ]
{
[; ;My_header_16F.h: 126: uint8_t ringbuf_pop(ringbuf_t * rb) {
[e :U _ringbuf_pop ]
[v _rb `*S378 ~T0 @X0 1 r1 ]
[f ]
"127
[v _ret `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 127: uint8_t ret = rb->buf[rb->tail];
[e = _ret *U + . *U _rb 0 * -> . *U _rb 3 `ux -> -> # *U . *U _rb 0 `ui `ux ]
[; ;My_header_16F.h: 128: rb->tail++;
"128
[e ++ . *U _rb 3 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 129: if (rb->tail >= rb->size) {
"129
[e $ ! >= -> . *U _rb 3 `i -> . *U _rb 1 `i 383  ]
{
[; ;My_header_16F.h: 130: rb->tail = 0;
"130
[e = . *U _rb 3 -> -> 0 `i `uc ]
"131
}
[e :U 383 ]
[; ;My_header_16F.h: 131: }
[; ;My_header_16F.h: 132: return ret;
"132
[e ) _ret ]
[e $UE 382  ]
[; ;My_header_16F.h: 133: }
"133
[e :UE 382 ]
}
"135
[v _ringbuf_num `(uc ~T0 @X0 1 ef1`*S378 ]
{
[; ;My_header_16F.h: 135: uint8_t ringbuf_num(ringbuf_t * rb) {
[e :U _ringbuf_num ]
[v _rb `*S378 ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 136: if (rb->head >= rb->tail) {
"136
[e $ ! >= -> . *U _rb 2 `i -> . *U _rb 3 `i 385  ]
{
[; ;My_header_16F.h: 137: return (rb->head - rb->tail);
"137
[e ) -> - -> . *U _rb 2 `i -> . *U _rb 3 `i `uc ]
[e $UE 384  ]
"138
}
[; ;My_header_16F.h: 138: } else {
[e $U 386  ]
[e :U 385 ]
{
[; ;My_header_16F.h: 139: return (rb->size + rb->head - rb->tail);
"139
[e ) -> - + -> . *U _rb 1 `i -> . *U _rb 2 `i -> . *U _rb 3 `i `uc ]
[e $UE 384  ]
"140
}
[e :U 386 ]
[; ;My_header_16F.h: 140: }
[; ;My_header_16F.h: 141: }
"141
[e :UE 384 ]
}
"144
[v _tx_buf `S378 ~T0 @X0 1 e ]
[; ;My_header_16F.h: 144: ringbuf_t tx_buf;
"146
[v _UART_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 146: void UART_init(uint8_t device) {
[e :U _UART_init ]
[v _device `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 147: if (device == 0) {
"147
[e $ ! == -> _device `i -> 0 `i 388  ]
{
[; ;My_header_16F.h: 148: SPEN = 1;
"148
[e = _SPEN -> -> 1 `i `b ]
[; ;My_header_16F.h: 149: RCSTA = 0x90;
"149
[e = _RCSTA -> -> 144 `i `uc ]
[; ;My_header_16F.h: 150: BRG16 = 0;
"150
[e = _BRG16 -> -> 0 `i `b ]
[; ;My_header_16F.h: 151: SPBRGH = 0;
"151
[e = _SPBRGH -> -> 0 `i `uc ]
[; ;My_header_16F.h: 152: SPBRGL = 207;
"152
[e = _SPBRGL -> -> 207 `i `uc ]
[; ;My_header_16F.h: 153: TXSTA = 0x24;
"153
[e = _TXSTA -> -> 36 `i `uc ]
[; ;My_header_16F.h: 154: PIE1bits.RCIE = 1;
"154
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
"155
}
[e :U 388 ]
[; ;My_header_16F.h: 155: }
[; ;My_header_16F.h: 156: }
"156
[e :UE 387 ]
}
"158
[v _tx_send `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 158: void tx_send(uint8_t asciicode) {
[e :U _tx_send ]
[v _asciicode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 159: ringbuf_push(&tx_buf, asciicode);
"159
[e ( _ringbuf_push (2 , &U _tx_buf _asciicode ]
[; ;My_header_16F.h: 160: PIE1bits.TXIE = 1;
"160
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 161: }
"161
[e :UE 389 ]
}
"163
[v _tx_sends `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;My_header_16F.h: 163: void tx_sends(uint8_t asciicode[]) {
[e :U _tx_sends ]
[v _asciicode `*uc ~T0 @X0 1 r1 ]
[f ]
"164
[v _i `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 164: uint8_t i;
[; ;My_header_16F.h: 165: for (i = 0; asciicode[i]; i++) {
"165
{
[e = _i -> -> 0 `i `uc ]
[e $U 394  ]
[e :U 391 ]
{
[; ;My_header_16F.h: 166: ringbuf_push(&tx_buf, asciicode[i]);
"166
[e ( _ringbuf_push (2 , &U _tx_buf *U + _asciicode * -> _i `ux -> -> # *U _asciicode `ui `ux ]
"167
}
"165
[e ++ _i -> -> 1 `i `uc ]
[e :U 394 ]
[e $ != -> *U + _asciicode * -> _i `ux -> -> # *U _asciicode `ui `ux `i -> -> -> 0 `i `uc `i 391  ]
[e :U 392 ]
"167
}
[; ;My_header_16F.h: 167: }
[; ;My_header_16F.h: 168: PIE1bits.TXIE = 1;
"168
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 169: }
"169
[e :UE 390 ]
}
"171
[v _interrupt_TXIF `(v ~T0 @X0 1 ef ]
{
[; ;My_header_16F.h: 171: void interrupt_TXIF(void) {
[e :U _interrupt_TXIF ]
[f ]
[; ;My_header_16F.h: 172: if (TXIE && TXIF) {
"172
[e $ ! && _TXIE _TXIF 396  ]
{
[; ;My_header_16F.h: 173: TXIF = 0;
"173
[e = _TXIF -> -> 0 `i `b ]
[; ;My_header_16F.h: 174: if (ringbuf_num(&tx_buf) > 0) {
"174
[e $ ! > -> ( _ringbuf_num (1 &U _tx_buf `i -> 0 `i 397  ]
{
[; ;My_header_16F.h: 175: TXREG = ringbuf_pop(&tx_buf);
"175
[e = _TXREG ( _ringbuf_pop (1 &U _tx_buf ]
"176
}
[; ;My_header_16F.h: 176: } else {
[e $U 398  ]
[e :U 397 ]
{
[; ;My_header_16F.h: 177: PIE1bits.TXIE = 0;
"177
[e = . . _PIE1bits 0 4 -> -> 0 `i `uc ]
"178
}
[e :U 398 ]
"179
}
[e :U 396 ]
[; ;My_header_16F.h: 178: }
[; ;My_header_16F.h: 179: }
[; ;My_header_16F.h: 180: }
"180
[e :UE 395 ]
}
"184
[v _Delay_ms `(v ~T0 @X0 1 ef1`ui ]
{
[; ;My_header_16F.h: 184: void Delay_ms(uint16_t ms) {
[e :U _Delay_ms ]
[v _ms `ui ~T0 @X0 1 r1 ]
[f ]
"185
[v _i `ui ~T0 @X0 1 a ]
[; ;My_header_16F.h: 185: uint16_t i;
[; ;My_header_16F.h: 186: for (i = 0; i < ms; i++) {
"186
{
[e = _i -> -> 0 `i `ui ]
[e $U 403  ]
[e :U 400 ]
{
[; ;My_header_16F.h: 187: _delay((unsigned long)((1)*(32000000/4000.0)));
"187
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 32000000 `l `d .4000.0 `ul ]
"188
}
"186
[e ++ _i -> -> 1 `i `ui ]
[e :U 403 ]
[e $ < _i _ms 400  ]
[e :U 401 ]
"188
}
[; ;My_header_16F.h: 188: }
[; ;My_header_16F.h: 189: }
"189
[e :UE 399 ]
}
"196
[v _I2C_IdleCheck `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 196: void I2C_IdleCheck(char mask) {
[e :U _I2C_IdleCheck ]
[v _mask `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 197: while ((SSP1CON2 & 0x1F) | (SSP1STAT & mask));
"197
[e $U 405  ]
[e :U 406 ]
[e :U 405 ]
[e $ != | & -> _SSP1CON2 `i -> 31 `i & -> _SSP1STAT `i -> _mask `i -> 0 `i 406  ]
[e :U 407 ]
[; ;My_header_16F.h: 198: }
"198
[e :UE 404 ]
}
"200
[v _I2C_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header_16F.h: 200: void I2C_init(void) {
[e :U _I2C_init ]
[f ]
[; ;My_header_16F.h: 201: SSP1STAT = 0b10000000;
"201
[e = _SSP1STAT -> -> 128 `i `uc ]
[; ;My_header_16F.h: 202: SSP1CON1 = 0b00101000;
"202
[e = _SSP1CON1 -> -> 40 `i `uc ]
[; ;My_header_16F.h: 203: SSP1ADD = 0x13;
"203
[e = _SSP1ADD -> -> 19 `i `uc ]
[; ;My_header_16F.h: 206: SSP1IF = 0;
"206
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header_16F.h: 207: BCL1IF = 0;
"207
[e = _BCL1IF -> -> 0 `i `b ]
[; ;My_header_16F.h: 208: }
"208
[e :UE 408 ]
}
"210
[v _I2C_Start `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header_16F.h: 210: uint8_t I2C_Start(uint8_t adrs, uint8_t rw) {
[e :U _I2C_Start ]
[v _adrs `uc ~T0 @X0 1 r1 ]
[v _rw `uc ~T0 @X0 1 r2 ]
[f ]
[; ;My_header_16F.h: 212: I2C_IdleCheck(0x5);
"212
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 213: SSP1CON2bits.SEN = 1;
"213
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 215: I2C_IdleCheck(0x5);
"215
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 216: SSP1IF = 0;
"216
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header_16F.h: 217: SSP1BUF = (uint8_t) ((adrs << 1) + rw);
"217
[e = _SSP1BUF -> + << -> _adrs `i -> 1 `i -> _rw `i `uc ]
[; ;My_header_16F.h: 218: while (!SSP1IF);
"218
[e $U 410  ]
[e :U 411 ]
[e :U 410 ]
[e $ ! _SSP1IF 411  ]
[e :U 412 ]
[; ;My_header_16F.h: 219: return SSP1CON2bits.ACKSTAT;
"219
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 409  ]
[; ;My_header_16F.h: 220: }
"220
[e :UE 409 ]
}
"222
[v _I2C_rStart `(uc ~T0 @X0 1 ef2`i`i ]
{
[; ;My_header_16F.h: 222: uint8_t I2C_rStart(int adrs, int rw) {
[e :U _I2C_rStart ]
[v _adrs `i ~T0 @X0 1 r1 ]
[v _rw `i ~T0 @X0 1 r2 ]
[f ]
[; ;My_header_16F.h: 224: I2C_IdleCheck(0x5);
"224
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 225: SSP1CON2bits.RSEN = 1;
"225
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 227: I2C_IdleCheck(0x5);
"227
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 228: SSP1IF = 0;
"228
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header_16F.h: 229: SSP1BUF = (char) ((adrs << 1) + rw);
"229
[e = _SSP1BUF -> + << _adrs -> 1 `i _rw `uc ]
[; ;My_header_16F.h: 230: while (!SSP1IF);
"230
[e $U 414  ]
[e :U 415 ]
[e :U 414 ]
[e $ ! _SSP1IF 415  ]
[e :U 416 ]
[; ;My_header_16F.h: 231: return SSP1CON2bits.ACKSTAT;
"231
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 413  ]
[; ;My_header_16F.h: 232: }
"232
[e :UE 413 ]
}
"234
[v _I2C_Stop `(v ~T0 @X0 1 ef ]
{
[; ;My_header_16F.h: 234: void I2C_Stop(void) {
[e :U _I2C_Stop ]
[f ]
[; ;My_header_16F.h: 236: I2C_IdleCheck(0x5);
"236
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 237: SSP1CON2bits.PEN = 1;
"237
[e = . . _SSP1CON2bits 0 2 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 238: }
"238
[e :UE 417 ]
}
"240
[v _I2C_Send `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 240: uint8_t I2C_Send(uint8_t data) {
[e :U _I2C_Send ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;My_header_16F.h: 241: I2C_IdleCheck(0x5);
"241
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 242: SSP1IF = 0;
"242
[e = _SSP1IF -> -> 0 `i `b ]
[; ;My_header_16F.h: 243: SSP1BUF = data;
"243
[e = _SSP1BUF _data ]
[; ;My_header_16F.h: 244: while (!SSP1IF);
"244
[e $U 419  ]
[e :U 420 ]
[e :U 419 ]
[e $ ! _SSP1IF 420  ]
[e :U 421 ]
[; ;My_header_16F.h: 245: return SSP1CON2bits.ACKSTAT;
"245
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 418  ]
[; ;My_header_16F.h: 246: }
"246
[e :UE 418 ]
}
"248
[v _I2C_Receive `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 248: uint8_t I2C_Receive(uint8_t ack) {
[e :U _I2C_Receive ]
[v _ack `uc ~T0 @X0 1 r1 ]
[f ]
"249
[v _data `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 249: uint8_t data;
[; ;My_header_16F.h: 251: I2C_IdleCheck(0x5);
"251
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 252: SSP1CON2bits.RCEN = 1;
"252
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 253: I2C_IdleCheck(0x4);
"253
[e ( _I2C_IdleCheck (1 -> -> 4 `i `uc ]
[; ;My_header_16F.h: 254: data = SSP1BUF;
"254
[e = _data _SSP1BUF ]
[; ;My_header_16F.h: 255: I2C_IdleCheck(0x5);
"255
[e ( _I2C_IdleCheck (1 -> -> 5 `i `uc ]
[; ;My_header_16F.h: 256: SSP1CON2bits.ACKDT = ack;
"256
[e = . . _SSP1CON2bits 0 5 _ack ]
[; ;My_header_16F.h: 257: SSP1CON2bits.ACKEN = 1;
"257
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 258: return data;
"258
[e ) _data ]
[e $UE 422  ]
[; ;My_header_16F.h: 259: }
"259
[e :UE 422 ]
}
"264
[v _LCD_Command `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 264: void LCD_Command(uint8_t c) {
[e :U _LCD_Command ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
"265
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 265: uint8_t ans;
[; ;My_header_16F.h: 267: ans = I2C_Start(0x3E, 0);
"267
[e = _ans ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 268: if (ans == 0) {
"268
[e $ ! == -> _ans `i -> 0 `i 424  ]
{
[; ;My_header_16F.h: 270: I2C_Send(0b10000000);
"270
[e ( _I2C_Send (1 -> -> 128 `i `uc ]
[; ;My_header_16F.h: 271: I2C_Send(c);
"271
[e ( _I2C_Send (1 _c ]
"272
}
[e :U 424 ]
[; ;My_header_16F.h: 272: }
[; ;My_header_16F.h: 273: I2C_Stop();
"273
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 274: _delay((unsigned long)((26)*(32000000/4000000.0)));
"274
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 275: }
"275
[e :UE 423 ]
}
"277
[v _LCD_Clear `(v ~T0 @X0 1 ef ]
{
[; ;My_header_16F.h: 277: void LCD_Clear(void) {
[e :U _LCD_Clear ]
[f ]
[; ;My_header_16F.h: 278: LCD_Command(0x01);
"278
[e ( _LCD_Command (1 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 279: _delay((unsigned long)((1100)*(32000000/4000000.0)));
"279
[e ( __delay (1 -> * -> -> 1100 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 280: }
"280
[e :UE 425 ]
}
"282
[v _LCD_SetCursor `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header_16F.h: 282: void LCD_SetCursor(uint8_t col, uint8_t row) {
[e :U _LCD_SetCursor ]
[v _col `uc ~T0 @X0 1 r1 ]
[v _row `uc ~T0 @X0 1 r2 ]
[f ]
[v F2883 `uc ~T0 @X0 -> 0 `x s ]
[i F2883
:U ..
"283
-> -> 0 `i `uc
-> -> 64 `i `uc
..
]
[v _row_offsets `uc ~T0 @X0 2  a ]
[; ;My_header_16F.h: 283: uint8_t row_offsets[] = {0x00, 0x40};
[e = _row_offsets F2883 ]
[; ;My_header_16F.h: 285: LCD_Command(0x80 | (col + row_offsets[row]));
"285
[e ( _LCD_Command (1 -> | -> 128 `i + -> _col `i -> *U + &U _row_offsets * -> _row `ux -> -> # *U &U _row_offsets `ui `ux `i `uc ]
[; ;My_header_16F.h: 286: }
"286
[e :UE 426 ]
}
"288
[v _LCD_Putc `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 288: void LCD_Putc(uint8_t c) {
[e :U _LCD_Putc ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
"289
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 289: uint8_t ans;
[; ;My_header_16F.h: 291: ans = I2C_Start(0x3E, 0);
"291
[e = _ans ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 292: if (ans == 0) {
"292
[e $ ! == -> _ans `i -> 0 `i 428  ]
{
[; ;My_header_16F.h: 294: I2C_Send(0b11000000);
"294
[e ( _I2C_Send (1 -> -> 192 `i `uc ]
[; ;My_header_16F.h: 295: I2C_Send(c);
"295
[e ( _I2C_Send (1 _c ]
"296
}
[e :U 428 ]
[; ;My_header_16F.h: 296: }
[; ;My_header_16F.h: 297: I2C_Stop();
"297
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 298: _delay((unsigned long)((26)*(32000000/4000000.0)));
"298
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 299: }
"299
[e :UE 427 ]
}
"301
[v _LCD_Puts `(v ~T0 @X0 1 ef1`*Cuc ]
{
[; ;My_header_16F.h: 301: void LCD_Puts(const uint8_t * s) {
[e :U _LCD_Puts ]
[v _s `*Cuc ~T0 @X0 1 r1 ]
[f ]
"302
[v _ans `i ~T0 @X0 1 a ]
[; ;My_header_16F.h: 302: int ans;
[; ;My_header_16F.h: 304: ans = I2C_Start(0x3E, 0);
"304
[e = _ans -> ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc `i ]
[; ;My_header_16F.h: 305: if (ans == 0) {
"305
[e $ ! == _ans -> 0 `i 430  ]
{
[; ;My_header_16F.h: 306: I2C_Send(0b01000000);
"306
[e ( _I2C_Send (1 -> -> 64 `i `uc ]
[; ;My_header_16F.h: 307: while (*s) {
"307
[e $U 431  ]
[e :U 432 ]
{
[; ;My_header_16F.h: 308: I2C_Send(*s++);
"308
[e ( _I2C_Send (1 *U ++ _s * -> -> 1 `i `x -> -> # *U _s `i `x ]
[; ;My_header_16F.h: 309: _delay((unsigned long)((26)*(32000000/4000000.0)));
"309
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
"310
}
[e :U 431 ]
"307
[e $ != -> *U _s `i -> -> -> 0 `i `Cuc `i 432  ]
[e :U 433 ]
"311
}
[e :U 430 ]
[; ;My_header_16F.h: 310: }
[; ;My_header_16F.h: 311: }
[; ;My_header_16F.h: 312: I2C_Stop();
"312
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 313: }
"313
[e :UE 429 ]
}
"315
[v _LCD_CreateChar `(v ~T0 @X0 1 ef2`i`*uc ]
{
[; ;My_header_16F.h: 315: void LCD_CreateChar(int p, char *dt) {
[e :U _LCD_CreateChar ]
[v _p `i ~T0 @X0 1 r1 ]
[v _dt `*uc ~T0 @X0 1 r2 ]
[f ]
"316
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 316: uint8_t ans;
[; ;My_header_16F.h: 318: ans = I2C_Start(0x3E, 0);
"318
[e = _ans ( _I2C_Start (2 , -> -> 62 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 319: if (ans == 0) {
"319
[e $ ! == -> _ans `i -> 0 `i 435  ]
{
[; ;My_header_16F.h: 321: I2C_Send(0b10000000);
"321
[e ( _I2C_Send (1 -> -> 128 `i `uc ]
[; ;My_header_16F.h: 322: I2C_Send(0x40 | (p << 3));
"322
[e ( _I2C_Send (1 -> | -> 64 `i << _p -> 3 `i `uc ]
[; ;My_header_16F.h: 323: _delay((unsigned long)((26)*(32000000/4000000.0)));
"323
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 325: I2C_Send(0b01000000);
"325
[e ( _I2C_Send (1 -> -> 64 `i `uc ]
[; ;My_header_16F.h: 326: for (uint8_t i = 0; i < 7; i++) {
"326
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 7 `i 436  ]
[e $U 437  ]
[e :U 436 ]
{
[; ;My_header_16F.h: 327: I2C_Send(*dt++);
"327
[e ( _I2C_Send (1 *U ++ _dt * -> -> 1 `i `x -> -> # *U _dt `i `x ]
[; ;My_header_16F.h: 328: _delay((unsigned long)((26)*(32000000/4000000.0)));
"328
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
"329
}
"326
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 7 `i 436  ]
[e :U 437 ]
"329
}
"330
}
[e :U 435 ]
[; ;My_header_16F.h: 329: }
[; ;My_header_16F.h: 330: }
[; ;My_header_16F.h: 331: I2C_Stop();
"331
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 332: }
"332
[e :UE 434 ]
}
"334
[v _LCD_init `(v ~T0 @X0 1 ef ]
{
[; ;My_header_16F.h: 334: void LCD_init(void) {
[e :U _LCD_init ]
[f ]
[; ;My_header_16F.h: 335: _delay((unsigned long)((40)*(32000000/4000.0)));
"335
[e ( __delay (1 -> * -> -> 40 `i `d / -> -> 32000000 `l `d .4000.0 `ul ]
[; ;My_header_16F.h: 336: LCD_Command(0x38);
"336
[e ( _LCD_Command (1 -> -> 56 `i `uc ]
[; ;My_header_16F.h: 337: LCD_Command(0x39);
"337
[e ( _LCD_Command (1 -> -> 57 `i `uc ]
[; ;My_header_16F.h: 338: LCD_Command(0x14);
"338
[e ( _LCD_Command (1 -> -> 20 `i `uc ]
[; ;My_header_16F.h: 339: LCD_Command(0x70);
"339
[e ( _LCD_Command (1 -> -> 112 `i `uc ]
[; ;My_header_16F.h: 340: LCD_Command(0x56);
"340
[e ( _LCD_Command (1 -> -> 86 `i `uc ]
[; ;My_header_16F.h: 341: LCD_Command(0x6C);
"341
[e ( _LCD_Command (1 -> -> 108 `i `uc ]
[; ;My_header_16F.h: 342: _delay((unsigned long)((200)*(32000000/4000.0)));
"342
[e ( __delay (1 -> * -> -> 200 `i `d / -> -> 32000000 `l `d .4000.0 `ul ]
[; ;My_header_16F.h: 343: LCD_Command(0x38);
"343
[e ( _LCD_Command (1 -> -> 56 `i `uc ]
[; ;My_header_16F.h: 344: LCD_Command(0x0C);
"344
[e ( _LCD_Command (1 -> -> 12 `i `uc ]
[; ;My_header_16F.h: 345: LCD_Command(0x06);
"345
[e ( _LCD_Command (1 -> -> 6 `i `uc ]
[; ;My_header_16F.h: 346: LCD_Clear();
"346
[e ( _LCD_Clear ..  ]
[; ;My_header_16F.h: 347: }
"347
[e :UE 439 ]
}
"352
[v _RTC_Write `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;My_header_16F.h: 352: void RTC_Write(uint8_t Reg, uint8_t data) {
[e :U _RTC_Write ]
[v _Reg `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
[f ]
"353
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 353: uint8_t ans;
[; ;My_header_16F.h: 355: ans = I2C_Start(0x68, 0);
"355
[e = _ans ( _I2C_Start (2 , -> -> 104 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 356: if (ans == 0) {
"356
[e $ ! == -> _ans `i -> 0 `i 441  ]
{
[; ;My_header_16F.h: 358: I2C_Send(Reg);
"358
[e ( _I2C_Send (1 _Reg ]
[; ;My_header_16F.h: 359: I2C_Send(data);
"359
[e ( _I2C_Send (1 _data ]
"360
}
[e :U 441 ]
[; ;My_header_16F.h: 360: }
[; ;My_header_16F.h: 361: I2C_Stop();
"361
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 362: _delay((unsigned long)((26)*(32000000/4000000.0)));
"362
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 363: }
"363
[e :UE 440 ]
}
"365
[v _RTC_Read `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 365: uint8_t RTC_Read(uint8_t Reg) {
[e :U _RTC_Read ]
[v _Reg `uc ~T0 @X0 1 r1 ]
[f ]
"366
[v _ans `uc ~T0 @X0 1 a ]
"367
[v _data `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 366: uint8_t ans;
[; ;My_header_16F.h: 367: uint8_t data;
[; ;My_header_16F.h: 369: ans = I2C_Start(0x68, 0);
"369
[e = _ans ( _I2C_Start (2 , -> -> 104 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 370: if (ans == 0) {
"370
[e $ ! == -> _ans `i -> 0 `i 443  ]
{
[; ;My_header_16F.h: 371: I2C_Send(Reg);
"371
[e ( _I2C_Send (1 _Reg ]
"372
}
[e :U 443 ]
[; ;My_header_16F.h: 372: }
[; ;My_header_16F.h: 373: ans = I2C_rStart(0x68, 1);
"373
[e = _ans ( _I2C_rStart (2 , -> 104 `i -> 1 `i ]
[; ;My_header_16F.h: 374: if (ans == 0) {
"374
[e $ ! == -> _ans `i -> 0 `i 444  ]
{
[; ;My_header_16F.h: 375: data = I2C_Receive(1);
"375
[e = _data ( _I2C_Receive (1 -> -> 1 `i `uc ]
"376
}
[e :U 444 ]
[; ;My_header_16F.h: 376: }
[; ;My_header_16F.h: 377: I2C_Stop();
"377
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 378: _delay((unsigned long)((26)*(32000000/4000000.0)));
"378
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 379: return data;
"379
[e ) _data ]
[e $UE 442  ]
[; ;My_header_16F.h: 380: }
"380
[e :UE 442 ]
}
"384
[v _TM_init `(v ~T0 @X0 1 ef1`uc ]
{
[; ;My_header_16F.h: 384: void TM_init(uint8_t config) {
[e :U _TM_init ]
[v _config `uc ~T0 @X0 1 r1 ]
[f ]
"385
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 385: uint8_t ans;
[; ;My_header_16F.h: 386: ans = I2C_Start(0x48, 0);
"386
[e = _ans ( _I2C_Start (2 , -> -> 72 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 387: if (ans == 0) {
"387
[e $ ! == -> _ans `i -> 0 `i 446  ]
{
[; ;My_header_16F.h: 388: I2C_Send(0x01);
"388
[e ( _I2C_Send (1 -> -> 1 `i `uc ]
[; ;My_header_16F.h: 389: I2C_Send(config);
"389
[e ( _I2C_Send (1 _config ]
"390
}
[e :U 446 ]
[; ;My_header_16F.h: 390: }
[; ;My_header_16F.h: 391: I2C_Stop();
"391
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 392: _delay((unsigned long)((26)*(32000000/4000000.0)));
"392
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 393: }
"393
[e :UE 445 ]
}
"395
[v _TM_Read `(ui ~T0 @X0 1 ef ]
{
[; ;My_header_16F.h: 395: uint16_t TM_Read() {
[e :U _TM_Read ]
[f ]
"396
[v _dataH `uc ~T0 @X0 1 a ]
"397
[v _dataL `uc ~T0 @X0 1 a ]
"398
[v _ans `uc ~T0 @X0 1 a ]
[; ;My_header_16F.h: 396: uint8_t dataH;
[; ;My_header_16F.h: 397: uint8_t dataL;
[; ;My_header_16F.h: 398: uint8_t ans;
[; ;My_header_16F.h: 399: ans = I2C_Start(0x48, 0);
"399
[e = _ans ( _I2C_Start (2 , -> -> 72 `i `uc -> -> 0 `i `uc ]
[; ;My_header_16F.h: 400: if (ans == 0) {
"400
[e $ ! == -> _ans `i -> 0 `i 448  ]
{
[; ;My_header_16F.h: 401: I2C_Send(0x00);
"401
[e ( _I2C_Send (1 -> -> 0 `i `uc ]
"402
}
[e :U 448 ]
[; ;My_header_16F.h: 402: }
[; ;My_header_16F.h: 403: ans = I2C_rStart(0x48, 1);
"403
[e = _ans ( _I2C_rStart (2 , -> 72 `i -> 1 `i ]
[; ;My_header_16F.h: 404: if (ans == 0) {
"404
[e $ ! == -> _ans `i -> 0 `i 449  ]
{
[; ;My_header_16F.h: 405: dataH = I2C_Receive(0);
"405
[e = _dataH ( _I2C_Receive (1 -> -> 0 `i `uc ]
[; ;My_header_16F.h: 406: dataL = I2C_Receive(1);
"406
[e = _dataL ( _I2C_Receive (1 -> -> 1 `i `uc ]
"407
}
[e :U 449 ]
[; ;My_header_16F.h: 407: }
[; ;My_header_16F.h: 408: I2C_Stop();
"408
[e ( _I2C_Stop ..  ]
[; ;My_header_16F.h: 409: _delay((unsigned long)((26)*(32000000/4000000.0)));
"409
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `l `d .4000000.0 `ul ]
[; ;My_header_16F.h: 414: return (dataH << 8) +dataL;
"414
[e ) -> + << -> _dataH `i -> 8 `i -> _dataL `i `ui ]
[e $UE 447  ]
[; ;My_header_16F.h: 415: }
"415
[e :UE 447 ]
}
"23 PIC16F1827-I2C_LCD_RTC01.c
[v _sw_RA0 `S360 ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 23: button_t sw_RA0;
"24
[v _sw_RA1 `S360 ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 24: button_t sw_RA1;
"26
[v _cnt_t1 `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 26: unsigned char cnt_t1;
"27
[v _ss `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 27: unsigned char ss;
"28
[v _mm `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 28: unsigned char mm;
"29
[v _hh `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 29: unsigned char hh;
"30
[v _EE `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 30: unsigned char EE;
"31
[v _DD `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 31: unsigned char DD;
"32
[v _MM `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 32: unsigned char MM;
"33
[v _YY `uc ~T0 @X0 1 e ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 33: unsigned char YY;
[; ;PIC16F1827-I2C_LCD_RTC01.c: 35: void interrupt isr(void);
[; ;PIC16F1827-I2C_LCD_RTC01.c: 36: uint8_t month_length(uint8_t year, uint8_t month);
[; ;PIC16F1827-I2C_LCD_RTC01.c: 37: void timeset(uint8_t *value, uint8_t min_num, uint8_t max_num, uint8_t Reg, uint8_t column, uint8_t row);
[; ;PIC16F1827-I2C_LCD_RTC01.c: 38: void display(void);
[v F2934 `(v ~T0 @X0 1 tf ]
"40
[v _isr `IF2934 ~T0 @X0 1 e ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 40: void interrupt isr(void) {
[e :U _isr ]
[f ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 41: interrupt_TXIF();
"41
[e ( _interrupt_TXIF ..  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 42: if (RCIF) {
"42
[e $ ! _RCIF 451  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 43: RCIF = 0;
"43
[e = _RCIF -> -> 0 `i `b ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 44: tx_send(RCREG);
"44
[e ( _tx_send (1 _RCREG ]
"45
}
[e :U 451 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 45: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 46: if (TMR1IF == 1) {
"46
[e $ ! == -> _TMR1IF `i -> 1 `i 452  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 47: TMR1IF = 0;
"47
[e = _TMR1IF -> -> 0 `i `b ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 48: cnt_t1++;
"48
[e ++ _cnt_t1 -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 49: if (cnt_t1 % 16 == 0)LATB0 = ~LATB0;
"49
[e $ ! == % -> _cnt_t1 `i -> 16 `i -> 0 `i 453  ]
[e = _LATB0 -> ~ -> _LATB0 `ui `b ]
[e :U 453 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 50: button_timer_interrupt(&sw_RA0, !RA0);
"50
[e ( _button_timer_interrupt (2 , &U _sw_RA0 -> -> ! _RA0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 51: button_timer_interrupt(&sw_RA1, !RA1);
"51
[e ( _button_timer_interrupt (2 , &U _sw_RA1 -> -> ! _RA1 `i `uc ]
"52
}
[e :U 452 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 52: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 53: }
"53
[e :UE 450 ]
}
"55
[v _month_length `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 55: uint8_t month_length(uint8_t year, uint8_t month) {
[e :U _month_length ]
[v _year `uc ~T0 @X0 1 r1 ]
[v _month `uc ~T0 @X0 1 r2 ]
[f ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 56: switch (month) {
"56
[e $U 456  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 57: case 1:
"57
[e :U 457 ]
"58
[e :U 458 ]
"59
[e :U 459 ]
"60
[e :U 460 ]
"61
[e :U 461 ]
"62
[e :U 462 ]
"63
[e :U 463 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 58: case 3:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 59: case 5:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 60: case 7:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 61: case 8:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 62: case 10:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 63: case 12:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 64: return 31;
"64
[e ) -> -> 31 `i `uc ]
[e $UE 454  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 65: case 4:
"65
[e :U 464 ]
"66
[e :U 465 ]
"67
[e :U 466 ]
"68
[e :U 467 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 66: case 6:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 67: case 9:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 68: case 11:
[; ;PIC16F1827-I2C_LCD_RTC01.c: 69: return 30;
"69
[e ) -> -> 30 `i `uc ]
[e $UE 454  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 70: case 2:
"70
[e :U 468 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 71: if (year % 4 == 0) return 29;
"71
[e $ ! == % -> _year `i -> 4 `i -> 0 `i 469  ]
[e ) -> -> 29 `i `uc ]
[e $UE 454  ]
[e $U 470  ]
"72
[e :U 469 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 72: else return 28;
[e ) -> -> 28 `i `uc ]
[e $UE 454  ]
[e :U 470 ]
"73
}
[; ;PIC16F1827-I2C_LCD_RTC01.c: 73: }
[e $U 455  ]
"56
[e :U 456 ]
[e [\ _month , $ -> -> 1 `i `uc 457
 , $ -> -> 3 `i `uc 458
 , $ -> -> 5 `i `uc 459
 , $ -> -> 7 `i `uc 460
 , $ -> -> 8 `i `uc 461
 , $ -> -> 10 `i `uc 462
 , $ -> -> 12 `i `uc 463
 , $ -> -> 4 `i `uc 464
 , $ -> -> 6 `i `uc 465
 , $ -> -> 9 `i `uc 466
 , $ -> -> 11 `i `uc 467
 , $ -> -> 2 `i `uc 468
 455 ]
"73
[e :U 455 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 74: }
"74
[e :UE 454 ]
}
"76
[v _timeset `(v ~T0 @X0 1 ef6`*uc`uc`uc`uc`uc`uc ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 76: void timeset(uint8_t *value, uint8_t min_num, uint8_t max_num, uint8_t Reg, uint8_t column, uint8_t row) {
[e :U _timeset ]
[v _value `*uc ~T0 @X0 1 r1 ]
[v _min_num `uc ~T0 @X0 1 r2 ]
[v _max_num `uc ~T0 @X0 1 r3 ]
[v _Reg `uc ~T0 @X0 1 r4 ]
[v _column `uc ~T0 @X0 1 r5 ]
[v _row `uc ~T0 @X0 1 r6 ]
[f ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 77: sw_RA0.flags = 0;
"77
[e = . . _sw_RA0 1 0 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 78: sw_RA1.flags = 0;
"78
[e = . . _sw_RA1 1 0 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 79: while (!sw_RA0.flag.press) {
"79
[e $U 472  ]
[e :U 473 ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 80: if (cnt_t1 % 16 >= 8) {
"80
[e $ ! >= % -> _cnt_t1 `i -> 16 `i -> 8 `i 475  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 81: LCD_SetCursor(column, row);
"81
[e ( _LCD_SetCursor (2 , _column _row ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 82: LCD_Puts("  ");
"82
[e ( _LCD_Puts (1 :s 1C ]
"83
}
[; ;PIC16F1827-I2C_LCD_RTC01.c: 83: } else {
[e $U 476  ]
[e :U 475 ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 84: *value = RTC_Read(Reg);
"84
[e = *U _value ( _RTC_Read (1 _Reg ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 85: display();
"85
[e ( _display ..  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 86: LCD_SetCursor(column, row);
"86
[e ( _LCD_SetCursor (2 , _column _row ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 87: LCD_Putc(*value / 16 + '0');
"87
[e ( _LCD_Putc (1 -> + -> / -> *U _value `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 88: LCD_Putc(*value % 16 + '0');
"88
[e ( _LCD_Putc (1 -> + -> % -> *U _value `i -> 16 `i `ui -> 48 `ui `uc ]
"89
}
[e :U 476 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 89: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 90: if (sw_RA1.flag.press) {
"90
[e $ ! != -> . . . _sw_RA1 1 1 0 `i -> -> -> 0 `i `uc `i 477  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 91: sw_RA1.flag.press = 0;
"91
[e = . . . _sw_RA1 1 1 0 -> -> 0 `i `uc ]
"92
[v _t `uc ~T0 @X0 1 a ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 92: uint8_t t = *value % 16 + (*value / 16)*10;
[e = _t -> + % -> *U _value `i -> 16 `i * / -> *U _value `i -> 16 `i -> 10 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 93: if (t >= max_num) {
"93
[e $ ! >= -> _t `i -> _max_num `i 478  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 94: t = min_num;
"94
[e = _t _min_num ]
"95
}
[; ;PIC16F1827-I2C_LCD_RTC01.c: 95: } else {
[e $U 479  ]
[e :U 478 ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 96: t++;
"96
[e ++ _t -> -> 1 `i `uc ]
"97
}
[e :U 479 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 97: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 98: *value = t % 10 + (t / 10)* 16;
"98
[e = *U _value -> + % -> _t `i -> 10 `i * / -> _t `i -> 10 `i -> 16 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 99: RTC_Write(Reg, *value);
"99
[e ( _RTC_Write (2 , _Reg *U _value ]
"100
}
[e :U 477 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 100: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 101: if (sw_RA1.flag.long_holding_1) {
"101
[e $ ! != -> . . . _sw_RA1 1 1 5 `i -> -> -> 0 `i `uc `i 480  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 102: sw_RA1.flag.long_holding_1 = 0;
"102
[e = . . . _sw_RA1 1 1 5 -> -> 0 `i `uc ]
"103
[v _t `uc ~T0 @X0 1 a ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 103: uint8_t t = *value % 16 + (*value / 16)*10;
[e = _t -> + % -> *U _value `i -> 16 `i * / -> *U _value `i -> 16 `i -> 10 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 104: if (t + 9 >= max_num) {
"104
[e $ ! >= + -> _t `i -> 9 `i -> _max_num `i 481  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 105: t = t % 10;
"105
[e = _t -> % -> _t `i -> 10 `i `uc ]
"106
}
[; ;PIC16F1827-I2C_LCD_RTC01.c: 106: } else {
[e $U 482  ]
[e :U 481 ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 107: t += 10;
"107
[e =+ _t -> -> 10 `i `uc ]
"108
}
[e :U 482 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 108: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 109: *value = t % 10 + (t / 10)* 16;
"109
[e = *U _value -> + % -> _t `i -> 10 `i * / -> _t `i -> 10 `i -> 16 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 110: RTC_Write(Reg, *value);
"110
[e ( _RTC_Write (2 , _Reg *U _value ]
"111
}
[e :U 480 ]
"112
}
[e :U 472 ]
"79
[e $ ! != -> . . . _sw_RA0 1 1 0 `i -> -> -> 0 `i `uc `i 473  ]
[e :U 474 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 111: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 112: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 113: sw_RA0.flags = 0;
"113
[e = . . _sw_RA0 1 0 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 114: }
"114
[e :UE 471 ]
}
"116
[v _display `(v ~T0 @X0 1 ef ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 116: void display(void) {
[e :U _display ]
[f ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 117: ss = RTC_Read(0x00);
"117
[e = _ss ( _RTC_Read (1 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 118: mm = RTC_Read(0x01);
"118
[e = _mm ( _RTC_Read (1 -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 119: hh = RTC_Read(0x02);
"119
[e = _hh ( _RTC_Read (1 -> -> 2 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 120: EE = RTC_Read(0x03);
"120
[e = _EE ( _RTC_Read (1 -> -> 3 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 121: DD = RTC_Read(0x04);
"121
[e = _DD ( _RTC_Read (1 -> -> 4 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 122: MM = RTC_Read(0x05);
"122
[e = _MM ( _RTC_Read (1 -> -> 5 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 123: YY = RTC_Read(0x06);
"123
[e = _YY ( _RTC_Read (1 -> -> 6 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 124: LCD_SetCursor(0, 0);
"124
[e ( _LCD_SetCursor (2 , -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 125: LCD_Putc(YY / 16 + '0');
"125
[e ( _LCD_Putc (1 -> + -> / -> _YY `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 126: LCD_Putc(YY % 16 + '0');
"126
[e ( _LCD_Putc (1 -> + -> % -> _YY `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 127: LCD_Putc('/');
"127
[e ( _LCD_Putc (1 -> -> 47 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 128: LCD_Putc(MM / 16 + '0');
"128
[e ( _LCD_Putc (1 -> + -> / -> _MM `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 129: LCD_Putc(MM % 16 + '0');
"129
[e ( _LCD_Putc (1 -> + -> % -> _MM `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 130: LCD_Putc('/');
"130
[e ( _LCD_Putc (1 -> -> 47 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 131: LCD_Putc(DD / 16 + '0');
"131
[e ( _LCD_Putc (1 -> + -> / -> _DD `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 132: LCD_Putc(DD % 16 + '0');
"132
[e ( _LCD_Putc (1 -> + -> % -> _DD `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 133: LCD_SetCursor(0, 1);
"133
[e ( _LCD_SetCursor (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 134: LCD_Putc(hh / 16 + '0');
"134
[e ( _LCD_Putc (1 -> + -> / -> _hh `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 135: LCD_Putc(hh % 16 + '0');
"135
[e ( _LCD_Putc (1 -> + -> % -> _hh `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 136: LCD_Putc(':');
"136
[e ( _LCD_Putc (1 -> -> 58 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 137: LCD_Putc(mm / 16 + '0');
"137
[e ( _LCD_Putc (1 -> + -> / -> _mm `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 138: LCD_Putc(mm % 16 + '0');
"138
[e ( _LCD_Putc (1 -> + -> % -> _mm `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 139: LCD_Putc('-');
"139
[e ( _LCD_Putc (1 -> -> 45 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 140: LCD_Putc(ss / 16 + '0');
"140
[e ( _LCD_Putc (1 -> + -> / -> _ss `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 141: LCD_Putc(ss % 16 + '0');
"141
[e ( _LCD_Putc (1 -> + -> % -> _ss `i -> 16 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 142: }
"142
[e :UE 483 ]
}
"144
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 144: void main(void) {
[e :U _main ]
[f ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 145: OSCCON = 0b11110000;
"145
[e = _OSCCON -> -> 240 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 146: OPTION_REG = 0b00000000;
"146
[e = _OPTION_REG -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 147: ANSELA = 0b00000000;
"147
[e = _ANSELA -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 148: ANSELB = 0b00000000;
"148
[e = _ANSELB -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 149: TRISA = 0b00000011;
"149
[e = _TRISA -> -> 3 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 150: TRISB = 0b00010110;
"150
[e = _TRISB -> -> 22 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 151: WPUB = 0b00010010;
"151
[e = _WPUB -> -> 18 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 152: PORTA = 0b00000000;
"152
[e = _PORTA -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 153: PORTB = 0b00000000;
"153
[e = _PORTB -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 154: APFCON0bits.RXDTSEL = 1;
"154
[e = . . _APFCON0bits 0 7 -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 155: APFCON1bits.TXCKSEL = 1;
"155
[e = . . _APFCON1bits 0 0 -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 157: T1CON = 0x21;
"157
[e = _T1CON -> -> 33 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 158: TMR1H = 0x00;
"158
[e = _TMR1H -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 159: TMR1L = 0x00;
"159
[e = _TMR1L -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 160: PIE1bits.TMR1IE = 1;
"160
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 162: I2C_init();
"162
[e ( _I2C_init ..  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 163: LCD_init();
"163
[e ( _LCD_init ..  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 164: UART_init(0);
"164
[e ( _UART_init (1 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 166: INTCONbits.PEIE = 1;
"166
[e = . . _INTCONbits 0 6 -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 167: INTCONbits.GIE = 1;
"167
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
"169
[v _buf `uc ~T0 @X0 -> 70 `i a ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 169: uint8_t buf[70];
[; ;PIC16F1827-I2C_LCD_RTC01.c: 170: ringbuf_init(&tx_buf, buf, sizeof (buf));
"170
[e ( _ringbuf_init (3 , , &U _tx_buf &U _buf -> -> # _buf `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 172: RTC_Write(0x07, 0x00);
"172
[e ( _RTC_Write (2 , -> -> 7 `i `uc -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 174: while (1) {
"174
[e :U 486 ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 175: display();
"175
[e ( _display ..  ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 176: if (sw_RA1.flag.press) {
"176
[e $ ! != -> . . . _sw_RA1 1 1 0 `i -> -> -> 0 `i `uc `i 488  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 177: sw_RA1.flag.press=0;
"177
[e = . . . _sw_RA1 1 1 0 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 178: tx_send('2');
"178
[e ( _tx_send (1 -> -> 50 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 179: tx_send('0');
"179
[e ( _tx_send (1 -> -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 180: tx_send(((YY & 0xF0) >> 4) + '0');
"180
[e ( _tx_send (1 -> + -> >> & -> _YY `i -> 240 `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 181: tx_send((YY & 0x0F) + '0');
"181
[e ( _tx_send (1 -> + -> & -> _YY `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 182: tx_send('/');
"182
[e ( _tx_send (1 -> -> 47 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 183: tx_send(((MM & 0xF0) >> 4) + '0');
"183
[e ( _tx_send (1 -> + -> >> & -> _MM `i -> 240 `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 184: tx_send((MM & 0x0F) + '0');
"184
[e ( _tx_send (1 -> + -> & -> _MM `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 185: tx_send('/');
"185
[e ( _tx_send (1 -> -> 47 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 186: tx_send(((DD & 0xF0) >> 4) + '0');
"186
[e ( _tx_send (1 -> + -> >> & -> _DD `i -> 240 `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 187: tx_send((DD & 0x0F) + '0');
"187
[e ( _tx_send (1 -> + -> & -> _DD `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 188: tx_send('(');
"188
[e ( _tx_send (1 -> -> 40 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 189: tx_send((EE & 0x0F) + '0');
"189
[e ( _tx_send (1 -> + -> & -> _EE `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 190: tx_send(')');
"190
[e ( _tx_send (1 -> -> 41 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 191: tx_send(((hh & 0xF0) >> 4) + '0');
"191
[e ( _tx_send (1 -> + -> >> & -> _hh `i -> 240 `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 192: tx_send((hh & 0x0F) + '0');
"192
[e ( _tx_send (1 -> + -> & -> _hh `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 193: tx_send(':');
"193
[e ( _tx_send (1 -> -> 58 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 194: tx_send(((mm & 0xF0) >> 4) + '0');
"194
[e ( _tx_send (1 -> + -> >> & -> _mm `i -> 240 `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 195: tx_send((mm & 0x0F) + '0');
"195
[e ( _tx_send (1 -> + -> & -> _mm `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 196: tx_send('-');
"196
[e ( _tx_send (1 -> -> 45 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 197: tx_send(((ss & 0xF0) >> 4) + '0');
"197
[e ( _tx_send (1 -> + -> >> & -> _ss `i -> 240 `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 198: tx_send((ss & 0x0F) + '0');
"198
[e ( _tx_send (1 -> + -> & -> _ss `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 199: tx_send('.');
"199
[e ( _tx_send (1 -> -> 46 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 200: tx_send('\n');
"200
[e ( _tx_send (1 -> -> 10 `ui `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 201: tx_sends("Real Time Clock\n");
"201
[e ( _tx_sends (1 -> :s 2C `*uc ]
"202
}
[e :U 488 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 202: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 203: if (sw_RA0.flag.long_holding_1) {
"203
[e $ ! != -> . . . _sw_RA0 1 1 5 `i -> -> -> 0 `i `uc `i 489  ]
{
[; ;PIC16F1827-I2C_LCD_RTC01.c: 204: sw_RA0.flag.long_holding_1 = 0;
"204
[e = . . . _sw_RA0 1 1 5 -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 205: timeset(&YY, 0, 99, 0x06, 0, 0);
"205
[e ( _timeset (4 , , , , , &U _YY -> -> 0 `i `uc -> -> 99 `i `uc -> -> 6 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 206: timeset(&MM, 1, 12, 0x05, 3, 0);
"206
[e ( _timeset (4 , , , , , &U _MM -> -> 1 `i `uc -> -> 12 `i `uc -> -> 5 `i `uc -> -> 3 `i `uc -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 207: timeset(&DD, 1, month_length(YY, MM), 0x04, 6, 0);
"207
[e ( _timeset (4 , , , , , &U _DD -> -> 1 `i `uc ( _month_length (2 , _YY _MM -> -> 4 `i `uc -> -> 6 `i `uc -> -> 0 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 208: timeset(&hh, 0, 23, 0x02, 0, 1);
"208
[e ( _timeset (4 , , , , , &U _hh -> -> 0 `i `uc -> -> 23 `i `uc -> -> 2 `i `uc -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 209: timeset(&mm, 0, 59, 0x01, 3, 1);
"209
[e ( _timeset (4 , , , , , &U _mm -> -> 0 `i `uc -> -> 59 `i `uc -> -> 1 `i `uc -> -> 3 `i `uc -> -> 1 `i `uc ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 210: timeset(&ss, 0, 59, 0x00, 6, 1);
"210
[e ( _timeset (4 , , , , , &U _ss -> -> 0 `i `uc -> -> 59 `i `uc -> -> 0 `i `uc -> -> 6 `i `uc -> -> 1 `i `uc ]
"211
}
[e :U 489 ]
"212
}
[e :U 485 ]
"174
[e $U 486  ]
[e :U 487 ]
[; ;PIC16F1827-I2C_LCD_RTC01.c: 211: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 212: }
[; ;PIC16F1827-I2C_LCD_RTC01.c: 213: }
"213
[e :UE 484 ]
}
[a 1C 32 32 0 ]
[a 2C 82 101 97 108 32 84 105 109 101 32 67 108 111 99 107 10 0 ]
