command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2497095	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_xtensa_insn_1.c								
ANR	2497096	Function	disas_xtensa_insn	1:0:0:70568							
ANR	2497097	FunctionDef	"disas_xtensa_insn (CPUXtensaState * env , DisasContext * dc)"		2497096	0					
ANR	2497098	CompoundStatement		3:0:70:70568	2497096	0					
ANR	2497099	Statement	define	5:1:74:79	2497096	0	True				
ANR	2497100	Statement	HAS_OPTION_BITS	5:8:81:95	2497096	1	True				
ANR	2497101	Statement	(	5:23:96:96	2497096	2	True				
ANR	2497102	Statement	opt	5:24:97:99	2497096	3	True				
ANR	2497103	Statement	)	5:27:100:100	2497096	4	True				
ANR	2497104	DoStatement	do		2497096	5					
ANR	2497105	CompoundStatement		3:32:34:34	2497096	0					
ANR	2497106	IfStatement	"if ( ! option_bits_enabled ( dc , opt ) )"		2497096	0					
ANR	2497107	Condition	"! option_bits_enabled ( dc , opt )"	7:12:122:150	2497096	0	True				
ANR	2497108	UnaryOperationExpression	"! option_bits_enabled ( dc , opt )"		2497096	0					
ANR	2497109	UnaryOperator	!		2497096	0					
ANR	2497110	CallExpression	"option_bits_enabled ( dc , opt )"		2497096	1					
ANR	2497111	Callee	option_bits_enabled		2497096	0					
ANR	2497112	Identifier	option_bits_enabled		2497096	0					
ANR	2497113	ArgumentList	dc		2497096	1					
ANR	2497114	Argument	dc		2497096	0					
ANR	2497115	Identifier	dc		2497096	0					
ANR	2497116	Argument	opt		2497096	1					
ANR	2497117	Identifier	opt		2497096	0					
ANR	2497118	CompoundStatement		5:43:82:82	2497096	1					
ANR	2497119	ExpressionStatement	"qemu_log ( ""Option is not enabled %s:%d\\n"" , __FILE__ , __LINE__ )"	9:12:170:254	2497096	0	True				
ANR	2497120	CallExpression	"qemu_log ( ""Option is not enabled %s:%d\\n"" , __FILE__ , __LINE__ )"		2497096	0					
ANR	2497121	Callee	qemu_log		2497096	0					
ANR	2497122	Identifier	qemu_log		2497096	0					
ANR	2497123	ArgumentList	"""Option is not enabled %s:%d\\n"""		2497096	1					
ANR	2497124	Argument	"""Option is not enabled %s:%d\\n"""		2497096	0					
ANR	2497125	PrimaryExpression	"""Option is not enabled %s:%d\\n"""		2497096	0					
ANR	2497126	Argument	__FILE__		2497096	1					
ANR	2497127	Identifier	__FILE__		2497096	0					
ANR	2497128	Argument	__LINE__		2497096	2					
ANR	2497129	Identifier	__LINE__		2497096	0					
ANR	2497130	GotoStatement	goto invalid_opcode ;	13:12:271:290	2497096	1	True				
ANR	2497131	Identifier	invalid_opcode		2497096	0					
ANR	2497132	Condition	0	17:13:321:321	2497096	1	True				
ANR	2497133	PrimaryExpression	0		2497096	0					
ANR	2497134	Statement	HAS_OPTION	21:8:335:344	2497096	6	True				
ANR	2497135	Statement	(	21:18:345:345	2497096	7	True				
ANR	2497136	Statement	opt	21:19:346:348	2497096	8	True				
ANR	2497137	Statement	)	21:22:349:349	2497096	9	True				
ANR	2497138	Statement	HAS_OPTION_BITS	21:24:351:365	2497096	10	True				
ANR	2497139	Statement	(	21:39:366:366	2497096	11	True				
ANR	2497140	Statement	XTENSA_OPTION_BIT	21:40:367:383	2497096	12	True				
ANR	2497141	Statement	(	21:57:384:384	2497096	13	True				
ANR	2497142	Statement	opt	21:58:385:387	2497096	14	True				
ANR	2497143	Statement	)	21:61:388:388	2497096	15	True				
ANR	2497144	Statement	)	21:62:389:389	2497096	16	True				
ANR	2497145	Statement	define	25:1:395:400	2497096	17	True				
ANR	2497146	Statement	TBD	25:8:402:404	2497096	18	True				
ANR	2497147	Statement	(	25:11:405:405	2497096	19	True				
ANR	2497148	Statement	)	25:12:406:406	2497096	20	True				
ANR	2497149	Statement	qemu_log	25:14:408:415	2497096	21	True				
ANR	2497150	Statement	(	25:22:416:416	2497096	22	True				
ANR	2497151	Statement	"""TBD(pc = %08x): %s:%d\\n"""	25:23:417:441	2497096	23	True				
ANR	2497152	Statement	","	25:48:442:442	2497096	24	True				
ANR	2497153	Statement	dc	25:50:444:445	2497096	25	True				
ANR	2497154	Statement	->	25:52:446:447	2497096	26	True				
ANR	2497155	Statement	pc	25:54:448:449	2497096	27	True				
ANR	2497156	Statement	","	25:56:450:450	2497096	28	True				
ANR	2497157	Statement	__FILE__	25:58:452:459	2497096	29	True				
ANR	2497158	Statement	","	25:66:460:460	2497096	30	True				
ANR	2497159	Statement	__LINE__	25:68:462:469	2497096	31	True				
ANR	2497160	Statement	)	25:76:470:470	2497096	32	True				
ANR	2497161	Statement	define	27:1:474:479	2497096	33	True				
ANR	2497162	Statement	RESERVED	27:8:481:488	2497096	34	True				
ANR	2497163	Statement	(	27:16:489:489	2497096	35	True				
ANR	2497164	Statement	)	27:17:490:490	2497096	36	True				
ANR	2497165	DoStatement	do		2497096	37					
ANR	2497166	CompoundStatement		25:22:424:424	2497096	0					
ANR	2497167	ExpressionStatement	"qemu_log ( ""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"" , dc -> pc , b0 , b1 , b2 , __FILE__ , __LINE__ )"	29:8:508:621	2497096	0	True				
ANR	2497168	CallExpression	"qemu_log ( ""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"" , dc -> pc , b0 , b1 , b2 , __FILE__ , __LINE__ )"		2497096	0					
ANR	2497169	Callee	qemu_log		2497096	0					
ANR	2497170	Identifier	qemu_log		2497096	0					
ANR	2497171	ArgumentList	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2497096	1					
ANR	2497172	Argument	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2497096	0					
ANR	2497173	PrimaryExpression	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2497096	0					
ANR	2497174	Argument	dc -> pc		2497096	1					
ANR	2497175	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497176	Identifier	dc		2497096	0					
ANR	2497177	Identifier	pc		2497096	1					
ANR	2497178	Argument	b0		2497096	2					
ANR	2497179	Identifier	b0		2497096	0					
ANR	2497180	Argument	b1		2497096	3					
ANR	2497181	Identifier	b1		2497096	0					
ANR	2497182	Argument	b2		2497096	4					
ANR	2497183	Identifier	b2		2497096	0					
ANR	2497184	Argument	__FILE__		2497096	5					
ANR	2497185	Identifier	__FILE__		2497096	0					
ANR	2497186	Argument	__LINE__		2497096	6					
ANR	2497187	Identifier	__LINE__		2497096	0					
ANR	2497188	GotoStatement	goto invalid_opcode ;	33:8:634:653	2497096	1	True				
ANR	2497189	Identifier	invalid_opcode		2497096	0					
ANR	2497190	Condition	0	35:13:671:671	2497096	1	True				
ANR	2497191	PrimaryExpression	0		2497096	0					
ANR	2497192	Statement	OP0	43:8:718:720	2497096	38	True				
ANR	2497193	Statement	(	43:12:722:722	2497096	39	True				
ANR	2497194	Statement	(	43:13:723:723	2497096	40	True				
ANR	2497195	Statement	(	43:14:724:724	2497096	41	True				
ANR	2497196	Statement	b0	43:15:725:726	2497096	42	True				
ANR	2497197	Statement	)	43:17:727:727	2497096	43	True				
ANR	2497198	Statement	&	43:19:729:729	2497096	44	True				
ANR	2497199	Statement	0xf0	43:21:731:734	2497096	45	True				
ANR	2497200	Statement	)	43:25:735:735	2497096	46	True				
ANR	2497201	Statement	>>	43:27:737:738	2497096	47	True				
ANR	2497202	Statement	4	43:30:740:740	2497096	48	True				
ANR	2497203	Statement	)	43:31:741:741	2497096	49	True				
ANR	2497204	Statement	define	45:1:745:750	2497096	50	True				
ANR	2497205	Statement	OP1	45:8:752:754	2497096	51	True				
ANR	2497206	Statement	(	45:12:756:756	2497096	52	True				
ANR	2497207	Statement	(	45:13:757:757	2497096	53	True				
ANR	2497208	Statement	(	45:14:758:758	2497096	54	True				
ANR	2497209	Statement	b2	45:15:759:760	2497096	55	True				
ANR	2497210	Statement	)	45:17:761:761	2497096	56	True				
ANR	2497211	Statement	&	45:19:763:763	2497096	57	True				
ANR	2497212	Statement	0xf0	45:21:765:768	2497096	58	True				
ANR	2497213	Statement	)	45:25:769:769	2497096	59	True				
ANR	2497214	Statement	>>	45:27:771:772	2497096	60	True				
ANR	2497215	Statement	4	45:30:774:774	2497096	61	True				
ANR	2497216	Statement	)	45:31:775:775	2497096	62	True				
ANR	2497217	Statement	define	47:1:779:784	2497096	63	True				
ANR	2497218	Statement	OP2	47:8:786:788	2497096	64	True				
ANR	2497219	Statement	(	47:12:790:790	2497096	65	True				
ANR	2497220	Statement	(	47:13:791:791	2497096	66	True				
ANR	2497221	Statement	b2	47:14:792:793	2497096	67	True				
ANR	2497222	Statement	)	47:16:794:794	2497096	68	True				
ANR	2497223	Statement	&	47:18:796:796	2497096	69	True				
ANR	2497224	Statement	0xf	47:20:798:800	2497096	70	True				
ANR	2497225	Statement	)	47:23:801:801	2497096	71	True				
ANR	2497226	Statement	define	49:1:805:810	2497096	72	True				
ANR	2497227	Statement	RRR_R	49:8:812:816	2497096	73	True				
ANR	2497228	Statement	(	49:14:818:818	2497096	74	True				
ANR	2497229	Statement	(	49:15:819:819	2497096	75	True				
ANR	2497230	Statement	b1	49:16:820:821	2497096	76	True				
ANR	2497231	Statement	)	49:18:822:822	2497096	77	True				
ANR	2497232	Statement	&	49:20:824:824	2497096	78	True				
ANR	2497233	Statement	0xf	49:22:826:828	2497096	79	True				
ANR	2497234	Statement	)	49:25:829:829	2497096	80	True				
ANR	2497235	Statement	define	51:1:833:838	2497096	81	True				
ANR	2497236	Statement	RRR_S	51:8:840:844	2497096	82	True				
ANR	2497237	Statement	(	51:14:846:846	2497096	83	True				
ANR	2497238	Statement	(	51:15:847:847	2497096	84	True				
ANR	2497239	Statement	(	51:16:848:848	2497096	85	True				
ANR	2497240	Statement	b1	51:17:849:850	2497096	86	True				
ANR	2497241	Statement	)	51:19:851:851	2497096	87	True				
ANR	2497242	Statement	&	51:21:853:853	2497096	88	True				
ANR	2497243	Statement	0xf0	51:23:855:858	2497096	89	True				
ANR	2497244	Statement	)	51:27:859:859	2497096	90	True				
ANR	2497245	Statement	>>	51:29:861:862	2497096	91	True				
ANR	2497246	Statement	4	51:32:864:864	2497096	92	True				
ANR	2497247	Statement	)	51:33:865:865	2497096	93	True				
ANR	2497248	Statement	define	53:1:869:874	2497096	94	True				
ANR	2497249	Statement	RRR_T	53:8:876:880	2497096	95	True				
ANR	2497250	Statement	(	53:14:882:882	2497096	96	True				
ANR	2497251	Statement	(	53:15:883:883	2497096	97	True				
ANR	2497252	Statement	b0	53:16:884:885	2497096	98	True				
ANR	2497253	Statement	)	53:18:886:886	2497096	99	True				
ANR	2497254	Statement	&	53:20:888:888	2497096	100	True				
ANR	2497255	Statement	0xf	53:22:890:892	2497096	101	True				
ANR	2497256	Statement	)	53:25:893:893	2497096	102	True				
ANR	2497257	Statement	define	71:1:1104:1109	2497096	103	True				
ANR	2497258	Statement	RRR_X	71:8:1111:1115	2497096	104	True				
ANR	2497259	Statement	(	71:14:1117:1117	2497096	105	True				
ANR	2497260	Statement	(	71:15:1118:1118	2497096	106	True				
ANR	2497261	Statement	RRR_R	71:16:1119:1123	2497096	107	True				
ANR	2497262	Statement	&	71:22:1125:1125	2497096	108	True				
ANR	2497263	Statement	0x4	71:24:1127:1129	2497096	109	True				
ANR	2497264	Statement	)	71:27:1130:1130	2497096	110	True				
ANR	2497265	Statement	>>	71:29:1132:1133	2497096	111	True				
ANR	2497266	Statement	2	71:32:1135:1135	2497096	112	True				
ANR	2497267	Statement	)	71:33:1136:1136	2497096	113	True				
ANR	2497268	Statement	define	73:1:1140:1145	2497096	114	True				
ANR	2497269	Statement	RRR_Y	73:8:1147:1151	2497096	115	True				
ANR	2497270	Statement	(	73:14:1153:1153	2497096	116	True				
ANR	2497271	Statement	(	73:15:1154:1154	2497096	117	True				
ANR	2497272	Statement	RRR_T	73:16:1155:1159	2497096	118	True				
ANR	2497273	Statement	&	73:22:1161:1161	2497096	119	True				
ANR	2497274	Statement	0x4	73:24:1163:1165	2497096	120	True				
ANR	2497275	Statement	)	73:27:1166:1166	2497096	121	True				
ANR	2497276	Statement	>>	73:29:1168:1169	2497096	122	True				
ANR	2497277	Statement	2	73:32:1171:1171	2497096	123	True				
ANR	2497278	Statement	)	73:33:1172:1172	2497096	124	True				
ANR	2497279	Statement	define	75:1:1176:1181	2497096	125	True				
ANR	2497280	Statement	RRR_W	75:8:1183:1187	2497096	126	True				
ANR	2497281	Statement	(	75:14:1189:1189	2497096	127	True				
ANR	2497282	Statement	RRR_R	75:15:1190:1194	2497096	128	True				
ANR	2497283	Statement	&	75:21:1196:1196	2497096	129	True				
ANR	2497284	Statement	0x3	75:23:1198:1200	2497096	130	True				
ANR	2497285	Statement	)	75:26:1201:1201	2497096	131	True				
ANR	2497286	Statement	define	79:1:1207:1212	2497096	132	True				
ANR	2497287	Statement	RRRN_R	79:8:1214:1219	2497096	133	True				
ANR	2497288	Statement	RRR_R	79:15:1221:1225	2497096	134	True				
ANR	2497289	Statement	define	81:1:1229:1234	2497096	135	True				
ANR	2497290	Statement	RRRN_S	81:8:1236:1241	2497096	136	True				
ANR	2497291	Statement	RRR_S	81:15:1243:1247	2497096	137	True				
ANR	2497292	Statement	define	83:1:1251:1256	2497096	138	True				
ANR	2497293	Statement	RRRN_T	83:8:1258:1263	2497096	139	True				
ANR	2497294	Statement	RRR_T	83:15:1265:1269	2497096	140	True				
ANR	2497295	Statement	define	87:1:1275:1280	2497096	141	True				
ANR	2497296	Statement	RRI8_R	87:8:1282:1287	2497096	142	True				
ANR	2497297	Statement	RRR_R	87:15:1289:1293	2497096	143	True				
ANR	2497298	Statement	define	89:1:1297:1302	2497096	144	True				
ANR	2497299	Statement	RRI8_S	89:8:1304:1309	2497096	145	True				
ANR	2497300	Statement	RRR_S	89:15:1311:1315	2497096	146	True				
ANR	2497301	Statement	define	91:1:1319:1324	2497096	147	True				
ANR	2497302	Statement	RRI8_T	91:8:1326:1331	2497096	148	True				
ANR	2497303	Statement	RRR_T	91:15:1333:1337	2497096	149	True				
ANR	2497304	Statement	define	93:1:1341:1346	2497096	150	True				
ANR	2497305	Statement	RRI8_IMM8	93:8:1348:1356	2497096	151	True				
ANR	2497306	Statement	(	93:18:1358:1358	2497096	152	True				
ANR	2497307	Statement	b2	93:19:1359:1360	2497096	153	True				
ANR	2497308	Statement	)	93:21:1361:1361	2497096	154	True				
ANR	2497309	Statement	define	95:1:1365:1370	2497096	155	True				
ANR	2497310	Statement	RRI8_IMM8_SE	95:8:1372:1383	2497096	156	True				
ANR	2497311	Statement	(	95:21:1385:1385	2497096	157	True				
ANR	2497312	Statement	(	95:22:1386:1386	2497096	158	True				
ANR	2497313	Statement	(	95:23:1387:1387	2497096	159	True				
ANR	2497314	Statement	(	95:24:1388:1388	2497096	160	True				
ANR	2497315	Statement	b2	95:25:1389:1390	2497096	161	True				
ANR	2497316	Statement	)	95:27:1391:1391	2497096	162	True				
ANR	2497317	Statement	&	95:29:1393:1393	2497096	163	True				
ANR	2497318	Statement	0x80	95:31:1395:1398	2497096	164	True				
ANR	2497319	Statement	)	95:35:1399:1399	2497096	165	True				
ANR	2497320	Statement	?	95:37:1401:1401	2497096	166	True				
ANR	2497321	Label	0xffffff00 :	95:39:1403:1414	2497096	167	True				
ANR	2497322	Statement	0	95:52:1416:1416	2497096	168	True				
ANR	2497323	Statement	)	95:53:1417:1417	2497096	169	True				
ANR	2497324	Statement	|	95:55:1419:1419	2497096	170	True				
ANR	2497325	Statement	RRI8_IMM8	95:57:1421:1429	2497096	171	True				
ANR	2497326	Statement	)	95:66:1430:1430	2497096	172	True				
ANR	2497327	Statement	define	101:1:1467:1472	2497096	173	True				
ANR	2497328	Statement	RI16_IMM16	101:8:1474:1483	2497096	174	True				
ANR	2497329	Statement	(	101:19:1485:1485	2497096	175	True				
ANR	2497330	Statement	(	101:20:1486:1486	2497096	176	True				
ANR	2497331	Statement	(	101:21:1487:1487	2497096	177	True				
ANR	2497332	Statement	b1	101:22:1488:1489	2497096	178	True				
ANR	2497333	Statement	)	101:24:1490:1490	2497096	179	True				
ANR	2497334	Statement	<<	101:26:1492:1493	2497096	180	True				
ANR	2497335	Statement	8	101:29:1495:1495	2497096	181	True				
ANR	2497336	Statement	)	101:30:1496:1496	2497096	182	True				
ANR	2497337	Statement	|	101:32:1498:1498	2497096	183	True				
ANR	2497338	Statement	(	101:34:1500:1500	2497096	184	True				
ANR	2497339	Statement	b2	101:35:1501:1502	2497096	185	True				
ANR	2497340	Statement	)	101:37:1503:1503	2497096	186	True				
ANR	2497341	Statement	)	101:38:1504:1504	2497096	187	True				
ANR	2497342	Statement	define	113:1:1597:1602	2497096	188	True				
ANR	2497343	Statement	CALL_N	113:8:1604:1609	2497096	189	True				
ANR	2497344	Statement	(	113:15:1611:1611	2497096	190	True				
ANR	2497345	Statement	(	113:16:1612:1612	2497096	191	True				
ANR	2497346	Statement	(	113:17:1613:1613	2497096	192	True				
ANR	2497347	Statement	b0	113:18:1614:1615	2497096	193	True				
ANR	2497348	Statement	)	113:20:1616:1616	2497096	194	True				
ANR	2497349	Statement	&	113:22:1618:1618	2497096	195	True				
ANR	2497350	Statement	0xc	113:24:1620:1622	2497096	196	True				
ANR	2497351	Statement	)	113:27:1623:1623	2497096	197	True				
ANR	2497352	Statement	>>	113:29:1625:1626	2497096	198	True				
ANR	2497353	Statement	2	113:32:1628:1628	2497096	199	True				
ANR	2497354	Statement	)	113:33:1629:1629	2497096	200	True				
ANR	2497355	Statement	define	115:1:1633:1638	2497096	201	True				
ANR	2497356	Statement	CALL_OFFSET	115:8:1640:1650	2497096	202	True				
ANR	2497357	Statement	(	115:20:1652:1652	2497096	203	True				
ANR	2497358	Statement	(	115:21:1653:1653	2497096	204	True				
ANR	2497359	Statement	(	115:22:1654:1654	2497096	205	True				
ANR	2497360	Statement	(	115:23:1655:1655	2497096	206	True				
ANR	2497361	Statement	b0	115:24:1656:1657	2497096	207	True				
ANR	2497362	Statement	)	115:26:1658:1658	2497096	208	True				
ANR	2497363	Statement	&	115:28:1660:1660	2497096	209	True				
ANR	2497364	Statement	0x3	115:30:1662:1664	2497096	210	True				
ANR	2497365	Statement	)	115:33:1665:1665	2497096	211	True				
ANR	2497366	Statement	<<	115:35:1667:1668	2497096	212	True				
ANR	2497367	Statement	16	115:38:1670:1671	2497096	213	True				
ANR	2497368	Statement	)	115:40:1672:1672	2497096	214	True				
ANR	2497369	Statement	|	115:42:1674:1674	2497096	215	True				
ANR	2497370	Statement	(	115:44:1676:1676	2497096	216	True				
ANR	2497371	Statement	(	115:45:1677:1677	2497096	217	True				
ANR	2497372	Statement	b1	115:46:1678:1679	2497096	218	True				
ANR	2497373	Statement	)	115:48:1680:1680	2497096	219	True				
ANR	2497374	Statement	<<	115:50:1682:1683	2497096	220	True				
ANR	2497375	Statement	8	115:53:1685:1685	2497096	221	True				
ANR	2497376	Statement	)	115:54:1686:1686	2497096	222	True				
ANR	2497377	Statement	|	115:56:1688:1688	2497096	223	True				
ANR	2497378	Statement	(	115:58:1690:1690	2497096	224	True				
ANR	2497379	Statement	b2	115:59:1691:1692	2497096	225	True				
ANR	2497380	Statement	)	115:61:1693:1693	2497096	226	True				
ANR	2497381	Statement	)	115:62:1694:1694	2497096	227	True				
ANR	2497382	Statement	define	125:1:1823:1828	2497096	228	True				
ANR	2497383	Statement	CALL_OFFSET_SE	125:8:1830:1843	2497096	229	True				
ANR	2497384	Statement	(	127:4:1852:1852	2497096	230	True				
ANR	2497385	Statement	(	127:5:1853:1853	2497096	231	True				
ANR	2497386	Statement	(	127:6:1854:1854	2497096	232	True				
ANR	2497387	Statement	CALL_OFFSET	127:7:1855:1865	2497096	233	True				
ANR	2497388	Statement	&	127:19:1867:1867	2497096	234	True				
ANR	2497389	Statement	0x20000	127:21:1869:1875	2497096	235	True				
ANR	2497390	Statement	)	127:28:1876:1876	2497096	236	True				
ANR	2497391	Statement	?	127:30:1878:1878	2497096	237	True				
ANR	2497392	Label	0xfffc0000 :	127:32:1880:1891	2497096	238	True				
ANR	2497393	Statement	0	127:45:1893:1893	2497096	239	True				
ANR	2497394	Statement	)	127:46:1894:1894	2497096	240	True				
ANR	2497395	Statement	|	127:48:1896:1896	2497096	241	True				
ANR	2497396	Statement	CALL_OFFSET	127:50:1898:1908	2497096	242	True				
ANR	2497397	Statement	)	127:61:1909:1909	2497096	243	True				
ANR	2497398	Statement	define	131:1:1915:1920	2497096	244	True				
ANR	2497399	Statement	CALLX_N	131:8:1922:1928	2497096	245	True				
ANR	2497400	Statement	CALL_N	131:16:1930:1935	2497096	246	True				
ANR	2497401	Statement	define	135:1:1970:1975	2497096	247	True				
ANR	2497402	Statement	CALLX_M	135:8:1977:1983	2497096	248	True				
ANR	2497403	Statement	(	135:16:1985:1985	2497096	249	True				
ANR	2497404	Statement	(	135:17:1986:1986	2497096	250	True				
ANR	2497405	Statement	b0	135:18:1987:1988	2497096	251	True				
ANR	2497406	Statement	)	135:20:1989:1989	2497096	252	True				
ANR	2497407	Statement	&	135:22:1991:1991	2497096	253	True				
ANR	2497408	Statement	0x3	135:24:1993:1995	2497096	254	True				
ANR	2497409	Statement	)	135:27:1996:1996	2497096	255	True				
ANR	2497410	Statement	define	143:1:2053:2058	2497096	256	True				
ANR	2497411	Statement	CALLX_S	143:8:2060:2066	2497096	257	True				
ANR	2497412	Statement	RRR_S	143:16:2068:2072	2497096	258	True				
ANR	2497413	Statement	define	147:1:2078:2083	2497096	259	True				
ANR	2497414	Statement	BRI12_M	147:8:2085:2091	2497096	260	True				
ANR	2497415	Statement	CALLX_M	147:16:2093:2099	2497096	261	True				
ANR	2497416	Statement	define	149:1:2103:2108	2497096	262	True				
ANR	2497417	Statement	BRI12_S	149:8:2110:2116	2497096	263	True				
ANR	2497418	Statement	RRR_S	149:16:2118:2122	2497096	264	True				
ANR	2497419	Statement	define	153:1:2157:2162	2497096	265	True				
ANR	2497420	Statement	BRI12_IMM12	153:8:2164:2174	2497096	266	True				
ANR	2497421	Statement	(	153:20:2176:2176	2497096	267	True				
ANR	2497422	Statement	(	153:21:2177:2177	2497096	268	True				
ANR	2497423	Statement	(	153:22:2178:2178	2497096	269	True				
ANR	2497424	Statement	(	153:23:2179:2179	2497096	270	True				
ANR	2497425	Statement	b1	153:24:2180:2181	2497096	271	True				
ANR	2497426	Statement	)	153:26:2182:2182	2497096	272	True				
ANR	2497427	Statement	&	153:28:2184:2184	2497096	273	True				
ANR	2497428	Statement	0xf	153:30:2186:2188	2497096	274	True				
ANR	2497429	Statement	)	153:33:2189:2189	2497096	275	True				
ANR	2497430	Statement	<<	153:35:2191:2192	2497096	276	True				
ANR	2497431	Statement	8	153:38:2194:2194	2497096	277	True				
ANR	2497432	Statement	)	153:39:2195:2195	2497096	278	True				
ANR	2497433	Statement	|	153:41:2197:2197	2497096	279	True				
ANR	2497434	Statement	(	153:43:2199:2199	2497096	280	True				
ANR	2497435	Statement	b2	153:44:2200:2201	2497096	281	True				
ANR	2497436	Statement	)	153:46:2202:2202	2497096	282	True				
ANR	2497437	Statement	)	153:47:2203:2203	2497096	283	True				
ANR	2497438	Statement	define	161:1:2280:2285	2497096	284	True				
ANR	2497439	Statement	BRI12_IMM12_SE	161:8:2287:2300	2497096	285	True				
ANR	2497440	Statement	(	161:23:2302:2302	2497096	286	True				
ANR	2497441	Statement	(	161:24:2303:2303	2497096	287	True				
ANR	2497442	Statement	(	161:25:2304:2304	2497096	288	True				
ANR	2497443	Statement	BRI12_IMM12	161:26:2305:2315	2497096	289	True				
ANR	2497444	Statement	&	161:38:2317:2317	2497096	290	True				
ANR	2497445	Statement	0x800	161:40:2319:2323	2497096	291	True				
ANR	2497446	Statement	)	161:45:2324:2324	2497096	292	True				
ANR	2497447	Statement	?	161:47:2326:2326	2497096	293	True				
ANR	2497448	Label	0xfffff000 :	161:49:2328:2339	2497096	294	True				
ANR	2497449	Statement	0	161:62:2341:2341	2497096	295	True				
ANR	2497450	Statement	)	161:63:2342:2342	2497096	296	True				
ANR	2497451	Statement	|	161:65:2344:2344	2497096	297	True				
ANR	2497452	Statement	BRI12_IMM12	161:67:2346:2356	2497096	298	True				
ANR	2497453	Statement	)	161:78:2357:2357	2497096	299	True				
ANR	2497454	Statement	define	165:1:2363:2368	2497096	300	True				
ANR	2497455	Statement	BRI8_M	165:8:2370:2375	2497096	301	True				
ANR	2497456	Statement	BRI12_M	165:15:2377:2383	2497096	302	True				
ANR	2497457	Statement	define	167:1:2387:2392	2497096	303	True				
ANR	2497458	Statement	BRI8_R	167:8:2394:2399	2497096	304	True				
ANR	2497459	Statement	RRI8_R	167:15:2401:2406	2497096	305	True				
ANR	2497460	Statement	define	169:1:2410:2415	2497096	306	True				
ANR	2497461	Statement	BRI8_S	169:8:2417:2422	2497096	307	True				
ANR	2497462	Statement	RRI8_S	169:15:2424:2429	2497096	308	True				
ANR	2497463	Statement	define	171:1:2433:2438	2497096	309	True				
ANR	2497464	Statement	BRI8_IMM8	171:8:2440:2448	2497096	310	True				
ANR	2497465	Statement	RRI8_IMM8	171:18:2450:2458	2497096	311	True				
ANR	2497466	Statement	define	173:1:2462:2467	2497096	312	True				
ANR	2497467	Statement	BRI8_IMM8_SE	173:8:2469:2480	2497096	313	True				
ANR	2497468	Statement	RRI8_IMM8_SE	173:21:2482:2493	2497096	314	True				
ANR	2497469	Statement	define	177:1:2499:2504	2497096	315	True				
ANR	2497470	Statement	RSR_SR	177:8:2506:2511	2497096	316	True				
ANR	2497471	Statement	(	177:15:2513:2513	2497096	317	True				
ANR	2497472	Statement	b1	177:16:2514:2515	2497096	318	True				
ANR	2497473	Statement	)	177:18:2516:2516	2497096	319	True				
ANR	2497474	IdentifierDeclStatement	"uint8_t b0 = cpu_ldub_code ( env , dc -> pc ) ;"	181:4:2525:2564	2497096	320	True				
ANR	2497475	IdentifierDecl	"b0 = cpu_ldub_code ( env , dc -> pc )"		2497096	0					
ANR	2497476	IdentifierDeclType	uint8_t		2497096	0					
ANR	2497477	Identifier	b0		2497096	1					
ANR	2497478	AssignmentExpression	"b0 = cpu_ldub_code ( env , dc -> pc )"		2497096	2		=			
ANR	2497479	Identifier	b0		2497096	0					
ANR	2497480	CallExpression	"cpu_ldub_code ( env , dc -> pc )"		2497096	1					
ANR	2497481	Callee	cpu_ldub_code		2497096	0					
ANR	2497482	Identifier	cpu_ldub_code		2497096	0					
ANR	2497483	ArgumentList	env		2497096	1					
ANR	2497484	Argument	env		2497096	0					
ANR	2497485	Identifier	env		2497096	0					
ANR	2497486	Argument	dc -> pc		2497096	1					
ANR	2497487	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497488	Identifier	dc		2497096	0					
ANR	2497489	Identifier	pc		2497096	1					
ANR	2497490	IdentifierDeclStatement	"uint8_t b1 = cpu_ldub_code ( env , dc -> pc + 1 ) ;"	183:4:2571:2614	2497096	321	True				
ANR	2497491	IdentifierDecl	"b1 = cpu_ldub_code ( env , dc -> pc + 1 )"		2497096	0					
ANR	2497492	IdentifierDeclType	uint8_t		2497096	0					
ANR	2497493	Identifier	b1		2497096	1					
ANR	2497494	AssignmentExpression	"b1 = cpu_ldub_code ( env , dc -> pc + 1 )"		2497096	2		=			
ANR	2497495	Identifier	b1		2497096	0					
ANR	2497496	CallExpression	"cpu_ldub_code ( env , dc -> pc + 1 )"		2497096	1					
ANR	2497497	Callee	cpu_ldub_code		2497096	0					
ANR	2497498	Identifier	cpu_ldub_code		2497096	0					
ANR	2497499	ArgumentList	env		2497096	1					
ANR	2497500	Argument	env		2497096	0					
ANR	2497501	Identifier	env		2497096	0					
ANR	2497502	Argument	dc -> pc + 1		2497096	1					
ANR	2497503	AdditiveExpression	dc -> pc + 1		2497096	0		+			
ANR	2497504	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497505	Identifier	dc		2497096	0					
ANR	2497506	Identifier	pc		2497096	1					
ANR	2497507	PrimaryExpression	1		2497096	1					
ANR	2497508	IdentifierDeclStatement	uint8_t b2 = 0 ;	185:4:2621:2635	2497096	322	True				
ANR	2497509	IdentifierDecl	b2 = 0		2497096	0					
ANR	2497510	IdentifierDeclType	uint8_t		2497096	0					
ANR	2497511	Identifier	b2		2497096	1					
ANR	2497512	AssignmentExpression	b2 = 0		2497096	2		=			
ANR	2497513	Identifier	b2		2497096	0					
ANR	2497514	PrimaryExpression	0		2497096	1					
ANR	2497515	Statement	static	189:4:2644:2649	2497096	323	True				
ANR	2497516	IdentifierDeclStatement	"const uint32_t B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	189:11:2651:2760	2497096	324	True				
ANR	2497517	IdentifierDecl	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2497096	0					
ANR	2497518	IdentifierDeclType	const uint32_t [ ]		2497096	0					
ANR	2497519	Identifier	B4CONST		2497096	1					
ANR	2497520	AssignmentExpression	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2497096	2		=			
ANR	2497521	Identifier	B4CONST		2497096	0					
ANR	2497522	InitializerList	0xffffffff		2497096	1					
ANR	2497523	PrimaryExpression	0xffffffff		2497096	0					
ANR	2497524	PrimaryExpression	1		2497096	1					
ANR	2497525	PrimaryExpression	2		2497096	2					
ANR	2497526	PrimaryExpression	3		2497096	3					
ANR	2497527	PrimaryExpression	4		2497096	4					
ANR	2497528	PrimaryExpression	5		2497096	5					
ANR	2497529	PrimaryExpression	6		2497096	6					
ANR	2497530	PrimaryExpression	7		2497096	7					
ANR	2497531	PrimaryExpression	8		2497096	8					
ANR	2497532	PrimaryExpression	10		2497096	9					
ANR	2497533	PrimaryExpression	12		2497096	10					
ANR	2497534	PrimaryExpression	16		2497096	11					
ANR	2497535	PrimaryExpression	32		2497096	12					
ANR	2497536	PrimaryExpression	64		2497096	13					
ANR	2497537	PrimaryExpression	128		2497096	14					
ANR	2497538	PrimaryExpression	256		2497096	15					
ANR	2497539	Statement	static	197:4:2769:2774	2497096	325	True				
ANR	2497540	IdentifierDeclStatement	"const uint32_t B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	197:11:2776:2885	2497096	326	True				
ANR	2497541	IdentifierDecl	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2497096	0					
ANR	2497542	IdentifierDeclType	const uint32_t [ ]		2497096	0					
ANR	2497543	Identifier	B4CONSTU		2497096	1					
ANR	2497544	AssignmentExpression	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2497096	2		=			
ANR	2497545	Identifier	B4CONSTU		2497096	0					
ANR	2497546	InitializerList	32768		2497096	1					
ANR	2497547	PrimaryExpression	32768		2497096	0					
ANR	2497548	PrimaryExpression	65536		2497096	1					
ANR	2497549	PrimaryExpression	2		2497096	2					
ANR	2497550	PrimaryExpression	3		2497096	3					
ANR	2497551	PrimaryExpression	4		2497096	4					
ANR	2497552	PrimaryExpression	5		2497096	5					
ANR	2497553	PrimaryExpression	6		2497096	6					
ANR	2497554	PrimaryExpression	7		2497096	7					
ANR	2497555	PrimaryExpression	8		2497096	8					
ANR	2497556	PrimaryExpression	10		2497096	9					
ANR	2497557	PrimaryExpression	12		2497096	10					
ANR	2497558	PrimaryExpression	16		2497096	11					
ANR	2497559	PrimaryExpression	32		2497096	12					
ANR	2497560	PrimaryExpression	64		2497096	13					
ANR	2497561	PrimaryExpression	128		2497096	14					
ANR	2497562	PrimaryExpression	256		2497096	15					
ANR	2497563	IfStatement	if ( OP0 >= 8 )		2497096	327					
ANR	2497564	Condition	OP0 >= 8	205:8:2898:2905	2497096	0	True				
ANR	2497565	RelationalExpression	OP0 >= 8		2497096	0		>=			
ANR	2497566	Identifier	OP0		2497096	0					
ANR	2497567	PrimaryExpression	8		2497096	1					
ANR	2497568	CompoundStatement		203:18:2837:2837	2497096	1					
ANR	2497569	ExpressionStatement	dc -> next_pc = dc -> pc + 2	207:8:2919:2943	2497096	0	True				
ANR	2497570	AssignmentExpression	dc -> next_pc = dc -> pc + 2		2497096	0		=			
ANR	2497571	PtrMemberAccess	dc -> next_pc		2497096	0					
ANR	2497572	Identifier	dc		2497096	0					
ANR	2497573	Identifier	next_pc		2497096	1					
ANR	2497574	AdditiveExpression	dc -> pc + 2		2497096	1		+			
ANR	2497575	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497576	Identifier	dc		2497096	0					
ANR	2497577	Identifier	pc		2497096	1					
ANR	2497578	PrimaryExpression	2		2497096	1					
ANR	2497579	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )	209:8:2954:2992	2497096	1	True				
ANR	2497580	CallExpression	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )		2497096	0					
ANR	2497581	Callee	HAS_OPTION		2497096	0					
ANR	2497582	Identifier	HAS_OPTION		2497096	0					
ANR	2497583	ArgumentList	XTENSA_OPTION_CODE_DENSITY		2497096	1					
ANR	2497584	Argument	XTENSA_OPTION_CODE_DENSITY		2497096	0					
ANR	2497585	Identifier	XTENSA_OPTION_CODE_DENSITY		2497096	0					
ANR	2497586	ElseStatement	else		2497096	0					
ANR	2497587	CompoundStatement		209:11:2935:2935	2497096	0					
ANR	2497588	ExpressionStatement	dc -> next_pc = dc -> pc + 3	213:8:3017:3041	2497096	0	True				
ANR	2497589	AssignmentExpression	dc -> next_pc = dc -> pc + 3		2497096	0		=			
ANR	2497590	PtrMemberAccess	dc -> next_pc		2497096	0					
ANR	2497591	Identifier	dc		2497096	0					
ANR	2497592	Identifier	next_pc		2497096	1					
ANR	2497593	AdditiveExpression	dc -> pc + 3		2497096	1		+			
ANR	2497594	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497595	Identifier	dc		2497096	0					
ANR	2497596	Identifier	pc		2497096	1					
ANR	2497597	PrimaryExpression	3		2497096	1					
ANR	2497598	ExpressionStatement	"b2 = cpu_ldub_code ( env , dc -> pc + 2 )"	215:8:3052:3087	2497096	1	True				
ANR	2497599	AssignmentExpression	"b2 = cpu_ldub_code ( env , dc -> pc + 2 )"		2497096	0		=			
ANR	2497600	Identifier	b2		2497096	0					
ANR	2497601	CallExpression	"cpu_ldub_code ( env , dc -> pc + 2 )"		2497096	1					
ANR	2497602	Callee	cpu_ldub_code		2497096	0					
ANR	2497603	Identifier	cpu_ldub_code		2497096	0					
ANR	2497604	ArgumentList	env		2497096	1					
ANR	2497605	Argument	env		2497096	0					
ANR	2497606	Identifier	env		2497096	0					
ANR	2497607	Argument	dc -> pc + 2		2497096	1					
ANR	2497608	AdditiveExpression	dc -> pc + 2		2497096	0		+			
ANR	2497609	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497610	Identifier	dc		2497096	0					
ANR	2497611	Identifier	pc		2497096	1					
ANR	2497612	PrimaryExpression	2		2497096	1					
ANR	2497613	SwitchStatement	switch ( OP0 )		2497096	328					
ANR	2497614	Condition	OP0	221:12:3111:3113	2497096	0	True				
ANR	2497615	Identifier	OP0		2497096	0					
ANR	2497616	CompoundStatement		219:17:3045:3045	2497096	1					
ANR	2497617	Label	case 0 :	223:4:3123:3129	2497096	0	True				
ANR	2497618	SwitchStatement	switch ( OP1 )		2497096	1					
ANR	2497619	Condition	OP1	225:16:3157:3159	2497096	0	True				
ANR	2497620	Identifier	OP1		2497096	0					
ANR	2497621	CompoundStatement		223:21:3091:3091	2497096	1					
ANR	2497622	Label	case 0 :	227:8:3173:3179	2497096	0	True				
ANR	2497623	SwitchStatement	switch ( OP2 )		2497096	1					
ANR	2497624	Condition	OP2	229:20:3211:3213	2497096	0	True				
ANR	2497625	Identifier	OP2		2497096	0					
ANR	2497626	CompoundStatement		227:25:3145:3145	2497096	1					
ANR	2497627	Label	case 0 :	231:12:3231:3237	2497096	0	True				
ANR	2497628	IfStatement	if ( ( RRR_R & 0xc ) == 0x8 )		2497096	1					
ANR	2497629	Condition	( RRR_R & 0xc ) == 0x8	233:20:3268:3287	2497096	0	True				
ANR	2497630	EqualityExpression	( RRR_R & 0xc ) == 0x8		2497096	0		==			
ANR	2497631	BitAndExpression	RRR_R & 0xc		2497096	0		&			
ANR	2497632	Identifier	RRR_R		2497096	0					
ANR	2497633	PrimaryExpression	0xc		2497096	1					
ANR	2497634	PrimaryExpression	0x8		2497096	1					
ANR	2497635	CompoundStatement		231:42:3219:3219	2497096	1					
ANR	2497636	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	235:20:3313:3346	2497096	0	True				
ANR	2497637	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2497096	0					
ANR	2497638	Callee	HAS_OPTION		2497096	0					
ANR	2497639	Identifier	HAS_OPTION		2497096	0					
ANR	2497640	ArgumentList	XTENSA_OPTION_BOOLEAN		2497096	1					
ANR	2497641	Argument	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2497642	Identifier	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2497643	SwitchStatement	switch ( RRR_R )		2497096	2					
ANR	2497644	Condition	RRR_R	241:24:3394:3398	2497096	0	True				
ANR	2497645	Identifier	RRR_R		2497096	0					
ANR	2497646	CompoundStatement		239:31:3330:3330	2497096	1					
ANR	2497647	Label	case 0 :	243:16:3420:3426	2497096	0	True				
ANR	2497648	SwitchStatement	switch ( CALLX_M )		2497096	1					
ANR	2497649	Condition	CALLX_M	245:28:3466:3472	2497096	0	True				
ANR	2497650	Identifier	CALLX_M		2497096	0					
ANR	2497651	CompoundStatement		243:37:3404:3404	2497096	1					
ANR	2497652	Label	case 0 :	247:20:3498:3504	2497096	0	True				
ANR	2497653	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	249:24:3539:3589	2497096	1	True				
ANR	2497654	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2497096	0					
ANR	2497655	Callee	gen_exception_cause		2497096	0					
ANR	2497656	Identifier	gen_exception_cause		2497096	0					
ANR	2497657	ArgumentList	dc		2497096	1					
ANR	2497658	Argument	dc		2497096	0					
ANR	2497659	Identifier	dc		2497096	0					
ANR	2497660	Argument	ILLEGAL_INSTRUCTION_CAUSE		2497096	1					
ANR	2497661	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2497096	0					
ANR	2497662	BreakStatement	break ;	251:24:3616:3621	2497096	2	True				
ANR	2497663	Label	case 1 :	255:20:3646:3652	2497096	3	True				
ANR	2497664	ExpressionStatement	RESERVED ( )	257:24:3692:3702	2497096	4	True				
ANR	2497665	CallExpression	RESERVED ( )		2497096	0					
ANR	2497666	Callee	RESERVED		2497096	0					
ANR	2497667	Identifier	RESERVED		2497096	0					
ANR	2497668	ArgumentList			2497096	1					
ANR	2497669	BreakStatement	break ;	259:24:3729:3734	2497096	5	True				
ANR	2497670	Label	case 2 :	263:20:3759:3765	2497096	6	True				
ANR	2497671	SwitchStatement	switch ( CALLX_N )		2497096	7					
ANR	2497672	Condition	CALLX_N	265:32:3807:3813	2497096	0	True				
ANR	2497673	Identifier	CALLX_N		2497096	0					
ANR	2497674	CompoundStatement		263:41:3745:3745	2497096	1					
ANR	2497675	Label	case 0 :	267:24:3843:3849	2497096	0	True				
ANR	2497676	Label	case 2 :	269:24:3884:3890	2497096	1	True				
ANR	2497677	ExpressionStatement	"gen_window_check1 ( dc , CALLX_S )"	271:28:3928:3958	2497096	2	True				
ANR	2497678	CallExpression	"gen_window_check1 ( dc , CALLX_S )"		2497096	0					
ANR	2497679	Callee	gen_window_check1		2497096	0					
ANR	2497680	Identifier	gen_window_check1		2497096	0					
ANR	2497681	ArgumentList	dc		2497096	1					
ANR	2497682	Argument	dc		2497096	0					
ANR	2497683	Identifier	dc		2497096	0					
ANR	2497684	Argument	CALLX_S		2497096	1					
ANR	2497685	Identifier	CALLX_S		2497096	0					
ANR	2497686	ExpressionStatement	"gen_jump ( dc , cpu_R [ CALLX_S ] )"	273:28:3989:4017	2497096	3	True				
ANR	2497687	CallExpression	"gen_jump ( dc , cpu_R [ CALLX_S ] )"		2497096	0					
ANR	2497688	Callee	gen_jump		2497096	0					
ANR	2497689	Identifier	gen_jump		2497096	0					
ANR	2497690	ArgumentList	dc		2497096	1					
ANR	2497691	Argument	dc		2497096	0					
ANR	2497692	Identifier	dc		2497096	0					
ANR	2497693	Argument	cpu_R [ CALLX_S ]		2497096	1					
ANR	2497694	ArrayIndexing	cpu_R [ CALLX_S ]		2497096	0					
ANR	2497695	Identifier	cpu_R		2497096	0					
ANR	2497696	Identifier	CALLX_S		2497096	1					
ANR	2497697	BreakStatement	break ;	275:28:4048:4053	2497096	4	True				
ANR	2497698	Label	case 1 :	279:24:4082:4088	2497096	5	True				
ANR	2497699	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	281:28:4129:4172	2497096	6	True				
ANR	2497700	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2497701	Callee	HAS_OPTION		2497096	0					
ANR	2497702	Identifier	HAS_OPTION		2497096	0					
ANR	2497703	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2497704	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2497705	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2497706	CompoundStatement		283:32:4167:4203	2497096	7					
ANR	2497707	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( dc -> pc ) ;	285:32:4238:4274	2497096	0	True				
ANR	2497708	IdentifierDecl	tmp = tcg_const_i32 ( dc -> pc )		2497096	0					
ANR	2497709	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2497710	Identifier	tmp		2497096	1					
ANR	2497711	AssignmentExpression	tmp = tcg_const_i32 ( dc -> pc )		2497096	2		=			
ANR	2497712	Identifier	tmp		2497096	0					
ANR	2497713	CallExpression	tcg_const_i32 ( dc -> pc )		2497096	1					
ANR	2497714	Callee	tcg_const_i32		2497096	0					
ANR	2497715	Identifier	tcg_const_i32		2497096	0					
ANR	2497716	ArgumentList	dc -> pc		2497096	1					
ANR	2497717	Argument	dc -> pc		2497096	0					
ANR	2497718	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497719	Identifier	dc		2497096	0					
ANR	2497720	Identifier	pc		2497096	1					
ANR	2497721	ExpressionStatement	gen_advance_ccount ( dc )	287:32:4309:4331	2497096	1	True				
ANR	2497722	CallExpression	gen_advance_ccount ( dc )		2497096	0					
ANR	2497723	Callee	gen_advance_ccount		2497096	0					
ANR	2497724	Identifier	gen_advance_ccount		2497096	0					
ANR	2497725	ArgumentList	dc		2497096	1					
ANR	2497726	Argument	dc		2497096	0					
ANR	2497727	Identifier	dc		2497096	0					
ANR	2497728	ExpressionStatement	"gen_helper_retw ( tmp , cpu_env , tmp )"	289:32:4366:4400	2497096	2	True				
ANR	2497729	CallExpression	"gen_helper_retw ( tmp , cpu_env , tmp )"		2497096	0					
ANR	2497730	Callee	gen_helper_retw		2497096	0					
ANR	2497731	Identifier	gen_helper_retw		2497096	0					
ANR	2497732	ArgumentList	tmp		2497096	1					
ANR	2497733	Argument	tmp		2497096	0					
ANR	2497734	Identifier	tmp		2497096	0					
ANR	2497735	Argument	cpu_env		2497096	1					
ANR	2497736	Identifier	cpu_env		2497096	0					
ANR	2497737	Argument	tmp		2497096	2					
ANR	2497738	Identifier	tmp		2497096	0					
ANR	2497739	ExpressionStatement	"gen_jump ( dc , tmp )"	291:32:4435:4452	2497096	3	True				
ANR	2497740	CallExpression	"gen_jump ( dc , tmp )"		2497096	0					
ANR	2497741	Callee	gen_jump		2497096	0					
ANR	2497742	Identifier	gen_jump		2497096	0					
ANR	2497743	ArgumentList	dc		2497096	1					
ANR	2497744	Argument	dc		2497096	0					
ANR	2497745	Identifier	dc		2497096	0					
ANR	2497746	Argument	tmp		2497096	1					
ANR	2497747	Identifier	tmp		2497096	0					
ANR	2497748	ExpressionStatement	tcg_temp_free ( tmp )	293:32:4487:4505	2497096	4	True				
ANR	2497749	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2497750	Callee	tcg_temp_free		2497096	0					
ANR	2497751	Identifier	tcg_temp_free		2497096	0					
ANR	2497752	ArgumentList	tmp		2497096	1					
ANR	2497753	Argument	tmp		2497096	0					
ANR	2497754	Identifier	tmp		2497096	0					
ANR	2497755	BreakStatement	break ;	297:28:4567:4572	2497096	8	True				
ANR	2497756	Label	case 3 :	301:24:4601:4607	2497096	9	True				
ANR	2497757	ExpressionStatement	RESERVED ( )	303:28:4651:4661	2497096	10	True				
ANR	2497758	CallExpression	RESERVED ( )		2497096	0					
ANR	2497759	Callee	RESERVED		2497096	0					
ANR	2497760	Identifier	RESERVED		2497096	0					
ANR	2497761	ArgumentList			2497096	1					
ANR	2497762	BreakStatement	break ;	305:28:4692:4697	2497096	11	True				
ANR	2497763	BreakStatement	break ;	309:24:4751:4756	2497096	8	True				
ANR	2497764	Label	case 3 :	313:20:4781:4787	2497096	9	True				
ANR	2497765	ExpressionStatement	"gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"	315:24:4824:4868	2497096	10	True				
ANR	2497766	CallExpression	"gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"		2497096	0					
ANR	2497767	Callee	gen_window_check2		2497096	0					
ANR	2497768	Identifier	gen_window_check2		2497096	0					
ANR	2497769	ArgumentList	dc		2497096	1					
ANR	2497770	Argument	dc		2497096	0					
ANR	2497771	Identifier	dc		2497096	0					
ANR	2497772	Argument	CALLX_S		2497096	1					
ANR	2497773	Identifier	CALLX_S		2497096	0					
ANR	2497774	Argument	CALLX_N << 2		2497096	2					
ANR	2497775	ShiftExpression	CALLX_N << 2		2497096	0		<<			
ANR	2497776	Identifier	CALLX_N		2497096	0					
ANR	2497777	PrimaryExpression	2		2497096	1					
ANR	2497778	SwitchStatement	switch ( CALLX_N )		2497096	11					
ANR	2497779	Condition	CALLX_N	317:32:4903:4909	2497096	0	True				
ANR	2497780	Identifier	CALLX_N		2497096	0					
ANR	2497781	CompoundStatement		315:41:4841:4841	2497096	1					
ANR	2497782	Label	case 0 :	319:24:4939:4945	2497096	0	True				
ANR	2497783	CompoundStatement		321:32:4951:4984	2497096	1					
ANR	2497784	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	323:32:5022:5055	2497096	0	True				
ANR	2497785	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2497786	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2497787	Identifier	tmp		2497096	1					
ANR	2497788	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2497789	Identifier	tmp		2497096	0					
ANR	2497790	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2497791	Callee	tcg_temp_new_i32		2497096	0					
ANR	2497792	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2497793	ArgumentList			2497096	1					
ANR	2497794	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	325:32:5090:5126	2497096	1	True				
ANR	2497795	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2497096	0					
ANR	2497796	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2497797	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2497798	ArgumentList	tmp		2497096	1					
ANR	2497799	Argument	tmp		2497096	0					
ANR	2497800	Identifier	tmp		2497096	0					
ANR	2497801	Argument	cpu_R [ CALLX_S ]		2497096	1					
ANR	2497802	ArrayIndexing	cpu_R [ CALLX_S ]		2497096	0					
ANR	2497803	Identifier	cpu_R		2497096	0					
ANR	2497804	Identifier	CALLX_S		2497096	1					
ANR	2497805	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	327:32:5161:5200	2497096	2	True				
ANR	2497806	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2497096	0					
ANR	2497807	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2497808	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2497809	ArgumentList	cpu_R [ 0 ]		2497096	1					
ANR	2497810	Argument	cpu_R [ 0 ]		2497096	0					
ANR	2497811	ArrayIndexing	cpu_R [ 0 ]		2497096	0					
ANR	2497812	Identifier	cpu_R		2497096	0					
ANR	2497813	PrimaryExpression	0		2497096	1					
ANR	2497814	Argument	dc -> next_pc		2497096	1					
ANR	2497815	PtrMemberAccess	dc -> next_pc		2497096	0					
ANR	2497816	Identifier	dc		2497096	0					
ANR	2497817	Identifier	next_pc		2497096	1					
ANR	2497818	ExpressionStatement	"gen_jump ( dc , tmp )"	329:32:5235:5252	2497096	3	True				
ANR	2497819	CallExpression	"gen_jump ( dc , tmp )"		2497096	0					
ANR	2497820	Callee	gen_jump		2497096	0					
ANR	2497821	Identifier	gen_jump		2497096	0					
ANR	2497822	ArgumentList	dc		2497096	1					
ANR	2497823	Argument	dc		2497096	0					
ANR	2497824	Identifier	dc		2497096	0					
ANR	2497825	Argument	tmp		2497096	1					
ANR	2497826	Identifier	tmp		2497096	0					
ANR	2497827	ExpressionStatement	tcg_temp_free ( tmp )	331:32:5287:5305	2497096	4	True				
ANR	2497828	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2497829	Callee	tcg_temp_free		2497096	0					
ANR	2497830	Identifier	tcg_temp_free		2497096	0					
ANR	2497831	ArgumentList	tmp		2497096	1					
ANR	2497832	Argument	tmp		2497096	0					
ANR	2497833	Identifier	tmp		2497096	0					
ANR	2497834	BreakStatement	break ;	335:28:5367:5372	2497096	2	True				
ANR	2497835	Label	case 1 :	339:24:5401:5407	2497096	3	True				
ANR	2497836	Label	case 2 :	341:24:5446:5452	2497096	4	True				
ANR	2497837	Label	case 3 :	343:24:5491:5497	2497096	5	True				
ANR	2497838	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	345:28:5541:5584	2497096	6	True				
ANR	2497839	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2497840	Callee	HAS_OPTION		2497096	0					
ANR	2497841	Identifier	HAS_OPTION		2497096	0					
ANR	2497842	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2497843	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2497844	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2497845	CompoundStatement		347:32:5579:5612	2497096	7					
ANR	2497846	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	349:32:5650:5683	2497096	0	True				
ANR	2497847	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2497848	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2497849	Identifier	tmp		2497096	1					
ANR	2497850	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2497851	Identifier	tmp		2497096	0					
ANR	2497852	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2497853	Callee	tcg_temp_new_i32		2497096	0					
ANR	2497854	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2497855	ArgumentList			2497096	1					
ANR	2497856	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	353:32:5720:5756	2497096	1	True				
ANR	2497857	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2497096	0					
ANR	2497858	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2497859	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2497860	ArgumentList	tmp		2497096	1					
ANR	2497861	Argument	tmp		2497096	0					
ANR	2497862	Identifier	tmp		2497096	0					
ANR	2497863	Argument	cpu_R [ CALLX_S ]		2497096	1					
ANR	2497864	ArrayIndexing	cpu_R [ CALLX_S ]		2497096	0					
ANR	2497865	Identifier	cpu_R		2497096	0					
ANR	2497866	Identifier	CALLX_S		2497096	1					
ANR	2497867	ExpressionStatement	"gen_callw ( dc , CALLX_N , tmp )"	355:32:5791:5818	2497096	2	True				
ANR	2497868	CallExpression	"gen_callw ( dc , CALLX_N , tmp )"		2497096	0					
ANR	2497869	Callee	gen_callw		2497096	0					
ANR	2497870	Identifier	gen_callw		2497096	0					
ANR	2497871	ArgumentList	dc		2497096	1					
ANR	2497872	Argument	dc		2497096	0					
ANR	2497873	Identifier	dc		2497096	0					
ANR	2497874	Argument	CALLX_N		2497096	1					
ANR	2497875	Identifier	CALLX_N		2497096	0					
ANR	2497876	Argument	tmp		2497096	2					
ANR	2497877	Identifier	tmp		2497096	0					
ANR	2497878	ExpressionStatement	tcg_temp_free ( tmp )	357:32:5853:5871	2497096	3	True				
ANR	2497879	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2497880	Callee	tcg_temp_free		2497096	0					
ANR	2497881	Identifier	tcg_temp_free		2497096	0					
ANR	2497882	ArgumentList	tmp		2497096	1					
ANR	2497883	Argument	tmp		2497096	0					
ANR	2497884	Identifier	tmp		2497096	0					
ANR	2497885	BreakStatement	break ;	361:28:5933:5938	2497096	8	True				
ANR	2497886	BreakStatement	break ;	365:24:5992:5997	2497096	12	True				
ANR	2497887	BreakStatement	break ;	369:20:6043:6048	2497096	2	True				
ANR	2497888	Label	case 1 :	373:16:6069:6075	2497096	3	True				
ANR	2497889	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	375:20:6109:6152	2497096	4	True				
ANR	2497890	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2497891	Callee	HAS_OPTION		2497096	0					
ANR	2497892	Identifier	HAS_OPTION		2497096	0					
ANR	2497893	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2497894	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2497895	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2497896	ExpressionStatement	"gen_window_check2 ( dc , RRR_T , RRR_S )"	377:20:6175:6210	2497096	5	True				
ANR	2497897	CallExpression	"gen_window_check2 ( dc , RRR_T , RRR_S )"		2497096	0					
ANR	2497898	Callee	gen_window_check2		2497096	0					
ANR	2497899	Identifier	gen_window_check2		2497096	0					
ANR	2497900	ArgumentList	dc		2497096	1					
ANR	2497901	Argument	dc		2497096	0					
ANR	2497902	Identifier	dc		2497096	0					
ANR	2497903	Argument	RRR_T		2497096	1					
ANR	2497904	Identifier	RRR_T		2497096	0					
ANR	2497905	Argument	RRR_S		2497096	2					
ANR	2497906	Identifier	RRR_S		2497096	0					
ANR	2497907	CompoundStatement		379:24:6189:6224	2497096	6					
ANR	2497908	IdentifierDeclStatement	TCGv_i32 pc = tcg_const_i32 ( dc -> pc ) ;	381:24:6260:6295	2497096	0	True				
ANR	2497909	IdentifierDecl	pc = tcg_const_i32 ( dc -> pc )		2497096	0					
ANR	2497910	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2497911	Identifier	pc		2497096	1					
ANR	2497912	AssignmentExpression	pc = tcg_const_i32 ( dc -> pc )		2497096	2		=			
ANR	2497913	Identifier	pc		2497096	0					
ANR	2497914	CallExpression	tcg_const_i32 ( dc -> pc )		2497096	1					
ANR	2497915	Callee	tcg_const_i32		2497096	0					
ANR	2497916	Identifier	tcg_const_i32		2497096	0					
ANR	2497917	ArgumentList	dc -> pc		2497096	1					
ANR	2497918	Argument	dc -> pc		2497096	0					
ANR	2497919	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2497920	Identifier	dc		2497096	0					
ANR	2497921	Identifier	pc		2497096	1					
ANR	2497922	ExpressionStatement	gen_advance_ccount ( dc )	383:24:6322:6344	2497096	1	True				
ANR	2497923	CallExpression	gen_advance_ccount ( dc )		2497096	0					
ANR	2497924	Callee	gen_advance_ccount		2497096	0					
ANR	2497925	Identifier	gen_advance_ccount		2497096	0					
ANR	2497926	ArgumentList	dc		2497096	1					
ANR	2497927	Argument	dc		2497096	0					
ANR	2497928	Identifier	dc		2497096	0					
ANR	2497929	ExpressionStatement	"gen_helper_movsp ( cpu_env , pc )"	385:24:6371:6400	2497096	2	True				
ANR	2497930	CallExpression	"gen_helper_movsp ( cpu_env , pc )"		2497096	0					
ANR	2497931	Callee	gen_helper_movsp		2497096	0					
ANR	2497932	Identifier	gen_helper_movsp		2497096	0					
ANR	2497933	ArgumentList	cpu_env		2497096	1					
ANR	2497934	Argument	cpu_env		2497096	0					
ANR	2497935	Identifier	cpu_env		2497096	0					
ANR	2497936	Argument	pc		2497096	1					
ANR	2497937	Identifier	pc		2497096	0					
ANR	2497938	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	387:24:6427:6470	2497096	3	True				
ANR	2497939	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2497940	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2497941	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2497942	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2497943	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2497944	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2497945	Identifier	cpu_R		2497096	0					
ANR	2497946	Identifier	RRR_T		2497096	1					
ANR	2497947	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2497948	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2497949	Identifier	cpu_R		2497096	0					
ANR	2497950	Identifier	RRR_S		2497096	1					
ANR	2497951	ExpressionStatement	tcg_temp_free ( pc )	389:24:6497:6514	2497096	4	True				
ANR	2497952	CallExpression	tcg_temp_free ( pc )		2497096	0					
ANR	2497953	Callee	tcg_temp_free		2497096	0					
ANR	2497954	Identifier	tcg_temp_free		2497096	0					
ANR	2497955	ArgumentList	pc		2497096	1					
ANR	2497956	Argument	pc		2497096	0					
ANR	2497957	Identifier	pc		2497096	0					
ANR	2497958	BreakStatement	break ;	393:20:6560:6565	2497096	7	True				
ANR	2497959	Label	case 2 :	397:16:6586:6592	2497096	8	True				
ANR	2497960	SwitchStatement	switch ( RRR_T )		2497096	9					
ANR	2497961	Condition	RRR_T	399:28:6632:6636	2497096	0	True				
ANR	2497962	Identifier	RRR_T		2497096	0					
ANR	2497963	CompoundStatement		397:35:6568:6568	2497096	1					
ANR	2497964	Label	case 0 :	401:20:6662:6668	2497096	0	True				
ANR	2497965	BreakStatement	break ;	403:24:6705:6710	2497096	1	True				
ANR	2497966	Label	case 1 :	407:20:6735:6741	2497096	2	True				
ANR	2497967	BreakStatement	break ;	409:24:6778:6783	2497096	3	True				
ANR	2497968	Label	case 2 :	413:20:6808:6814	2497096	4	True				
ANR	2497969	BreakStatement	break ;	415:24:6851:6856	2497096	5	True				
ANR	2497970	Label	case 3 :	419:20:6881:6887	2497096	6	True				
ANR	2497971	BreakStatement	break ;	421:24:6924:6929	2497096	7	True				
ANR	2497972	Label	case 8 :	425:20:6954:6960	2497096	8	True				
ANR	2497973	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	427:24:6996:7031	2497096	9	True				
ANR	2497974	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2497096	0					
ANR	2497975	Callee	HAS_OPTION		2497096	0					
ANR	2497976	Identifier	HAS_OPTION		2497096	0					
ANR	2497977	ArgumentList	XTENSA_OPTION_EXCEPTION		2497096	1					
ANR	2497978	Argument	XTENSA_OPTION_EXCEPTION		2497096	0					
ANR	2497979	Identifier	XTENSA_OPTION_EXCEPTION		2497096	0					
ANR	2497980	BreakStatement	break ;	429:24:7058:7063	2497096	10	True				
ANR	2497981	Label	case 12 :	433:20:7088:7095	2497096	11	True				
ANR	2497982	BreakStatement	break ;	435:24:7131:7136	2497096	12	True				
ANR	2497983	Label	case 13 :	439:20:7161:7168	2497096	13	True				
ANR	2497984	BreakStatement	break ;	441:24:7204:7209	2497096	14	True				
ANR	2497985	Label	case 15 :	445:20:7234:7241	2497096	15	True				
ANR	2497986	BreakStatement	break ;	447:24:7276:7281	2497096	16	True				
ANR	2497987	Label	default :	451:20:7306:7313	2497096	17	True				
ANR	2497988	Identifier	default		2497096	0					
ANR	2497989	ExpressionStatement	RESERVED ( )	453:24:7353:7363	2497096	18	True				
ANR	2497990	CallExpression	RESERVED ( )		2497096	0					
ANR	2497991	Callee	RESERVED		2497096	0					
ANR	2497992	Identifier	RESERVED		2497096	0					
ANR	2497993	ArgumentList			2497096	1					
ANR	2497994	BreakStatement	break ;	455:24:7390:7395	2497096	19	True				
ANR	2497995	BreakStatement	break ;	459:20:7441:7446	2497096	10	True				
ANR	2497996	Label	case 3 :	463:16:7467:7473	2497096	11	True				
ANR	2497997	SwitchStatement	switch ( RRR_T )		2497096	12					
ANR	2497998	Condition	RRR_T	465:28:7514:7518	2497096	0	True				
ANR	2497999	Identifier	RRR_T		2497096	0					
ANR	2498000	CompoundStatement		463:35:7450:7450	2497096	1					
ANR	2498001	Label	case 0 :	467:20:7544:7550	2497096	0	True				
ANR	2498002	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	469:24:7587:7622	2497096	1	True				
ANR	2498003	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2497096	0					
ANR	2498004	Callee	HAS_OPTION		2497096	0					
ANR	2498005	Identifier	HAS_OPTION		2497096	0					
ANR	2498006	ArgumentList	XTENSA_OPTION_EXCEPTION		2497096	1					
ANR	2498007	Argument	XTENSA_OPTION_EXCEPTION		2497096	0					
ANR	2498008	Identifier	XTENSA_OPTION_EXCEPTION		2497096	0					
ANR	2498009	SwitchStatement	switch ( RRR_S )		2497096	2					
ANR	2498010	Condition	RRR_S	471:32:7657:7661	2497096	0	True				
ANR	2498011	Identifier	RRR_S		2497096	0					
ANR	2498012	CompoundStatement		469:39:7593:7593	2497096	1					
ANR	2498013	Label	case 0 :	473:24:7691:7697	2497096	0	True				
ANR	2498014	ExpressionStatement	gen_check_privilege ( dc )	475:28:7737:7760	2497096	1	True				
ANR	2498015	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498016	Callee	gen_check_privilege		2497096	0					
ANR	2498017	Identifier	gen_check_privilege		2497096	0					
ANR	2498018	ArgumentList	dc		2497096	1					
ANR	2498019	Argument	dc		2497096	0					
ANR	2498020	Identifier	dc		2497096	0					
ANR	2498021	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"	477:28:7791:7841	2497096	2	True				
ANR	2498022	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"		2497096	0					
ANR	2498023	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2498024	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2498025	ArgumentList	cpu_SR [ PS ]		2497096	1					
ANR	2498026	Argument	cpu_SR [ PS ]		2497096	0					
ANR	2498027	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498028	Identifier	cpu_SR		2497096	0					
ANR	2498029	Identifier	PS		2497096	1					
ANR	2498030	Argument	cpu_SR [ PS ]		2497096	1					
ANR	2498031	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498032	Identifier	cpu_SR		2497096	0					
ANR	2498033	Identifier	PS		2497096	1					
ANR	2498034	Argument	~PS_EXCM		2497096	2					
ANR	2498035	Identifier	~PS_EXCM		2497096	0					
ANR	2498036	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	479:28:7872:7908	2497096	3	True				
ANR	2498037	CallExpression	gen_helper_check_interrupts ( cpu_env )		2497096	0					
ANR	2498038	Callee	gen_helper_check_interrupts		2497096	0					
ANR	2498039	Identifier	gen_helper_check_interrupts		2497096	0					
ANR	2498040	ArgumentList	cpu_env		2497096	1					
ANR	2498041	Argument	cpu_env		2497096	0					
ANR	2498042	Identifier	cpu_env		2497096	0					
ANR	2498043	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 ] )"	481:28:7939:7965	2497096	4	True				
ANR	2498044	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 ] )"		2497096	0					
ANR	2498045	Callee	gen_jump		2497096	0					
ANR	2498046	Identifier	gen_jump		2497096	0					
ANR	2498047	ArgumentList	dc		2497096	1					
ANR	2498048	Argument	dc		2497096	0					
ANR	2498049	Identifier	dc		2497096	0					
ANR	2498050	Argument	cpu_SR [ EPC1 ]		2497096	1					
ANR	2498051	ArrayIndexing	cpu_SR [ EPC1 ]		2497096	0					
ANR	2498052	Identifier	cpu_SR		2497096	0					
ANR	2498053	Identifier	EPC1		2497096	1					
ANR	2498054	BreakStatement	break ;	483:28:7996:8001	2497096	5	True				
ANR	2498055	Label	case 1 :	487:24:8030:8036	2497096	6	True				
ANR	2498056	ExpressionStatement	RESERVED ( )	489:28:8077:8087	2497096	7	True				
ANR	2498057	CallExpression	RESERVED ( )		2497096	0					
ANR	2498058	Callee	RESERVED		2497096	0					
ANR	2498059	Identifier	RESERVED		2497096	0					
ANR	2498060	ArgumentList			2497096	1					
ANR	2498061	BreakStatement	break ;	491:28:8118:8123	2497096	8	True				
ANR	2498062	Label	case 2 :	495:24:8152:8158	2497096	9	True				
ANR	2498063	ExpressionStatement	gen_check_privilege ( dc )	497:28:8199:8222	2497096	10	True				
ANR	2498064	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498065	Callee	gen_check_privilege		2497096	0					
ANR	2498066	Identifier	gen_check_privilege		2497096	0					
ANR	2498067	ArgumentList	dc		2497096	1					
ANR	2498068	Argument	dc		2497096	0					
ANR	2498069	Identifier	dc		2497096	0					
ANR	2498070	ExpressionStatement	"gen_jump ( dc , cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ] )"	499:28:8253:8344	2497096	11	True				
ANR	2498071	CallExpression	"gen_jump ( dc , cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ] )"		2497096	0					
ANR	2498072	Callee	gen_jump		2497096	0					
ANR	2498073	Identifier	gen_jump		2497096	0					
ANR	2498074	ArgumentList	dc		2497096	1					
ANR	2498075	Argument	dc		2497096	0					
ANR	2498076	Identifier	dc		2497096	0					
ANR	2498077	Argument	cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ]		2497096	1					
ANR	2498078	ArrayIndexing	cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ]		2497096	0					
ANR	2498079	Identifier	cpu_SR		2497096	0					
ANR	2498080	ConditionalExpression	dc -> config -> ndepc ? DEPC : EPC1		2497096	1					
ANR	2498081	Condition	dc -> config -> ndepc		2497096	0					
ANR	2498082	PtrMemberAccess	dc -> config -> ndepc		2497096	0					
ANR	2498083	PtrMemberAccess	dc -> config		2497096	0					
ANR	2498084	Identifier	dc		2497096	0					
ANR	2498085	Identifier	config		2497096	1					
ANR	2498086	Identifier	ndepc		2497096	1					
ANR	2498087	Identifier	DEPC		2497096	1					
ANR	2498088	Identifier	EPC1		2497096	2					
ANR	2498089	BreakStatement	break ;	503:28:8375:8380	2497096	12	True				
ANR	2498090	Label	case 4 :	507:24:8409:8415	2497096	13	True				
ANR	2498091	Label	case 5 :	509:24:8452:8458	2497096	14	True				
ANR	2498092	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	511:28:8499:8542	2497096	15	True				
ANR	2498093	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2498094	Callee	HAS_OPTION		2497096	0					
ANR	2498095	Identifier	HAS_OPTION		2497096	0					
ANR	2498096	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2498097	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2498098	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2498099	ExpressionStatement	gen_check_privilege ( dc )	513:28:8573:8596	2497096	16	True				
ANR	2498100	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498101	Callee	gen_check_privilege		2497096	0					
ANR	2498102	Identifier	gen_check_privilege		2497096	0					
ANR	2498103	ArgumentList	dc		2497096	1					
ANR	2498104	Argument	dc		2497096	0					
ANR	2498105	Identifier	dc		2497096	0					
ANR	2498106	CompoundStatement		515:32:8591:8622	2497096	17					
ANR	2498107	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( 1 ) ;	517:32:8662:8693	2497096	0	True				
ANR	2498108	IdentifierDecl	tmp = tcg_const_i32 ( 1 )		2497096	0					
ANR	2498109	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2498110	Identifier	tmp		2497096	1					
ANR	2498111	AssignmentExpression	tmp = tcg_const_i32 ( 1 )		2497096	2		=			
ANR	2498112	Identifier	tmp		2497096	0					
ANR	2498113	CallExpression	tcg_const_i32 ( 1 )		2497096	1					
ANR	2498114	Callee	tcg_const_i32		2497096	0					
ANR	2498115	Identifier	tcg_const_i32		2497096	0					
ANR	2498116	ArgumentList	1		2497096	1					
ANR	2498117	Argument	1		2497096	0					
ANR	2498118	PrimaryExpression	1		2497096	0					
ANR	2498119	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"	521:32:8730:8822	2497096	1	True				
ANR	2498120	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"		2497096	0					
ANR	2498121	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2498122	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2498123	ArgumentList	cpu_SR [ PS ]		2497096	1					
ANR	2498124	Argument	cpu_SR [ PS ]		2497096	0					
ANR	2498125	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498126	Identifier	cpu_SR		2497096	0					
ANR	2498127	Identifier	PS		2497096	1					
ANR	2498128	Argument	cpu_SR [ PS ]		2497096	1					
ANR	2498129	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498130	Identifier	cpu_SR		2497096	0					
ANR	2498131	Identifier	PS		2497096	1					
ANR	2498132	Argument	~PS_EXCM		2497096	2					
ANR	2498133	Identifier	~PS_EXCM		2497096	0					
ANR	2498134	ExpressionStatement	"tcg_gen_shl_i32 ( tmp , tmp , cpu_SR [ WINDOW_BASE ] )"	525:32:8857:8903	2497096	2	True				
ANR	2498135	CallExpression	"tcg_gen_shl_i32 ( tmp , tmp , cpu_SR [ WINDOW_BASE ] )"		2497096	0					
ANR	2498136	Callee	tcg_gen_shl_i32		2497096	0					
ANR	2498137	Identifier	tcg_gen_shl_i32		2497096	0					
ANR	2498138	ArgumentList	tmp		2497096	1					
ANR	2498139	Argument	tmp		2497096	0					
ANR	2498140	Identifier	tmp		2497096	0					
ANR	2498141	Argument	tmp		2497096	1					
ANR	2498142	Identifier	tmp		2497096	0					
ANR	2498143	Argument	cpu_SR [ WINDOW_BASE ]		2497096	2					
ANR	2498144	ArrayIndexing	cpu_SR [ WINDOW_BASE ]		2497096	0					
ANR	2498145	Identifier	cpu_SR		2497096	0					
ANR	2498146	Identifier	WINDOW_BASE		2497096	1					
ANR	2498147	IfStatement	if ( RRR_S == 4 )		2497096	3					
ANR	2498148	Condition	RRR_S == 4	529:36:8944:8953	2497096	0	True				
ANR	2498149	EqualityExpression	RRR_S == 4		2497096	0		==			
ANR	2498150	Identifier	RRR_S		2497096	0					
ANR	2498151	PrimaryExpression	4		2497096	1					
ANR	2498152	CompoundStatement		527:48:8885:8885	2497096	1					
ANR	2498153	ExpressionStatement	"tcg_gen_andc_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"	531:36:8995:9105	2497096	0	True				
ANR	2498154	CallExpression	"tcg_gen_andc_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"		2497096	0					
ANR	2498155	Callee	tcg_gen_andc_i32		2497096	0					
ANR	2498156	Identifier	tcg_gen_andc_i32		2497096	0					
ANR	2498157	ArgumentList	cpu_SR [ WINDOW_START ]		2497096	1					
ANR	2498158	Argument	cpu_SR [ WINDOW_START ]		2497096	0					
ANR	2498159	ArrayIndexing	cpu_SR [ WINDOW_START ]		2497096	0					
ANR	2498160	Identifier	cpu_SR		2497096	0					
ANR	2498161	Identifier	WINDOW_START		2497096	1					
ANR	2498162	Argument	cpu_SR [ WINDOW_START ]		2497096	1					
ANR	2498163	ArrayIndexing	cpu_SR [ WINDOW_START ]		2497096	0					
ANR	2498164	Identifier	cpu_SR		2497096	0					
ANR	2498165	Identifier	WINDOW_START		2497096	1					
ANR	2498166	Argument	tmp		2497096	2					
ANR	2498167	Identifier	tmp		2497096	0					
ANR	2498168	ElseStatement	else		2497096	0					
ANR	2498169	CompoundStatement		533:39:9076:9076	2497096	0					
ANR	2498170	ExpressionStatement	"tcg_gen_or_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"	537:36:9186:9294	2497096	0	True				
ANR	2498171	CallExpression	"tcg_gen_or_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"		2497096	0					
ANR	2498172	Callee	tcg_gen_or_i32		2497096	0					
ANR	2498173	Identifier	tcg_gen_or_i32		2497096	0					
ANR	2498174	ArgumentList	cpu_SR [ WINDOW_START ]		2497096	1					
ANR	2498175	Argument	cpu_SR [ WINDOW_START ]		2497096	0					
ANR	2498176	ArrayIndexing	cpu_SR [ WINDOW_START ]		2497096	0					
ANR	2498177	Identifier	cpu_SR		2497096	0					
ANR	2498178	Identifier	WINDOW_START		2497096	1					
ANR	2498179	Argument	cpu_SR [ WINDOW_START ]		2497096	1					
ANR	2498180	ArrayIndexing	cpu_SR [ WINDOW_START ]		2497096	0					
ANR	2498181	Identifier	cpu_SR		2497096	0					
ANR	2498182	Identifier	WINDOW_START		2497096	1					
ANR	2498183	Argument	tmp		2497096	2					
ANR	2498184	Identifier	tmp		2497096	0					
ANR	2498185	ExpressionStatement	gen_helper_restore_owb ( cpu_env )	545:32:9366:9397	2497096	4	True				
ANR	2498186	CallExpression	gen_helper_restore_owb ( cpu_env )		2497096	0					
ANR	2498187	Callee	gen_helper_restore_owb		2497096	0					
ANR	2498188	Identifier	gen_helper_restore_owb		2497096	0					
ANR	2498189	ArgumentList	cpu_env		2497096	1					
ANR	2498190	Argument	cpu_env		2497096	0					
ANR	2498191	Identifier	cpu_env		2497096	0					
ANR	2498192	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	547:32:9432:9468	2497096	5	True				
ANR	2498193	CallExpression	gen_helper_check_interrupts ( cpu_env )		2497096	0					
ANR	2498194	Callee	gen_helper_check_interrupts		2497096	0					
ANR	2498195	Identifier	gen_helper_check_interrupts		2497096	0					
ANR	2498196	ArgumentList	cpu_env		2497096	1					
ANR	2498197	Argument	cpu_env		2497096	0					
ANR	2498198	Identifier	cpu_env		2497096	0					
ANR	2498199	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 ] )"	549:32:9503:9529	2497096	6	True				
ANR	2498200	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 ] )"		2497096	0					
ANR	2498201	Callee	gen_jump		2497096	0					
ANR	2498202	Identifier	gen_jump		2497096	0					
ANR	2498203	ArgumentList	dc		2497096	1					
ANR	2498204	Argument	dc		2497096	0					
ANR	2498205	Identifier	dc		2497096	0					
ANR	2498206	Argument	cpu_SR [ EPC1 ]		2497096	1					
ANR	2498207	ArrayIndexing	cpu_SR [ EPC1 ]		2497096	0					
ANR	2498208	Identifier	cpu_SR		2497096	0					
ANR	2498209	Identifier	EPC1		2497096	1					
ANR	2498210	ExpressionStatement	tcg_temp_free ( tmp )	553:32:9566:9584	2497096	7	True				
ANR	2498211	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2498212	Callee	tcg_temp_free		2497096	0					
ANR	2498213	Identifier	tcg_temp_free		2497096	0					
ANR	2498214	ArgumentList	tmp		2497096	1					
ANR	2498215	Argument	tmp		2497096	0					
ANR	2498216	Identifier	tmp		2497096	0					
ANR	2498217	BreakStatement	break ;	557:28:9646:9651	2497096	18	True				
ANR	2498218	Label	default :	561:24:9680:9687	2497096	19	True				
ANR	2498219	Identifier	default		2497096	0					
ANR	2498220	ExpressionStatement	RESERVED ( )	563:28:9731:9741	2497096	20	True				
ANR	2498221	CallExpression	RESERVED ( )		2497096	0					
ANR	2498222	Callee	RESERVED		2497096	0					
ANR	2498223	Identifier	RESERVED		2497096	0					
ANR	2498224	ArgumentList			2497096	1					
ANR	2498225	BreakStatement	break ;	565:28:9772:9777	2497096	21	True				
ANR	2498226	BreakStatement	break ;	569:24:9831:9836	2497096	3	True				
ANR	2498227	Label	case 1 :	573:20:9861:9867	2497096	4	True				
ANR	2498228	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT )	575:24:9903:9952	2497096	5	True				
ANR	2498229	CallExpression	HAS_OPTION ( XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT )		2497096	0					
ANR	2498230	Callee	HAS_OPTION		2497096	0					
ANR	2498231	Identifier	HAS_OPTION		2497096	0					
ANR	2498232	ArgumentList	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2497096	1					
ANR	2498233	Argument	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2497096	0					
ANR	2498234	Identifier	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2497096	0					
ANR	2498235	IfStatement	if ( RRR_S >= 2 && RRR_S <= dc -> config -> nlevel )		2497096	6					
ANR	2498236	Condition	RRR_S >= 2 && RRR_S <= dc -> config -> nlevel	577:28:9983:10023	2497096	0	True				
ANR	2498237	AndExpression	RRR_S >= 2 && RRR_S <= dc -> config -> nlevel		2497096	0		&&			
ANR	2498238	RelationalExpression	RRR_S >= 2		2497096	0		>=			
ANR	2498239	Identifier	RRR_S		2497096	0					
ANR	2498240	PrimaryExpression	2		2497096	1					
ANR	2498241	RelationalExpression	RRR_S <= dc -> config -> nlevel		2497096	1		<=			
ANR	2498242	Identifier	RRR_S		2497096	0					
ANR	2498243	PtrMemberAccess	dc -> config -> nlevel		2497096	1					
ANR	2498244	PtrMemberAccess	dc -> config		2497096	0					
ANR	2498245	Identifier	dc		2497096	0					
ANR	2498246	Identifier	config		2497096	1					
ANR	2498247	Identifier	nlevel		2497096	1					
ANR	2498248	CompoundStatement		575:71:9955:9955	2497096	1					
ANR	2498249	ExpressionStatement	gen_check_privilege ( dc )	579:28:10057:10080	2497096	0	True				
ANR	2498250	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498251	Callee	gen_check_privilege		2497096	0					
ANR	2498252	Identifier	gen_check_privilege		2497096	0					
ANR	2498253	ArgumentList	dc		2497096	1					
ANR	2498254	Argument	dc		2497096	0					
ANR	2498255	Identifier	dc		2497096	0					
ANR	2498256	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ PS ] , cpu_SR [ EPS2 + RRR_S - 2 ] )"	581:28:10111:10201	2497096	1	True				
ANR	2498257	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ PS ] , cpu_SR [ EPS2 + RRR_S - 2 ] )"		2497096	0					
ANR	2498258	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2498259	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2498260	ArgumentList	cpu_SR [ PS ]		2497096	1					
ANR	2498261	Argument	cpu_SR [ PS ]		2497096	0					
ANR	2498262	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498263	Identifier	cpu_SR		2497096	0					
ANR	2498264	Identifier	PS		2497096	1					
ANR	2498265	Argument	cpu_SR [ EPS2 + RRR_S - 2 ]		2497096	1					
ANR	2498266	ArrayIndexing	cpu_SR [ EPS2 + RRR_S - 2 ]		2497096	0					
ANR	2498267	Identifier	cpu_SR		2497096	0					
ANR	2498268	AdditiveExpression	EPS2 + RRR_S - 2		2497096	1		+			
ANR	2498269	Identifier	EPS2		2497096	0					
ANR	2498270	AdditiveExpression	RRR_S - 2		2497096	1		-			
ANR	2498271	Identifier	RRR_S		2497096	0					
ANR	2498272	PrimaryExpression	2		2497096	1					
ANR	2498273	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	585:28:10232:10268	2497096	2	True				
ANR	2498274	CallExpression	gen_helper_check_interrupts ( cpu_env )		2497096	0					
ANR	2498275	Callee	gen_helper_check_interrupts		2497096	0					
ANR	2498276	Identifier	gen_helper_check_interrupts		2497096	0					
ANR	2498277	ArgumentList	cpu_env		2497096	1					
ANR	2498278	Argument	cpu_env		2497096	0					
ANR	2498279	Identifier	cpu_env		2497096	0					
ANR	2498280	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 + RRR_S - 1 ] )"	587:28:10299:10337	2497096	3	True				
ANR	2498281	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 + RRR_S - 1 ] )"		2497096	0					
ANR	2498282	Callee	gen_jump		2497096	0					
ANR	2498283	Identifier	gen_jump		2497096	0					
ANR	2498284	ArgumentList	dc		2497096	1					
ANR	2498285	Argument	dc		2497096	0					
ANR	2498286	Identifier	dc		2497096	0					
ANR	2498287	Argument	cpu_SR [ EPC1 + RRR_S - 1 ]		2497096	1					
ANR	2498288	ArrayIndexing	cpu_SR [ EPC1 + RRR_S - 1 ]		2497096	0					
ANR	2498289	Identifier	cpu_SR		2497096	0					
ANR	2498290	AdditiveExpression	EPC1 + RRR_S - 1		2497096	1		+			
ANR	2498291	Identifier	EPC1		2497096	0					
ANR	2498292	AdditiveExpression	RRR_S - 1		2497096	1		-			
ANR	2498293	Identifier	RRR_S		2497096	0					
ANR	2498294	PrimaryExpression	1		2497096	1					
ANR	2498295	ElseStatement	else		2497096	0					
ANR	2498296	CompoundStatement		587:31:10300:10300	2497096	0					
ANR	2498297	ExpressionStatement	"qemu_log ( ""RFI %d is illegal\\n"" , RRR_S )"	591:28:10402:10440	2497096	0	True				
ANR	2498298	CallExpression	"qemu_log ( ""RFI %d is illegal\\n"" , RRR_S )"		2497096	0					
ANR	2498299	Callee	qemu_log		2497096	0					
ANR	2498300	Identifier	qemu_log		2497096	0					
ANR	2498301	ArgumentList	"""RFI %d is illegal\\n"""		2497096	1					
ANR	2498302	Argument	"""RFI %d is illegal\\n"""		2497096	0					
ANR	2498303	PrimaryExpression	"""RFI %d is illegal\\n"""		2497096	0					
ANR	2498304	Argument	RRR_S		2497096	1					
ANR	2498305	Identifier	RRR_S		2497096	0					
ANR	2498306	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	593:28:10471:10521	2497096	1	True				
ANR	2498307	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2497096	0					
ANR	2498308	Callee	gen_exception_cause		2497096	0					
ANR	2498309	Identifier	gen_exception_cause		2497096	0					
ANR	2498310	ArgumentList	dc		2497096	1					
ANR	2498311	Argument	dc		2497096	0					
ANR	2498312	Identifier	dc		2497096	0					
ANR	2498313	Argument	ILLEGAL_INSTRUCTION_CAUSE		2497096	1					
ANR	2498314	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2497096	0					
ANR	2498315	BreakStatement	break ;	597:24:10575:10580	2497096	7	True				
ANR	2498316	Label	case 2 :	601:20:10605:10611	2497096	8	True				
ANR	2498317	ExpressionStatement	TBD ( )	603:24:10647:10652	2497096	9	True				
ANR	2498318	CallExpression	TBD ( )		2497096	0					
ANR	2498319	Callee	TBD		2497096	0					
ANR	2498320	Identifier	TBD		2497096	0					
ANR	2498321	ArgumentList			2497096	1					
ANR	2498322	BreakStatement	break ;	605:24:10679:10684	2497096	10	True				
ANR	2498323	Label	default :	609:20:10709:10716	2497096	11	True				
ANR	2498324	Identifier	default		2497096	0					
ANR	2498325	ExpressionStatement	RESERVED ( )	611:24:10756:10766	2497096	12	True				
ANR	2498326	CallExpression	RESERVED ( )		2497096	0					
ANR	2498327	Callee	RESERVED		2497096	0					
ANR	2498328	Identifier	RESERVED		2497096	0					
ANR	2498329	ArgumentList			2497096	1					
ANR	2498330	BreakStatement	break ;	613:24:10793:10798	2497096	13	True				
ANR	2498331	BreakStatement	break ;	619:20:10846:10851	2497096	13	True				
ANR	2498332	Label	case 4 :	623:16:10872:10878	2497096	14	True				
ANR	2498333	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_DEBUG )	625:20:10912:10943	2497096	15	True				
ANR	2498334	CallExpression	HAS_OPTION ( XTENSA_OPTION_DEBUG )		2497096	0					
ANR	2498335	Callee	HAS_OPTION		2497096	0					
ANR	2498336	Identifier	HAS_OPTION		2497096	0					
ANR	2498337	ArgumentList	XTENSA_OPTION_DEBUG		2497096	1					
ANR	2498338	Argument	XTENSA_OPTION_DEBUG		2497096	0					
ANR	2498339	Identifier	XTENSA_OPTION_DEBUG		2497096	0					
ANR	2498340	IfStatement	if ( dc -> debug )		2497096	16					
ANR	2498341	Condition	dc -> debug	627:24:10970:10978	2497096	0	True				
ANR	2498342	PtrMemberAccess	dc -> debug		2497096	0					
ANR	2498343	Identifier	dc		2497096	0					
ANR	2498344	Identifier	debug		2497096	1					
ANR	2498345	CompoundStatement		625:35:10910:10910	2497096	1					
ANR	2498346	ExpressionStatement	"gen_debug_exception ( dc , DEBUGCAUSE_BI )"	629:24:11008:11046	2497096	0	True				
ANR	2498347	CallExpression	"gen_debug_exception ( dc , DEBUGCAUSE_BI )"		2497096	0					
ANR	2498348	Callee	gen_debug_exception		2497096	0					
ANR	2498349	Identifier	gen_debug_exception		2497096	0					
ANR	2498350	ArgumentList	dc		2497096	1					
ANR	2498351	Argument	dc		2497096	0					
ANR	2498352	Identifier	dc		2497096	0					
ANR	2498353	Argument	DEBUGCAUSE_BI		2497096	1					
ANR	2498354	Identifier	DEBUGCAUSE_BI		2497096	0					
ANR	2498355	BreakStatement	break ;	633:20:11092:11097	2497096	17	True				
ANR	2498356	Label	case 5 :	637:16:11118:11124	2497096	18	True				
ANR	2498357	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	639:20:11160:11195	2497096	19	True				
ANR	2498358	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2497096	0					
ANR	2498359	Callee	HAS_OPTION		2497096	0					
ANR	2498360	Identifier	HAS_OPTION		2497096	0					
ANR	2498361	ArgumentList	XTENSA_OPTION_EXCEPTION		2497096	1					
ANR	2498362	Argument	XTENSA_OPTION_EXCEPTION		2497096	0					
ANR	2498363	Identifier	XTENSA_OPTION_EXCEPTION		2497096	0					
ANR	2498364	SwitchStatement	switch ( RRR_S )		2497096	20					
ANR	2498365	Condition	RRR_S	641:28:11226:11230	2497096	0	True				
ANR	2498366	Identifier	RRR_S		2497096	0					
ANR	2498367	CompoundStatement		639:35:11162:11162	2497096	1					
ANR	2498368	Label	case 0 :	643:20:11256:11262	2497096	0	True				
ANR	2498369	ExpressionStatement	"gen_exception_cause ( dc , SYSCALL_CAUSE )"	645:24:11302:11340	2497096	1	True				
ANR	2498370	CallExpression	"gen_exception_cause ( dc , SYSCALL_CAUSE )"		2497096	0					
ANR	2498371	Callee	gen_exception_cause		2497096	0					
ANR	2498372	Identifier	gen_exception_cause		2497096	0					
ANR	2498373	ArgumentList	dc		2497096	1					
ANR	2498374	Argument	dc		2497096	0					
ANR	2498375	Identifier	dc		2497096	0					
ANR	2498376	Argument	SYSCALL_CAUSE		2497096	1					
ANR	2498377	Identifier	SYSCALL_CAUSE		2497096	0					
ANR	2498378	BreakStatement	break ;	647:24:11367:11372	2497096	2	True				
ANR	2498379	Label	case 1 :	651:20:11397:11403	2497096	3	True				
ANR	2498380	IfStatement	if ( semihosting_enabled )		2497096	4					
ANR	2498381	Condition	semihosting_enabled	653:28:11446:11464	2497096	0	True				
ANR	2498382	Identifier	semihosting_enabled		2497096	0					
ANR	2498383	CompoundStatement		651:49:11396:11396	2497096	1					
ANR	2498384	ExpressionStatement	gen_check_privilege ( dc )	655:28:11498:11521	2497096	0	True				
ANR	2498385	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498386	Callee	gen_check_privilege		2497096	0					
ANR	2498387	Identifier	gen_check_privilege		2497096	0					
ANR	2498388	ArgumentList	dc		2497096	1					
ANR	2498389	Argument	dc		2497096	0					
ANR	2498390	Identifier	dc		2497096	0					
ANR	2498391	ExpressionStatement	gen_helper_simcall ( cpu_env )	657:28:11552:11579	2497096	1	True				
ANR	2498392	CallExpression	gen_helper_simcall ( cpu_env )		2497096	0					
ANR	2498393	Callee	gen_helper_simcall		2497096	0					
ANR	2498394	Identifier	gen_helper_simcall		2497096	0					
ANR	2498395	ArgumentList	cpu_env		2497096	1					
ANR	2498396	Argument	cpu_env		2497096	0					
ANR	2498397	Identifier	cpu_env		2497096	0					
ANR	2498398	ElseStatement	else		2497096	0					
ANR	2498399	CompoundStatement		657:31:11542:11542	2497096	0					
ANR	2498400	ExpressionStatement	"qemu_log ( ""SIMCALL but semihosting is disabled\\n"" )"	661:28:11644:11693	2497096	0	True				
ANR	2498401	CallExpression	"qemu_log ( ""SIMCALL but semihosting is disabled\\n"" )"		2497096	0					
ANR	2498402	Callee	qemu_log		2497096	0					
ANR	2498403	Identifier	qemu_log		2497096	0					
ANR	2498404	ArgumentList	"""SIMCALL but semihosting is disabled\\n"""		2497096	1					
ANR	2498405	Argument	"""SIMCALL but semihosting is disabled\\n"""		2497096	0					
ANR	2498406	PrimaryExpression	"""SIMCALL but semihosting is disabled\\n"""		2497096	0					
ANR	2498407	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	663:28:11724:11774	2497096	1	True				
ANR	2498408	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2497096	0					
ANR	2498409	Callee	gen_exception_cause		2497096	0					
ANR	2498410	Identifier	gen_exception_cause		2497096	0					
ANR	2498411	ArgumentList	dc		2497096	1					
ANR	2498412	Argument	dc		2497096	0					
ANR	2498413	Identifier	dc		2497096	0					
ANR	2498414	Argument	ILLEGAL_INSTRUCTION_CAUSE		2497096	1					
ANR	2498415	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2497096	0					
ANR	2498416	BreakStatement	break ;	667:24:11828:11833	2497096	5	True				
ANR	2498417	Label	default :	671:20:11858:11865	2497096	6	True				
ANR	2498418	Identifier	default		2497096	0					
ANR	2498419	ExpressionStatement	RESERVED ( )	673:24:11892:11902	2497096	7	True				
ANR	2498420	CallExpression	RESERVED ( )		2497096	0					
ANR	2498421	Callee	RESERVED		2497096	0					
ANR	2498422	Identifier	RESERVED		2497096	0					
ANR	2498423	ArgumentList			2497096	1					
ANR	2498424	BreakStatement	break ;	675:24:11929:11934	2497096	8	True				
ANR	2498425	BreakStatement	break ;	679:20:11980:11985	2497096	21	True				
ANR	2498426	Label	case 6 :	683:16:12006:12012	2497096	22	True				
ANR	2498427	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )	685:20:12045:12080	2497096	23	True				
ANR	2498428	CallExpression	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )		2497096	0					
ANR	2498429	Callee	HAS_OPTION		2497096	0					
ANR	2498430	Identifier	HAS_OPTION		2497096	0					
ANR	2498431	ArgumentList	XTENSA_OPTION_INTERRUPT		2497096	1					
ANR	2498432	Argument	XTENSA_OPTION_INTERRUPT		2497096	0					
ANR	2498433	Identifier	XTENSA_OPTION_INTERRUPT		2497096	0					
ANR	2498434	ExpressionStatement	gen_check_privilege ( dc )	687:20:12103:12126	2497096	24	True				
ANR	2498435	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498436	Callee	gen_check_privilege		2497096	0					
ANR	2498437	Identifier	gen_check_privilege		2497096	0					
ANR	2498438	ArgumentList	dc		2497096	1					
ANR	2498439	Argument	dc		2497096	0					
ANR	2498440	Identifier	dc		2497096	0					
ANR	2498441	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	689:20:12149:12177	2497096	25	True				
ANR	2498442	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2498443	Callee	gen_window_check1		2497096	0					
ANR	2498444	Identifier	gen_window_check1		2497096	0					
ANR	2498445	ArgumentList	dc		2497096	1					
ANR	2498446	Argument	dc		2497096	0					
ANR	2498447	Identifier	dc		2497096	0					
ANR	2498448	Argument	RRR_T		2497096	1					
ANR	2498449	Identifier	RRR_T		2497096	0					
ANR	2498450	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_SR [ PS ] )"	691:20:12200:12241	2497096	26	True				
ANR	2498451	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_SR [ PS ] )"		2497096	0					
ANR	2498452	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2498453	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2498454	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2498455	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2498456	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2498457	Identifier	cpu_R		2497096	0					
ANR	2498458	Identifier	RRR_T		2497096	1					
ANR	2498459	Argument	cpu_SR [ PS ]		2497096	1					
ANR	2498460	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498461	Identifier	cpu_SR		2497096	0					
ANR	2498462	Identifier	PS		2497096	1					
ANR	2498463	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_INTLEVEL )"	693:20:12264:12318	2497096	27	True				
ANR	2498464	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_INTLEVEL )"		2497096	0					
ANR	2498465	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2498466	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2498467	ArgumentList	cpu_SR [ PS ]		2497096	1					
ANR	2498468	Argument	cpu_SR [ PS ]		2497096	0					
ANR	2498469	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498470	Identifier	cpu_SR		2497096	0					
ANR	2498471	Identifier	PS		2497096	1					
ANR	2498472	Argument	cpu_SR [ PS ]		2497096	1					
ANR	2498473	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498474	Identifier	cpu_SR		2497096	0					
ANR	2498475	Identifier	PS		2497096	1					
ANR	2498476	Argument	~PS_INTLEVEL		2497096	2					
ANR	2498477	Identifier	~PS_INTLEVEL		2497096	0					
ANR	2498478	ExpressionStatement	"tcg_gen_ori_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , RRR_S )"	695:20:12341:12387	2497096	28	True				
ANR	2498479	CallExpression	"tcg_gen_ori_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , RRR_S )"		2497096	0					
ANR	2498480	Callee	tcg_gen_ori_i32		2497096	0					
ANR	2498481	Identifier	tcg_gen_ori_i32		2497096	0					
ANR	2498482	ArgumentList	cpu_SR [ PS ]		2497096	1					
ANR	2498483	Argument	cpu_SR [ PS ]		2497096	0					
ANR	2498484	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498485	Identifier	cpu_SR		2497096	0					
ANR	2498486	Identifier	PS		2497096	1					
ANR	2498487	Argument	cpu_SR [ PS ]		2497096	1					
ANR	2498488	ArrayIndexing	cpu_SR [ PS ]		2497096	0					
ANR	2498489	Identifier	cpu_SR		2497096	0					
ANR	2498490	Identifier	PS		2497096	1					
ANR	2498491	Argument	RRR_S		2497096	2					
ANR	2498492	Identifier	RRR_S		2497096	0					
ANR	2498493	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	697:20:12410:12446	2497096	29	True				
ANR	2498494	CallExpression	gen_helper_check_interrupts ( cpu_env )		2497096	0					
ANR	2498495	Callee	gen_helper_check_interrupts		2497096	0					
ANR	2498496	Identifier	gen_helper_check_interrupts		2497096	0					
ANR	2498497	ArgumentList	cpu_env		2497096	1					
ANR	2498498	Argument	cpu_env		2497096	0					
ANR	2498499	Identifier	cpu_env		2497096	0					
ANR	2498500	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , 0 )"	699:20:12469:12500	2497096	30	True				
ANR	2498501	CallExpression	"gen_jumpi_check_loop_end ( dc , 0 )"		2497096	0					
ANR	2498502	Callee	gen_jumpi_check_loop_end		2497096	0					
ANR	2498503	Identifier	gen_jumpi_check_loop_end		2497096	0					
ANR	2498504	ArgumentList	dc		2497096	1					
ANR	2498505	Argument	dc		2497096	0					
ANR	2498506	Identifier	dc		2497096	0					
ANR	2498507	Argument	0		2497096	1					
ANR	2498508	PrimaryExpression	0		2497096	0					
ANR	2498509	BreakStatement	break ;	701:20:12523:12528	2497096	31	True				
ANR	2498510	Label	case 7 :	705:16:12549:12555	2497096	32	True				
ANR	2498511	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )	707:20:12589:12624	2497096	33	True				
ANR	2498512	CallExpression	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )		2497096	0					
ANR	2498513	Callee	HAS_OPTION		2497096	0					
ANR	2498514	Identifier	HAS_OPTION		2497096	0					
ANR	2498515	ArgumentList	XTENSA_OPTION_INTERRUPT		2497096	1					
ANR	2498516	Argument	XTENSA_OPTION_INTERRUPT		2497096	0					
ANR	2498517	Identifier	XTENSA_OPTION_INTERRUPT		2497096	0					
ANR	2498518	ExpressionStatement	gen_check_privilege ( dc )	709:20:12647:12670	2497096	34	True				
ANR	2498519	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498520	Callee	gen_check_privilege		2497096	0					
ANR	2498521	Identifier	gen_check_privilege		2497096	0					
ANR	2498522	ArgumentList	dc		2497096	1					
ANR	2498523	Argument	dc		2497096	0					
ANR	2498524	Identifier	dc		2497096	0					
ANR	2498525	ExpressionStatement	"gen_waiti ( dc , RRR_S )"	711:20:12693:12713	2497096	35	True				
ANR	2498526	CallExpression	"gen_waiti ( dc , RRR_S )"		2497096	0					
ANR	2498527	Callee	gen_waiti		2497096	0					
ANR	2498528	Identifier	gen_waiti		2497096	0					
ANR	2498529	ArgumentList	dc		2497096	1					
ANR	2498530	Argument	dc		2497096	0					
ANR	2498531	Identifier	dc		2497096	0					
ANR	2498532	Argument	RRR_S		2497096	1					
ANR	2498533	Identifier	RRR_S		2497096	0					
ANR	2498534	BreakStatement	break ;	713:20:12736:12741	2497096	36	True				
ANR	2498535	Label	case 8 :	717:16:12762:12768	2497096	37	True				
ANR	2498536	Label	case 9 :	719:16:12797:12803	2497096	38	True				
ANR	2498537	Label	case 10 :	721:16:12832:12839	2497096	39	True				
ANR	2498538	Label	case 11 :	723:16:12868:12875	2497096	40	True				
ANR	2498539	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	725:20:12908:12941	2497096	41	True				
ANR	2498540	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2497096	0					
ANR	2498541	Callee	HAS_OPTION		2497096	0					
ANR	2498542	Identifier	HAS_OPTION		2497096	0					
ANR	2498543	ArgumentList	XTENSA_OPTION_BOOLEAN		2497096	1					
ANR	2498544	Argument	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2498545	Identifier	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2498546	CompoundStatement		733:24:13108:13141	2497096	42					
ANR	2498547	Statement	const	729:24:12991:12995	2497096	0	True				
ANR	2498548	IdentifierDeclStatement	unsigned shift = ( RRR_R & 2 ) ? 8 : 4 ;	729:30:12997:13033	2497096	1	True				
ANR	2498549	IdentifierDecl	shift = ( RRR_R & 2 ) ? 8 : 4		2497096	0					
ANR	2498550	IdentifierDeclType	unsigned		2497096	0					
ANR	2498551	Identifier	shift		2497096	1					
ANR	2498552	AssignmentExpression	shift = ( RRR_R & 2 ) ? 8 : 4		2497096	2		=			
ANR	2498553	Identifier	shift		2497096	0					
ANR	2498554	ConditionalExpression	( RRR_R & 2 ) ? 8 : 4		2497096	1					
ANR	2498555	Condition	RRR_R & 2		2497096	0					
ANR	2498556	BitAndExpression	RRR_R & 2		2497096	0		&			
ANR	2498557	Identifier	RRR_R		2497096	0					
ANR	2498558	PrimaryExpression	2		2497096	1					
ANR	2498559	PrimaryExpression	8		2497096	1					
ANR	2498560	PrimaryExpression	4		2497096	2					
ANR	2498561	IdentifierDeclStatement	TCGv_i32 mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S ) ;	731:24:13060:13152	2497096	2	True				
ANR	2498562	IdentifierDecl	mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2497096	0					
ANR	2498563	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2498564	Identifier	mask		2497096	1					
ANR	2498565	AssignmentExpression	mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2497096	2		=			
ANR	2498566	Identifier	mask		2497096	0					
ANR	2498567	CallExpression	tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2497096	1					
ANR	2498568	Callee	tcg_const_i32		2497096	0					
ANR	2498569	Identifier	tcg_const_i32		2497096	0					
ANR	2498570	ArgumentList	( ( 1 << shift ) - 1 ) << RRR_S		2497096	1					
ANR	2498571	Argument	( ( 1 << shift ) - 1 ) << RRR_S		2497096	0					
ANR	2498572	ShiftExpression	( ( 1 << shift ) - 1 ) << RRR_S		2497096	0		<<			
ANR	2498573	AdditiveExpression	( 1 << shift ) - 1		2497096	0		-			
ANR	2498574	ShiftExpression	1 << shift		2497096	0		<<			
ANR	2498575	PrimaryExpression	1		2497096	0					
ANR	2498576	Identifier	shift		2497096	1					
ANR	2498577	PrimaryExpression	1		2497096	1					
ANR	2498578	Identifier	RRR_S		2497096	1					
ANR	2498579	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	735:24:13179:13212	2497096	3	True				
ANR	2498580	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2498581	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2498582	Identifier	tmp		2497096	1					
ANR	2498583	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2498584	Identifier	tmp		2497096	0					
ANR	2498585	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2498586	Callee	tcg_temp_new_i32		2497096	0					
ANR	2498587	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2498588	ArgumentList			2497096	1					
ANR	2498589	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_SR [ BR ] , mask )"	739:24:13241:13279	2497096	4	True				
ANR	2498590	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_SR [ BR ] , mask )"		2497096	0					
ANR	2498591	Callee	tcg_gen_and_i32		2497096	0					
ANR	2498592	Identifier	tcg_gen_and_i32		2497096	0					
ANR	2498593	ArgumentList	tmp		2497096	1					
ANR	2498594	Argument	tmp		2497096	0					
ANR	2498595	Identifier	tmp		2497096	0					
ANR	2498596	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2498597	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2498598	Identifier	cpu_SR		2497096	0					
ANR	2498599	Identifier	BR		2497096	1					
ANR	2498600	Argument	mask		2497096	2					
ANR	2498601	Identifier	mask		2497096	0					
ANR	2498602	IfStatement	if ( RRR_R & 1 )		2497096	5					
ANR	2498603	Condition	RRR_R & 1	741:28:13310:13318	2497096	0	True				
ANR	2498604	BitAndExpression	RRR_R & 1		2497096	0		&			
ANR	2498605	Identifier	RRR_R		2497096	0					
ANR	2498606	PrimaryExpression	1		2497096	1					
ANR	2498607	CompoundStatement		739:39:13250:13250	2497096	1					
ANR	2498608	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , 1 << RRR_S )"	743:28:13360:13398	2497096	0	True				
ANR	2498609	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , 1 << RRR_S )"		2497096	0					
ANR	2498610	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2498611	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2498612	ArgumentList	tmp		2497096	1					
ANR	2498613	Argument	tmp		2497096	0					
ANR	2498614	Identifier	tmp		2497096	0					
ANR	2498615	Argument	tmp		2497096	1					
ANR	2498616	Identifier	tmp		2497096	0					
ANR	2498617	Argument	1 << RRR_S		2497096	2					
ANR	2498618	ShiftExpression	1 << RRR_S		2497096	0		<<			
ANR	2498619	PrimaryExpression	1		2497096	0					
ANR	2498620	Identifier	RRR_S		2497096	1					
ANR	2498621	ElseStatement	else		2497096	0					
ANR	2498622	CompoundStatement		743:31:13361:13361	2497096	0					
ANR	2498623	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , mask )"	747:28:13471:13502	2497096	0	True				
ANR	2498624	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , mask )"		2497096	0					
ANR	2498625	Callee	tcg_gen_add_i32		2497096	0					
ANR	2498626	Identifier	tcg_gen_add_i32		2497096	0					
ANR	2498627	ArgumentList	tmp		2497096	1					
ANR	2498628	Argument	tmp		2497096	0					
ANR	2498629	Identifier	tmp		2497096	0					
ANR	2498630	Argument	tmp		2497096	1					
ANR	2498631	Identifier	tmp		2497096	0					
ANR	2498632	Argument	mask		2497096	2					
ANR	2498633	Identifier	mask		2497096	0					
ANR	2498634	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , tmp , RRR_S + shift )"	751:24:13556:13597	2497096	6	True				
ANR	2498635	CallExpression	"tcg_gen_shri_i32 ( tmp , tmp , RRR_S + shift )"		2497096	0					
ANR	2498636	Callee	tcg_gen_shri_i32		2497096	0					
ANR	2498637	Identifier	tcg_gen_shri_i32		2497096	0					
ANR	2498638	ArgumentList	tmp		2497096	1					
ANR	2498639	Argument	tmp		2497096	0					
ANR	2498640	Identifier	tmp		2497096	0					
ANR	2498641	Argument	tmp		2497096	1					
ANR	2498642	Identifier	tmp		2497096	0					
ANR	2498643	Argument	RRR_S + shift		2497096	2					
ANR	2498644	AdditiveExpression	RRR_S + shift		2497096	0		+			
ANR	2498645	Identifier	RRR_S		2497096	0					
ANR	2498646	Identifier	shift		2497096	1					
ANR	2498647	ExpressionStatement	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp , RRR_T , 1 )"	753:24:13624:13715	2497096	7	True				
ANR	2498648	CallExpression	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp , RRR_T , 1 )"		2497096	0					
ANR	2498649	Callee	tcg_gen_deposit_i32		2497096	0					
ANR	2498650	Identifier	tcg_gen_deposit_i32		2497096	0					
ANR	2498651	ArgumentList	cpu_SR [ BR ]		2497096	1					
ANR	2498652	Argument	cpu_SR [ BR ]		2497096	0					
ANR	2498653	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2498654	Identifier	cpu_SR		2497096	0					
ANR	2498655	Identifier	BR		2497096	1					
ANR	2498656	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2498657	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2498658	Identifier	cpu_SR		2497096	0					
ANR	2498659	Identifier	BR		2497096	1					
ANR	2498660	Argument	tmp		2497096	2					
ANR	2498661	Identifier	tmp		2497096	0					
ANR	2498662	Argument	RRR_T		2497096	3					
ANR	2498663	Identifier	RRR_T		2497096	0					
ANR	2498664	Argument	1		2497096	4					
ANR	2498665	PrimaryExpression	1		2497096	0					
ANR	2498666	ExpressionStatement	tcg_temp_free ( mask )	757:24:13742:13761	2497096	8	True				
ANR	2498667	CallExpression	tcg_temp_free ( mask )		2497096	0					
ANR	2498668	Callee	tcg_temp_free		2497096	0					
ANR	2498669	Identifier	tcg_temp_free		2497096	0					
ANR	2498670	ArgumentList	mask		2497096	1					
ANR	2498671	Argument	mask		2497096	0					
ANR	2498672	Identifier	mask		2497096	0					
ANR	2498673	ExpressionStatement	tcg_temp_free ( tmp )	759:24:13788:13806	2497096	9	True				
ANR	2498674	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2498675	Callee	tcg_temp_free		2497096	0					
ANR	2498676	Identifier	tcg_temp_free		2497096	0					
ANR	2498677	ArgumentList	tmp		2497096	1					
ANR	2498678	Argument	tmp		2497096	0					
ANR	2498679	Identifier	tmp		2497096	0					
ANR	2498680	BreakStatement	break ;	763:20:13852:13857	2497096	43	True				
ANR	2498681	Label	default :	767:16:13878:13885	2497096	44	True				
ANR	2498682	Identifier	default		2497096	0					
ANR	2498683	ExpressionStatement	RESERVED ( )	769:20:13921:13931	2497096	45	True				
ANR	2498684	CallExpression	RESERVED ( )		2497096	0					
ANR	2498685	Callee	RESERVED		2497096	0					
ANR	2498686	Identifier	RESERVED		2497096	0					
ANR	2498687	ArgumentList			2497096	1					
ANR	2498688	BreakStatement	break ;	771:20:13954:13959	2497096	46	True				
ANR	2498689	BreakStatement	break ;	777:16:13999:14004	2497096	3	True				
ANR	2498690	Label	case 1 :	781:12:14021:14027	2497096	4	True				
ANR	2498691	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	783:16:14054:14096	2497096	5	True				
ANR	2498692	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2498693	Callee	gen_window_check3		2497096	0					
ANR	2498694	Identifier	gen_window_check3		2497096	0					
ANR	2498695	ArgumentList	dc		2497096	1					
ANR	2498696	Argument	dc		2497096	0					
ANR	2498697	Identifier	dc		2497096	0					
ANR	2498698	Argument	RRR_R		2497096	1					
ANR	2498699	Identifier	RRR_R		2497096	0					
ANR	2498700	Argument	RRR_S		2497096	2					
ANR	2498701	Identifier	RRR_S		2497096	0					
ANR	2498702	Argument	RRR_T		2497096	3					
ANR	2498703	Identifier	RRR_T		2497096	0					
ANR	2498704	ExpressionStatement	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	785:16:14115:14172	2497096	6	True				
ANR	2498705	CallExpression	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2498706	Callee	tcg_gen_and_i32		2497096	0					
ANR	2498707	Identifier	tcg_gen_and_i32		2497096	0					
ANR	2498708	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2498709	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2498710	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2498711	Identifier	cpu_R		2497096	0					
ANR	2498712	Identifier	RRR_R		2497096	1					
ANR	2498713	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498714	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498715	Identifier	cpu_R		2497096	0					
ANR	2498716	Identifier	RRR_S		2497096	1					
ANR	2498717	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2498718	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2498719	Identifier	cpu_R		2497096	0					
ANR	2498720	Identifier	RRR_T		2497096	1					
ANR	2498721	BreakStatement	break ;	787:16:14191:14196	2497096	7	True				
ANR	2498722	Label	case 2 :	791:12:14213:14219	2497096	8	True				
ANR	2498723	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	793:16:14245:14287	2497096	9	True				
ANR	2498724	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2498725	Callee	gen_window_check3		2497096	0					
ANR	2498726	Identifier	gen_window_check3		2497096	0					
ANR	2498727	ArgumentList	dc		2497096	1					
ANR	2498728	Argument	dc		2497096	0					
ANR	2498729	Identifier	dc		2497096	0					
ANR	2498730	Argument	RRR_R		2497096	1					
ANR	2498731	Identifier	RRR_R		2497096	0					
ANR	2498732	Argument	RRR_S		2497096	2					
ANR	2498733	Identifier	RRR_S		2497096	0					
ANR	2498734	Argument	RRR_T		2497096	3					
ANR	2498735	Identifier	RRR_T		2497096	0					
ANR	2498736	ExpressionStatement	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	795:16:14306:14362	2497096	10	True				
ANR	2498737	CallExpression	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2498738	Callee	tcg_gen_or_i32		2497096	0					
ANR	2498739	Identifier	tcg_gen_or_i32		2497096	0					
ANR	2498740	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2498741	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2498742	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2498743	Identifier	cpu_R		2497096	0					
ANR	2498744	Identifier	RRR_R		2497096	1					
ANR	2498745	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498746	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498747	Identifier	cpu_R		2497096	0					
ANR	2498748	Identifier	RRR_S		2497096	1					
ANR	2498749	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2498750	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2498751	Identifier	cpu_R		2497096	0					
ANR	2498752	Identifier	RRR_T		2497096	1					
ANR	2498753	BreakStatement	break ;	797:16:14381:14386	2497096	11	True				
ANR	2498754	Label	case 3 :	801:12:14403:14409	2497096	12	True				
ANR	2498755	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	803:16:14436:14478	2497096	13	True				
ANR	2498756	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2498757	Callee	gen_window_check3		2497096	0					
ANR	2498758	Identifier	gen_window_check3		2497096	0					
ANR	2498759	ArgumentList	dc		2497096	1					
ANR	2498760	Argument	dc		2497096	0					
ANR	2498761	Identifier	dc		2497096	0					
ANR	2498762	Argument	RRR_R		2497096	1					
ANR	2498763	Identifier	RRR_R		2497096	0					
ANR	2498764	Argument	RRR_S		2497096	2					
ANR	2498765	Identifier	RRR_S		2497096	0					
ANR	2498766	Argument	RRR_T		2497096	3					
ANR	2498767	Identifier	RRR_T		2497096	0					
ANR	2498768	ExpressionStatement	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	805:16:14497:14554	2497096	14	True				
ANR	2498769	CallExpression	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2498770	Callee	tcg_gen_xor_i32		2497096	0					
ANR	2498771	Identifier	tcg_gen_xor_i32		2497096	0					
ANR	2498772	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2498773	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2498774	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2498775	Identifier	cpu_R		2497096	0					
ANR	2498776	Identifier	RRR_R		2497096	1					
ANR	2498777	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498778	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498779	Identifier	cpu_R		2497096	0					
ANR	2498780	Identifier	RRR_S		2497096	1					
ANR	2498781	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2498782	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2498783	Identifier	cpu_R		2497096	0					
ANR	2498784	Identifier	RRR_T		2497096	1					
ANR	2498785	BreakStatement	break ;	807:16:14573:14578	2497096	15	True				
ANR	2498786	Label	case 4 :	811:12:14595:14601	2497096	16	True				
ANR	2498787	SwitchStatement	switch ( RRR_R )		2497096	17					
ANR	2498788	Condition	RRR_R	813:24:14636:14640	2497096	0	True				
ANR	2498789	Identifier	RRR_R		2497096	0					
ANR	2498790	CompoundStatement		811:31:14572:14572	2497096	1					
ANR	2498791	Label	case 0 :	815:16:14662:14668	2497096	0	True				
ANR	2498792	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	817:20:14699:14727	2497096	1	True				
ANR	2498793	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2498794	Callee	gen_window_check1		2497096	0					
ANR	2498795	Identifier	gen_window_check1		2497096	0					
ANR	2498796	ArgumentList	dc		2497096	1					
ANR	2498797	Argument	dc		2497096	0					
ANR	2498798	Identifier	dc		2497096	0					
ANR	2498799	Argument	RRR_S		2497096	1					
ANR	2498800	Identifier	RRR_S		2497096	0					
ANR	2498801	ExpressionStatement	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"	819:20:14750:14787	2497096	2	True				
ANR	2498802	CallExpression	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2498803	Callee	gen_right_shift_sar		2497096	0					
ANR	2498804	Identifier	gen_right_shift_sar		2497096	0					
ANR	2498805	ArgumentList	dc		2497096	1					
ANR	2498806	Argument	dc		2497096	0					
ANR	2498807	Identifier	dc		2497096	0					
ANR	2498808	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498809	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498810	Identifier	cpu_R		2497096	0					
ANR	2498811	Identifier	RRR_S		2497096	1					
ANR	2498812	BreakStatement	break ;	821:20:14810:14815	2497096	3	True				
ANR	2498813	Label	case 1 :	825:16:14836:14842	2497096	4	True				
ANR	2498814	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	827:20:14873:14901	2497096	5	True				
ANR	2498815	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2498816	Callee	gen_window_check1		2497096	0					
ANR	2498817	Identifier	gen_window_check1		2497096	0					
ANR	2498818	ArgumentList	dc		2497096	1					
ANR	2498819	Argument	dc		2497096	0					
ANR	2498820	Identifier	dc		2497096	0					
ANR	2498821	Argument	RRR_S		2497096	1					
ANR	2498822	Identifier	RRR_S		2497096	0					
ANR	2498823	ExpressionStatement	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"	829:20:14924:14960	2497096	6	True				
ANR	2498824	CallExpression	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2498825	Callee	gen_left_shift_sar		2497096	0					
ANR	2498826	Identifier	gen_left_shift_sar		2497096	0					
ANR	2498827	ArgumentList	dc		2497096	1					
ANR	2498828	Argument	dc		2497096	0					
ANR	2498829	Identifier	dc		2497096	0					
ANR	2498830	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498831	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498832	Identifier	cpu_R		2497096	0					
ANR	2498833	Identifier	RRR_S		2497096	1					
ANR	2498834	BreakStatement	break ;	831:20:14983:14988	2497096	7	True				
ANR	2498835	Label	case 2 :	835:16:15009:15015	2497096	8	True				
ANR	2498836	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	837:20:15048:15076	2497096	9	True				
ANR	2498837	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2498838	Callee	gen_window_check1		2497096	0					
ANR	2498839	Identifier	gen_window_check1		2497096	0					
ANR	2498840	ArgumentList	dc		2497096	1					
ANR	2498841	Argument	dc		2497096	0					
ANR	2498842	Identifier	dc		2497096	0					
ANR	2498843	Argument	RRR_S		2497096	1					
ANR	2498844	Identifier	RRR_S		2497096	0					
ANR	2498845	CompoundStatement		839:24:15055:15088	2497096	10					
ANR	2498846	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	841:24:15126:15159	2497096	0	True				
ANR	2498847	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2498848	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2498849	Identifier	tmp		2497096	1					
ANR	2498850	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2498851	Identifier	tmp		2497096	0					
ANR	2498852	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2498853	Callee	tcg_temp_new_i32		2497096	0					
ANR	2498854	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2498855	ArgumentList			2497096	1					
ANR	2498856	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	843:24:15186:15224	2497096	1	True				
ANR	2498857	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2497096	0					
ANR	2498858	Callee	tcg_gen_shli_i32		2497096	0					
ANR	2498859	Identifier	tcg_gen_shli_i32		2497096	0					
ANR	2498860	ArgumentList	tmp		2497096	1					
ANR	2498861	Argument	tmp		2497096	0					
ANR	2498862	Identifier	tmp		2497096	0					
ANR	2498863	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498864	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498865	Identifier	cpu_R		2497096	0					
ANR	2498866	Identifier	RRR_S		2497096	1					
ANR	2498867	Argument	3		2497096	2					
ANR	2498868	PrimaryExpression	3		2497096	0					
ANR	2498869	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	845:24:15251:15279	2497096	2	True				
ANR	2498870	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2497096	0					
ANR	2498871	Callee	gen_right_shift_sar		2497096	0					
ANR	2498872	Identifier	gen_right_shift_sar		2497096	0					
ANR	2498873	ArgumentList	dc		2497096	1					
ANR	2498874	Argument	dc		2497096	0					
ANR	2498875	Identifier	dc		2497096	0					
ANR	2498876	Argument	tmp		2497096	1					
ANR	2498877	Identifier	tmp		2497096	0					
ANR	2498878	ExpressionStatement	tcg_temp_free ( tmp )	847:24:15306:15324	2497096	3	True				
ANR	2498879	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2498880	Callee	tcg_temp_free		2497096	0					
ANR	2498881	Identifier	tcg_temp_free		2497096	0					
ANR	2498882	ArgumentList	tmp		2497096	1					
ANR	2498883	Argument	tmp		2497096	0					
ANR	2498884	Identifier	tmp		2497096	0					
ANR	2498885	BreakStatement	break ;	851:20:15370:15375	2497096	11	True				
ANR	2498886	Label	case 3 :	855:16:15396:15402	2497096	12	True				
ANR	2498887	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	857:20:15435:15463	2497096	13	True				
ANR	2498888	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2498889	Callee	gen_window_check1		2497096	0					
ANR	2498890	Identifier	gen_window_check1		2497096	0					
ANR	2498891	ArgumentList	dc		2497096	1					
ANR	2498892	Argument	dc		2497096	0					
ANR	2498893	Identifier	dc		2497096	0					
ANR	2498894	Argument	RRR_S		2497096	1					
ANR	2498895	Identifier	RRR_S		2497096	0					
ANR	2498896	CompoundStatement		859:24:15442:15475	2497096	14					
ANR	2498897	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	861:24:15513:15546	2497096	0	True				
ANR	2498898	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2498899	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2498900	Identifier	tmp		2497096	1					
ANR	2498901	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2498902	Identifier	tmp		2497096	0					
ANR	2498903	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2498904	Callee	tcg_temp_new_i32		2497096	0					
ANR	2498905	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2498906	ArgumentList			2497096	1					
ANR	2498907	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	863:24:15573:15611	2497096	1	True				
ANR	2498908	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2497096	0					
ANR	2498909	Callee	tcg_gen_shli_i32		2497096	0					
ANR	2498910	Identifier	tcg_gen_shli_i32		2497096	0					
ANR	2498911	ArgumentList	tmp		2497096	1					
ANR	2498912	Argument	tmp		2497096	0					
ANR	2498913	Identifier	tmp		2497096	0					
ANR	2498914	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2498915	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2498916	Identifier	cpu_R		2497096	0					
ANR	2498917	Identifier	RRR_S		2497096	1					
ANR	2498918	Argument	3		2497096	2					
ANR	2498919	PrimaryExpression	3		2497096	0					
ANR	2498920	ExpressionStatement	"gen_left_shift_sar ( dc , tmp )"	865:24:15638:15665	2497096	2	True				
ANR	2498921	CallExpression	"gen_left_shift_sar ( dc , tmp )"		2497096	0					
ANR	2498922	Callee	gen_left_shift_sar		2497096	0					
ANR	2498923	Identifier	gen_left_shift_sar		2497096	0					
ANR	2498924	ArgumentList	dc		2497096	1					
ANR	2498925	Argument	dc		2497096	0					
ANR	2498926	Identifier	dc		2497096	0					
ANR	2498927	Argument	tmp		2497096	1					
ANR	2498928	Identifier	tmp		2497096	0					
ANR	2498929	ExpressionStatement	tcg_temp_free ( tmp )	867:24:15692:15710	2497096	3	True				
ANR	2498930	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2498931	Callee	tcg_temp_free		2497096	0					
ANR	2498932	Identifier	tcg_temp_free		2497096	0					
ANR	2498933	ArgumentList	tmp		2497096	1					
ANR	2498934	Argument	tmp		2497096	0					
ANR	2498935	Identifier	tmp		2497096	0					
ANR	2498936	BreakStatement	break ;	871:20:15756:15761	2497096	15	True				
ANR	2498937	Label	case 4 :	875:16:15782:15788	2497096	16	True				
ANR	2498938	CompoundStatement		877:24:15776:15866	2497096	17					
ANR	2498939	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) ) ;	879:24:15847:15937	2497096	0	True				
ANR	2498940	IdentifierDecl	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2497096	0					
ANR	2498941	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2498942	Identifier	tmp		2497096	1					
ANR	2498943	AssignmentExpression	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2497096	2		=			
ANR	2498944	Identifier	tmp		2497096	0					
ANR	2498945	CallExpression	tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2497096	1					
ANR	2498946	Callee	tcg_const_i32		2497096	0					
ANR	2498947	Identifier	tcg_const_i32		2497096	0					
ANR	2498948	ArgumentList	RRR_S | ( ( RRR_T & 1 ) << 4 )		2497096	1					
ANR	2498949	Argument	RRR_S | ( ( RRR_T & 1 ) << 4 )		2497096	0					
ANR	2498950	InclusiveOrExpression	RRR_S | ( ( RRR_T & 1 ) << 4 )		2497096	0		|			
ANR	2498951	Identifier	RRR_S		2497096	0					
ANR	2498952	ShiftExpression	( RRR_T & 1 ) << 4		2497096	1		<<			
ANR	2498953	BitAndExpression	RRR_T & 1		2497096	0		&			
ANR	2498954	Identifier	RRR_T		2497096	0					
ANR	2498955	PrimaryExpression	1		2497096	1					
ANR	2498956	PrimaryExpression	4		2497096	1					
ANR	2498957	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	883:24:15964:15992	2497096	1	True				
ANR	2498958	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2497096	0					
ANR	2498959	Callee	gen_right_shift_sar		2497096	0					
ANR	2498960	Identifier	gen_right_shift_sar		2497096	0					
ANR	2498961	ArgumentList	dc		2497096	1					
ANR	2498962	Argument	dc		2497096	0					
ANR	2498963	Identifier	dc		2497096	0					
ANR	2498964	Argument	tmp		2497096	1					
ANR	2498965	Identifier	tmp		2497096	0					
ANR	2498966	ExpressionStatement	tcg_temp_free ( tmp )	885:24:16019:16037	2497096	2	True				
ANR	2498967	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2498968	Callee	tcg_temp_free		2497096	0					
ANR	2498969	Identifier	tcg_temp_free		2497096	0					
ANR	2498970	ArgumentList	tmp		2497096	1					
ANR	2498971	Argument	tmp		2497096	0					
ANR	2498972	Identifier	tmp		2497096	0					
ANR	2498973	BreakStatement	break ;	889:20:16083:16088	2497096	18	True				
ANR	2498974	Label	case 6 :	893:16:16109:16115	2497096	19	True				
ANR	2498975	ExpressionStatement	TBD ( )	895:20:16146:16151	2497096	20	True				
ANR	2498976	CallExpression	TBD ( )		2497096	0					
ANR	2498977	Callee	TBD		2497096	0					
ANR	2498978	Identifier	TBD		2497096	0					
ANR	2498979	ArgumentList			2497096	1					
ANR	2498980	BreakStatement	break ;	897:20:16174:16179	2497096	21	True				
ANR	2498981	Label	case 7 :	901:16:16200:16206	2497096	22	True				
ANR	2498982	ExpressionStatement	TBD ( )	903:20:16237:16242	2497096	23	True				
ANR	2498983	CallExpression	TBD ( )		2497096	0					
ANR	2498984	Callee	TBD		2497096	0					
ANR	2498985	Identifier	TBD		2497096	0					
ANR	2498986	ArgumentList			2497096	1					
ANR	2498987	BreakStatement	break ;	905:20:16265:16270	2497096	24	True				
ANR	2498988	Label	case 8 :	909:16:16291:16297	2497096	25	True				
ANR	2498989	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	911:20:16330:16373	2497096	26	True				
ANR	2498990	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2498991	Callee	HAS_OPTION		2497096	0					
ANR	2498992	Identifier	HAS_OPTION		2497096	0					
ANR	2498993	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2498994	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2498995	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2498996	ExpressionStatement	gen_check_privilege ( dc )	913:20:16396:16419	2497096	27	True				
ANR	2498997	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2498998	Callee	gen_check_privilege		2497096	0					
ANR	2498999	Identifier	gen_check_privilege		2497096	0					
ANR	2499000	ArgumentList	dc		2497096	1					
ANR	2499001	Argument	dc		2497096	0					
ANR	2499002	Identifier	dc		2497096	0					
ANR	2499003	CompoundStatement		915:24:16398:16500	2497096	28					
ANR	2499004	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) ) ;	917:24:16469:16571	2497096	0	True				
ANR	2499005	IdentifierDecl	tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2497096	0					
ANR	2499006	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2499007	Identifier	tmp		2497096	1					
ANR	2499008	AssignmentExpression	tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2497096	2		=			
ANR	2499009	Identifier	tmp		2497096	0					
ANR	2499010	CallExpression	tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2497096	1					
ANR	2499011	Callee	tcg_const_i32		2497096	0					
ANR	2499012	Identifier	tcg_const_i32		2497096	0					
ANR	2499013	ArgumentList	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2497096	1					
ANR	2499014	Argument	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2497096	0					
ANR	2499015	InclusiveOrExpression	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2497096	0		|			
ANR	2499016	Identifier	RRR_T		2497096	0					
ANR	2499017	ConditionalExpression	( RRR_T & 8 ) ? 0xfffffff0 : 0		2497096	1					
ANR	2499018	Condition	RRR_T & 8		2497096	0					
ANR	2499019	BitAndExpression	RRR_T & 8		2497096	0		&			
ANR	2499020	Identifier	RRR_T		2497096	0					
ANR	2499021	PrimaryExpression	8		2497096	1					
ANR	2499022	PrimaryExpression	0xfffffff0		2497096	1					
ANR	2499023	PrimaryExpression	0		2497096	2					
ANR	2499024	ExpressionStatement	"gen_helper_rotw ( cpu_env , tmp )"	921:24:16598:16627	2497096	1	True				
ANR	2499025	CallExpression	"gen_helper_rotw ( cpu_env , tmp )"		2497096	0					
ANR	2499026	Callee	gen_helper_rotw		2497096	0					
ANR	2499027	Identifier	gen_helper_rotw		2497096	0					
ANR	2499028	ArgumentList	cpu_env		2497096	1					
ANR	2499029	Argument	cpu_env		2497096	0					
ANR	2499030	Identifier	cpu_env		2497096	0					
ANR	2499031	Argument	tmp		2497096	1					
ANR	2499032	Identifier	tmp		2497096	0					
ANR	2499033	ExpressionStatement	tcg_temp_free ( tmp )	923:24:16654:16672	2497096	2	True				
ANR	2499034	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2499035	Callee	tcg_temp_free		2497096	0					
ANR	2499036	Identifier	tcg_temp_free		2497096	0					
ANR	2499037	ArgumentList	tmp		2497096	1					
ANR	2499038	Argument	tmp		2497096	0					
ANR	2499039	Identifier	tmp		2497096	0					
ANR	2499040	ExpressionStatement	reset_used_window ( dc )	925:24:16699:16720	2497096	3	True				
ANR	2499041	CallExpression	reset_used_window ( dc )		2497096	0					
ANR	2499042	Callee	reset_used_window		2497096	0					
ANR	2499043	Identifier	reset_used_window		2497096	0					
ANR	2499044	ArgumentList	dc		2497096	1					
ANR	2499045	Argument	dc		2497096	0					
ANR	2499046	Identifier	dc		2497096	0					
ANR	2499047	BreakStatement	break ;	929:20:16766:16771	2497096	29	True				
ANR	2499048	Label	case 14 :	933:16:16792:16799	2497096	30	True				
ANR	2499049	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )	935:20:16831:16868	2497096	31	True				
ANR	2499050	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )		2497096	0					
ANR	2499051	Callee	HAS_OPTION		2497096	0					
ANR	2499052	Identifier	HAS_OPTION		2497096	0					
ANR	2499053	ArgumentList	XTENSA_OPTION_MISC_OP_NSA		2497096	1					
ANR	2499054	Argument	XTENSA_OPTION_MISC_OP_NSA		2497096	0					
ANR	2499055	Identifier	XTENSA_OPTION_MISC_OP_NSA		2497096	0					
ANR	2499056	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	937:20:16891:16926	2497096	32	True				
ANR	2499057	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2497096	0					
ANR	2499058	Callee	gen_window_check2		2497096	0					
ANR	2499059	Identifier	gen_window_check2		2497096	0					
ANR	2499060	ArgumentList	dc		2497096	1					
ANR	2499061	Argument	dc		2497096	0					
ANR	2499062	Identifier	dc		2497096	0					
ANR	2499063	Argument	RRR_S		2497096	1					
ANR	2499064	Identifier	RRR_S		2497096	0					
ANR	2499065	Argument	RRR_T		2497096	2					
ANR	2499066	Identifier	RRR_T		2497096	0					
ANR	2499067	ExpressionStatement	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	939:20:16949:16991	2497096	33	True				
ANR	2499068	CallExpression	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2499069	Callee	gen_helper_nsa		2497096	0					
ANR	2499070	Identifier	gen_helper_nsa		2497096	0					
ANR	2499071	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2499072	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2499073	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499074	Identifier	cpu_R		2497096	0					
ANR	2499075	Identifier	RRR_T		2497096	1					
ANR	2499076	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499077	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499078	Identifier	cpu_R		2497096	0					
ANR	2499079	Identifier	RRR_S		2497096	1					
ANR	2499080	BreakStatement	break ;	941:20:17014:17019	2497096	34	True				
ANR	2499081	Label	case 15 :	945:16:17040:17047	2497096	35	True				
ANR	2499082	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )	947:20:17080:17117	2497096	36	True				
ANR	2499083	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )		2497096	0					
ANR	2499084	Callee	HAS_OPTION		2497096	0					
ANR	2499085	Identifier	HAS_OPTION		2497096	0					
ANR	2499086	ArgumentList	XTENSA_OPTION_MISC_OP_NSA		2497096	1					
ANR	2499087	Argument	XTENSA_OPTION_MISC_OP_NSA		2497096	0					
ANR	2499088	Identifier	XTENSA_OPTION_MISC_OP_NSA		2497096	0					
ANR	2499089	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	949:20:17140:17175	2497096	37	True				
ANR	2499090	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2497096	0					
ANR	2499091	Callee	gen_window_check2		2497096	0					
ANR	2499092	Identifier	gen_window_check2		2497096	0					
ANR	2499093	ArgumentList	dc		2497096	1					
ANR	2499094	Argument	dc		2497096	0					
ANR	2499095	Identifier	dc		2497096	0					
ANR	2499096	Argument	RRR_S		2497096	1					
ANR	2499097	Identifier	RRR_S		2497096	0					
ANR	2499098	Argument	RRR_T		2497096	2					
ANR	2499099	Identifier	RRR_T		2497096	0					
ANR	2499100	ExpressionStatement	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	951:20:17198:17241	2497096	38	True				
ANR	2499101	CallExpression	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2499102	Callee	gen_helper_nsau		2497096	0					
ANR	2499103	Identifier	gen_helper_nsau		2497096	0					
ANR	2499104	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2499105	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2499106	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499107	Identifier	cpu_R		2497096	0					
ANR	2499108	Identifier	RRR_T		2497096	1					
ANR	2499109	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499110	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499111	Identifier	cpu_R		2497096	0					
ANR	2499112	Identifier	RRR_S		2497096	1					
ANR	2499113	BreakStatement	break ;	953:20:17264:17269	2497096	39	True				
ANR	2499114	Label	default :	957:16:17290:17297	2497096	40	True				
ANR	2499115	Identifier	default		2497096	0					
ANR	2499116	ExpressionStatement	RESERVED ( )	959:20:17333:17343	2497096	41	True				
ANR	2499117	CallExpression	RESERVED ( )		2497096	0					
ANR	2499118	Callee	RESERVED		2497096	0					
ANR	2499119	Identifier	RESERVED		2497096	0					
ANR	2499120	ArgumentList			2497096	1					
ANR	2499121	BreakStatement	break ;	961:20:17366:17371	2497096	42	True				
ANR	2499122	BreakStatement	break ;	965:16:17409:17414	2497096	18	True				
ANR	2499123	Label	case 5 :	969:12:17431:17437	2497096	19	True				
ANR	2499124	ExpressionStatement	HAS_OPTION_BITS ( XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION ) )	971:16:17464:17700	2497096	20	True				
ANR	2499125	CallExpression	HAS_OPTION_BITS ( XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION ) )		2497096	0					
ANR	2499126	Callee	HAS_OPTION_BITS		2497096	0					
ANR	2499127	Identifier	HAS_OPTION_BITS		2497096	0					
ANR	2499128	ArgumentList	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2497096	1					
ANR	2499129	Argument	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2497096	0					
ANR	2499130	InclusiveOrExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2497096	0		|			
ANR	2499131	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU )		2497096	0					
ANR	2499132	Callee	XTENSA_OPTION_BIT		2497096	0					
ANR	2499133	Identifier	XTENSA_OPTION_BIT		2497096	0					
ANR	2499134	ArgumentList	XTENSA_OPTION_MMU		2497096	1					
ANR	2499135	Argument	XTENSA_OPTION_MMU		2497096	0					
ANR	2499136	Identifier	XTENSA_OPTION_MMU		2497096	0					
ANR	2499137	InclusiveOrExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2497096	1		|			
ANR	2499138	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION )		2497096	0					
ANR	2499139	Callee	XTENSA_OPTION_BIT		2497096	0					
ANR	2499140	Identifier	XTENSA_OPTION_BIT		2497096	0					
ANR	2499141	ArgumentList	XTENSA_OPTION_REGION_PROTECTION		2497096	1					
ANR	2499142	Argument	XTENSA_OPTION_REGION_PROTECTION		2497096	0					
ANR	2499143	Identifier	XTENSA_OPTION_REGION_PROTECTION		2497096	0					
ANR	2499144	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2497096	1					
ANR	2499145	Callee	XTENSA_OPTION_BIT		2497096	0					
ANR	2499146	Identifier	XTENSA_OPTION_BIT		2497096	0					
ANR	2499147	ArgumentList	XTENSA_OPTION_REGION_TRANSLATION		2497096	1					
ANR	2499148	Argument	XTENSA_OPTION_REGION_TRANSLATION		2497096	0					
ANR	2499149	Identifier	XTENSA_OPTION_REGION_TRANSLATION		2497096	0					
ANR	2499150	ExpressionStatement	gen_check_privilege ( dc )	979:16:17719:17742	2497096	21	True				
ANR	2499151	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2499152	Callee	gen_check_privilege		2497096	0					
ANR	2499153	Identifier	gen_check_privilege		2497096	0					
ANR	2499154	ArgumentList	dc		2497096	1					
ANR	2499155	Argument	dc		2497096	0					
ANR	2499156	Identifier	dc		2497096	0					
ANR	2499157	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	981:16:17761:17796	2497096	22	True				
ANR	2499158	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2497096	0					
ANR	2499159	Callee	gen_window_check2		2497096	0					
ANR	2499160	Identifier	gen_window_check2		2497096	0					
ANR	2499161	ArgumentList	dc		2497096	1					
ANR	2499162	Argument	dc		2497096	0					
ANR	2499163	Identifier	dc		2497096	0					
ANR	2499164	Argument	RRR_S		2497096	1					
ANR	2499165	Identifier	RRR_S		2497096	0					
ANR	2499166	Argument	RRR_T		2497096	2					
ANR	2499167	Identifier	RRR_T		2497096	0					
ANR	2499168	CompoundStatement		983:20:17767:17814	2497096	23					
ANR	2499169	IdentifierDeclStatement	TCGv_i32 dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 ) ;	985:20:17838:17885	2497096	0	True				
ANR	2499170	IdentifierDecl	dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2497096	0					
ANR	2499171	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2499172	Identifier	dtlb		2497096	1					
ANR	2499173	AssignmentExpression	dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2497096	2		=			
ANR	2499174	Identifier	dtlb		2497096	0					
ANR	2499175	CallExpression	tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2497096	1					
ANR	2499176	Callee	tcg_const_i32		2497096	0					
ANR	2499177	Identifier	tcg_const_i32		2497096	0					
ANR	2499178	ArgumentList	( RRR_R & 8 ) != 0		2497096	1					
ANR	2499179	Argument	( RRR_R & 8 ) != 0		2497096	0					
ANR	2499180	EqualityExpression	( RRR_R & 8 ) != 0		2497096	0		!=			
ANR	2499181	BitAndExpression	RRR_R & 8		2497096	0		&			
ANR	2499182	Identifier	RRR_R		2497096	0					
ANR	2499183	PrimaryExpression	8		2497096	1					
ANR	2499184	PrimaryExpression	0		2497096	1					
ANR	2499185	SwitchStatement	switch ( RRR_R & 7 )		2497096	1					
ANR	2499186	Condition	RRR_R & 7	989:28:17918:17926	2497096	0	True				
ANR	2499187	BitAndExpression	RRR_R & 7		2497096	0		&			
ANR	2499188	Identifier	RRR_R		2497096	0					
ANR	2499189	PrimaryExpression	7		2497096	1					
ANR	2499190	CompoundStatement		987:39:17858:17858	2497096	1					
ANR	2499191	Label	case 3 :	991:20:17952:17958	2497096	0	True				
ANR	2499192	ExpressionStatement	"gen_helper_rtlb0 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"	993:24:18007:18099	2497096	1	True				
ANR	2499193	CallExpression	"gen_helper_rtlb0 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"		2497096	0					
ANR	2499194	Callee	gen_helper_rtlb0		2497096	0					
ANR	2499195	Identifier	gen_helper_rtlb0		2497096	0					
ANR	2499196	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2499197	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2499198	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499199	Identifier	cpu_R		2497096	0					
ANR	2499200	Identifier	RRR_T		2497096	1					
ANR	2499201	Argument	cpu_env		2497096	1					
ANR	2499202	Identifier	cpu_env		2497096	0					
ANR	2499203	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2499204	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499205	Identifier	cpu_R		2497096	0					
ANR	2499206	Identifier	RRR_S		2497096	1					
ANR	2499207	Argument	dtlb		2497096	3					
ANR	2499208	Identifier	dtlb		2497096	0					
ANR	2499209	BreakStatement	break ;	997:24:18126:18131	2497096	2	True				
ANR	2499210	Label	case 4 :	1001:20:18156:18162	2497096	3	True				
ANR	2499211	ExpressionStatement	"gen_helper_itlb ( cpu_env , cpu_R [ RRR_S ] , dtlb )"	1003:24:18209:18253	2497096	4	True				
ANR	2499212	CallExpression	"gen_helper_itlb ( cpu_env , cpu_R [ RRR_S ] , dtlb )"		2497096	0					
ANR	2499213	Callee	gen_helper_itlb		2497096	0					
ANR	2499214	Identifier	gen_helper_itlb		2497096	0					
ANR	2499215	ArgumentList	cpu_env		2497096	1					
ANR	2499216	Argument	cpu_env		2497096	0					
ANR	2499217	Identifier	cpu_env		2497096	0					
ANR	2499218	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499219	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499220	Identifier	cpu_R		2497096	0					
ANR	2499221	Identifier	RRR_S		2497096	1					
ANR	2499222	Argument	dtlb		2497096	2					
ANR	2499223	Identifier	dtlb		2497096	0					
ANR	2499224	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	1007:24:18356:18388	2497096	5	True				
ANR	2499225	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2497096	0					
ANR	2499226	Callee	gen_jumpi_check_loop_end		2497096	0					
ANR	2499227	Identifier	gen_jumpi_check_loop_end		2497096	0					
ANR	2499228	ArgumentList	dc		2497096	1					
ANR	2499229	Argument	dc		2497096	0					
ANR	2499230	Identifier	dc		2497096	0					
ANR	2499231	Argument	- 1		2497096	1					
ANR	2499232	UnaryOperationExpression	- 1		2497096	0					
ANR	2499233	UnaryOperator	-		2497096	0					
ANR	2499234	PrimaryExpression	1		2497096	1					
ANR	2499235	BreakStatement	break ;	1009:24:18415:18420	2497096	6	True				
ANR	2499236	Label	case 5 :	1013:20:18445:18451	2497096	7	True				
ANR	2499237	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_pc , dc -> pc )"	1015:24:18498:18530	2497096	8	True				
ANR	2499238	CallExpression	"tcg_gen_movi_i32 ( cpu_pc , dc -> pc )"		2497096	0					
ANR	2499239	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2499240	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2499241	ArgumentList	cpu_pc		2497096	1					
ANR	2499242	Argument	cpu_pc		2497096	0					
ANR	2499243	Identifier	cpu_pc		2497096	0					
ANR	2499244	Argument	dc -> pc		2497096	1					
ANR	2499245	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2499246	Identifier	dc		2497096	0					
ANR	2499247	Identifier	pc		2497096	1					
ANR	2499248	ExpressionStatement	"gen_helper_ptlb ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"	1017:24:18557:18648	2497096	9	True				
ANR	2499249	CallExpression	"gen_helper_ptlb ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"		2497096	0					
ANR	2499250	Callee	gen_helper_ptlb		2497096	0					
ANR	2499251	Identifier	gen_helper_ptlb		2497096	0					
ANR	2499252	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2499253	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2499254	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499255	Identifier	cpu_R		2497096	0					
ANR	2499256	Identifier	RRR_T		2497096	1					
ANR	2499257	Argument	cpu_env		2497096	1					
ANR	2499258	Identifier	cpu_env		2497096	0					
ANR	2499259	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2499260	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499261	Identifier	cpu_R		2497096	0					
ANR	2499262	Identifier	RRR_S		2497096	1					
ANR	2499263	Argument	dtlb		2497096	3					
ANR	2499264	Identifier	dtlb		2497096	0					
ANR	2499265	BreakStatement	break ;	1021:24:18675:18680	2497096	10	True				
ANR	2499266	Label	case 6 :	1025:20:18705:18711	2497096	11	True				
ANR	2499267	ExpressionStatement	"gen_helper_wtlb ( cpu_env , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"	1027:24:18758:18850	2497096	12	True				
ANR	2499268	CallExpression	"gen_helper_wtlb ( cpu_env , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"		2497096	0					
ANR	2499269	Callee	gen_helper_wtlb		2497096	0					
ANR	2499270	Identifier	gen_helper_wtlb		2497096	0					
ANR	2499271	ArgumentList	cpu_env		2497096	1					
ANR	2499272	Argument	cpu_env		2497096	0					
ANR	2499273	Identifier	cpu_env		2497096	0					
ANR	2499274	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499275	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499276	Identifier	cpu_R		2497096	0					
ANR	2499277	Identifier	RRR_T		2497096	1					
ANR	2499278	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2499279	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499280	Identifier	cpu_R		2497096	0					
ANR	2499281	Identifier	RRR_S		2497096	1					
ANR	2499282	Argument	dtlb		2497096	3					
ANR	2499283	Identifier	dtlb		2497096	0					
ANR	2499284	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	1033:24:18953:18985	2497096	13	True				
ANR	2499285	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2497096	0					
ANR	2499286	Callee	gen_jumpi_check_loop_end		2497096	0					
ANR	2499287	Identifier	gen_jumpi_check_loop_end		2497096	0					
ANR	2499288	ArgumentList	dc		2497096	1					
ANR	2499289	Argument	dc		2497096	0					
ANR	2499290	Identifier	dc		2497096	0					
ANR	2499291	Argument	- 1		2497096	1					
ANR	2499292	UnaryOperationExpression	- 1		2497096	0					
ANR	2499293	UnaryOperator	-		2497096	0					
ANR	2499294	PrimaryExpression	1		2497096	1					
ANR	2499295	BreakStatement	break ;	1035:24:19012:19017	2497096	14	True				
ANR	2499296	Label	case 7 :	1039:20:19042:19048	2497096	15	True				
ANR	2499297	ExpressionStatement	"gen_helper_rtlb1 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"	1041:24:19097:19189	2497096	16	True				
ANR	2499298	CallExpression	"gen_helper_rtlb1 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"		2497096	0					
ANR	2499299	Callee	gen_helper_rtlb1		2497096	0					
ANR	2499300	Identifier	gen_helper_rtlb1		2497096	0					
ANR	2499301	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2499302	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2499303	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499304	Identifier	cpu_R		2497096	0					
ANR	2499305	Identifier	RRR_T		2497096	1					
ANR	2499306	Argument	cpu_env		2497096	1					
ANR	2499307	Identifier	cpu_env		2497096	0					
ANR	2499308	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2499309	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499310	Identifier	cpu_R		2497096	0					
ANR	2499311	Identifier	RRR_S		2497096	1					
ANR	2499312	Argument	dtlb		2497096	3					
ANR	2499313	Identifier	dtlb		2497096	0					
ANR	2499314	BreakStatement	break ;	1045:24:19216:19221	2497096	17	True				
ANR	2499315	Label	default :	1049:20:19246:19253	2497096	18	True				
ANR	2499316	Identifier	default		2497096	0					
ANR	2499317	ExpressionStatement	tcg_temp_free ( dtlb )	1051:24:19280:19299	2497096	19	True				
ANR	2499318	CallExpression	tcg_temp_free ( dtlb )		2497096	0					
ANR	2499319	Callee	tcg_temp_free		2497096	0					
ANR	2499320	Identifier	tcg_temp_free		2497096	0					
ANR	2499321	ArgumentList	dtlb		2497096	1					
ANR	2499322	Argument	dtlb		2497096	0					
ANR	2499323	Identifier	dtlb		2497096	0					
ANR	2499324	ExpressionStatement	RESERVED ( )	1053:24:19326:19336	2497096	20	True				
ANR	2499325	CallExpression	RESERVED ( )		2497096	0					
ANR	2499326	Callee	RESERVED		2497096	0					
ANR	2499327	Identifier	RESERVED		2497096	0					
ANR	2499328	ArgumentList			2497096	1					
ANR	2499329	BreakStatement	break ;	1055:24:19363:19368	2497096	21	True				
ANR	2499330	ExpressionStatement	tcg_temp_free ( dtlb )	1059:20:19414:19433	2497096	2	True				
ANR	2499331	CallExpression	tcg_temp_free ( dtlb )		2497096	0					
ANR	2499332	Callee	tcg_temp_free		2497096	0					
ANR	2499333	Identifier	tcg_temp_free		2497096	0					
ANR	2499334	ArgumentList	dtlb		2497096	1					
ANR	2499335	Argument	dtlb		2497096	0					
ANR	2499336	Identifier	dtlb		2497096	0					
ANR	2499337	BreakStatement	break ;	1063:16:19471:19476	2497096	24	True				
ANR	2499338	Label	case 6 :	1067:12:19493:19499	2497096	25	True				
ANR	2499339	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1069:16:19526:19561	2497096	26	True				
ANR	2499340	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2497096	0					
ANR	2499341	Callee	gen_window_check2		2497096	0					
ANR	2499342	Identifier	gen_window_check2		2497096	0					
ANR	2499343	ArgumentList	dc		2497096	1					
ANR	2499344	Argument	dc		2497096	0					
ANR	2499345	Identifier	dc		2497096	0					
ANR	2499346	Argument	RRR_R		2497096	1					
ANR	2499347	Identifier	RRR_R		2497096	0					
ANR	2499348	Argument	RRR_T		2497096	2					
ANR	2499349	Identifier	RRR_T		2497096	0					
ANR	2499350	SwitchStatement	switch ( RRR_S )		2497096	27					
ANR	2499351	Condition	RRR_S	1071:24:19588:19592	2497096	0	True				
ANR	2499352	Identifier	RRR_S		2497096	0					
ANR	2499353	CompoundStatement		1069:31:19524:19524	2497096	1					
ANR	2499354	Label	case 0 :	1073:16:19614:19620	2497096	0	True				
ANR	2499355	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1075:20:19651:19694	2497096	1	True				
ANR	2499356	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499357	Callee	tcg_gen_neg_i32		2497096	0					
ANR	2499358	Identifier	tcg_gen_neg_i32		2497096	0					
ANR	2499359	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499360	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499361	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499362	Identifier	cpu_R		2497096	0					
ANR	2499363	Identifier	RRR_R		2497096	1					
ANR	2499364	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499365	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499366	Identifier	cpu_R		2497096	0					
ANR	2499367	Identifier	RRR_T		2497096	1					
ANR	2499368	BreakStatement	break ;	1077:20:19717:19722	2497096	2	True				
ANR	2499369	Label	case 1 :	1081:16:19743:19749	2497096	3	True				
ANR	2499370	CompoundStatement		1083:24:19736:19763	2497096	4					
ANR	2499371	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1085:24:19807:19834	2497096	0	True				
ANR	2499372	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2499373	IdentifierDeclType	int		2497096	0					
ANR	2499374	Identifier	label		2497096	1					
ANR	2499375	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2499376	Identifier	label		2497096	0					
ANR	2499377	CallExpression	gen_new_label ( )		2497096	1					
ANR	2499378	Callee	gen_new_label		2497096	0					
ANR	2499379	Identifier	gen_new_label		2497096	0					
ANR	2499380	ArgumentList			2497096	1					
ANR	2499381	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1087:24:19861:19904	2497096	1	True				
ANR	2499382	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499383	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2499384	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2499385	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499386	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499387	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499388	Identifier	cpu_R		2497096	0					
ANR	2499389	Identifier	RRR_R		2497096	1					
ANR	2499390	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499391	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499392	Identifier	cpu_R		2497096	0					
ANR	2499393	Identifier	RRR_T		2497096	1					
ANR	2499394	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , 0 , label )"	1089:24:19931:20021	2497096	2	True				
ANR	2499395	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , 0 , label )"		2497096	0					
ANR	2499396	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2499397	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2499398	ArgumentList	TCG_COND_GE		2497096	1					
ANR	2499399	Argument	TCG_COND_GE		2497096	0					
ANR	2499400	Identifier	TCG_COND_GE		2497096	0					
ANR	2499401	Argument	cpu_R [ RRR_R ]		2497096	1					
ANR	2499402	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499403	Identifier	cpu_R		2497096	0					
ANR	2499404	Identifier	RRR_R		2497096	1					
ANR	2499405	Argument	0		2497096	2					
ANR	2499406	PrimaryExpression	0		2497096	0					
ANR	2499407	Argument	label		2497096	3					
ANR	2499408	Identifier	label		2497096	0					
ANR	2499409	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1093:24:20048:20091	2497096	3	True				
ANR	2499410	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499411	Callee	tcg_gen_neg_i32		2497096	0					
ANR	2499412	Identifier	tcg_gen_neg_i32		2497096	0					
ANR	2499413	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499414	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499415	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499416	Identifier	cpu_R		2497096	0					
ANR	2499417	Identifier	RRR_R		2497096	1					
ANR	2499418	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499419	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499420	Identifier	cpu_R		2497096	0					
ANR	2499421	Identifier	RRR_T		2497096	1					
ANR	2499422	ExpressionStatement	gen_set_label ( label )	1095:24:20118:20138	2497096	4	True				
ANR	2499423	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2499424	Callee	gen_set_label		2497096	0					
ANR	2499425	Identifier	gen_set_label		2497096	0					
ANR	2499426	ArgumentList	label		2497096	1					
ANR	2499427	Argument	label		2497096	0					
ANR	2499428	Identifier	label		2497096	0					
ANR	2499429	BreakStatement	break ;	1099:20:20184:20189	2497096	5	True				
ANR	2499430	Label	default :	1103:16:20210:20217	2497096	6	True				
ANR	2499431	Identifier	default		2497096	0					
ANR	2499432	ExpressionStatement	RESERVED ( )	1105:20:20253:20263	2497096	7	True				
ANR	2499433	CallExpression	RESERVED ( )		2497096	0					
ANR	2499434	Callee	RESERVED		2497096	0					
ANR	2499435	Identifier	RESERVED		2497096	0					
ANR	2499436	ArgumentList			2497096	1					
ANR	2499437	BreakStatement	break ;	1107:20:20286:20291	2497096	8	True				
ANR	2499438	BreakStatement	break ;	1111:16:20329:20334	2497096	28	True				
ANR	2499439	Label	case 7 :	1115:12:20351:20357	2497096	29	True				
ANR	2499440	ExpressionStatement	RESERVED ( )	1117:16:20389:20399	2497096	30	True				
ANR	2499441	CallExpression	RESERVED ( )		2497096	0					
ANR	2499442	Callee	RESERVED		2497096	0					
ANR	2499443	Identifier	RESERVED		2497096	0					
ANR	2499444	ArgumentList			2497096	1					
ANR	2499445	BreakStatement	break ;	1119:16:20418:20423	2497096	31	True				
ANR	2499446	Label	case 8 :	1123:12:20440:20446	2497096	32	True				
ANR	2499447	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1125:16:20473:20515	2497096	33	True				
ANR	2499448	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2499449	Callee	gen_window_check3		2497096	0					
ANR	2499450	Identifier	gen_window_check3		2497096	0					
ANR	2499451	ArgumentList	dc		2497096	1					
ANR	2499452	Argument	dc		2497096	0					
ANR	2499453	Identifier	dc		2497096	0					
ANR	2499454	Argument	RRR_R		2497096	1					
ANR	2499455	Identifier	RRR_R		2497096	0					
ANR	2499456	Argument	RRR_S		2497096	2					
ANR	2499457	Identifier	RRR_S		2497096	0					
ANR	2499458	Argument	RRR_T		2497096	3					
ANR	2499459	Identifier	RRR_T		2497096	0					
ANR	2499460	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1127:16:20534:20591	2497096	34	True				
ANR	2499461	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499462	Callee	tcg_gen_add_i32		2497096	0					
ANR	2499463	Identifier	tcg_gen_add_i32		2497096	0					
ANR	2499464	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499465	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499466	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499467	Identifier	cpu_R		2497096	0					
ANR	2499468	Identifier	RRR_R		2497096	1					
ANR	2499469	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499470	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499471	Identifier	cpu_R		2497096	0					
ANR	2499472	Identifier	RRR_S		2497096	1					
ANR	2499473	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2499474	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499475	Identifier	cpu_R		2497096	0					
ANR	2499476	Identifier	RRR_T		2497096	1					
ANR	2499477	BreakStatement	break ;	1129:16:20610:20615	2497096	35	True				
ANR	2499478	Label	case 9 :	1133:12:20632:20638	2497096	36	True				
ANR	2499479	Label	case 10 :	1135:12:20662:20669	2497096	37	True				
ANR	2499480	Label	case 11 :	1137:12:20684:20691	2497096	38	True				
ANR	2499481	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1139:16:20710:20752	2497096	39	True				
ANR	2499482	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2499483	Callee	gen_window_check3		2497096	0					
ANR	2499484	Identifier	gen_window_check3		2497096	0					
ANR	2499485	ArgumentList	dc		2497096	1					
ANR	2499486	Argument	dc		2497096	0					
ANR	2499487	Identifier	dc		2497096	0					
ANR	2499488	Argument	RRR_R		2497096	1					
ANR	2499489	Identifier	RRR_R		2497096	0					
ANR	2499490	Argument	RRR_S		2497096	2					
ANR	2499491	Identifier	RRR_S		2497096	0					
ANR	2499492	Argument	RRR_T		2497096	3					
ANR	2499493	Identifier	RRR_T		2497096	0					
ANR	2499494	CompoundStatement		1141:20:20723:20756	2497096	40					
ANR	2499495	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1143:20:20794:20827	2497096	0	True				
ANR	2499496	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2499497	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2499498	Identifier	tmp		2497096	1					
ANR	2499499	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2499500	Identifier	tmp		2497096	0					
ANR	2499501	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2499502	Callee	tcg_temp_new_i32		2497096	0					
ANR	2499503	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2499504	ArgumentList			2497096	1					
ANR	2499505	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"	1145:20:20850:20894	2497096	1	True				
ANR	2499506	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"		2497096	0					
ANR	2499507	Callee	tcg_gen_shli_i32		2497096	0					
ANR	2499508	Identifier	tcg_gen_shli_i32		2497096	0					
ANR	2499509	ArgumentList	tmp		2497096	1					
ANR	2499510	Argument	tmp		2497096	0					
ANR	2499511	Identifier	tmp		2497096	0					
ANR	2499512	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499513	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499514	Identifier	cpu_R		2497096	0					
ANR	2499515	Identifier	RRR_S		2497096	1					
ANR	2499516	Argument	OP2 - 8		2497096	2					
ANR	2499517	AdditiveExpression	OP2 - 8		2497096	0		-			
ANR	2499518	Identifier	OP2		2497096	0					
ANR	2499519	PrimaryExpression	8		2497096	1					
ANR	2499520	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	1147:20:20917:20965	2497096	2	True				
ANR	2499521	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499522	Callee	tcg_gen_add_i32		2497096	0					
ANR	2499523	Identifier	tcg_gen_add_i32		2497096	0					
ANR	2499524	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499525	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499526	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499527	Identifier	cpu_R		2497096	0					
ANR	2499528	Identifier	RRR_R		2497096	1					
ANR	2499529	Argument	tmp		2497096	1					
ANR	2499530	Identifier	tmp		2497096	0					
ANR	2499531	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2499532	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499533	Identifier	cpu_R		2497096	0					
ANR	2499534	Identifier	RRR_T		2497096	1					
ANR	2499535	ExpressionStatement	tcg_temp_free ( tmp )	1149:20:20988:21006	2497096	3	True				
ANR	2499536	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2499537	Callee	tcg_temp_free		2497096	0					
ANR	2499538	Identifier	tcg_temp_free		2497096	0					
ANR	2499539	ArgumentList	tmp		2497096	1					
ANR	2499540	Argument	tmp		2497096	0					
ANR	2499541	Identifier	tmp		2497096	0					
ANR	2499542	BreakStatement	break ;	1153:16:21044:21049	2497096	41	True				
ANR	2499543	Label	case 12 :	1157:12:21066:21073	2497096	42	True				
ANR	2499544	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1159:16:21100:21142	2497096	43	True				
ANR	2499545	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2499546	Callee	gen_window_check3		2497096	0					
ANR	2499547	Identifier	gen_window_check3		2497096	0					
ANR	2499548	ArgumentList	dc		2497096	1					
ANR	2499549	Argument	dc		2497096	0					
ANR	2499550	Identifier	dc		2497096	0					
ANR	2499551	Argument	RRR_R		2497096	1					
ANR	2499552	Identifier	RRR_R		2497096	0					
ANR	2499553	Argument	RRR_S		2497096	2					
ANR	2499554	Identifier	RRR_S		2497096	0					
ANR	2499555	Argument	RRR_T		2497096	3					
ANR	2499556	Identifier	RRR_T		2497096	0					
ANR	2499557	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1161:16:21161:21218	2497096	44	True				
ANR	2499558	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499559	Callee	tcg_gen_sub_i32		2497096	0					
ANR	2499560	Identifier	tcg_gen_sub_i32		2497096	0					
ANR	2499561	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499562	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499563	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499564	Identifier	cpu_R		2497096	0					
ANR	2499565	Identifier	RRR_R		2497096	1					
ANR	2499566	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499567	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499568	Identifier	cpu_R		2497096	0					
ANR	2499569	Identifier	RRR_S		2497096	1					
ANR	2499570	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2499571	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499572	Identifier	cpu_R		2497096	0					
ANR	2499573	Identifier	RRR_T		2497096	1					
ANR	2499574	BreakStatement	break ;	1163:16:21237:21242	2497096	45	True				
ANR	2499575	Label	case 13 :	1167:12:21259:21266	2497096	46	True				
ANR	2499576	Label	case 14 :	1169:12:21290:21297	2497096	47	True				
ANR	2499577	Label	case 15 :	1171:12:21312:21319	2497096	48	True				
ANR	2499578	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1173:16:21338:21380	2497096	49	True				
ANR	2499579	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2499580	Callee	gen_window_check3		2497096	0					
ANR	2499581	Identifier	gen_window_check3		2497096	0					
ANR	2499582	ArgumentList	dc		2497096	1					
ANR	2499583	Argument	dc		2497096	0					
ANR	2499584	Identifier	dc		2497096	0					
ANR	2499585	Argument	RRR_R		2497096	1					
ANR	2499586	Identifier	RRR_R		2497096	0					
ANR	2499587	Argument	RRR_S		2497096	2					
ANR	2499588	Identifier	RRR_S		2497096	0					
ANR	2499589	Argument	RRR_T		2497096	3					
ANR	2499590	Identifier	RRR_T		2497096	0					
ANR	2499591	CompoundStatement		1175:20:21351:21384	2497096	50					
ANR	2499592	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1177:20:21422:21455	2497096	0	True				
ANR	2499593	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2499594	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2499595	Identifier	tmp		2497096	1					
ANR	2499596	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2499597	Identifier	tmp		2497096	0					
ANR	2499598	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2499599	Callee	tcg_temp_new_i32		2497096	0					
ANR	2499600	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2499601	ArgumentList			2497096	1					
ANR	2499602	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"	1179:20:21478:21523	2497096	1	True				
ANR	2499603	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"		2497096	0					
ANR	2499604	Callee	tcg_gen_shli_i32		2497096	0					
ANR	2499605	Identifier	tcg_gen_shli_i32		2497096	0					
ANR	2499606	ArgumentList	tmp		2497096	1					
ANR	2499607	Argument	tmp		2497096	0					
ANR	2499608	Identifier	tmp		2497096	0					
ANR	2499609	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499610	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499611	Identifier	cpu_R		2497096	0					
ANR	2499612	Identifier	RRR_S		2497096	1					
ANR	2499613	Argument	OP2 - 12		2497096	2					
ANR	2499614	AdditiveExpression	OP2 - 12		2497096	0		-			
ANR	2499615	Identifier	OP2		2497096	0					
ANR	2499616	PrimaryExpression	12		2497096	1					
ANR	2499617	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	1181:20:21546:21594	2497096	2	True				
ANR	2499618	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499619	Callee	tcg_gen_sub_i32		2497096	0					
ANR	2499620	Identifier	tcg_gen_sub_i32		2497096	0					
ANR	2499621	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499622	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499623	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499624	Identifier	cpu_R		2497096	0					
ANR	2499625	Identifier	RRR_R		2497096	1					
ANR	2499626	Argument	tmp		2497096	1					
ANR	2499627	Identifier	tmp		2497096	0					
ANR	2499628	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2499629	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499630	Identifier	cpu_R		2497096	0					
ANR	2499631	Identifier	RRR_T		2497096	1					
ANR	2499632	ExpressionStatement	tcg_temp_free ( tmp )	1183:20:21617:21635	2497096	3	True				
ANR	2499633	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2499634	Callee	tcg_temp_free		2497096	0					
ANR	2499635	Identifier	tcg_temp_free		2497096	0					
ANR	2499636	ArgumentList	tmp		2497096	1					
ANR	2499637	Argument	tmp		2497096	0					
ANR	2499638	Identifier	tmp		2497096	0					
ANR	2499639	BreakStatement	break ;	1187:16:21673:21678	2497096	51	True				
ANR	2499640	BreakStatement	break ;	1191:12:21708:21713	2497096	2	True				
ANR	2499641	Label	case 1 :	1195:8:21726:21732	2497096	3	True				
ANR	2499642	SwitchStatement	switch ( OP2 )		2497096	4					
ANR	2499643	Condition	OP2	1197:20:21764:21766	2497096	0	True				
ANR	2499644	Identifier	OP2		2497096	0					
ANR	2499645	CompoundStatement		1195:25:21698:21698	2497096	1					
ANR	2499646	Label	case 0 :	1199:12:21784:21790	2497096	0	True				
ANR	2499647	Label	case 1 :	1201:12:21814:21820	2497096	1	True				
ANR	2499648	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1203:16:21839:21874	2497096	2	True				
ANR	2499649	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2497096	0					
ANR	2499650	Callee	gen_window_check2		2497096	0					
ANR	2499651	Identifier	gen_window_check2		2497096	0					
ANR	2499652	ArgumentList	dc		2497096	1					
ANR	2499653	Argument	dc		2497096	0					
ANR	2499654	Identifier	dc		2497096	0					
ANR	2499655	Argument	RRR_R		2497096	1					
ANR	2499656	Identifier	RRR_R		2497096	0					
ANR	2499657	Argument	RRR_S		2497096	2					
ANR	2499658	Identifier	RRR_S		2497096	0					
ANR	2499659	ExpressionStatement	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"	1205:16:21893:21995	2497096	3	True				
ANR	2499660	CallExpression	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"		2497096	0					
ANR	2499661	Callee	tcg_gen_shli_i32		2497096	0					
ANR	2499662	Identifier	tcg_gen_shli_i32		2497096	0					
ANR	2499663	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499664	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499665	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499666	Identifier	cpu_R		2497096	0					
ANR	2499667	Identifier	RRR_R		2497096	1					
ANR	2499668	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2499669	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499670	Identifier	cpu_R		2497096	0					
ANR	2499671	Identifier	RRR_S		2497096	1					
ANR	2499672	Argument	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2497096	2					
ANR	2499673	AdditiveExpression	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2497096	0		-			
ANR	2499674	PrimaryExpression	32		2497096	0					
ANR	2499675	InclusiveOrExpression	RRR_T | ( ( OP2 & 1 ) << 4 )		2497096	1		|			
ANR	2499676	Identifier	RRR_T		2497096	0					
ANR	2499677	ShiftExpression	( OP2 & 1 ) << 4		2497096	1		<<			
ANR	2499678	BitAndExpression	OP2 & 1		2497096	0		&			
ANR	2499679	Identifier	OP2		2497096	0					
ANR	2499680	PrimaryExpression	1		2497096	1					
ANR	2499681	PrimaryExpression	4		2497096	1					
ANR	2499682	BreakStatement	break ;	1209:16:22014:22019	2497096	4	True				
ANR	2499683	Label	case 2 :	1213:12:22036:22042	2497096	5	True				
ANR	2499684	Label	case 3 :	1215:12:22066:22072	2497096	6	True				
ANR	2499685	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1217:16:22091:22126	2497096	7	True				
ANR	2499686	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2497096	0					
ANR	2499687	Callee	gen_window_check2		2497096	0					
ANR	2499688	Identifier	gen_window_check2		2497096	0					
ANR	2499689	ArgumentList	dc		2497096	1					
ANR	2499690	Argument	dc		2497096	0					
ANR	2499691	Identifier	dc		2497096	0					
ANR	2499692	Argument	RRR_R		2497096	1					
ANR	2499693	Identifier	RRR_R		2497096	0					
ANR	2499694	Argument	RRR_T		2497096	2					
ANR	2499695	Identifier	RRR_T		2497096	0					
ANR	2499696	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"	1219:16:22145:22240	2497096	8	True				
ANR	2499697	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"		2497096	0					
ANR	2499698	Callee	tcg_gen_sari_i32		2497096	0					
ANR	2499699	Identifier	tcg_gen_sari_i32		2497096	0					
ANR	2499700	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499701	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499702	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499703	Identifier	cpu_R		2497096	0					
ANR	2499704	Identifier	RRR_R		2497096	1					
ANR	2499705	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499706	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499707	Identifier	cpu_R		2497096	0					
ANR	2499708	Identifier	RRR_T		2497096	1					
ANR	2499709	Argument	RRR_S | ( ( OP2 & 1 ) << 4 )		2497096	2					
ANR	2499710	InclusiveOrExpression	RRR_S | ( ( OP2 & 1 ) << 4 )		2497096	0		|			
ANR	2499711	Identifier	RRR_S		2497096	0					
ANR	2499712	ShiftExpression	( OP2 & 1 ) << 4		2497096	1		<<			
ANR	2499713	BitAndExpression	OP2 & 1		2497096	0		&			
ANR	2499714	Identifier	OP2		2497096	0					
ANR	2499715	PrimaryExpression	1		2497096	1					
ANR	2499716	PrimaryExpression	4		2497096	1					
ANR	2499717	BreakStatement	break ;	1223:16:22259:22264	2497096	9	True				
ANR	2499718	Label	case 4 :	1227:12:22281:22287	2497096	10	True				
ANR	2499719	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1229:16:22315:22350	2497096	11	True				
ANR	2499720	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2497096	0					
ANR	2499721	Callee	gen_window_check2		2497096	0					
ANR	2499722	Identifier	gen_window_check2		2497096	0					
ANR	2499723	ArgumentList	dc		2497096	1					
ANR	2499724	Argument	dc		2497096	0					
ANR	2499725	Identifier	dc		2497096	0					
ANR	2499726	Argument	RRR_R		2497096	1					
ANR	2499727	Identifier	RRR_R		2497096	0					
ANR	2499728	Argument	RRR_T		2497096	2					
ANR	2499729	Identifier	RRR_T		2497096	0					
ANR	2499730	ExpressionStatement	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"	1231:16:22369:22420	2497096	12	True				
ANR	2499731	CallExpression	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"		2497096	0					
ANR	2499732	Callee	tcg_gen_shri_i32		2497096	0					
ANR	2499733	Identifier	tcg_gen_shri_i32		2497096	0					
ANR	2499734	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499735	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499736	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499737	Identifier	cpu_R		2497096	0					
ANR	2499738	Identifier	RRR_R		2497096	1					
ANR	2499739	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499740	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499741	Identifier	cpu_R		2497096	0					
ANR	2499742	Identifier	RRR_T		2497096	1					
ANR	2499743	Argument	RRR_S		2497096	2					
ANR	2499744	Identifier	RRR_S		2497096	0					
ANR	2499745	BreakStatement	break ;	1233:16:22439:22444	2497096	13	True				
ANR	2499746	Label	case 6 :	1237:12:22461:22467	2497096	14	True				
ANR	2499747	CompoundStatement		1239:20:22446:22479	2497096	15					
ANR	2499748	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1241:20:22517:22550	2497096	0	True				
ANR	2499749	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2499750	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2499751	Identifier	tmp		2497096	1					
ANR	2499752	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2499753	Identifier	tmp		2497096	0					
ANR	2499754	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2499755	Callee	tcg_temp_new_i32		2497096	0					
ANR	2499756	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2499757	ArgumentList			2497096	1					
ANR	2499758	IfStatement	if ( RSR_SR >= 64 )		2497096	1					
ANR	2499759	Condition	RSR_SR >= 64	1243:24:22577:22588	2497096	0	True				
ANR	2499760	RelationalExpression	RSR_SR >= 64		2497096	0		>=			
ANR	2499761	Identifier	RSR_SR		2497096	0					
ANR	2499762	PrimaryExpression	64		2497096	1					
ANR	2499763	CompoundStatement		1241:38:22520:22520	2497096	1					
ANR	2499764	ExpressionStatement	gen_check_privilege ( dc )	1245:24:22618:22641	2497096	0	True				
ANR	2499765	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2499766	Callee	gen_check_privilege		2497096	0					
ANR	2499767	Identifier	gen_check_privilege		2497096	0					
ANR	2499768	ArgumentList	dc		2497096	1					
ANR	2499769	Argument	dc		2497096	0					
ANR	2499770	Identifier	dc		2497096	0					
ANR	2499771	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1249:20:22687:22715	2497096	2	True				
ANR	2499772	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2499773	Callee	gen_window_check1		2497096	0					
ANR	2499774	Identifier	gen_window_check1		2497096	0					
ANR	2499775	ArgumentList	dc		2497096	1					
ANR	2499776	Argument	dc		2497096	0					
ANR	2499777	Identifier	dc		2497096	0					
ANR	2499778	Argument	RRR_T		2497096	1					
ANR	2499779	Identifier	RRR_T		2497096	0					
ANR	2499780	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"	1251:20:22738:22772	2497096	3	True				
ANR	2499781	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2499782	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2499783	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2499784	ArgumentList	tmp		2497096	1					
ANR	2499785	Argument	tmp		2497096	0					
ANR	2499786	Identifier	tmp		2497096	0					
ANR	2499787	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499788	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499789	Identifier	cpu_R		2497096	0					
ANR	2499790	Identifier	RRR_T		2497096	1					
ANR	2499791	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	1253:20:22795:22828	2497096	4	True				
ANR	2499792	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2497096	0					
ANR	2499793	Callee	gen_rsr		2497096	0					
ANR	2499794	Identifier	gen_rsr		2497096	0					
ANR	2499795	ArgumentList	dc		2497096	1					
ANR	2499796	Argument	dc		2497096	0					
ANR	2499797	Identifier	dc		2497096	0					
ANR	2499798	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499799	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499800	Identifier	cpu_R		2497096	0					
ANR	2499801	Identifier	RRR_T		2497096	1					
ANR	2499802	Argument	RSR_SR		2497096	2					
ANR	2499803	Identifier	RSR_SR		2497096	0					
ANR	2499804	ExpressionStatement	"gen_wsr ( dc , RSR_SR , tmp )"	1255:20:22851:22875	2497096	5	True				
ANR	2499805	CallExpression	"gen_wsr ( dc , RSR_SR , tmp )"		2497096	0					
ANR	2499806	Callee	gen_wsr		2497096	0					
ANR	2499807	Identifier	gen_wsr		2497096	0					
ANR	2499808	ArgumentList	dc		2497096	1					
ANR	2499809	Argument	dc		2497096	0					
ANR	2499810	Identifier	dc		2497096	0					
ANR	2499811	Argument	RSR_SR		2497096	1					
ANR	2499812	Identifier	RSR_SR		2497096	0					
ANR	2499813	Argument	tmp		2497096	2					
ANR	2499814	Identifier	tmp		2497096	0					
ANR	2499815	ExpressionStatement	tcg_temp_free ( tmp )	1257:20:22898:22916	2497096	6	True				
ANR	2499816	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2499817	Callee	tcg_temp_free		2497096	0					
ANR	2499818	Identifier	tcg_temp_free		2497096	0					
ANR	2499819	ArgumentList	tmp		2497096	1					
ANR	2499820	Argument	tmp		2497096	0					
ANR	2499821	Identifier	tmp		2497096	0					
ANR	2499822	IfStatement	if ( ! sregnames [ RSR_SR ] )		2497096	7					
ANR	2499823	Condition	! sregnames [ RSR_SR ]	1259:24:22943:22960	2497096	0	True				
ANR	2499824	UnaryOperationExpression	! sregnames [ RSR_SR ]		2497096	0					
ANR	2499825	UnaryOperator	!		2497096	0					
ANR	2499826	ArrayIndexing	sregnames [ RSR_SR ]		2497096	1					
ANR	2499827	Identifier	sregnames		2497096	0					
ANR	2499828	Identifier	RSR_SR		2497096	1					
ANR	2499829	CompoundStatement		1257:44:22892:22892	2497096	1					
ANR	2499830	ExpressionStatement	TBD ( )	1261:24:22990:22995	2497096	0	True				
ANR	2499831	CallExpression	TBD ( )		2497096	0					
ANR	2499832	Callee	TBD		2497096	0					
ANR	2499833	Identifier	TBD		2497096	0					
ANR	2499834	ArgumentList			2497096	1					
ANR	2499835	BreakStatement	break ;	1267:16:23056:23061	2497096	16	True				
ANR	2499836	Statement	define	1279:1:23222:23227	2497096	17	True				
ANR	2499837	Statement	gen_shift_reg	1279:8:23229:23241	2497096	18	True				
ANR	2499838	Statement	(	1279:21:23242:23242	2497096	19	True				
ANR	2499839	Statement	cmd	1279:22:23243:23245	2497096	20	True				
ANR	2499840	Statement	","	1279:25:23246:23246	2497096	21	True				
ANR	2499841	Statement	reg	1279:27:23248:23250	2497096	22	True				
ANR	2499842	Statement	)	1279:30:23251:23251	2497096	23	True				
ANR	2499843	DoStatement	do		2497096	24					
ANR	2499844	CompoundStatement		1283:20:23323:23353	2497096	0					
ANR	2499845	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	1281:20:23281:23314	2497096	0	True				
ANR	2499846	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		2497096	0					
ANR	2499847	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2499848	Identifier	tmp		2497096	1					
ANR	2499849	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2499850	Identifier	tmp		2497096	0					
ANR	2499851	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2499852	Callee	tcg_temp_new_i64		2497096	0					
ANR	2499853	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2499854	ArgumentList			2497096	1					
ANR	2499855	ExpressionStatement	"tcg_gen_extu_i32_i64 ( tmp , reg )"	1283:20:23339:23369	2497096	1	True				
ANR	2499856	CallExpression	"tcg_gen_extu_i32_i64 ( tmp , reg )"		2497096	0					
ANR	2499857	Callee	tcg_gen_extu_i32_i64		2497096	0					
ANR	2499858	Identifier	tcg_gen_extu_i32_i64		2497096	0					
ANR	2499859	ArgumentList	tmp		2497096	1					
ANR	2499860	Argument	tmp		2497096	0					
ANR	2499861	Identifier	tmp		2497096	0					
ANR	2499862	Argument	reg		2497096	1					
ANR	2499863	Identifier	reg		2497096	0					
ANR	2499864	IdentifierDeclStatement	"tcg_gen_ cmd _i64 ( v , v , tmp ) ;"	1285:20:23394:23424	2497096	2	True				
ANR	2499865	IdentifierDecl	"_i64 ( v , v , tmp )"		2497096	0					
ANR	2499866	IdentifierDeclType	tcg_gen_ cmd		2497096	0					
ANR	2499867	Identifier	_i64		2497096	1					
ANR	2499868	Expression	"v , v , tmp"		2497096	2					
ANR	2499869	Identifier	v		2497096	0					
ANR	2499870	Expression	"v , tmp"		2497096	1					
ANR	2499871	Identifier	v		2497096	0					
ANR	2499872	Identifier	tmp		2497096	1					
ANR	2499873	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"	1287:20:23449:23487	2497096	3	True				
ANR	2499874	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"		2497096	0					
ANR	2499875	Callee	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2499876	Identifier	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2499877	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499878	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499879	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499880	Identifier	cpu_R		2497096	0					
ANR	2499881	Identifier	RRR_R		2497096	1					
ANR	2499882	Argument	v		2497096	1					
ANR	2499883	Identifier	v		2497096	0					
ANR	2499884	ExpressionStatement	tcg_temp_free_i64 ( v )	1289:20:23512:23532	2497096	4	True				
ANR	2499885	CallExpression	tcg_temp_free_i64 ( v )		2497096	0					
ANR	2499886	Callee	tcg_temp_free_i64		2497096	0					
ANR	2499887	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2499888	ArgumentList	v		2497096	1					
ANR	2499889	Argument	v		2497096	0					
ANR	2499890	Identifier	v		2497096	0					
ANR	2499891	ExpressionStatement	tcg_temp_free_i64 ( tmp )	1291:20:23557:23579	2497096	5	True				
ANR	2499892	CallExpression	tcg_temp_free_i64 ( tmp )		2497096	0					
ANR	2499893	Callee	tcg_temp_free_i64		2497096	0					
ANR	2499894	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2499895	ArgumentList	tmp		2497096	1					
ANR	2499896	Argument	tmp		2497096	0					
ANR	2499897	Identifier	tmp		2497096	0					
ANR	2499898	Condition	0	1293:25:23609:23609	2497096	1	True				
ANR	2499899	PrimaryExpression	0		2497096	0					
ANR	2499900	Statement	gen_shift	1297:8:23623:23631	2497096	25	True				
ANR	2499901	Statement	(	1297:17:23632:23632	2497096	26	True				
ANR	2499902	Statement	cmd	1297:18:23633:23635	2497096	27	True				
ANR	2499903	Statement	)	1297:21:23636:23636	2497096	28	True				
ANR	2499904	Statement	gen_shift_reg	1297:23:23638:23650	2497096	29	True				
ANR	2499905	Statement	(	1297:36:23651:23651	2497096	30	True				
ANR	2499906	Statement	cmd	1297:37:23652:23654	2497096	31	True				
ANR	2499907	Statement	","	1297:40:23655:23655	2497096	32	True				
ANR	2499908	Statement	cpu_SR	1297:42:23657:23662	2497096	33	True				
ANR	2499909	Statement	[	1297:48:23663:23663	2497096	34	True				
ANR	2499910	Statement	SAR	1297:49:23664:23666	2497096	35	True				
ANR	2499911	Statement	]	1297:52:23667:23667	2497096	36	True				
ANR	2499912	Statement	)	1297:53:23668:23668	2497096	37	True				
ANR	2499913	Label	case 8 :	1301:12:23685:23691	2497096	38	True				
ANR	2499914	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1303:16:23718:23760	2497096	39	True				
ANR	2499915	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2499916	Callee	gen_window_check3		2497096	0					
ANR	2499917	Identifier	gen_window_check3		2497096	0					
ANR	2499918	ArgumentList	dc		2497096	1					
ANR	2499919	Argument	dc		2497096	0					
ANR	2499920	Identifier	dc		2497096	0					
ANR	2499921	Argument	RRR_R		2497096	1					
ANR	2499922	Identifier	RRR_R		2497096	0					
ANR	2499923	Argument	RRR_S		2497096	2					
ANR	2499924	Identifier	RRR_S		2497096	0					
ANR	2499925	Argument	RRR_T		2497096	3					
ANR	2499926	Identifier	RRR_T		2497096	0					
ANR	2499927	CompoundStatement		1305:20:23731:23762	2497096	40					
ANR	2499928	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1307:20:23802:23833	2497096	0	True				
ANR	2499929	IdentifierDecl	v = tcg_temp_new_i64 ( )		2497096	0					
ANR	2499930	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2499931	Identifier	v		2497096	1					
ANR	2499932	AssignmentExpression	v = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2499933	Identifier	v		2497096	0					
ANR	2499934	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2499935	Callee	tcg_temp_new_i64		2497096	0					
ANR	2499936	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2499937	ArgumentList			2497096	1					
ANR	2499938	ExpressionStatement	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	1309:20:23856:23909	2497096	1	True				
ANR	2499939	CallExpression	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2499940	Callee	tcg_gen_concat_i32_i64		2497096	0					
ANR	2499941	Identifier	tcg_gen_concat_i32_i64		2497096	0					
ANR	2499942	ArgumentList	v		2497096	1					
ANR	2499943	Argument	v		2497096	0					
ANR	2499944	Identifier	v		2497096	0					
ANR	2499945	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499946	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499947	Identifier	cpu_R		2497096	0					
ANR	2499948	Identifier	RRR_T		2497096	1					
ANR	2499949	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2499950	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2499951	Identifier	cpu_R		2497096	0					
ANR	2499952	Identifier	RRR_S		2497096	1					
ANR	2499953	ExpressionStatement	gen_shift ( shr )	1311:20:23932:23946	2497096	2	True				
ANR	2499954	CallExpression	gen_shift ( shr )		2497096	0					
ANR	2499955	Callee	gen_shift		2497096	0					
ANR	2499956	Identifier	gen_shift		2497096	0					
ANR	2499957	ArgumentList	shr		2497096	1					
ANR	2499958	Argument	shr		2497096	0					
ANR	2499959	Identifier	shr		2497096	0					
ANR	2499960	BreakStatement	break ;	1315:16:23984:23989	2497096	41	True				
ANR	2499961	Label	case 9 :	1319:12:24006:24012	2497096	42	True				
ANR	2499962	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1321:16:24039:24074	2497096	43	True				
ANR	2499963	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2497096	0					
ANR	2499964	Callee	gen_window_check2		2497096	0					
ANR	2499965	Identifier	gen_window_check2		2497096	0					
ANR	2499966	ArgumentList	dc		2497096	1					
ANR	2499967	Argument	dc		2497096	0					
ANR	2499968	Identifier	dc		2497096	0					
ANR	2499969	Argument	RRR_R		2497096	1					
ANR	2499970	Identifier	RRR_R		2497096	0					
ANR	2499971	Argument	RRR_T		2497096	2					
ANR	2499972	Identifier	RRR_T		2497096	0					
ANR	2499973	IfStatement	if ( dc -> sar_5bit )		2497096	44					
ANR	2499974	Condition	dc -> sar_5bit	1323:20:24097:24108	2497096	0	True				
ANR	2499975	PtrMemberAccess	dc -> sar_5bit		2497096	0					
ANR	2499976	Identifier	dc		2497096	0					
ANR	2499977	Identifier	sar_5bit		2497096	1					
ANR	2499978	CompoundStatement		1321:34:24040:24040	2497096	1					
ANR	2499979	ExpressionStatement	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	1325:20:24134:24190	2497096	0	True				
ANR	2499980	CallExpression	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2497096	0					
ANR	2499981	Callee	tcg_gen_shr_i32		2497096	0					
ANR	2499982	Identifier	tcg_gen_shr_i32		2497096	0					
ANR	2499983	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2499984	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2499985	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2499986	Identifier	cpu_R		2497096	0					
ANR	2499987	Identifier	RRR_R		2497096	1					
ANR	2499988	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2499989	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2499990	Identifier	cpu_R		2497096	0					
ANR	2499991	Identifier	RRR_T		2497096	1					
ANR	2499992	Argument	cpu_SR [ SAR ]		2497096	2					
ANR	2499993	ArrayIndexing	cpu_SR [ SAR ]		2497096	0					
ANR	2499994	Identifier	cpu_SR		2497096	0					
ANR	2499995	Identifier	SAR		2497096	1					
ANR	2499996	ElseStatement	else		2497096	0					
ANR	2499997	CompoundStatement		1327:20:24168:24199	2497096	0					
ANR	2499998	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1329:20:24239:24270	2497096	0	True				
ANR	2499999	IdentifierDecl	v = tcg_temp_new_i64 ( )		2497096	0					
ANR	2500000	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2500001	Identifier	v		2497096	1					
ANR	2500002	AssignmentExpression	v = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2500003	Identifier	v		2497096	0					
ANR	2500004	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2500005	Callee	tcg_temp_new_i64		2497096	0					
ANR	2500006	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2500007	ArgumentList			2497096	1					
ANR	2500008	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"	1331:20:24293:24330	2497096	1	True				
ANR	2500009	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500010	Callee	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500011	Identifier	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500012	ArgumentList	v		2497096	1					
ANR	2500013	Argument	v		2497096	0					
ANR	2500014	Identifier	v		2497096	0					
ANR	2500015	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500016	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500017	Identifier	cpu_R		2497096	0					
ANR	2500018	Identifier	RRR_T		2497096	1					
ANR	2500019	ExpressionStatement	gen_shift ( shr )	1333:20:24353:24367	2497096	2	True				
ANR	2500020	CallExpression	gen_shift ( shr )		2497096	0					
ANR	2500021	Callee	gen_shift		2497096	0					
ANR	2500022	Identifier	gen_shift		2497096	0					
ANR	2500023	ArgumentList	shr		2497096	1					
ANR	2500024	Argument	shr		2497096	0					
ANR	2500025	Identifier	shr		2497096	0					
ANR	2500026	BreakStatement	break ;	1337:16:24405:24410	2497096	45	True				
ANR	2500027	Label	case 10 :	1341:12:24427:24434	2497096	46	True				
ANR	2500028	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1343:16:24461:24496	2497096	47	True				
ANR	2500029	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2497096	0					
ANR	2500030	Callee	gen_window_check2		2497096	0					
ANR	2500031	Identifier	gen_window_check2		2497096	0					
ANR	2500032	ArgumentList	dc		2497096	1					
ANR	2500033	Argument	dc		2497096	0					
ANR	2500034	Identifier	dc		2497096	0					
ANR	2500035	Argument	RRR_R		2497096	1					
ANR	2500036	Identifier	RRR_R		2497096	0					
ANR	2500037	Argument	RRR_S		2497096	2					
ANR	2500038	Identifier	RRR_S		2497096	0					
ANR	2500039	IfStatement	if ( dc -> sar_m32_5bit )		2497096	48					
ANR	2500040	Condition	dc -> sar_m32_5bit	1345:20:24519:24534	2497096	0	True				
ANR	2500041	PtrMemberAccess	dc -> sar_m32_5bit		2497096	0					
ANR	2500042	Identifier	dc		2497096	0					
ANR	2500043	Identifier	sar_m32_5bit		2497096	1					
ANR	2500044	CompoundStatement		1343:38:24466:24466	2497096	1					
ANR	2500045	ExpressionStatement	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"	1347:20:24560:24616	2497096	0	True				
ANR	2500046	CallExpression	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"		2497096	0					
ANR	2500047	Callee	tcg_gen_shl_i32		2497096	0					
ANR	2500048	Identifier	tcg_gen_shl_i32		2497096	0					
ANR	2500049	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500050	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500051	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500052	Identifier	cpu_R		2497096	0					
ANR	2500053	Identifier	RRR_R		2497096	1					
ANR	2500054	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500055	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500056	Identifier	cpu_R		2497096	0					
ANR	2500057	Identifier	RRR_S		2497096	1					
ANR	2500058	Argument	dc -> sar_m32		2497096	2					
ANR	2500059	PtrMemberAccess	dc -> sar_m32		2497096	0					
ANR	2500060	Identifier	dc		2497096	0					
ANR	2500061	Identifier	sar_m32		2497096	1					
ANR	2500062	ElseStatement	else		2497096	0					
ANR	2500063	CompoundStatement		1351:20:24648:24678	2497096	0					
ANR	2500064	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1351:20:24665:24696	2497096	0	True				
ANR	2500065	IdentifierDecl	v = tcg_temp_new_i64 ( )		2497096	0					
ANR	2500066	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2500067	Identifier	v		2497096	1					
ANR	2500068	AssignmentExpression	v = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2500069	Identifier	v		2497096	0					
ANR	2500070	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2500071	Callee	tcg_temp_new_i64		2497096	0					
ANR	2500072	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2500073	ArgumentList			2497096	1					
ANR	2500074	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( 32 ) ;	1353:20:24719:24749	2497096	1	True				
ANR	2500075	IdentifierDecl	s = tcg_const_i32 ( 32 )		2497096	0					
ANR	2500076	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500077	Identifier	s		2497096	1					
ANR	2500078	AssignmentExpression	s = tcg_const_i32 ( 32 )		2497096	2		=			
ANR	2500079	Identifier	s		2497096	0					
ANR	2500080	CallExpression	tcg_const_i32 ( 32 )		2497096	1					
ANR	2500081	Callee	tcg_const_i32		2497096	0					
ANR	2500082	Identifier	tcg_const_i32		2497096	0					
ANR	2500083	ArgumentList	32		2497096	1					
ANR	2500084	Argument	32		2497096	0					
ANR	2500085	PrimaryExpression	32		2497096	0					
ANR	2500086	ExpressionStatement	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"	1355:20:24772:24806	2497096	2	True				
ANR	2500087	CallExpression	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"		2497096	0					
ANR	2500088	Callee	tcg_gen_sub_i32		2497096	0					
ANR	2500089	Identifier	tcg_gen_sub_i32		2497096	0					
ANR	2500090	ArgumentList	s		2497096	1					
ANR	2500091	Argument	s		2497096	0					
ANR	2500092	Identifier	s		2497096	0					
ANR	2500093	Argument	s		2497096	1					
ANR	2500094	Identifier	s		2497096	0					
ANR	2500095	Argument	cpu_SR [ SAR ]		2497096	2					
ANR	2500096	ArrayIndexing	cpu_SR [ SAR ]		2497096	0					
ANR	2500097	Identifier	cpu_SR		2497096	0					
ANR	2500098	Identifier	SAR		2497096	1					
ANR	2500099	ExpressionStatement	"tcg_gen_andi_i32 ( s , s , 0x3f )"	1357:20:24829:24857	2497096	3	True				
ANR	2500100	CallExpression	"tcg_gen_andi_i32 ( s , s , 0x3f )"		2497096	0					
ANR	2500101	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2500102	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2500103	ArgumentList	s		2497096	1					
ANR	2500104	Argument	s		2497096	0					
ANR	2500105	Identifier	s		2497096	0					
ANR	2500106	Argument	s		2497096	1					
ANR	2500107	Identifier	s		2497096	0					
ANR	2500108	Argument	0x3f		2497096	2					
ANR	2500109	PrimaryExpression	0x3f		2497096	0					
ANR	2500110	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"	1359:20:24880:24917	2497096	4	True				
ANR	2500111	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2500112	Callee	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500113	Identifier	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500114	ArgumentList	v		2497096	1					
ANR	2500115	Argument	v		2497096	0					
ANR	2500116	Identifier	v		2497096	0					
ANR	2500117	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500118	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500119	Identifier	cpu_R		2497096	0					
ANR	2500120	Identifier	RRR_S		2497096	1					
ANR	2500121	ExpressionStatement	"gen_shift_reg ( shl , s )"	1361:20:24940:24961	2497096	5	True				
ANR	2500122	CallExpression	"gen_shift_reg ( shl , s )"		2497096	0					
ANR	2500123	Callee	gen_shift_reg		2497096	0					
ANR	2500124	Identifier	gen_shift_reg		2497096	0					
ANR	2500125	ArgumentList	shl		2497096	1					
ANR	2500126	Argument	shl		2497096	0					
ANR	2500127	Identifier	shl		2497096	0					
ANR	2500128	Argument	s		2497096	1					
ANR	2500129	Identifier	s		2497096	0					
ANR	2500130	ExpressionStatement	tcg_temp_free ( s )	1363:20:24984:25000	2497096	6	True				
ANR	2500131	CallExpression	tcg_temp_free ( s )		2497096	0					
ANR	2500132	Callee	tcg_temp_free		2497096	0					
ANR	2500133	Identifier	tcg_temp_free		2497096	0					
ANR	2500134	ArgumentList	s		2497096	1					
ANR	2500135	Argument	s		2497096	0					
ANR	2500136	Identifier	s		2497096	0					
ANR	2500137	BreakStatement	break ;	1367:16:25038:25043	2497096	49	True				
ANR	2500138	Label	case 11 :	1371:12:25060:25067	2497096	50	True				
ANR	2500139	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1373:16:25094:25129	2497096	51	True				
ANR	2500140	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2497096	0					
ANR	2500141	Callee	gen_window_check2		2497096	0					
ANR	2500142	Identifier	gen_window_check2		2497096	0					
ANR	2500143	ArgumentList	dc		2497096	1					
ANR	2500144	Argument	dc		2497096	0					
ANR	2500145	Identifier	dc		2497096	0					
ANR	2500146	Argument	RRR_R		2497096	1					
ANR	2500147	Identifier	RRR_R		2497096	0					
ANR	2500148	Argument	RRR_T		2497096	2					
ANR	2500149	Identifier	RRR_T		2497096	0					
ANR	2500150	IfStatement	if ( dc -> sar_5bit )		2497096	52					
ANR	2500151	Condition	dc -> sar_5bit	1375:20:25152:25163	2497096	0	True				
ANR	2500152	PtrMemberAccess	dc -> sar_5bit		2497096	0					
ANR	2500153	Identifier	dc		2497096	0					
ANR	2500154	Identifier	sar_5bit		2497096	1					
ANR	2500155	CompoundStatement		1373:34:25095:25095	2497096	1					
ANR	2500156	ExpressionStatement	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	1377:20:25189:25245	2497096	0	True				
ANR	2500157	CallExpression	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2497096	0					
ANR	2500158	Callee	tcg_gen_sar_i32		2497096	0					
ANR	2500159	Identifier	tcg_gen_sar_i32		2497096	0					
ANR	2500160	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500161	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500162	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500163	Identifier	cpu_R		2497096	0					
ANR	2500164	Identifier	RRR_R		2497096	1					
ANR	2500165	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500166	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500167	Identifier	cpu_R		2497096	0					
ANR	2500168	Identifier	RRR_T		2497096	1					
ANR	2500169	Argument	cpu_SR [ SAR ]		2497096	2					
ANR	2500170	ArrayIndexing	cpu_SR [ SAR ]		2497096	0					
ANR	2500171	Identifier	cpu_SR		2497096	0					
ANR	2500172	Identifier	SAR		2497096	1					
ANR	2500173	ElseStatement	else		2497096	0					
ANR	2500174	CompoundStatement		1379:20:25223:25254	2497096	0					
ANR	2500175	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1381:20:25294:25325	2497096	0	True				
ANR	2500176	IdentifierDecl	v = tcg_temp_new_i64 ( )		2497096	0					
ANR	2500177	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2500178	Identifier	v		2497096	1					
ANR	2500179	AssignmentExpression	v = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2500180	Identifier	v		2497096	0					
ANR	2500181	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2500182	Callee	tcg_temp_new_i64		2497096	0					
ANR	2500183	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2500184	ArgumentList			2497096	1					
ANR	2500185	ExpressionStatement	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"	1383:20:25348:25384	2497096	1	True				
ANR	2500186	CallExpression	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500187	Callee	tcg_gen_ext_i32_i64		2497096	0					
ANR	2500188	Identifier	tcg_gen_ext_i32_i64		2497096	0					
ANR	2500189	ArgumentList	v		2497096	1					
ANR	2500190	Argument	v		2497096	0					
ANR	2500191	Identifier	v		2497096	0					
ANR	2500192	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500193	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500194	Identifier	cpu_R		2497096	0					
ANR	2500195	Identifier	RRR_T		2497096	1					
ANR	2500196	ExpressionStatement	gen_shift ( sar )	1385:20:25407:25421	2497096	2	True				
ANR	2500197	CallExpression	gen_shift ( sar )		2497096	0					
ANR	2500198	Callee	gen_shift		2497096	0					
ANR	2500199	Identifier	gen_shift		2497096	0					
ANR	2500200	ArgumentList	sar		2497096	1					
ANR	2500201	Argument	sar		2497096	0					
ANR	2500202	Identifier	sar		2497096	0					
ANR	2500203	BreakStatement	break ;	1389:16:25459:25464	2497096	53	True				
ANR	2500204	Statement	undef	1391:1:25468:25472	2497096	54	True				
ANR	2500205	Statement	gen_shift	1391:7:25474:25482	2497096	55	True				
ANR	2500206	Statement	undef	1393:1:25486:25490	2497096	56	True				
ANR	2500207	Statement	gen_shift_reg	1393:7:25492:25504	2497096	57	True				
ANR	2500208	Label	case 12 :	1397:12:25521:25528	2497096	58	True				
ANR	2500209	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	1399:16:25558:25595	2497096	59	True				
ANR	2500210	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2497096	0					
ANR	2500211	Callee	HAS_OPTION		2497096	0					
ANR	2500212	Identifier	HAS_OPTION		2497096	0					
ANR	2500213	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2497096	1					
ANR	2500214	Argument	XTENSA_OPTION_16_BIT_IMUL		2497096	0					
ANR	2500215	Identifier	XTENSA_OPTION_16_BIT_IMUL		2497096	0					
ANR	2500216	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1401:16:25614:25656	2497096	60	True				
ANR	2500217	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500218	Callee	gen_window_check3		2497096	0					
ANR	2500219	Identifier	gen_window_check3		2497096	0					
ANR	2500220	ArgumentList	dc		2497096	1					
ANR	2500221	Argument	dc		2497096	0					
ANR	2500222	Identifier	dc		2497096	0					
ANR	2500223	Argument	RRR_R		2497096	1					
ANR	2500224	Identifier	RRR_R		2497096	0					
ANR	2500225	Argument	RRR_S		2497096	2					
ANR	2500226	Identifier	RRR_S		2497096	0					
ANR	2500227	Argument	RRR_T		2497096	3					
ANR	2500228	Identifier	RRR_T		2497096	0					
ANR	2500229	CompoundStatement		1405:20:25682:25714	2497096	61					
ANR	2500230	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	1405:20:25698:25730	2497096	0	True				
ANR	2500231	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2500232	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500233	Identifier	v1		2497096	1					
ANR	2500234	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2500235	Identifier	v1		2497096	0					
ANR	2500236	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2500237	Callee	tcg_temp_new_i32		2497096	0					
ANR	2500238	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2500239	ArgumentList			2497096	1					
ANR	2500240	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	1407:20:25753:25785	2497096	1	True				
ANR	2500241	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2500242	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500243	Identifier	v2		2497096	1					
ANR	2500244	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2500245	Identifier	v2		2497096	0					
ANR	2500246	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2500247	Callee	tcg_temp_new_i32		2497096	0					
ANR	2500248	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2500249	ArgumentList			2497096	1					
ANR	2500250	ExpressionStatement	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"	1409:20:25808:25844	2497096	2	True				
ANR	2500251	CallExpression	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2500252	Callee	tcg_gen_ext16u_i32		2497096	0					
ANR	2500253	Identifier	tcg_gen_ext16u_i32		2497096	0					
ANR	2500254	ArgumentList	v1		2497096	1					
ANR	2500255	Argument	v1		2497096	0					
ANR	2500256	Identifier	v1		2497096	0					
ANR	2500257	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500258	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500259	Identifier	cpu_R		2497096	0					
ANR	2500260	Identifier	RRR_S		2497096	1					
ANR	2500261	ExpressionStatement	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"	1411:20:25867:25903	2497096	3	True				
ANR	2500262	CallExpression	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500263	Callee	tcg_gen_ext16u_i32		2497096	0					
ANR	2500264	Identifier	tcg_gen_ext16u_i32		2497096	0					
ANR	2500265	ArgumentList	v2		2497096	1					
ANR	2500266	Argument	v2		2497096	0					
ANR	2500267	Identifier	v2		2497096	0					
ANR	2500268	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500269	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500270	Identifier	cpu_R		2497096	0					
ANR	2500271	Identifier	RRR_T		2497096	1					
ANR	2500272	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	1413:20:25926:25963	2497096	4	True				
ANR	2500273	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2497096	0					
ANR	2500274	Callee	tcg_gen_mul_i32		2497096	0					
ANR	2500275	Identifier	tcg_gen_mul_i32		2497096	0					
ANR	2500276	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500277	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500278	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500279	Identifier	cpu_R		2497096	0					
ANR	2500280	Identifier	RRR_R		2497096	1					
ANR	2500281	Argument	v1		2497096	1					
ANR	2500282	Identifier	v1		2497096	0					
ANR	2500283	Argument	v2		2497096	2					
ANR	2500284	Identifier	v2		2497096	0					
ANR	2500285	ExpressionStatement	tcg_temp_free ( v2 )	1415:20:25986:26003	2497096	5	True				
ANR	2500286	CallExpression	tcg_temp_free ( v2 )		2497096	0					
ANR	2500287	Callee	tcg_temp_free		2497096	0					
ANR	2500288	Identifier	tcg_temp_free		2497096	0					
ANR	2500289	ArgumentList	v2		2497096	1					
ANR	2500290	Argument	v2		2497096	0					
ANR	2500291	Identifier	v2		2497096	0					
ANR	2500292	ExpressionStatement	tcg_temp_free ( v1 )	1417:20:26026:26043	2497096	6	True				
ANR	2500293	CallExpression	tcg_temp_free ( v1 )		2497096	0					
ANR	2500294	Callee	tcg_temp_free		2497096	0					
ANR	2500295	Identifier	tcg_temp_free		2497096	0					
ANR	2500296	ArgumentList	v1		2497096	1					
ANR	2500297	Argument	v1		2497096	0					
ANR	2500298	Identifier	v1		2497096	0					
ANR	2500299	BreakStatement	break ;	1421:16:26081:26086	2497096	62	True				
ANR	2500300	Label	case 13 :	1425:12:26103:26110	2497096	63	True				
ANR	2500301	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	1427:16:26140:26177	2497096	64	True				
ANR	2500302	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2497096	0					
ANR	2500303	Callee	HAS_OPTION		2497096	0					
ANR	2500304	Identifier	HAS_OPTION		2497096	0					
ANR	2500305	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2497096	1					
ANR	2500306	Argument	XTENSA_OPTION_16_BIT_IMUL		2497096	0					
ANR	2500307	Identifier	XTENSA_OPTION_16_BIT_IMUL		2497096	0					
ANR	2500308	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1429:16:26196:26238	2497096	65	True				
ANR	2500309	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500310	Callee	gen_window_check3		2497096	0					
ANR	2500311	Identifier	gen_window_check3		2497096	0					
ANR	2500312	ArgumentList	dc		2497096	1					
ANR	2500313	Argument	dc		2497096	0					
ANR	2500314	Identifier	dc		2497096	0					
ANR	2500315	Argument	RRR_R		2497096	1					
ANR	2500316	Identifier	RRR_R		2497096	0					
ANR	2500317	Argument	RRR_S		2497096	2					
ANR	2500318	Identifier	RRR_S		2497096	0					
ANR	2500319	Argument	RRR_T		2497096	3					
ANR	2500320	Identifier	RRR_T		2497096	0					
ANR	2500321	CompoundStatement		1433:20:26264:26296	2497096	66					
ANR	2500322	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	1433:20:26280:26312	2497096	0	True				
ANR	2500323	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2500324	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500325	Identifier	v1		2497096	1					
ANR	2500326	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2500327	Identifier	v1		2497096	0					
ANR	2500328	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2500329	Callee	tcg_temp_new_i32		2497096	0					
ANR	2500330	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2500331	ArgumentList			2497096	1					
ANR	2500332	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	1435:20:26335:26367	2497096	1	True				
ANR	2500333	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2500334	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500335	Identifier	v2		2497096	1					
ANR	2500336	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2500337	Identifier	v2		2497096	0					
ANR	2500338	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2500339	Callee	tcg_temp_new_i32		2497096	0					
ANR	2500340	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2500341	ArgumentList			2497096	1					
ANR	2500342	ExpressionStatement	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"	1437:20:26390:26426	2497096	2	True				
ANR	2500343	CallExpression	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2500344	Callee	tcg_gen_ext16s_i32		2497096	0					
ANR	2500345	Identifier	tcg_gen_ext16s_i32		2497096	0					
ANR	2500346	ArgumentList	v1		2497096	1					
ANR	2500347	Argument	v1		2497096	0					
ANR	2500348	Identifier	v1		2497096	0					
ANR	2500349	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500350	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500351	Identifier	cpu_R		2497096	0					
ANR	2500352	Identifier	RRR_S		2497096	1					
ANR	2500353	ExpressionStatement	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"	1439:20:26449:26485	2497096	3	True				
ANR	2500354	CallExpression	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500355	Callee	tcg_gen_ext16s_i32		2497096	0					
ANR	2500356	Identifier	tcg_gen_ext16s_i32		2497096	0					
ANR	2500357	ArgumentList	v2		2497096	1					
ANR	2500358	Argument	v2		2497096	0					
ANR	2500359	Identifier	v2		2497096	0					
ANR	2500360	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500361	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500362	Identifier	cpu_R		2497096	0					
ANR	2500363	Identifier	RRR_T		2497096	1					
ANR	2500364	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	1441:20:26508:26545	2497096	4	True				
ANR	2500365	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2497096	0					
ANR	2500366	Callee	tcg_gen_mul_i32		2497096	0					
ANR	2500367	Identifier	tcg_gen_mul_i32		2497096	0					
ANR	2500368	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500369	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500370	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500371	Identifier	cpu_R		2497096	0					
ANR	2500372	Identifier	RRR_R		2497096	1					
ANR	2500373	Argument	v1		2497096	1					
ANR	2500374	Identifier	v1		2497096	0					
ANR	2500375	Argument	v2		2497096	2					
ANR	2500376	Identifier	v2		2497096	0					
ANR	2500377	ExpressionStatement	tcg_temp_free ( v2 )	1443:20:26568:26585	2497096	5	True				
ANR	2500378	CallExpression	tcg_temp_free ( v2 )		2497096	0					
ANR	2500379	Callee	tcg_temp_free		2497096	0					
ANR	2500380	Identifier	tcg_temp_free		2497096	0					
ANR	2500381	ArgumentList	v2		2497096	1					
ANR	2500382	Argument	v2		2497096	0					
ANR	2500383	Identifier	v2		2497096	0					
ANR	2500384	ExpressionStatement	tcg_temp_free ( v1 )	1445:20:26608:26625	2497096	6	True				
ANR	2500385	CallExpression	tcg_temp_free ( v1 )		2497096	0					
ANR	2500386	Callee	tcg_temp_free		2497096	0					
ANR	2500387	Identifier	tcg_temp_free		2497096	0					
ANR	2500388	ArgumentList	v1		2497096	1					
ANR	2500389	Argument	v1		2497096	0					
ANR	2500390	Identifier	v1		2497096	0					
ANR	2500391	BreakStatement	break ;	1449:16:26663:26668	2497096	67	True				
ANR	2500392	Label	default :	1453:12:26685:26692	2497096	68	True				
ANR	2500393	Identifier	default		2497096	0					
ANR	2500394	ExpressionStatement	RESERVED ( )	1455:16:26724:26734	2497096	69	True				
ANR	2500395	CallExpression	RESERVED ( )		2497096	0					
ANR	2500396	Callee	RESERVED		2497096	0					
ANR	2500397	Identifier	RESERVED		2497096	0					
ANR	2500398	ArgumentList			2497096	1					
ANR	2500399	BreakStatement	break ;	1457:16:26753:26758	2497096	70	True				
ANR	2500400	BreakStatement	break ;	1461:12:26788:26793	2497096	5	True				
ANR	2500401	Label	case 2 :	1465:8:26806:26812	2497096	6	True				
ANR	2500402	IfStatement	if ( OP2 >= 8 )		2497096	7					
ANR	2500403	Condition	OP2 >= 8	1467:16:26840:26847	2497096	0	True				
ANR	2500404	RelationalExpression	OP2 >= 8		2497096	0		>=			
ANR	2500405	Identifier	OP2		2497096	0					
ANR	2500406	PrimaryExpression	8		2497096	1					
ANR	2500407	CompoundStatement		1465:26:26779:26779	2497096	1					
ANR	2500408	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1469:16:26869:26911	2497096	0	True				
ANR	2500409	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500410	Callee	gen_window_check3		2497096	0					
ANR	2500411	Identifier	gen_window_check3		2497096	0					
ANR	2500412	ArgumentList	dc		2497096	1					
ANR	2500413	Argument	dc		2497096	0					
ANR	2500414	Identifier	dc		2497096	0					
ANR	2500415	Argument	RRR_R		2497096	1					
ANR	2500416	Identifier	RRR_R		2497096	0					
ANR	2500417	Argument	RRR_S		2497096	2					
ANR	2500418	Identifier	RRR_S		2497096	0					
ANR	2500419	Argument	RRR_T		2497096	3					
ANR	2500420	Identifier	RRR_T		2497096	0					
ANR	2500421	IfStatement	if ( OP2 >= 12 )		2497096	8					
ANR	2500422	Condition	OP2 >= 12	1475:16:26947:26955	2497096	0	True				
ANR	2500423	RelationalExpression	OP2 >= 12		2497096	0		>=			
ANR	2500424	Identifier	OP2		2497096	0					
ANR	2500425	PrimaryExpression	12		2497096	1					
ANR	2500426	CompoundStatement		1477:16:26962:26989	2497096	1					
ANR	2500427	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IDIV )	1477:16:26977:27014	2497096	0	True				
ANR	2500428	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IDIV )		2497096	0					
ANR	2500429	Callee	HAS_OPTION		2497096	0					
ANR	2500430	Identifier	HAS_OPTION		2497096	0					
ANR	2500431	ArgumentList	XTENSA_OPTION_32_BIT_IDIV		2497096	1					
ANR	2500432	Argument	XTENSA_OPTION_32_BIT_IDIV		2497096	0					
ANR	2500433	Identifier	XTENSA_OPTION_32_BIT_IDIV		2497096	0					
ANR	2500434	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1479:16:27033:27060	2497096	1	True				
ANR	2500435	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2500436	IdentifierDeclType	int		2497096	0					
ANR	2500437	Identifier	label		2497096	1					
ANR	2500438	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2500439	Identifier	label		2497096	0					
ANR	2500440	CallExpression	gen_new_label ( )		2497096	1					
ANR	2500441	Callee	gen_new_label		2497096	0					
ANR	2500442	Identifier	gen_new_label		2497096	0					
ANR	2500443	ArgumentList			2497096	1					
ANR	2500444	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0 , label )"	1481:16:27079:27135	2497096	2	True				
ANR	2500445	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0 , label )"		2497096	0					
ANR	2500446	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2500447	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2500448	ArgumentList	TCG_COND_NE		2497096	1					
ANR	2500449	Argument	TCG_COND_NE		2497096	0					
ANR	2500450	Identifier	TCG_COND_NE		2497096	0					
ANR	2500451	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500452	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500453	Identifier	cpu_R		2497096	0					
ANR	2500454	Identifier	RRR_T		2497096	1					
ANR	2500455	Argument	0		2497096	2					
ANR	2500456	PrimaryExpression	0		2497096	0					
ANR	2500457	Argument	label		2497096	3					
ANR	2500458	Identifier	label		2497096	0					
ANR	2500459	ExpressionStatement	"gen_exception_cause ( dc , INTEGER_DIVIDE_BY_ZERO_CAUSE )"	1483:16:27154:27207	2497096	3	True				
ANR	2500460	CallExpression	"gen_exception_cause ( dc , INTEGER_DIVIDE_BY_ZERO_CAUSE )"		2497096	0					
ANR	2500461	Callee	gen_exception_cause		2497096	0					
ANR	2500462	Identifier	gen_exception_cause		2497096	0					
ANR	2500463	ArgumentList	dc		2497096	1					
ANR	2500464	Argument	dc		2497096	0					
ANR	2500465	Identifier	dc		2497096	0					
ANR	2500466	Argument	INTEGER_DIVIDE_BY_ZERO_CAUSE		2497096	1					
ANR	2500467	Identifier	INTEGER_DIVIDE_BY_ZERO_CAUSE		2497096	0					
ANR	2500468	ExpressionStatement	gen_set_label ( label )	1485:16:27226:27246	2497096	4	True				
ANR	2500469	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2500470	Callee	gen_set_label		2497096	0					
ANR	2500471	Identifier	gen_set_label		2497096	0					
ANR	2500472	ArgumentList	label		2497096	1					
ANR	2500473	Argument	label		2497096	0					
ANR	2500474	Identifier	label		2497096	0					
ANR	2500475	SwitchStatement	switch ( OP2 )		2497096	9					
ANR	2500476	Condition	OP2	1491:20:27286:27288	2497096	0	True				
ANR	2500477	Identifier	OP2		2497096	0					
ANR	2500478	CompoundStatement		1489:25:27220:27220	2497096	1					
ANR	2500479	Statement	define	1493:1:27295:27300	2497096	0	True				
ANR	2500480	Statement	BOOLEAN_LOGIC	1493:8:27302:27314	2497096	1	True				
ANR	2500481	Statement	(	1493:21:27315:27315	2497096	2	True				
ANR	2500482	Statement	fn	1493:22:27316:27317	2497096	3	True				
ANR	2500483	Statement	","	1493:24:27318:27318	2497096	4	True				
ANR	2500484	Statement	r	1493:26:27320:27320	2497096	5	True				
ANR	2500485	Statement	","	1493:27:27321:27321	2497096	6	True				
ANR	2500486	Statement	s	1493:29:27323:27323	2497096	7	True				
ANR	2500487	Statement	","	1493:30:27324:27324	2497096	8	True				
ANR	2500488	Statement	t	1493:32:27326:27326	2497096	9	True				
ANR	2500489	Statement	)	1493:33:27327:27327	2497096	10	True				
ANR	2500490	DoStatement	do		2497096	11					
ANR	2500491	CompoundStatement		1507:20:27628:27664	2497096	0					
ANR	2500492	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1497:20:27376:27409	2497096	0	True				
ANR	2500493	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2497096	0					
ANR	2500494	Callee	HAS_OPTION		2497096	0					
ANR	2500495	Identifier	HAS_OPTION		2497096	0					
ANR	2500496	ArgumentList	XTENSA_OPTION_BOOLEAN		2497096	1					
ANR	2500497	Argument	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2500498	Identifier	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2500499	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	1499:20:27434:27468	2497096	1	True				
ANR	2500500	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2500501	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500502	Identifier	tmp1		2497096	1					
ANR	2500503	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2500504	Identifier	tmp1		2497096	0					
ANR	2500505	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2500506	Callee	tcg_temp_new_i32		2497096	0					
ANR	2500507	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2500508	ArgumentList			2497096	1					
ANR	2500509	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	1501:20:27493:27527	2497096	2	True				
ANR	2500510	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2500511	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2500512	Identifier	tmp2		2497096	1					
ANR	2500513	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2500514	Identifier	tmp2		2497096	0					
ANR	2500515	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2500516	Callee	tcg_temp_new_i32		2497096	0					
ANR	2500517	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2500518	ArgumentList			2497096	1					
ANR	2500519	ExpressionStatement	"tcg_gen_shri_i32 ( tmp1 , cpu_SR [ BR ] , s )"	1505:20:27575:27612	2497096	3	True				
ANR	2500520	CallExpression	"tcg_gen_shri_i32 ( tmp1 , cpu_SR [ BR ] , s )"		2497096	0					
ANR	2500521	Callee	tcg_gen_shri_i32		2497096	0					
ANR	2500522	Identifier	tcg_gen_shri_i32		2497096	0					
ANR	2500523	ArgumentList	tmp1		2497096	1					
ANR	2500524	Argument	tmp1		2497096	0					
ANR	2500525	Identifier	tmp1		2497096	0					
ANR	2500526	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2500527	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2500528	Identifier	cpu_SR		2497096	0					
ANR	2500529	Identifier	BR		2497096	1					
ANR	2500530	Argument	s		2497096	2					
ANR	2500531	Identifier	s		2497096	0					
ANR	2500532	ExpressionStatement	"tcg_gen_shri_i32 ( tmp2 , cpu_SR [ BR ] , t )"	1507:20:27637:27674	2497096	4	True				
ANR	2500533	CallExpression	"tcg_gen_shri_i32 ( tmp2 , cpu_SR [ BR ] , t )"		2497096	0					
ANR	2500534	Callee	tcg_gen_shri_i32		2497096	0					
ANR	2500535	Identifier	tcg_gen_shri_i32		2497096	0					
ANR	2500536	ArgumentList	tmp2		2497096	1					
ANR	2500537	Argument	tmp2		2497096	0					
ANR	2500538	Identifier	tmp2		2497096	0					
ANR	2500539	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2500540	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2500541	Identifier	cpu_SR		2497096	0					
ANR	2500542	Identifier	BR		2497096	1					
ANR	2500543	Argument	t		2497096	2					
ANR	2500544	Identifier	t		2497096	0					
ANR	2500545	IdentifierDeclStatement	"tcg_gen_ fn _i32 ( tmp1 , tmp1 , tmp2 ) ;"	1509:20:27699:27735	2497096	5	True				
ANR	2500546	IdentifierDecl	"_i32 ( tmp1 , tmp1 , tmp2 )"		2497096	0					
ANR	2500547	IdentifierDeclType	tcg_gen_ fn		2497096	0					
ANR	2500548	Identifier	_i32		2497096	1					
ANR	2500549	Expression	"tmp1 , tmp1 , tmp2"		2497096	2					
ANR	2500550	Identifier	tmp1		2497096	0					
ANR	2500551	Expression	"tmp1 , tmp2"		2497096	1					
ANR	2500552	Identifier	tmp1		2497096	0					
ANR	2500553	Identifier	tmp2		2497096	1					
ANR	2500554	ExpressionStatement	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp1 , r , 1 )"	1511:20:27760:27815	2497096	6	True				
ANR	2500555	CallExpression	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp1 , r , 1 )"		2497096	0					
ANR	2500556	Callee	tcg_gen_deposit_i32		2497096	0					
ANR	2500557	Identifier	tcg_gen_deposit_i32		2497096	0					
ANR	2500558	ArgumentList	cpu_SR [ BR ]		2497096	1					
ANR	2500559	Argument	cpu_SR [ BR ]		2497096	0					
ANR	2500560	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2500561	Identifier	cpu_SR		2497096	0					
ANR	2500562	Identifier	BR		2497096	1					
ANR	2500563	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2500564	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2500565	Identifier	cpu_SR		2497096	0					
ANR	2500566	Identifier	BR		2497096	1					
ANR	2500567	Argument	tmp1		2497096	2					
ANR	2500568	Identifier	tmp1		2497096	0					
ANR	2500569	Argument	r		2497096	3					
ANR	2500570	Identifier	r		2497096	0					
ANR	2500571	Argument	1		2497096	4					
ANR	2500572	PrimaryExpression	1		2497096	0					
ANR	2500573	ExpressionStatement	tcg_temp_free ( tmp1 )	1513:20:27840:27859	2497096	7	True				
ANR	2500574	CallExpression	tcg_temp_free ( tmp1 )		2497096	0					
ANR	2500575	Callee	tcg_temp_free		2497096	0					
ANR	2500576	Identifier	tcg_temp_free		2497096	0					
ANR	2500577	ArgumentList	tmp1		2497096	1					
ANR	2500578	Argument	tmp1		2497096	0					
ANR	2500579	Identifier	tmp1		2497096	0					
ANR	2500580	ExpressionStatement	tcg_temp_free ( tmp2 )	1515:20:27884:27903	2497096	8	True				
ANR	2500581	CallExpression	tcg_temp_free ( tmp2 )		2497096	0					
ANR	2500582	Callee	tcg_temp_free		2497096	0					
ANR	2500583	Identifier	tcg_temp_free		2497096	0					
ANR	2500584	ArgumentList	tmp2		2497096	1					
ANR	2500585	Argument	tmp2		2497096	0					
ANR	2500586	Identifier	tmp2		2497096	0					
ANR	2500587	Condition	0	1517:25:27933:27933	2497096	1	True				
ANR	2500588	PrimaryExpression	0		2497096	0					
ANR	2500589	ExpressionStatement	"BOOLEAN_LOGIC ( and , RRR_R , RRR_S , RRR_T )"	1523:16:27986:28025	2497096	12	True				
ANR	2500590	CallExpression	"BOOLEAN_LOGIC ( and , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500591	Callee	BOOLEAN_LOGIC		2497096	0					
ANR	2500592	Identifier	BOOLEAN_LOGIC		2497096	0					
ANR	2500593	ArgumentList	and		2497096	1					
ANR	2500594	Argument	and		2497096	0					
ANR	2500595	Identifier	and		2497096	0					
ANR	2500596	Argument	RRR_R		2497096	1					
ANR	2500597	Identifier	RRR_R		2497096	0					
ANR	2500598	Argument	RRR_S		2497096	2					
ANR	2500599	Identifier	RRR_S		2497096	0					
ANR	2500600	Argument	RRR_T		2497096	3					
ANR	2500601	Identifier	RRR_T		2497096	0					
ANR	2500602	BreakStatement	break ;	1525:16:28044:28049	2497096	13	True				
ANR	2500603	Label	case 1 :	1529:12:28066:28072	2497096	14	True				
ANR	2500604	ExpressionStatement	"BOOLEAN_LOGIC ( andc , RRR_R , RRR_S , RRR_T )"	1531:16:28102:28142	2497096	15	True				
ANR	2500605	CallExpression	"BOOLEAN_LOGIC ( andc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500606	Callee	BOOLEAN_LOGIC		2497096	0					
ANR	2500607	Identifier	BOOLEAN_LOGIC		2497096	0					
ANR	2500608	ArgumentList	andc		2497096	1					
ANR	2500609	Argument	andc		2497096	0					
ANR	2500610	Identifier	andc		2497096	0					
ANR	2500611	Argument	RRR_R		2497096	1					
ANR	2500612	Identifier	RRR_R		2497096	0					
ANR	2500613	Argument	RRR_S		2497096	2					
ANR	2500614	Identifier	RRR_S		2497096	0					
ANR	2500615	Argument	RRR_T		2497096	3					
ANR	2500616	Identifier	RRR_T		2497096	0					
ANR	2500617	BreakStatement	break ;	1533:16:28161:28166	2497096	16	True				
ANR	2500618	Label	case 2 :	1537:12:28183:28189	2497096	17	True				
ANR	2500619	ExpressionStatement	"BOOLEAN_LOGIC ( or , RRR_R , RRR_S , RRR_T )"	1539:16:28217:28255	2497096	18	True				
ANR	2500620	CallExpression	"BOOLEAN_LOGIC ( or , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500621	Callee	BOOLEAN_LOGIC		2497096	0					
ANR	2500622	Identifier	BOOLEAN_LOGIC		2497096	0					
ANR	2500623	ArgumentList	or		2497096	1					
ANR	2500624	Argument	or		2497096	0					
ANR	2500625	Identifier	or		2497096	0					
ANR	2500626	Argument	RRR_R		2497096	1					
ANR	2500627	Identifier	RRR_R		2497096	0					
ANR	2500628	Argument	RRR_S		2497096	2					
ANR	2500629	Identifier	RRR_S		2497096	0					
ANR	2500630	Argument	RRR_T		2497096	3					
ANR	2500631	Identifier	RRR_T		2497096	0					
ANR	2500632	BreakStatement	break ;	1541:16:28274:28279	2497096	19	True				
ANR	2500633	Label	case 3 :	1545:12:28296:28302	2497096	20	True				
ANR	2500634	ExpressionStatement	"BOOLEAN_LOGIC ( orc , RRR_R , RRR_S , RRR_T )"	1547:16:28331:28370	2497096	21	True				
ANR	2500635	CallExpression	"BOOLEAN_LOGIC ( orc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500636	Callee	BOOLEAN_LOGIC		2497096	0					
ANR	2500637	Identifier	BOOLEAN_LOGIC		2497096	0					
ANR	2500638	ArgumentList	orc		2497096	1					
ANR	2500639	Argument	orc		2497096	0					
ANR	2500640	Identifier	orc		2497096	0					
ANR	2500641	Argument	RRR_R		2497096	1					
ANR	2500642	Identifier	RRR_R		2497096	0					
ANR	2500643	Argument	RRR_S		2497096	2					
ANR	2500644	Identifier	RRR_S		2497096	0					
ANR	2500645	Argument	RRR_T		2497096	3					
ANR	2500646	Identifier	RRR_T		2497096	0					
ANR	2500647	BreakStatement	break ;	1549:16:28389:28394	2497096	22	True				
ANR	2500648	Label	case 4 :	1553:12:28411:28417	2497096	23	True				
ANR	2500649	ExpressionStatement	"BOOLEAN_LOGIC ( xor , RRR_R , RRR_S , RRR_T )"	1555:16:28446:28485	2497096	24	True				
ANR	2500650	CallExpression	"BOOLEAN_LOGIC ( xor , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2500651	Callee	BOOLEAN_LOGIC		2497096	0					
ANR	2500652	Identifier	BOOLEAN_LOGIC		2497096	0					
ANR	2500653	ArgumentList	xor		2497096	1					
ANR	2500654	Argument	xor		2497096	0					
ANR	2500655	Identifier	xor		2497096	0					
ANR	2500656	Argument	RRR_R		2497096	1					
ANR	2500657	Identifier	RRR_R		2497096	0					
ANR	2500658	Argument	RRR_S		2497096	2					
ANR	2500659	Identifier	RRR_S		2497096	0					
ANR	2500660	Argument	RRR_T		2497096	3					
ANR	2500661	Identifier	RRR_T		2497096	0					
ANR	2500662	BreakStatement	break ;	1557:16:28504:28509	2497096	25	True				
ANR	2500663	Statement	undef	1561:1:28515:28519	2497096	26	True				
ANR	2500664	Statement	BOOLEAN_LOGIC	1561:7:28521:28533	2497096	27	True				
ANR	2500665	Label	case 8 :	1565:12:28550:28556	2497096	28	True				
ANR	2500666	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL )	1567:16:28585:28622	2497096	29	True				
ANR	2500667	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL )		2497096	0					
ANR	2500668	Callee	HAS_OPTION		2497096	0					
ANR	2500669	Identifier	HAS_OPTION		2497096	0					
ANR	2500670	ArgumentList	XTENSA_OPTION_32_BIT_IMUL		2497096	1					
ANR	2500671	Argument	XTENSA_OPTION_32_BIT_IMUL		2497096	0					
ANR	2500672	Identifier	XTENSA_OPTION_32_BIT_IMUL		2497096	0					
ANR	2500673	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1569:16:28641:28698	2497096	30	True				
ANR	2500674	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500675	Callee	tcg_gen_mul_i32		2497096	0					
ANR	2500676	Identifier	tcg_gen_mul_i32		2497096	0					
ANR	2500677	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500678	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500679	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500680	Identifier	cpu_R		2497096	0					
ANR	2500681	Identifier	RRR_R		2497096	1					
ANR	2500682	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500683	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500684	Identifier	cpu_R		2497096	0					
ANR	2500685	Identifier	RRR_S		2497096	1					
ANR	2500686	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2500687	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500688	Identifier	cpu_R		2497096	0					
ANR	2500689	Identifier	RRR_T		2497096	1					
ANR	2500690	BreakStatement	break ;	1571:16:28717:28722	2497096	31	True				
ANR	2500691	Label	case 10 :	1575:12:28739:28746	2497096	32	True				
ANR	2500692	Label	case 11 :	1577:12:28772:28779	2497096	33	True				
ANR	2500693	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL_HIGH )	1579:16:28809:28851	2497096	34	True				
ANR	2500694	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL_HIGH )		2497096	0					
ANR	2500695	Callee	HAS_OPTION		2497096	0					
ANR	2500696	Identifier	HAS_OPTION		2497096	0					
ANR	2500697	ArgumentList	XTENSA_OPTION_32_BIT_IMUL_HIGH		2497096	1					
ANR	2500698	Argument	XTENSA_OPTION_32_BIT_IMUL_HIGH		2497096	0					
ANR	2500699	Identifier	XTENSA_OPTION_32_BIT_IMUL_HIGH		2497096	0					
ANR	2500700	CompoundStatement		1585:20:28930:28961	2497096	35					
ANR	2500701	IdentifierDeclStatement	TCGv_i64 r = tcg_temp_new_i64 ( ) ;	1583:20:28893:28924	2497096	0	True				
ANR	2500702	IdentifierDecl	r = tcg_temp_new_i64 ( )		2497096	0					
ANR	2500703	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2500704	Identifier	r		2497096	1					
ANR	2500705	AssignmentExpression	r = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2500706	Identifier	r		2497096	0					
ANR	2500707	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2500708	Callee	tcg_temp_new_i64		2497096	0					
ANR	2500709	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2500710	ArgumentList			2497096	1					
ANR	2500711	IdentifierDeclStatement	TCGv_i64 s = tcg_temp_new_i64 ( ) ;	1585:20:28947:28978	2497096	1	True				
ANR	2500712	IdentifierDecl	s = tcg_temp_new_i64 ( )		2497096	0					
ANR	2500713	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2500714	Identifier	s		2497096	1					
ANR	2500715	AssignmentExpression	s = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2500716	Identifier	s		2497096	0					
ANR	2500717	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2500718	Callee	tcg_temp_new_i64		2497096	0					
ANR	2500719	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2500720	ArgumentList			2497096	1					
ANR	2500721	IdentifierDeclStatement	TCGv_i64 t = tcg_temp_new_i64 ( ) ;	1587:20:29001:29032	2497096	2	True				
ANR	2500722	IdentifierDecl	t = tcg_temp_new_i64 ( )		2497096	0					
ANR	2500723	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2500724	Identifier	t		2497096	1					
ANR	2500725	AssignmentExpression	t = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2500726	Identifier	t		2497096	0					
ANR	2500727	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2500728	Callee	tcg_temp_new_i64		2497096	0					
ANR	2500729	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2500730	ArgumentList			2497096	1					
ANR	2500731	IfStatement	if ( OP2 == 10 )		2497096	3					
ANR	2500732	Condition	OP2 == 10	1591:24:29061:29069	2497096	0	True				
ANR	2500733	EqualityExpression	OP2 == 10		2497096	0		==			
ANR	2500734	Identifier	OP2		2497096	0					
ANR	2500735	PrimaryExpression	10		2497096	1					
ANR	2500736	CompoundStatement		1589:35:29001:29001	2497096	1					
ANR	2500737	ExpressionStatement	"tcg_gen_extu_i32_i64 ( s , cpu_R [ RRR_S ] )"	1593:24:29099:29136	2497096	0	True				
ANR	2500738	CallExpression	"tcg_gen_extu_i32_i64 ( s , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2500739	Callee	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500740	Identifier	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500741	ArgumentList	s		2497096	1					
ANR	2500742	Argument	s		2497096	0					
ANR	2500743	Identifier	s		2497096	0					
ANR	2500744	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500745	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500746	Identifier	cpu_R		2497096	0					
ANR	2500747	Identifier	RRR_S		2497096	1					
ANR	2500748	ExpressionStatement	"tcg_gen_extu_i32_i64 ( t , cpu_R [ RRR_T ] )"	1595:24:29163:29200	2497096	1	True				
ANR	2500749	CallExpression	"tcg_gen_extu_i32_i64 ( t , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500750	Callee	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500751	Identifier	tcg_gen_extu_i32_i64		2497096	0					
ANR	2500752	ArgumentList	t		2497096	1					
ANR	2500753	Argument	t		2497096	0					
ANR	2500754	Identifier	t		2497096	0					
ANR	2500755	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500756	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500757	Identifier	cpu_R		2497096	0					
ANR	2500758	Identifier	RRR_T		2497096	1					
ANR	2500759	ElseStatement	else		2497096	0					
ANR	2500760	CompoundStatement		1595:27:29159:29159	2497096	0					
ANR	2500761	ExpressionStatement	"tcg_gen_ext_i32_i64 ( s , cpu_R [ RRR_S ] )"	1599:24:29257:29293	2497096	0	True				
ANR	2500762	CallExpression	"tcg_gen_ext_i32_i64 ( s , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2500763	Callee	tcg_gen_ext_i32_i64		2497096	0					
ANR	2500764	Identifier	tcg_gen_ext_i32_i64		2497096	0					
ANR	2500765	ArgumentList	s		2497096	1					
ANR	2500766	Argument	s		2497096	0					
ANR	2500767	Identifier	s		2497096	0					
ANR	2500768	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500769	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500770	Identifier	cpu_R		2497096	0					
ANR	2500771	Identifier	RRR_S		2497096	1					
ANR	2500772	ExpressionStatement	"tcg_gen_ext_i32_i64 ( t , cpu_R [ RRR_T ] )"	1601:24:29320:29356	2497096	1	True				
ANR	2500773	CallExpression	"tcg_gen_ext_i32_i64 ( t , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500774	Callee	tcg_gen_ext_i32_i64		2497096	0					
ANR	2500775	Identifier	tcg_gen_ext_i32_i64		2497096	0					
ANR	2500776	ArgumentList	t		2497096	1					
ANR	2500777	Argument	t		2497096	0					
ANR	2500778	Identifier	t		2497096	0					
ANR	2500779	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500780	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500781	Identifier	cpu_R		2497096	0					
ANR	2500782	Identifier	RRR_T		2497096	1					
ANR	2500783	ExpressionStatement	"tcg_gen_mul_i64 ( r , s , t )"	1605:20:29402:29426	2497096	4	True				
ANR	2500784	CallExpression	"tcg_gen_mul_i64 ( r , s , t )"		2497096	0					
ANR	2500785	Callee	tcg_gen_mul_i64		2497096	0					
ANR	2500786	Identifier	tcg_gen_mul_i64		2497096	0					
ANR	2500787	ArgumentList	r		2497096	1					
ANR	2500788	Argument	r		2497096	0					
ANR	2500789	Identifier	r		2497096	0					
ANR	2500790	Argument	s		2497096	1					
ANR	2500791	Identifier	s		2497096	0					
ANR	2500792	Argument	t		2497096	2					
ANR	2500793	Identifier	t		2497096	0					
ANR	2500794	ExpressionStatement	"tcg_gen_shri_i64 ( r , r , 32 )"	1607:20:29449:29475	2497096	5	True				
ANR	2500795	CallExpression	"tcg_gen_shri_i64 ( r , r , 32 )"		2497096	0					
ANR	2500796	Callee	tcg_gen_shri_i64		2497096	0					
ANR	2500797	Identifier	tcg_gen_shri_i64		2497096	0					
ANR	2500798	ArgumentList	r		2497096	1					
ANR	2500799	Argument	r		2497096	0					
ANR	2500800	Identifier	r		2497096	0					
ANR	2500801	Argument	r		2497096	1					
ANR	2500802	Identifier	r		2497096	0					
ANR	2500803	Argument	32		2497096	2					
ANR	2500804	PrimaryExpression	32		2497096	0					
ANR	2500805	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , r )"	1609:20:29498:29536	2497096	6	True				
ANR	2500806	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , r )"		2497096	0					
ANR	2500807	Callee	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2500808	Identifier	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2500809	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500810	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500811	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500812	Identifier	cpu_R		2497096	0					
ANR	2500813	Identifier	RRR_R		2497096	1					
ANR	2500814	Argument	r		2497096	1					
ANR	2500815	Identifier	r		2497096	0					
ANR	2500816	ExpressionStatement	tcg_temp_free_i64 ( r )	1613:20:29561:29581	2497096	7	True				
ANR	2500817	CallExpression	tcg_temp_free_i64 ( r )		2497096	0					
ANR	2500818	Callee	tcg_temp_free_i64		2497096	0					
ANR	2500819	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2500820	ArgumentList	r		2497096	1					
ANR	2500821	Argument	r		2497096	0					
ANR	2500822	Identifier	r		2497096	0					
ANR	2500823	ExpressionStatement	tcg_temp_free_i64 ( s )	1615:20:29604:29624	2497096	8	True				
ANR	2500824	CallExpression	tcg_temp_free_i64 ( s )		2497096	0					
ANR	2500825	Callee	tcg_temp_free_i64		2497096	0					
ANR	2500826	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2500827	ArgumentList	s		2497096	1					
ANR	2500828	Argument	s		2497096	0					
ANR	2500829	Identifier	s		2497096	0					
ANR	2500830	ExpressionStatement	tcg_temp_free_i64 ( t )	1617:20:29647:29667	2497096	9	True				
ANR	2500831	CallExpression	tcg_temp_free_i64 ( t )		2497096	0					
ANR	2500832	Callee	tcg_temp_free_i64		2497096	0					
ANR	2500833	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2500834	ArgumentList	t		2497096	1					
ANR	2500835	Argument	t		2497096	0					
ANR	2500836	Identifier	t		2497096	0					
ANR	2500837	BreakStatement	break ;	1621:16:29705:29710	2497096	36	True				
ANR	2500838	Label	case 12 :	1625:12:29727:29734	2497096	37	True				
ANR	2500839	ExpressionStatement	"tcg_gen_divu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1627:16:29763:29821	2497096	38	True				
ANR	2500840	CallExpression	"tcg_gen_divu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500841	Callee	tcg_gen_divu_i32		2497096	0					
ANR	2500842	Identifier	tcg_gen_divu_i32		2497096	0					
ANR	2500843	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500844	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500845	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500846	Identifier	cpu_R		2497096	0					
ANR	2500847	Identifier	RRR_R		2497096	1					
ANR	2500848	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500849	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500850	Identifier	cpu_R		2497096	0					
ANR	2500851	Identifier	RRR_S		2497096	1					
ANR	2500852	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2500853	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500854	Identifier	cpu_R		2497096	0					
ANR	2500855	Identifier	RRR_T		2497096	1					
ANR	2500856	BreakStatement	break ;	1629:16:29840:29845	2497096	39	True				
ANR	2500857	Label	case 13 :	1633:12:29862:29869	2497096	40	True				
ANR	2500858	Label	case 15 :	1635:12:29894:29901	2497096	41	True				
ANR	2500859	CompoundStatement		1639:20:29933:29961	2497096	42					
ANR	2500860	IdentifierDeclStatement	int label1 = gen_new_label ( ) ;	1639:20:29953:29981	2497096	0	True				
ANR	2500861	IdentifierDecl	label1 = gen_new_label ( )		2497096	0					
ANR	2500862	IdentifierDeclType	int		2497096	0					
ANR	2500863	Identifier	label1		2497096	1					
ANR	2500864	AssignmentExpression	label1 = gen_new_label ( )		2497096	2		=			
ANR	2500865	Identifier	label1		2497096	0					
ANR	2500866	CallExpression	gen_new_label ( )		2497096	1					
ANR	2500867	Callee	gen_new_label		2497096	0					
ANR	2500868	Identifier	gen_new_label		2497096	0					
ANR	2500869	ArgumentList			2497096	1					
ANR	2500870	IdentifierDeclStatement	int label2 = gen_new_label ( ) ;	1641:20:30004:30032	2497096	1	True				
ANR	2500871	IdentifierDecl	label2 = gen_new_label ( )		2497096	0					
ANR	2500872	IdentifierDeclType	int		2497096	0					
ANR	2500873	Identifier	label2		2497096	1					
ANR	2500874	AssignmentExpression	label2 = gen_new_label ( )		2497096	2		=			
ANR	2500875	Identifier	label2		2497096	0					
ANR	2500876	CallExpression	gen_new_label ( )		2497096	1					
ANR	2500877	Callee	gen_new_label		2497096	0					
ANR	2500878	Identifier	gen_new_label		2497096	0					
ANR	2500879	ArgumentList			2497096	1					
ANR	2500880	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_S ] , 0x80000000 , label1 )"	1645:20:30057:30152	2497096	2	True				
ANR	2500881	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_S ] , 0x80000000 , label1 )"		2497096	0					
ANR	2500882	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2500883	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2500884	ArgumentList	TCG_COND_NE		2497096	1					
ANR	2500885	Argument	TCG_COND_NE		2497096	0					
ANR	2500886	Identifier	TCG_COND_NE		2497096	0					
ANR	2500887	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500888	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500889	Identifier	cpu_R		2497096	0					
ANR	2500890	Identifier	RRR_S		2497096	1					
ANR	2500891	Argument	0x80000000		2497096	2					
ANR	2500892	PrimaryExpression	0x80000000		2497096	0					
ANR	2500893	Argument	label1		2497096	3					
ANR	2500894	Identifier	label1		2497096	0					
ANR	2500895	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0xffffffff , label1 )"	1649:20:30175:30270	2497096	3	True				
ANR	2500896	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0xffffffff , label1 )"		2497096	0					
ANR	2500897	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2500898	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2500899	ArgumentList	TCG_COND_NE		2497096	1					
ANR	2500900	Argument	TCG_COND_NE		2497096	0					
ANR	2500901	Identifier	TCG_COND_NE		2497096	0					
ANR	2500902	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2500903	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500904	Identifier	cpu_R		2497096	0					
ANR	2500905	Identifier	RRR_T		2497096	1					
ANR	2500906	Argument	0xffffffff		2497096	2					
ANR	2500907	PrimaryExpression	0xffffffff		2497096	0					
ANR	2500908	Argument	label1		2497096	3					
ANR	2500909	Identifier	label1		2497096	0					
ANR	2500910	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRR_R ] , OP2 == 13 ? 0x80000000 : 0 )"	1653:20:30293:30380	2497096	4	True				
ANR	2500911	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRR_R ] , OP2 == 13 ? 0x80000000 : 0 )"		2497096	0					
ANR	2500912	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2500913	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2500914	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500915	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500916	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500917	Identifier	cpu_R		2497096	0					
ANR	2500918	Identifier	RRR_R		2497096	1					
ANR	2500919	Argument	OP2 == 13 ? 0x80000000 : 0		2497096	1					
ANR	2500920	ConditionalExpression	OP2 == 13 ? 0x80000000 : 0		2497096	0					
ANR	2500921	Condition	OP2 == 13		2497096	0					
ANR	2500922	EqualityExpression	OP2 == 13		2497096	0		==			
ANR	2500923	Identifier	OP2		2497096	0					
ANR	2500924	PrimaryExpression	13		2497096	1					
ANR	2500925	PrimaryExpression	0x80000000		2497096	1					
ANR	2500926	PrimaryExpression	0		2497096	2					
ANR	2500927	ExpressionStatement	tcg_gen_br ( label2 )	1657:20:30403:30421	2497096	5	True				
ANR	2500928	CallExpression	tcg_gen_br ( label2 )		2497096	0					
ANR	2500929	Callee	tcg_gen_br		2497096	0					
ANR	2500930	Identifier	tcg_gen_br		2497096	0					
ANR	2500931	ArgumentList	label2		2497096	1					
ANR	2500932	Argument	label2		2497096	0					
ANR	2500933	Identifier	label2		2497096	0					
ANR	2500934	ExpressionStatement	gen_set_label ( label1 )	1659:20:30444:30465	2497096	6	True				
ANR	2500935	CallExpression	gen_set_label ( label1 )		2497096	0					
ANR	2500936	Callee	gen_set_label		2497096	0					
ANR	2500937	Identifier	gen_set_label		2497096	0					
ANR	2500938	ArgumentList	label1		2497096	1					
ANR	2500939	Argument	label1		2497096	0					
ANR	2500940	Identifier	label1		2497096	0					
ANR	2500941	IfStatement	if ( OP2 == 13 )		2497096	7					
ANR	2500942	Condition	OP2 == 13	1661:24:30492:30500	2497096	0	True				
ANR	2500943	EqualityExpression	OP2 == 13		2497096	0		==			
ANR	2500944	Identifier	OP2		2497096	0					
ANR	2500945	PrimaryExpression	13		2497096	1					
ANR	2500946	CompoundStatement		1659:35:30432:30432	2497096	1					
ANR	2500947	ExpressionStatement	"tcg_gen_div_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1663:24:30530:30620	2497096	0	True				
ANR	2500948	CallExpression	"tcg_gen_div_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500949	Callee	tcg_gen_div_i32		2497096	0					
ANR	2500950	Identifier	tcg_gen_div_i32		2497096	0					
ANR	2500951	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500952	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500953	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500954	Identifier	cpu_R		2497096	0					
ANR	2500955	Identifier	RRR_R		2497096	1					
ANR	2500956	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500957	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500958	Identifier	cpu_R		2497096	0					
ANR	2500959	Identifier	RRR_S		2497096	1					
ANR	2500960	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2500961	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500962	Identifier	cpu_R		2497096	0					
ANR	2500963	Identifier	RRR_T		2497096	1					
ANR	2500964	ElseStatement	else		2497096	0					
ANR	2500965	CompoundStatement		1665:27:30579:30579	2497096	0					
ANR	2500966	ExpressionStatement	"tcg_gen_rem_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1669:24:30677:30767	2497096	0	True				
ANR	2500967	CallExpression	"tcg_gen_rem_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500968	Callee	tcg_gen_rem_i32		2497096	0					
ANR	2500969	Identifier	tcg_gen_rem_i32		2497096	0					
ANR	2500970	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500971	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500972	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500973	Identifier	cpu_R		2497096	0					
ANR	2500974	Identifier	RRR_R		2497096	1					
ANR	2500975	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2500976	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2500977	Identifier	cpu_R		2497096	0					
ANR	2500978	Identifier	RRR_S		2497096	1					
ANR	2500979	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2500980	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2500981	Identifier	cpu_R		2497096	0					
ANR	2500982	Identifier	RRR_T		2497096	1					
ANR	2500983	ExpressionStatement	gen_set_label ( label2 )	1675:20:30813:30834	2497096	8	True				
ANR	2500984	CallExpression	gen_set_label ( label2 )		2497096	0					
ANR	2500985	Callee	gen_set_label		2497096	0					
ANR	2500986	Identifier	gen_set_label		2497096	0					
ANR	2500987	ArgumentList	label2		2497096	1					
ANR	2500988	Argument	label2		2497096	0					
ANR	2500989	Identifier	label2		2497096	0					
ANR	2500990	BreakStatement	break ;	1679:16:30872:30877	2497096	43	True				
ANR	2500991	Label	case 14 :	1683:12:30894:30901	2497096	44	True				
ANR	2500992	ExpressionStatement	"tcg_gen_remu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1685:16:30930:30988	2497096	45	True				
ANR	2500993	CallExpression	"tcg_gen_remu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2500994	Callee	tcg_gen_remu_i32		2497096	0					
ANR	2500995	Identifier	tcg_gen_remu_i32		2497096	0					
ANR	2500996	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2500997	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2500998	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2500999	Identifier	cpu_R		2497096	0					
ANR	2501000	Identifier	RRR_R		2497096	1					
ANR	2501001	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501002	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501003	Identifier	cpu_R		2497096	0					
ANR	2501004	Identifier	RRR_S		2497096	1					
ANR	2501005	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2501006	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501007	Identifier	cpu_R		2497096	0					
ANR	2501008	Identifier	RRR_T		2497096	1					
ANR	2501009	BreakStatement	break ;	1687:16:31007:31012	2497096	46	True				
ANR	2501010	Label	default :	1691:12:31029:31036	2497096	47	True				
ANR	2501011	Identifier	default		2497096	0					
ANR	2501012	ExpressionStatement	RESERVED ( )	1693:16:31068:31078	2497096	48	True				
ANR	2501013	CallExpression	RESERVED ( )		2497096	0					
ANR	2501014	Callee	RESERVED		2497096	0					
ANR	2501015	Identifier	RESERVED		2497096	0					
ANR	2501016	ArgumentList			2497096	1					
ANR	2501017	BreakStatement	break ;	1695:16:31097:31102	2497096	49	True				
ANR	2501018	BreakStatement	break ;	1699:12:31132:31137	2497096	10	True				
ANR	2501019	Label	case 3 :	1703:8:31150:31156	2497096	11	True				
ANR	2501020	SwitchStatement	switch ( OP2 )		2497096	12					
ANR	2501021	Condition	OP2	1705:20:31188:31190	2497096	0	True				
ANR	2501022	Identifier	OP2		2497096	0					
ANR	2501023	CompoundStatement		1703:25:31122:31122	2497096	1					
ANR	2501024	Label	case 0 :	1707:12:31208:31214	2497096	0	True				
ANR	2501025	IfStatement	if ( RSR_SR >= 64 )		2497096	1					
ANR	2501026	Condition	RSR_SR >= 64	1709:20:31245:31256	2497096	0	True				
ANR	2501027	RelationalExpression	RSR_SR >= 64		2497096	0		>=			
ANR	2501028	Identifier	RSR_SR		2497096	0					
ANR	2501029	PrimaryExpression	64		2497096	1					
ANR	2501030	CompoundStatement		1707:34:31188:31188	2497096	1					
ANR	2501031	ExpressionStatement	gen_check_privilege ( dc )	1711:20:31282:31305	2497096	0	True				
ANR	2501032	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2501033	Callee	gen_check_privilege		2497096	0					
ANR	2501034	Identifier	gen_check_privilege		2497096	0					
ANR	2501035	ArgumentList	dc		2497096	1					
ANR	2501036	Argument	dc		2497096	0					
ANR	2501037	Identifier	dc		2497096	0					
ANR	2501038	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1715:16:31343:31371	2497096	2	True				
ANR	2501039	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2501040	Callee	gen_window_check1		2497096	0					
ANR	2501041	Identifier	gen_window_check1		2497096	0					
ANR	2501042	ArgumentList	dc		2497096	1					
ANR	2501043	Argument	dc		2497096	0					
ANR	2501044	Identifier	dc		2497096	0					
ANR	2501045	Argument	RRR_T		2497096	1					
ANR	2501046	Identifier	RRR_T		2497096	0					
ANR	2501047	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	1717:16:31390:31423	2497096	3	True				
ANR	2501048	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2497096	0					
ANR	2501049	Callee	gen_rsr		2497096	0					
ANR	2501050	Identifier	gen_rsr		2497096	0					
ANR	2501051	ArgumentList	dc		2497096	1					
ANR	2501052	Argument	dc		2497096	0					
ANR	2501053	Identifier	dc		2497096	0					
ANR	2501054	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2501055	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501056	Identifier	cpu_R		2497096	0					
ANR	2501057	Identifier	RRR_T		2497096	1					
ANR	2501058	Argument	RSR_SR		2497096	2					
ANR	2501059	Identifier	RSR_SR		2497096	0					
ANR	2501060	IfStatement	if ( ! sregnames [ RSR_SR ] )		2497096	4					
ANR	2501061	Condition	! sregnames [ RSR_SR ]	1719:20:31446:31463	2497096	0	True				
ANR	2501062	UnaryOperationExpression	! sregnames [ RSR_SR ]		2497096	0					
ANR	2501063	UnaryOperator	!		2497096	0					
ANR	2501064	ArrayIndexing	sregnames [ RSR_SR ]		2497096	1					
ANR	2501065	Identifier	sregnames		2497096	0					
ANR	2501066	Identifier	RSR_SR		2497096	1					
ANR	2501067	CompoundStatement		1717:40:31395:31395	2497096	1					
ANR	2501068	ExpressionStatement	TBD ( )	1721:20:31489:31494	2497096	0	True				
ANR	2501069	CallExpression	TBD ( )		2497096	0					
ANR	2501070	Callee	TBD		2497096	0					
ANR	2501071	Identifier	TBD		2497096	0					
ANR	2501072	ArgumentList			2497096	1					
ANR	2501073	BreakStatement	break ;	1725:16:31532:31537	2497096	5	True				
ANR	2501074	Label	case 1 :	1729:12:31554:31560	2497096	6	True				
ANR	2501075	IfStatement	if ( RSR_SR >= 64 )		2497096	7					
ANR	2501076	Condition	RSR_SR >= 64	1731:20:31591:31602	2497096	0	True				
ANR	2501077	RelationalExpression	RSR_SR >= 64		2497096	0		>=			
ANR	2501078	Identifier	RSR_SR		2497096	0					
ANR	2501079	PrimaryExpression	64		2497096	1					
ANR	2501080	CompoundStatement		1729:34:31534:31534	2497096	1					
ANR	2501081	ExpressionStatement	gen_check_privilege ( dc )	1733:20:31628:31651	2497096	0	True				
ANR	2501082	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2501083	Callee	gen_check_privilege		2497096	0					
ANR	2501084	Identifier	gen_check_privilege		2497096	0					
ANR	2501085	ArgumentList	dc		2497096	1					
ANR	2501086	Argument	dc		2497096	0					
ANR	2501087	Identifier	dc		2497096	0					
ANR	2501088	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1737:16:31689:31717	2497096	8	True				
ANR	2501089	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2501090	Callee	gen_window_check1		2497096	0					
ANR	2501091	Identifier	gen_window_check1		2497096	0					
ANR	2501092	ArgumentList	dc		2497096	1					
ANR	2501093	Argument	dc		2497096	0					
ANR	2501094	Identifier	dc		2497096	0					
ANR	2501095	Argument	RRR_T		2497096	1					
ANR	2501096	Identifier	RRR_T		2497096	0					
ANR	2501097	ExpressionStatement	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"	1739:16:31736:31769	2497096	9	True				
ANR	2501098	CallExpression	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2501099	Callee	gen_wsr		2497096	0					
ANR	2501100	Identifier	gen_wsr		2497096	0					
ANR	2501101	ArgumentList	dc		2497096	1					
ANR	2501102	Argument	dc		2497096	0					
ANR	2501103	Identifier	dc		2497096	0					
ANR	2501104	Argument	RSR_SR		2497096	1					
ANR	2501105	Identifier	RSR_SR		2497096	0					
ANR	2501106	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2501107	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501108	Identifier	cpu_R		2497096	0					
ANR	2501109	Identifier	RRR_T		2497096	1					
ANR	2501110	IfStatement	if ( ! sregnames [ RSR_SR ] )		2497096	10					
ANR	2501111	Condition	! sregnames [ RSR_SR ]	1741:20:31792:31809	2497096	0	True				
ANR	2501112	UnaryOperationExpression	! sregnames [ RSR_SR ]		2497096	0					
ANR	2501113	UnaryOperator	!		2497096	0					
ANR	2501114	ArrayIndexing	sregnames [ RSR_SR ]		2497096	1					
ANR	2501115	Identifier	sregnames		2497096	0					
ANR	2501116	Identifier	RSR_SR		2497096	1					
ANR	2501117	CompoundStatement		1739:40:31741:31741	2497096	1					
ANR	2501118	ExpressionStatement	TBD ( )	1743:20:31835:31840	2497096	0	True				
ANR	2501119	CallExpression	TBD ( )		2497096	0					
ANR	2501120	Callee	TBD		2497096	0					
ANR	2501121	Identifier	TBD		2497096	0					
ANR	2501122	ArgumentList			2497096	1					
ANR	2501123	BreakStatement	break ;	1747:16:31878:31883	2497096	11	True				
ANR	2501124	Label	case 2 :	1751:12:31900:31906	2497096	12	True				
ANR	2501125	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_SEXT )	1753:16:31935:31973	2497096	13	True				
ANR	2501126	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_SEXT )		2497096	0					
ANR	2501127	Callee	HAS_OPTION		2497096	0					
ANR	2501128	Identifier	HAS_OPTION		2497096	0					
ANR	2501129	ArgumentList	XTENSA_OPTION_MISC_OP_SEXT		2497096	1					
ANR	2501130	Argument	XTENSA_OPTION_MISC_OP_SEXT		2497096	0					
ANR	2501131	Identifier	XTENSA_OPTION_MISC_OP_SEXT		2497096	0					
ANR	2501132	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1755:16:31992:32027	2497096	14	True				
ANR	2501133	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2497096	0					
ANR	2501134	Callee	gen_window_check2		2497096	0					
ANR	2501135	Identifier	gen_window_check2		2497096	0					
ANR	2501136	ArgumentList	dc		2497096	1					
ANR	2501137	Argument	dc		2497096	0					
ANR	2501138	Identifier	dc		2497096	0					
ANR	2501139	Argument	RRR_R		2497096	1					
ANR	2501140	Identifier	RRR_R		2497096	0					
ANR	2501141	Argument	RRR_S		2497096	2					
ANR	2501142	Identifier	RRR_S		2497096	0					
ANR	2501143	CompoundStatement		1757:20:31998:32020	2497096	15					
ANR	2501144	IdentifierDeclStatement	int shift = 24 - RRR_T ;	1759:20:32069:32091	2497096	0	True				
ANR	2501145	IdentifierDecl	shift = 24 - RRR_T		2497096	0					
ANR	2501146	IdentifierDeclType	int		2497096	0					
ANR	2501147	Identifier	shift		2497096	1					
ANR	2501148	AssignmentExpression	shift = 24 - RRR_T		2497096	2		=			
ANR	2501149	Identifier	shift		2497096	0					
ANR	2501150	AdditiveExpression	24 - RRR_T		2497096	1		-			
ANR	2501151	PrimaryExpression	24		2497096	0					
ANR	2501152	Identifier	RRR_T		2497096	1					
ANR	2501153	IfStatement	if ( shift == 24 )		2497096	1					
ANR	2501154	Condition	shift == 24	1763:24:32120:32130	2497096	0	True				
ANR	2501155	EqualityExpression	shift == 24		2497096	0		==			
ANR	2501156	Identifier	shift		2497096	0					
ANR	2501157	PrimaryExpression	24		2497096	1					
ANR	2501158	CompoundStatement		1761:37:32062:32062	2497096	1					
ANR	2501159	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1765:24:32160:32205	2497096	0	True				
ANR	2501160	CallExpression	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501161	Callee	tcg_gen_ext8s_i32		2497096	0					
ANR	2501162	Identifier	tcg_gen_ext8s_i32		2497096	0					
ANR	2501163	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501164	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501165	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501166	Identifier	cpu_R		2497096	0					
ANR	2501167	Identifier	RRR_R		2497096	1					
ANR	2501168	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501169	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501170	Identifier	cpu_R		2497096	0					
ANR	2501171	Identifier	RRR_S		2497096	1					
ANR	2501172	ElseStatement	else		2497096	0					
ANR	2501173	IfStatement	if ( shift == 16 )		2497096	0					
ANR	2501174	Condition	shift == 16	1767:31:32239:32249	2497096	0	True				
ANR	2501175	EqualityExpression	shift == 16		2497096	0		==			
ANR	2501176	Identifier	shift		2497096	0					
ANR	2501177	PrimaryExpression	16		2497096	1					
ANR	2501178	CompoundStatement		1765:44:32181:32181	2497096	1					
ANR	2501179	ExpressionStatement	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1769:24:32279:32325	2497096	0	True				
ANR	2501180	CallExpression	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501181	Callee	tcg_gen_ext16s_i32		2497096	0					
ANR	2501182	Identifier	tcg_gen_ext16s_i32		2497096	0					
ANR	2501183	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501184	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501185	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501186	Identifier	cpu_R		2497096	0					
ANR	2501187	Identifier	RRR_R		2497096	1					
ANR	2501188	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501189	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501190	Identifier	cpu_R		2497096	0					
ANR	2501191	Identifier	RRR_S		2497096	1					
ANR	2501192	ElseStatement	else		2497096	0					
ANR	2501193	CompoundStatement		1771:24:32311:32344	2497096	0					
ANR	2501194	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1773:24:32382:32415	2497096	0	True				
ANR	2501195	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2501196	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2501197	Identifier	tmp		2497096	1					
ANR	2501198	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2501199	Identifier	tmp		2497096	0					
ANR	2501200	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2501201	Callee	tcg_temp_new_i32		2497096	0					
ANR	2501202	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2501203	ArgumentList			2497096	1					
ANR	2501204	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"	1775:24:32442:32484	2497096	1	True				
ANR	2501205	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"		2497096	0					
ANR	2501206	Callee	tcg_gen_shli_i32		2497096	0					
ANR	2501207	Identifier	tcg_gen_shli_i32		2497096	0					
ANR	2501208	ArgumentList	tmp		2497096	1					
ANR	2501209	Argument	tmp		2497096	0					
ANR	2501210	Identifier	tmp		2497096	0					
ANR	2501211	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501212	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501213	Identifier	cpu_R		2497096	0					
ANR	2501214	Identifier	RRR_S		2497096	1					
ANR	2501215	Argument	shift		2497096	2					
ANR	2501216	Identifier	shift		2497096	0					
ANR	2501217	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"	1777:24:32511:32553	2497096	2	True				
ANR	2501218	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"		2497096	0					
ANR	2501219	Callee	tcg_gen_sari_i32		2497096	0					
ANR	2501220	Identifier	tcg_gen_sari_i32		2497096	0					
ANR	2501221	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501222	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501223	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501224	Identifier	cpu_R		2497096	0					
ANR	2501225	Identifier	RRR_R		2497096	1					
ANR	2501226	Argument	tmp		2497096	1					
ANR	2501227	Identifier	tmp		2497096	0					
ANR	2501228	Argument	shift		2497096	2					
ANR	2501229	Identifier	shift		2497096	0					
ANR	2501230	ExpressionStatement	tcg_temp_free ( tmp )	1779:24:32580:32598	2497096	3	True				
ANR	2501231	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2501232	Callee	tcg_temp_free		2497096	0					
ANR	2501233	Identifier	tcg_temp_free		2497096	0					
ANR	2501234	ArgumentList	tmp		2497096	1					
ANR	2501235	Argument	tmp		2497096	0					
ANR	2501236	Identifier	tmp		2497096	0					
ANR	2501237	BreakStatement	break ;	1785:16:32659:32664	2497096	16	True				
ANR	2501238	Label	case 3 :	1789:12:32681:32687	2497096	17	True				
ANR	2501239	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_CLAMPS )	1791:16:32718:32758	2497096	18	True				
ANR	2501240	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_CLAMPS )		2497096	0					
ANR	2501241	Callee	HAS_OPTION		2497096	0					
ANR	2501242	Identifier	HAS_OPTION		2497096	0					
ANR	2501243	ArgumentList	XTENSA_OPTION_MISC_OP_CLAMPS		2497096	1					
ANR	2501244	Argument	XTENSA_OPTION_MISC_OP_CLAMPS		2497096	0					
ANR	2501245	Identifier	XTENSA_OPTION_MISC_OP_CLAMPS		2497096	0					
ANR	2501246	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1793:16:32777:32812	2497096	19	True				
ANR	2501247	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2497096	0					
ANR	2501248	Callee	gen_window_check2		2497096	0					
ANR	2501249	Identifier	gen_window_check2		2497096	0					
ANR	2501250	ArgumentList	dc		2497096	1					
ANR	2501251	Argument	dc		2497096	0					
ANR	2501252	Identifier	dc		2497096	0					
ANR	2501253	Argument	RRR_R		2497096	1					
ANR	2501254	Identifier	RRR_R		2497096	0					
ANR	2501255	Argument	RRR_S		2497096	2					
ANR	2501256	Identifier	RRR_S		2497096	0					
ANR	2501257	CompoundStatement		1799:20:32897:32924	2497096	20					
ANR	2501258	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	1797:20:32854:32888	2497096	0	True				
ANR	2501259	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2501260	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2501261	Identifier	tmp1		2497096	1					
ANR	2501262	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2501263	Identifier	tmp1		2497096	0					
ANR	2501264	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2501265	Callee	tcg_temp_new_i32		2497096	0					
ANR	2501266	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2501267	ArgumentList			2497096	1					
ANR	2501268	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	1799:20:32911:32945	2497096	1	True				
ANR	2501269	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2501270	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2501271	Identifier	tmp2		2497096	1					
ANR	2501272	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2501273	Identifier	tmp2		2497096	0					
ANR	2501274	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2501275	Callee	tcg_temp_new_i32		2497096	0					
ANR	2501276	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2501277	ArgumentList			2497096	1					
ANR	2501278	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1801:20:32968:32995	2497096	2	True				
ANR	2501279	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2501280	IdentifierDeclType	int		2497096	0					
ANR	2501281	Identifier	label		2497096	1					
ANR	2501282	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2501283	Identifier	label		2497096	0					
ANR	2501284	CallExpression	gen_new_label ( )		2497096	1					
ANR	2501285	Callee	gen_new_label		2497096	0					
ANR	2501286	Identifier	gen_new_label		2497096	0					
ANR	2501287	ArgumentList			2497096	1					
ANR	2501288	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"	1805:20:33020:33068	2497096	3	True				
ANR	2501289	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"		2497096	0					
ANR	2501290	Callee	tcg_gen_sari_i32		2497096	0					
ANR	2501291	Identifier	tcg_gen_sari_i32		2497096	0					
ANR	2501292	ArgumentList	tmp1		2497096	1					
ANR	2501293	Argument	tmp1		2497096	0					
ANR	2501294	Identifier	tmp1		2497096	0					
ANR	2501295	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501296	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501297	Identifier	cpu_R		2497096	0					
ANR	2501298	Identifier	RRR_S		2497096	1					
ANR	2501299	Argument	24 - RRR_T		2497096	2					
ANR	2501300	AdditiveExpression	24 - RRR_T		2497096	0		-			
ANR	2501301	PrimaryExpression	24		2497096	0					
ANR	2501302	Identifier	RRR_T		2497096	1					
ANR	2501303	ExpressionStatement	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"	1807:20:33091:33132	2497096	4	True				
ANR	2501304	CallExpression	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501305	Callee	tcg_gen_xor_i32		2497096	0					
ANR	2501306	Identifier	tcg_gen_xor_i32		2497096	0					
ANR	2501307	ArgumentList	tmp2		2497096	1					
ANR	2501308	Argument	tmp2		2497096	0					
ANR	2501309	Identifier	tmp2		2497096	0					
ANR	2501310	Argument	tmp1		2497096	1					
ANR	2501311	Identifier	tmp1		2497096	0					
ANR	2501312	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2501313	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501314	Identifier	cpu_R		2497096	0					
ANR	2501315	Identifier	RRR_S		2497096	1					
ANR	2501316	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"	1809:20:33155:33210	2497096	5	True				
ANR	2501317	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"		2497096	0					
ANR	2501318	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2501319	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2501320	ArgumentList	tmp2		2497096	1					
ANR	2501321	Argument	tmp2		2497096	0					
ANR	2501322	Identifier	tmp2		2497096	0					
ANR	2501323	Argument	tmp2		2497096	1					
ANR	2501324	Identifier	tmp2		2497096	0					
ANR	2501325	Argument	0xffffffff << ( RRR_T + 7 )		2497096	2					
ANR	2501326	ShiftExpression	0xffffffff << ( RRR_T + 7 )		2497096	0		<<			
ANR	2501327	PrimaryExpression	0xffffffff		2497096	0					
ANR	2501328	AdditiveExpression	RRR_T + 7		2497096	1		+			
ANR	2501329	Identifier	RRR_T		2497096	0					
ANR	2501330	PrimaryExpression	7		2497096	1					
ANR	2501331	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1811:20:33233:33276	2497096	6	True				
ANR	2501332	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501333	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501334	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501335	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501336	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501337	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501338	Identifier	cpu_R		2497096	0					
ANR	2501339	Identifier	RRR_R		2497096	1					
ANR	2501340	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501341	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501342	Identifier	cpu_R		2497096	0					
ANR	2501343	Identifier	RRR_S		2497096	1					
ANR	2501344	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp2 , 0 , label )"	1813:20:33299:33347	2497096	7	True				
ANR	2501345	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp2 , 0 , label )"		2497096	0					
ANR	2501346	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2501347	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2501348	ArgumentList	TCG_COND_EQ		2497096	1					
ANR	2501349	Argument	TCG_COND_EQ		2497096	0					
ANR	2501350	Identifier	TCG_COND_EQ		2497096	0					
ANR	2501351	Argument	tmp2		2497096	1					
ANR	2501352	Identifier	tmp2		2497096	0					
ANR	2501353	Argument	0		2497096	2					
ANR	2501354	PrimaryExpression	0		2497096	0					
ANR	2501355	Argument	label		2497096	3					
ANR	2501356	Identifier	label		2497096	0					
ANR	2501357	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"	1817:20:33372:33412	2497096	8	True				
ANR	2501358	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"		2497096	0					
ANR	2501359	Callee	tcg_gen_sari_i32		2497096	0					
ANR	2501360	Identifier	tcg_gen_sari_i32		2497096	0					
ANR	2501361	ArgumentList	tmp1		2497096	1					
ANR	2501362	Argument	tmp1		2497096	0					
ANR	2501363	Identifier	tmp1		2497096	0					
ANR	2501364	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501365	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501366	Identifier	cpu_R		2497096	0					
ANR	2501367	Identifier	RRR_S		2497096	1					
ANR	2501368	Argument	31		2497096	2					
ANR	2501369	PrimaryExpression	31		2497096	0					
ANR	2501370	ExpressionStatement	"tcg_gen_xori_i32 ( cpu_R [ RRR_R ] , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"	1819:20:33435:33528	2497096	9	True				
ANR	2501371	CallExpression	"tcg_gen_xori_i32 ( cpu_R [ RRR_R ] , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"		2497096	0					
ANR	2501372	Callee	tcg_gen_xori_i32		2497096	0					
ANR	2501373	Identifier	tcg_gen_xori_i32		2497096	0					
ANR	2501374	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501375	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501376	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501377	Identifier	cpu_R		2497096	0					
ANR	2501378	Identifier	RRR_R		2497096	1					
ANR	2501379	Argument	tmp1		2497096	1					
ANR	2501380	Identifier	tmp1		2497096	0					
ANR	2501381	Argument	0xffffffff >> ( 25 - RRR_T )		2497096	2					
ANR	2501382	ShiftExpression	0xffffffff >> ( 25 - RRR_T )		2497096	0		>>			
ANR	2501383	PrimaryExpression	0xffffffff		2497096	0					
ANR	2501384	AdditiveExpression	25 - RRR_T		2497096	1		-			
ANR	2501385	PrimaryExpression	25		2497096	0					
ANR	2501386	Identifier	RRR_T		2497096	1					
ANR	2501387	ExpressionStatement	gen_set_label ( label )	1825:20:33553:33573	2497096	10	True				
ANR	2501388	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2501389	Callee	gen_set_label		2497096	0					
ANR	2501390	Identifier	gen_set_label		2497096	0					
ANR	2501391	ArgumentList	label		2497096	1					
ANR	2501392	Argument	label		2497096	0					
ANR	2501393	Identifier	label		2497096	0					
ANR	2501394	ExpressionStatement	tcg_temp_free ( tmp1 )	1829:20:33598:33617	2497096	11	True				
ANR	2501395	CallExpression	tcg_temp_free ( tmp1 )		2497096	0					
ANR	2501396	Callee	tcg_temp_free		2497096	0					
ANR	2501397	Identifier	tcg_temp_free		2497096	0					
ANR	2501398	ArgumentList	tmp1		2497096	1					
ANR	2501399	Argument	tmp1		2497096	0					
ANR	2501400	Identifier	tmp1		2497096	0					
ANR	2501401	ExpressionStatement	tcg_temp_free ( tmp2 )	1831:20:33640:33659	2497096	12	True				
ANR	2501402	CallExpression	tcg_temp_free ( tmp2 )		2497096	0					
ANR	2501403	Callee	tcg_temp_free		2497096	0					
ANR	2501404	Identifier	tcg_temp_free		2497096	0					
ANR	2501405	ArgumentList	tmp2		2497096	1					
ANR	2501406	Argument	tmp2		2497096	0					
ANR	2501407	Identifier	tmp2		2497096	0					
ANR	2501408	BreakStatement	break ;	1835:16:33697:33702	2497096	21	True				
ANR	2501409	Label	case 4 :	1839:12:33719:33725	2497096	22	True				
ANR	2501410	Label	case 5 :	1841:12:33749:33755	2497096	23	True				
ANR	2501411	Label	case 6 :	1843:12:33779:33785	2497096	24	True				
ANR	2501412	Label	case 7 :	1845:12:33810:33816	2497096	25	True				
ANR	2501413	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_MINMAX )	1847:16:33845:33885	2497096	26	True				
ANR	2501414	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_MINMAX )		2497096	0					
ANR	2501415	Callee	HAS_OPTION		2497096	0					
ANR	2501416	Identifier	HAS_OPTION		2497096	0					
ANR	2501417	ArgumentList	XTENSA_OPTION_MISC_OP_MINMAX		2497096	1					
ANR	2501418	Argument	XTENSA_OPTION_MISC_OP_MINMAX		2497096	0					
ANR	2501419	Identifier	XTENSA_OPTION_MISC_OP_MINMAX		2497096	0					
ANR	2501420	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1849:16:33904:33946	2497096	27	True				
ANR	2501421	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2501422	Callee	gen_window_check3		2497096	0					
ANR	2501423	Identifier	gen_window_check3		2497096	0					
ANR	2501424	ArgumentList	dc		2497096	1					
ANR	2501425	Argument	dc		2497096	0					
ANR	2501426	Identifier	dc		2497096	0					
ANR	2501427	Argument	RRR_R		2497096	1					
ANR	2501428	Identifier	RRR_R		2497096	0					
ANR	2501429	Argument	RRR_S		2497096	2					
ANR	2501430	Identifier	RRR_S		2497096	0					
ANR	2501431	Argument	RRR_T		2497096	3					
ANR	2501432	Identifier	RRR_T		2497096	0					
ANR	2501433	CompoundStatement		1863:20:34147:34174	2497096	28					
ANR	2501434	Statement	static	1853:20:33988:33993	2497096	0	True				
ANR	2501435	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU } ;"	1853:27:33995:34195	2497096	1	True				
ANR	2501436	IdentifierDecl	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2497096	0					
ANR	2501437	IdentifierDeclType	const TCGCond [ ]		2497096	0					
ANR	2501438	Identifier	cond		2497096	1					
ANR	2501439	AssignmentExpression	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2497096	2		=			
ANR	2501440	Identifier	cond		2497096	0					
ANR	2501441	InitializerList	TCG_COND_LE		2497096	1					
ANR	2501442	Identifier	TCG_COND_LE		2497096	0					
ANR	2501443	Identifier	TCG_COND_GE		2497096	1					
ANR	2501444	Identifier	TCG_COND_LEU		2497096	2					
ANR	2501445	Identifier	TCG_COND_GEU		2497096	3					
ANR	2501446	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1865:20:34218:34245	2497096	2	True				
ANR	2501447	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2501448	IdentifierDeclType	int		2497096	0					
ANR	2501449	Identifier	label		2497096	1					
ANR	2501450	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2501451	Identifier	label		2497096	0					
ANR	2501452	CallExpression	gen_new_label ( )		2497096	1					
ANR	2501453	Callee	gen_new_label		2497096	0					
ANR	2501454	Identifier	gen_new_label		2497096	0					
ANR	2501455	ArgumentList			2497096	1					
ANR	2501456	IfStatement	if ( RRR_R != RRR_T )		2497096	3					
ANR	2501457	Condition	RRR_R != RRR_T	1869:24:34274:34287	2497096	0	True				
ANR	2501458	EqualityExpression	RRR_R != RRR_T		2497096	0		!=			
ANR	2501459	Identifier	RRR_R		2497096	0					
ANR	2501460	Identifier	RRR_T		2497096	1					
ANR	2501461	CompoundStatement		1867:40:34219:34219	2497096	1					
ANR	2501462	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1871:24:34317:34360	2497096	0	True				
ANR	2501463	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501464	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501465	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501466	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501467	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501468	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501469	Identifier	cpu_R		2497096	0					
ANR	2501470	Identifier	RRR_R		2497096	1					
ANR	2501471	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501472	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501473	Identifier	cpu_R		2497096	0					
ANR	2501474	Identifier	RRR_S		2497096	1					
ANR	2501475	ExpressionStatement	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , label )"	1873:24:34387:34488	2497096	1	True				
ANR	2501476	CallExpression	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , label )"		2497096	0					
ANR	2501477	Callee	tcg_gen_brcond_i32		2497096	0					
ANR	2501478	Identifier	tcg_gen_brcond_i32		2497096	0					
ANR	2501479	ArgumentList	cond [ OP2 - 4 ]		2497096	1					
ANR	2501480	Argument	cond [ OP2 - 4 ]		2497096	0					
ANR	2501481	ArrayIndexing	cond [ OP2 - 4 ]		2497096	0					
ANR	2501482	Identifier	cond		2497096	0					
ANR	2501483	AdditiveExpression	OP2 - 4		2497096	1		-			
ANR	2501484	Identifier	OP2		2497096	0					
ANR	2501485	PrimaryExpression	4		2497096	1					
ANR	2501486	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501487	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501488	Identifier	cpu_R		2497096	0					
ANR	2501489	Identifier	RRR_S		2497096	1					
ANR	2501490	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2501491	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501492	Identifier	cpu_R		2497096	0					
ANR	2501493	Identifier	RRR_T		2497096	1					
ANR	2501494	Argument	label		2497096	3					
ANR	2501495	Identifier	label		2497096	0					
ANR	2501496	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1877:24:34515:34558	2497096	2	True				
ANR	2501497	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2501498	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501499	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501500	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501501	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501502	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501503	Identifier	cpu_R		2497096	0					
ANR	2501504	Identifier	RRR_R		2497096	1					
ANR	2501505	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2501506	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501507	Identifier	cpu_R		2497096	0					
ANR	2501508	Identifier	RRR_T		2497096	1					
ANR	2501509	ElseStatement	else		2497096	0					
ANR	2501510	CompoundStatement		1877:27:34517:34517	2497096	0					
ANR	2501511	ExpressionStatement	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , label )"	1881:24:34615:34716	2497096	0	True				
ANR	2501512	CallExpression	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , label )"		2497096	0					
ANR	2501513	Callee	tcg_gen_brcond_i32		2497096	0					
ANR	2501514	Identifier	tcg_gen_brcond_i32		2497096	0					
ANR	2501515	ArgumentList	cond [ OP2 - 4 ]		2497096	1					
ANR	2501516	Argument	cond [ OP2 - 4 ]		2497096	0					
ANR	2501517	ArrayIndexing	cond [ OP2 - 4 ]		2497096	0					
ANR	2501518	Identifier	cond		2497096	0					
ANR	2501519	AdditiveExpression	OP2 - 4		2497096	1		-			
ANR	2501520	Identifier	OP2		2497096	0					
ANR	2501521	PrimaryExpression	4		2497096	1					
ANR	2501522	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2501523	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501524	Identifier	cpu_R		2497096	0					
ANR	2501525	Identifier	RRR_T		2497096	1					
ANR	2501526	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2501527	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501528	Identifier	cpu_R		2497096	0					
ANR	2501529	Identifier	RRR_S		2497096	1					
ANR	2501530	Argument	label		2497096	3					
ANR	2501531	Identifier	label		2497096	0					
ANR	2501532	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1885:24:34743:34786	2497096	1	True				
ANR	2501533	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501534	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501535	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501536	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501537	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501538	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501539	Identifier	cpu_R		2497096	0					
ANR	2501540	Identifier	RRR_R		2497096	1					
ANR	2501541	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501542	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501543	Identifier	cpu_R		2497096	0					
ANR	2501544	Identifier	RRR_S		2497096	1					
ANR	2501545	ExpressionStatement	gen_set_label ( label )	1889:20:34832:34852	2497096	4	True				
ANR	2501546	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2501547	Callee	gen_set_label		2497096	0					
ANR	2501548	Identifier	gen_set_label		2497096	0					
ANR	2501549	ArgumentList	label		2497096	1					
ANR	2501550	Argument	label		2497096	0					
ANR	2501551	Identifier	label		2497096	0					
ANR	2501552	BreakStatement	break ;	1893:16:34890:34895	2497096	29	True				
ANR	2501553	Label	case 8 :	1897:12:34912:34918	2497096	30	True				
ANR	2501554	Label	case 9 :	1899:12:34944:34950	2497096	31	True				
ANR	2501555	Label	case 10 :	1901:12:34976:34983	2497096	32	True				
ANR	2501556	Label	case 11 :	1903:12:35009:35016	2497096	33	True				
ANR	2501557	ExpressionStatement	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1905:16:35046:35088	2497096	34	True				
ANR	2501558	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2497096	0					
ANR	2501559	Callee	gen_window_check3		2497096	0					
ANR	2501560	Identifier	gen_window_check3		2497096	0					
ANR	2501561	ArgumentList	dc		2497096	1					
ANR	2501562	Argument	dc		2497096	0					
ANR	2501563	Identifier	dc		2497096	0					
ANR	2501564	Argument	RRR_R		2497096	1					
ANR	2501565	Identifier	RRR_R		2497096	0					
ANR	2501566	Argument	RRR_S		2497096	2					
ANR	2501567	Identifier	RRR_S		2497096	0					
ANR	2501568	Argument	RRR_T		2497096	3					
ANR	2501569	Identifier	RRR_T		2497096	0					
ANR	2501570	CompoundStatement		1919:20:35287:35314	2497096	35					
ANR	2501571	Statement	static	1909:20:35130:35135	2497096	0	True				
ANR	2501572	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT } ;"	1909:27:35137:35335	2497096	1	True				
ANR	2501573	IdentifierDecl	"cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT }"		2497096	0					
ANR	2501574	IdentifierDeclType	const TCGCond [ ]		2497096	0					
ANR	2501575	Identifier	cond		2497096	1					
ANR	2501576	AssignmentExpression	"cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT }"		2497096	2		=			
ANR	2501577	Identifier	cond		2497096	0					
ANR	2501578	InitializerList	TCG_COND_NE		2497096	1					
ANR	2501579	Identifier	TCG_COND_NE		2497096	0					
ANR	2501580	Identifier	TCG_COND_EQ		2497096	1					
ANR	2501581	Identifier	TCG_COND_GE		2497096	2					
ANR	2501582	Identifier	TCG_COND_LT		2497096	3					
ANR	2501583	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1921:20:35358:35385	2497096	2	True				
ANR	2501584	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2501585	IdentifierDeclType	int		2497096	0					
ANR	2501586	Identifier	label		2497096	1					
ANR	2501587	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2501588	Identifier	label		2497096	0					
ANR	2501589	CallExpression	gen_new_label ( )		2497096	1					
ANR	2501590	Callee	gen_new_label		2497096	0					
ANR	2501591	Identifier	gen_new_label		2497096	0					
ANR	2501592	ArgumentList			2497096	1					
ANR	2501593	ExpressionStatement	"tcg_gen_brcondi_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_T ] , 0 , label )"	1923:20:35408:35466	2497096	3	True				
ANR	2501594	CallExpression	"tcg_gen_brcondi_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_T ] , 0 , label )"		2497096	0					
ANR	2501595	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2501596	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2501597	ArgumentList	cond [ OP2 - 8 ]		2497096	1					
ANR	2501598	Argument	cond [ OP2 - 8 ]		2497096	0					
ANR	2501599	ArrayIndexing	cond [ OP2 - 8 ]		2497096	0					
ANR	2501600	Identifier	cond		2497096	0					
ANR	2501601	AdditiveExpression	OP2 - 8		2497096	1		-			
ANR	2501602	Identifier	OP2		2497096	0					
ANR	2501603	PrimaryExpression	8		2497096	1					
ANR	2501604	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2501605	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501606	Identifier	cpu_R		2497096	0					
ANR	2501607	Identifier	RRR_T		2497096	1					
ANR	2501608	Argument	0		2497096	2					
ANR	2501609	PrimaryExpression	0		2497096	0					
ANR	2501610	Argument	label		2497096	3					
ANR	2501611	Identifier	label		2497096	0					
ANR	2501612	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1925:20:35489:35532	2497096	4	True				
ANR	2501613	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501614	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501615	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501616	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501617	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501618	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501619	Identifier	cpu_R		2497096	0					
ANR	2501620	Identifier	RRR_R		2497096	1					
ANR	2501621	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501622	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501623	Identifier	cpu_R		2497096	0					
ANR	2501624	Identifier	RRR_S		2497096	1					
ANR	2501625	ExpressionStatement	gen_set_label ( label )	1927:20:35555:35575	2497096	5	True				
ANR	2501626	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2501627	Callee	gen_set_label		2497096	0					
ANR	2501628	Identifier	gen_set_label		2497096	0					
ANR	2501629	ArgumentList	label		2497096	1					
ANR	2501630	Argument	label		2497096	0					
ANR	2501631	Identifier	label		2497096	0					
ANR	2501632	BreakStatement	break ;	1931:16:35613:35618	2497096	36	True				
ANR	2501633	Label	case 12 :	1935:12:35635:35642	2497096	37	True				
ANR	2501634	Label	case 13 :	1937:12:35667:35674	2497096	38	True				
ANR	2501635	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1939:16:35703:35736	2497096	39	True				
ANR	2501636	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2497096	0					
ANR	2501637	Callee	HAS_OPTION		2497096	0					
ANR	2501638	Identifier	HAS_OPTION		2497096	0					
ANR	2501639	ArgumentList	XTENSA_OPTION_BOOLEAN		2497096	1					
ANR	2501640	Argument	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2501641	Identifier	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2501642	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1941:16:35755:35790	2497096	40	True				
ANR	2501643	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2497096	0					
ANR	2501644	Callee	gen_window_check2		2497096	0					
ANR	2501645	Identifier	gen_window_check2		2497096	0					
ANR	2501646	ArgumentList	dc		2497096	1					
ANR	2501647	Argument	dc		2497096	0					
ANR	2501648	Identifier	dc		2497096	0					
ANR	2501649	Argument	RRR_R		2497096	1					
ANR	2501650	Identifier	RRR_R		2497096	0					
ANR	2501651	Argument	RRR_S		2497096	2					
ANR	2501652	Identifier	RRR_S		2497096	0					
ANR	2501653	CompoundStatement		1945:20:35811:35844	2497096	41					
ANR	2501654	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1945:20:35832:35859	2497096	0	True				
ANR	2501655	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2501656	IdentifierDeclType	int		2497096	0					
ANR	2501657	Identifier	label		2497096	1					
ANR	2501658	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2501659	Identifier	label		2497096	0					
ANR	2501660	CallExpression	gen_new_label ( )		2497096	1					
ANR	2501661	Callee	gen_new_label		2497096	0					
ANR	2501662	Identifier	gen_new_label		2497096	0					
ANR	2501663	ArgumentList			2497096	1					
ANR	2501664	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1947:20:35882:35915	2497096	1	True				
ANR	2501665	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2501666	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2501667	Identifier	tmp		2497096	1					
ANR	2501668	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2501669	Identifier	tmp		2497096	0					
ANR	2501670	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2501671	Callee	tcg_temp_new_i32		2497096	0					
ANR	2501672	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2501673	ArgumentList			2497096	1					
ANR	2501674	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRR_T )"	1951:20:35940:35985	2497096	2	True				
ANR	2501675	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRR_T )"		2497096	0					
ANR	2501676	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2501677	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2501678	ArgumentList	tmp		2497096	1					
ANR	2501679	Argument	tmp		2497096	0					
ANR	2501680	Identifier	tmp		2497096	0					
ANR	2501681	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2501682	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2501683	Identifier	cpu_SR		2497096	0					
ANR	2501684	Identifier	BR		2497096	1					
ANR	2501685	Argument	1 << RRR_T		2497096	2					
ANR	2501686	ShiftExpression	1 << RRR_T		2497096	0		<<			
ANR	2501687	PrimaryExpression	1		2497096	0					
ANR	2501688	Identifier	RRR_T		2497096	1					
ANR	2501689	ExpressionStatement	"tcg_gen_brcondi_i32 ( OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE , tmp , 0 , label )"	1953:20:36008:36138	2497096	3	True				
ANR	2501690	CallExpression	"tcg_gen_brcondi_i32 ( OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE , tmp , 0 , label )"		2497096	0					
ANR	2501691	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2501692	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2501693	ArgumentList	OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE		2497096	1					
ANR	2501694	Argument	OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE		2497096	0					
ANR	2501695	ConditionalExpression	OP2 & 1 ? TCG_COND_EQ : TCG_COND_NE		2497096	0					
ANR	2501696	Condition	OP2 & 1		2497096	0					
ANR	2501697	BitAndExpression	OP2 & 1		2497096	0		&			
ANR	2501698	Identifier	OP2		2497096	0					
ANR	2501699	PrimaryExpression	1		2497096	1					
ANR	2501700	Identifier	TCG_COND_EQ		2497096	1					
ANR	2501701	Identifier	TCG_COND_NE		2497096	2					
ANR	2501702	Argument	tmp		2497096	1					
ANR	2501703	Identifier	tmp		2497096	0					
ANR	2501704	Argument	0		2497096	2					
ANR	2501705	PrimaryExpression	0		2497096	0					
ANR	2501706	Argument	label		2497096	3					
ANR	2501707	Identifier	label		2497096	0					
ANR	2501708	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1959:20:36161:36204	2497096	4	True				
ANR	2501709	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2501710	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501711	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501712	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501713	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501714	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501715	Identifier	cpu_R		2497096	0					
ANR	2501716	Identifier	RRR_R		2497096	1					
ANR	2501717	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501718	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501719	Identifier	cpu_R		2497096	0					
ANR	2501720	Identifier	RRR_S		2497096	1					
ANR	2501721	ExpressionStatement	gen_set_label ( label )	1961:20:36227:36247	2497096	5	True				
ANR	2501722	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2501723	Callee	gen_set_label		2497096	0					
ANR	2501724	Identifier	gen_set_label		2497096	0					
ANR	2501725	ArgumentList	label		2497096	1					
ANR	2501726	Argument	label		2497096	0					
ANR	2501727	Identifier	label		2497096	0					
ANR	2501728	ExpressionStatement	tcg_temp_free ( tmp )	1963:20:36270:36288	2497096	6	True				
ANR	2501729	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2501730	Callee	tcg_temp_free		2497096	0					
ANR	2501731	Identifier	tcg_temp_free		2497096	0					
ANR	2501732	ArgumentList	tmp		2497096	1					
ANR	2501733	Argument	tmp		2497096	0					
ANR	2501734	Identifier	tmp		2497096	0					
ANR	2501735	BreakStatement	break ;	1967:16:36326:36331	2497096	42	True				
ANR	2501736	Label	case 14 :	1971:12:36348:36355	2497096	43	True				
ANR	2501737	ExpressionStatement	"gen_window_check1 ( dc , RRR_R )"	1973:16:36382:36410	2497096	44	True				
ANR	2501738	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2497096	0					
ANR	2501739	Callee	gen_window_check1		2497096	0					
ANR	2501740	Identifier	gen_window_check1		2497096	0					
ANR	2501741	ArgumentList	dc		2497096	1					
ANR	2501742	Argument	dc		2497096	0					
ANR	2501743	Identifier	dc		2497096	0					
ANR	2501744	Argument	RRR_R		2497096	1					
ANR	2501745	Identifier	RRR_R		2497096	0					
ANR	2501746	CompoundStatement		1975:20:36381:36410	2497096	45					
ANR	2501747	IdentifierDeclStatement	int st = ( RRR_S << 4 ) + RRR_T ;	1977:20:36452:36481	2497096	0	True				
ANR	2501748	IdentifierDecl	st = ( RRR_S << 4 ) + RRR_T		2497096	0					
ANR	2501749	IdentifierDeclType	int		2497096	0					
ANR	2501750	Identifier	st		2497096	1					
ANR	2501751	AssignmentExpression	st = ( RRR_S << 4 ) + RRR_T		2497096	2		=			
ANR	2501752	Identifier	st		2497096	0					
ANR	2501753	AdditiveExpression	( RRR_S << 4 ) + RRR_T		2497096	1		+			
ANR	2501754	ShiftExpression	RRR_S << 4		2497096	0		<<			
ANR	2501755	Identifier	RRR_S		2497096	0					
ANR	2501756	PrimaryExpression	4		2497096	1					
ANR	2501757	Identifier	RRR_T		2497096	1					
ANR	2501758	IfStatement	if ( uregnames [ st ] )		2497096	1					
ANR	2501759	Condition	uregnames [ st ]	1979:24:36508:36520	2497096	0	True				
ANR	2501760	ArrayIndexing	uregnames [ st ]		2497096	0					
ANR	2501761	Identifier	uregnames		2497096	0					
ANR	2501762	Identifier	st		2497096	1					
ANR	2501763	CompoundStatement		1977:39:36452:36452	2497096	1					
ANR	2501764	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"	1981:24:36550:36591	2497096	0	True				
ANR	2501765	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"		2497096	0					
ANR	2501766	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2501767	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2501768	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501769	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501770	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501771	Identifier	cpu_R		2497096	0					
ANR	2501772	Identifier	RRR_R		2497096	1					
ANR	2501773	Argument	cpu_UR [ st ]		2497096	1					
ANR	2501774	ArrayIndexing	cpu_UR [ st ]		2497096	0					
ANR	2501775	Identifier	cpu_UR		2497096	0					
ANR	2501776	Identifier	st		2497096	1					
ANR	2501777	ElseStatement	else		2497096	0					
ANR	2501778	CompoundStatement		1981:27:36550:36550	2497096	0					
ANR	2501779	ExpressionStatement	"qemu_log ( ""RUR %d not implemented, "" , st )"	1985:24:36648:36688	2497096	0	True				
ANR	2501780	CallExpression	"qemu_log ( ""RUR %d not implemented, "" , st )"		2497096	0					
ANR	2501781	Callee	qemu_log		2497096	0					
ANR	2501782	Identifier	qemu_log		2497096	0					
ANR	2501783	ArgumentList	"""RUR %d not implemented, """		2497096	1					
ANR	2501784	Argument	"""RUR %d not implemented, """		2497096	0					
ANR	2501785	PrimaryExpression	"""RUR %d not implemented, """		2497096	0					
ANR	2501786	Argument	st		2497096	1					
ANR	2501787	Identifier	st		2497096	0					
ANR	2501788	ExpressionStatement	TBD ( )	1987:24:36715:36720	2497096	1	True				
ANR	2501789	CallExpression	TBD ( )		2497096	0					
ANR	2501790	Callee	TBD		2497096	0					
ANR	2501791	Identifier	TBD		2497096	0					
ANR	2501792	ArgumentList			2497096	1					
ANR	2501793	BreakStatement	break ;	1993:16:36781:36786	2497096	46	True				
ANR	2501794	Label	case 15 :	1997:12:36803:36810	2497096	47	True				
ANR	2501795	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	1999:16:36837:36865	2497096	48	True				
ANR	2501796	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2501797	Callee	gen_window_check1		2497096	0					
ANR	2501798	Identifier	gen_window_check1		2497096	0					
ANR	2501799	ArgumentList	dc		2497096	1					
ANR	2501800	Argument	dc		2497096	0					
ANR	2501801	Identifier	dc		2497096	0					
ANR	2501802	Argument	RRR_T		2497096	1					
ANR	2501803	Identifier	RRR_T		2497096	0					
ANR	2501804	IfStatement	if ( uregnames [ RSR_SR ] )		2497096	49					
ANR	2501805	Condition	uregnames [ RSR_SR ]	2001:20:36888:36904	2497096	0	True				
ANR	2501806	ArrayIndexing	uregnames [ RSR_SR ]		2497096	0					
ANR	2501807	Identifier	uregnames		2497096	0					
ANR	2501808	Identifier	RSR_SR		2497096	1					
ANR	2501809	CompoundStatement		1999:39:36836:36836	2497096	1					
ANR	2501810	ExpressionStatement	"gen_wur ( RSR_SR , cpu_R [ RRR_T ] )"	2003:20:36930:36959	2497096	0	True				
ANR	2501811	CallExpression	"gen_wur ( RSR_SR , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2501812	Callee	gen_wur		2497096	0					
ANR	2501813	Identifier	gen_wur		2497096	0					
ANR	2501814	ArgumentList	RSR_SR		2497096	1					
ANR	2501815	Argument	RSR_SR		2497096	0					
ANR	2501816	Identifier	RSR_SR		2497096	0					
ANR	2501817	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2501818	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501819	Identifier	cpu_R		2497096	0					
ANR	2501820	Identifier	RRR_T		2497096	1					
ANR	2501821	ElseStatement	else		2497096	0					
ANR	2501822	CompoundStatement		2003:23:36914:36914	2497096	0					
ANR	2501823	ExpressionStatement	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"	2007:20:37008:37052	2497096	0	True				
ANR	2501824	CallExpression	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"		2497096	0					
ANR	2501825	Callee	qemu_log		2497096	0					
ANR	2501826	Identifier	qemu_log		2497096	0					
ANR	2501827	ArgumentList	"""WUR %d not implemented, """		2497096	1					
ANR	2501828	Argument	"""WUR %d not implemented, """		2497096	0					
ANR	2501829	PrimaryExpression	"""WUR %d not implemented, """		2497096	0					
ANR	2501830	Argument	RSR_SR		2497096	1					
ANR	2501831	Identifier	RSR_SR		2497096	0					
ANR	2501832	ExpressionStatement	TBD ( )	2009:20:37075:37080	2497096	1	True				
ANR	2501833	CallExpression	TBD ( )		2497096	0					
ANR	2501834	Callee	TBD		2497096	0					
ANR	2501835	Identifier	TBD		2497096	0					
ANR	2501836	ArgumentList			2497096	1					
ANR	2501837	BreakStatement	break ;	2013:16:37118:37123	2497096	50	True				
ANR	2501838	BreakStatement	break ;	2019:12:37155:37160	2497096	13	True				
ANR	2501839	Label	case 4 :	2023:8:37173:37179	2497096	14	True				
ANR	2501840	Label	case 5 :	2025:8:37200:37206	2497096	15	True				
ANR	2501841	ExpressionStatement	"gen_window_check2 ( dc , RRR_R , RRR_T )"	2027:12:37221:37256	2497096	16	True				
ANR	2501842	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2497096	0					
ANR	2501843	Callee	gen_window_check2		2497096	0					
ANR	2501844	Identifier	gen_window_check2		2497096	0					
ANR	2501845	ArgumentList	dc		2497096	1					
ANR	2501846	Argument	dc		2497096	0					
ANR	2501847	Identifier	dc		2497096	0					
ANR	2501848	Argument	RRR_R		2497096	1					
ANR	2501849	Identifier	RRR_R		2497096	0					
ANR	2501850	Argument	RRR_T		2497096	2					
ANR	2501851	Identifier	RRR_T		2497096	0					
ANR	2501852	CompoundStatement		2035:16:37332:37365	2497096	17					
ANR	2501853	IdentifierDeclStatement	int shiftimm = RRR_S | ( ( OP1 & 1 ) << 4 ) ;	2031:16:37290:37329	2497096	0	True				
ANR	2501854	IdentifierDecl	shiftimm = RRR_S | ( ( OP1 & 1 ) << 4 )		2497096	0					
ANR	2501855	IdentifierDeclType	int		2497096	0					
ANR	2501856	Identifier	shiftimm		2497096	1					
ANR	2501857	AssignmentExpression	shiftimm = RRR_S | ( ( OP1 & 1 ) << 4 )		2497096	2		=			
ANR	2501858	Identifier	shiftimm		2497096	0					
ANR	2501859	InclusiveOrExpression	RRR_S | ( ( OP1 & 1 ) << 4 )		2497096	1		|			
ANR	2501860	Identifier	RRR_S		2497096	0					
ANR	2501861	ShiftExpression	( OP1 & 1 ) << 4		2497096	1		<<			
ANR	2501862	BitAndExpression	OP1 & 1		2497096	0		&			
ANR	2501863	Identifier	OP1		2497096	0					
ANR	2501864	PrimaryExpression	1		2497096	1					
ANR	2501865	PrimaryExpression	4		2497096	1					
ANR	2501866	IdentifierDeclStatement	int maskimm = ( 1 << ( OP2 + 1 ) ) - 1 ;	2033:16:37348:37382	2497096	1	True				
ANR	2501867	IdentifierDecl	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2497096	0					
ANR	2501868	IdentifierDeclType	int		2497096	0					
ANR	2501869	Identifier	maskimm		2497096	1					
ANR	2501870	AssignmentExpression	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2497096	2		=			
ANR	2501871	Identifier	maskimm		2497096	0					
ANR	2501872	AdditiveExpression	( 1 << ( OP2 + 1 ) ) - 1		2497096	1		-			
ANR	2501873	ShiftExpression	1 << ( OP2 + 1 )		2497096	0		<<			
ANR	2501874	PrimaryExpression	1		2497096	0					
ANR	2501875	AdditiveExpression	OP2 + 1		2497096	1		+			
ANR	2501876	Identifier	OP2		2497096	0					
ANR	2501877	PrimaryExpression	1		2497096	1					
ANR	2501878	PrimaryExpression	1		2497096	1					
ANR	2501879	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	2037:16:37403:37436	2497096	2	True				
ANR	2501880	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2501881	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2501882	Identifier	tmp		2497096	1					
ANR	2501883	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2501884	Identifier	tmp		2497096	0					
ANR	2501885	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2501886	Callee	tcg_temp_new_i32		2497096	0					
ANR	2501887	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2501888	ArgumentList			2497096	1					
ANR	2501889	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"	2039:16:37455:37500	2497096	3	True				
ANR	2501890	CallExpression	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"		2497096	0					
ANR	2501891	Callee	tcg_gen_shri_i32		2497096	0					
ANR	2501892	Identifier	tcg_gen_shri_i32		2497096	0					
ANR	2501893	ArgumentList	tmp		2497096	1					
ANR	2501894	Argument	tmp		2497096	0					
ANR	2501895	Identifier	tmp		2497096	0					
ANR	2501896	Argument	cpu_R [ RRR_T ]		2497096	1					
ANR	2501897	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501898	Identifier	cpu_R		2497096	0					
ANR	2501899	Identifier	RRR_T		2497096	1					
ANR	2501900	Argument	shiftimm		2497096	2					
ANR	2501901	Identifier	shiftimm		2497096	0					
ANR	2501902	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"	2041:16:37519:37563	2497096	4	True				
ANR	2501903	CallExpression	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"		2497096	0					
ANR	2501904	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2501905	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2501906	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2501907	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2501908	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2501909	Identifier	cpu_R		2497096	0					
ANR	2501910	Identifier	RRR_R		2497096	1					
ANR	2501911	Argument	tmp		2497096	1					
ANR	2501912	Identifier	tmp		2497096	0					
ANR	2501913	Argument	maskimm		2497096	2					
ANR	2501914	Identifier	maskimm		2497096	0					
ANR	2501915	ExpressionStatement	tcg_temp_free ( tmp )	2043:16:37582:37600	2497096	5	True				
ANR	2501916	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2501917	Callee	tcg_temp_free		2497096	0					
ANR	2501918	Identifier	tcg_temp_free		2497096	0					
ANR	2501919	ArgumentList	tmp		2497096	1					
ANR	2501920	Argument	tmp		2497096	0					
ANR	2501921	Identifier	tmp		2497096	0					
ANR	2501922	BreakStatement	break ;	2047:12:37630:37635	2497096	18	True				
ANR	2501923	Label	case 6 :	2051:8:37648:37654	2497096	19	True				
ANR	2501924	ExpressionStatement	RESERVED ( )	2053:12:37679:37689	2497096	20	True				
ANR	2501925	CallExpression	RESERVED ( )		2497096	0					
ANR	2501926	Callee	RESERVED		2497096	0					
ANR	2501927	Identifier	RESERVED		2497096	0					
ANR	2501928	ArgumentList			2497096	1					
ANR	2501929	BreakStatement	break ;	2055:12:37704:37709	2497096	21	True				
ANR	2501930	Label	case 7 :	2059:8:37722:37728	2497096	22	True				
ANR	2501931	ExpressionStatement	RESERVED ( )	2061:12:37753:37763	2497096	23	True				
ANR	2501932	CallExpression	RESERVED ( )		2497096	0					
ANR	2501933	Callee	RESERVED		2497096	0					
ANR	2501934	Identifier	RESERVED		2497096	0					
ANR	2501935	ArgumentList			2497096	1					
ANR	2501936	BreakStatement	break ;	2063:12:37778:37783	2497096	24	True				
ANR	2501937	Label	case 8 :	2067:8:37796:37802	2497096	25	True				
ANR	2501938	SwitchStatement	switch ( OP2 )		2497096	26					
ANR	2501939	Condition	OP2	2069:20:37835:37837	2497096	0	True				
ANR	2501940	Identifier	OP2		2497096	0					
ANR	2501941	CompoundStatement		2067:25:37769:37769	2497096	1					
ANR	2501942	Label	case 0 :	2071:12:37855:37861	2497096	0	True				
ANR	2501943	Label	case 1 :	2073:12:37885:37891	2497096	1	True				
ANR	2501944	Label	case 4 :	2075:12:37916:37922	2497096	2	True				
ANR	2501945	Label	case 5 :	2077:12:37946:37952	2497096	3	True				
ANR	2501946	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2079:16:37981:38021	2497096	4	True				
ANR	2501947	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2497096	0					
ANR	2501948	Callee	HAS_OPTION		2497096	0					
ANR	2501949	Identifier	HAS_OPTION		2497096	0					
ANR	2501950	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2497096	1					
ANR	2501951	Argument	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2501952	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2501953	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	2081:16:38040:38075	2497096	5	True				
ANR	2501954	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2497096	0					
ANR	2501955	Callee	gen_window_check2		2497096	0					
ANR	2501956	Identifier	gen_window_check2		2497096	0					
ANR	2501957	ArgumentList	dc		2497096	1					
ANR	2501958	Argument	dc		2497096	0					
ANR	2501959	Identifier	dc		2497096	0					
ANR	2501960	Argument	RRR_S		2497096	1					
ANR	2501961	Identifier	RRR_S		2497096	0					
ANR	2501962	Argument	RRR_T		2497096	2					
ANR	2501963	Identifier	RRR_T		2497096	0					
ANR	2501964	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2083:16:38094:38119	2497096	6	True				
ANR	2501965	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2501966	Callee	gen_check_cpenable		2497096	0					
ANR	2501967	Identifier	gen_check_cpenable		2497096	0					
ANR	2501968	ArgumentList	dc		2497096	1					
ANR	2501969	Argument	dc		2497096	0					
ANR	2501970	Identifier	dc		2497096	0					
ANR	2501971	Argument	0		2497096	1					
ANR	2501972	PrimaryExpression	0		2497096	0					
ANR	2501973	CompoundStatement		2085:20:38090:38124	2497096	7					
ANR	2501974	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2087:20:38161:38195	2497096	0	True				
ANR	2501975	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2501976	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2501977	Identifier	addr		2497096	1					
ANR	2501978	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2501979	Identifier	addr		2497096	0					
ANR	2501980	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2501981	Callee	tcg_temp_new_i32		2497096	0					
ANR	2501982	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2501983	ArgumentList			2497096	1					
ANR	2501984	ExpressionStatement	"tcg_gen_add_i32 ( addr , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	2089:20:38218:38267	2497096	1	True				
ANR	2501985	CallExpression	"tcg_gen_add_i32 ( addr , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2497096	0					
ANR	2501986	Callee	tcg_gen_add_i32		2497096	0					
ANR	2501987	Identifier	tcg_gen_add_i32		2497096	0					
ANR	2501988	ArgumentList	addr		2497096	1					
ANR	2501989	Argument	addr		2497096	0					
ANR	2501990	Identifier	addr		2497096	0					
ANR	2501991	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2501992	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2501993	Identifier	cpu_R		2497096	0					
ANR	2501994	Identifier	RRR_S		2497096	1					
ANR	2501995	Argument	cpu_R [ RRR_T ]		2497096	2					
ANR	2501996	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2501997	Identifier	cpu_R		2497096	0					
ANR	2501998	Identifier	RRR_T		2497096	1					
ANR	2501999	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	2091:20:38290:38334	2497096	2	True				
ANR	2502000	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2497096	0					
ANR	2502001	Callee	gen_load_store_alignment		2497096	0					
ANR	2502002	Identifier	gen_load_store_alignment		2497096	0					
ANR	2502003	ArgumentList	dc		2497096	1					
ANR	2502004	Argument	dc		2497096	0					
ANR	2502005	Identifier	dc		2497096	0					
ANR	2502006	Argument	2		2497096	1					
ANR	2502007	PrimaryExpression	2		2497096	0					
ANR	2502008	Argument	addr		2497096	2					
ANR	2502009	Identifier	addr		2497096	0					
ANR	2502010	Argument	false		2497096	3					
ANR	2502011	Identifier	false		2497096	0					
ANR	2502012	IfStatement	if ( OP2 & 0x4 )		2497096	3					
ANR	2502013	Condition	OP2 & 0x4	2093:24:38361:38369	2497096	0	True				
ANR	2502014	BitAndExpression	OP2 & 0x4		2497096	0		&			
ANR	2502015	Identifier	OP2		2497096	0					
ANR	2502016	PrimaryExpression	0x4		2497096	1					
ANR	2502017	CompoundStatement		2091:35:38301:38301	2497096	1					
ANR	2502018	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_FR [ RRR_R ] , addr , dc -> cring )"	2095:24:38399:38448	2497096	0	True				
ANR	2502019	CallExpression	"tcg_gen_qemu_st32 ( cpu_FR [ RRR_R ] , addr , dc -> cring )"		2497096	0					
ANR	2502020	Callee	tcg_gen_qemu_st32		2497096	0					
ANR	2502021	Identifier	tcg_gen_qemu_st32		2497096	0					
ANR	2502022	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502023	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502024	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502025	Identifier	cpu_FR		2497096	0					
ANR	2502026	Identifier	RRR_R		2497096	1					
ANR	2502027	Argument	addr		2497096	1					
ANR	2502028	Identifier	addr		2497096	0					
ANR	2502029	Argument	dc -> cring		2497096	2					
ANR	2502030	PtrMemberAccess	dc -> cring		2497096	0					
ANR	2502031	Identifier	dc		2497096	0					
ANR	2502032	Identifier	cring		2497096	1					
ANR	2502033	ElseStatement	else		2497096	0					
ANR	2502034	CompoundStatement		2095:27:38407:38407	2497096	0					
ANR	2502035	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_FR [ RRR_R ] , addr , dc -> cring )"	2099:24:38505:38555	2497096	0	True				
ANR	2502036	CallExpression	"tcg_gen_qemu_ld32u ( cpu_FR [ RRR_R ] , addr , dc -> cring )"		2497096	0					
ANR	2502037	Callee	tcg_gen_qemu_ld32u		2497096	0					
ANR	2502038	Identifier	tcg_gen_qemu_ld32u		2497096	0					
ANR	2502039	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502040	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502041	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502042	Identifier	cpu_FR		2497096	0					
ANR	2502043	Identifier	RRR_R		2497096	1					
ANR	2502044	Argument	addr		2497096	1					
ANR	2502045	Identifier	addr		2497096	0					
ANR	2502046	Argument	dc -> cring		2497096	2					
ANR	2502047	PtrMemberAccess	dc -> cring		2497096	0					
ANR	2502048	Identifier	dc		2497096	0					
ANR	2502049	Identifier	cring		2497096	1					
ANR	2502050	IfStatement	if ( OP2 & 0x1 )		2497096	4					
ANR	2502051	Condition	OP2 & 0x1	2103:24:38605:38613	2497096	0	True				
ANR	2502052	BitAndExpression	OP2 & 0x1		2497096	0		&			
ANR	2502053	Identifier	OP2		2497096	0					
ANR	2502054	PrimaryExpression	0x1		2497096	1					
ANR	2502055	CompoundStatement		2101:35:38545:38545	2497096	1					
ANR	2502056	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , addr )"	2105:24:38643:38678	2497096	0	True				
ANR	2502057	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , addr )"		2497096	0					
ANR	2502058	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2502059	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2502060	ArgumentList	cpu_R [ RRR_S ]		2497096	1					
ANR	2502061	Argument	cpu_R [ RRR_S ]		2497096	0					
ANR	2502062	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2502063	Identifier	cpu_R		2497096	0					
ANR	2502064	Identifier	RRR_S		2497096	1					
ANR	2502065	Argument	addr		2497096	1					
ANR	2502066	Identifier	addr		2497096	0					
ANR	2502067	ExpressionStatement	tcg_temp_free ( addr )	2109:20:38724:38743	2497096	5	True				
ANR	2502068	CallExpression	tcg_temp_free ( addr )		2497096	0					
ANR	2502069	Callee	tcg_temp_free		2497096	0					
ANR	2502070	Identifier	tcg_temp_free		2497096	0					
ANR	2502071	ArgumentList	addr		2497096	1					
ANR	2502072	Argument	addr		2497096	0					
ANR	2502073	Identifier	addr		2497096	0					
ANR	2502074	BreakStatement	break ;	2113:16:38781:38786	2497096	8	True				
ANR	2502075	Label	default :	2117:12:38803:38810	2497096	9	True				
ANR	2502076	Identifier	default		2497096	0					
ANR	2502077	ExpressionStatement	RESERVED ( )	2119:16:38842:38852	2497096	10	True				
ANR	2502078	CallExpression	RESERVED ( )		2497096	0					
ANR	2502079	Callee	RESERVED		2497096	0					
ANR	2502080	Identifier	RESERVED		2497096	0					
ANR	2502081	ArgumentList			2497096	1					
ANR	2502082	BreakStatement	break ;	2121:16:38871:38876	2497096	11	True				
ANR	2502083	BreakStatement	break ;	2125:12:38906:38911	2497096	27	True				
ANR	2502084	Label	case 9 :	2129:8:38924:38930	2497096	28	True				
ANR	2502085	ExpressionStatement	"gen_window_check2 ( dc , RRR_S , RRR_T )"	2131:12:38954:38989	2497096	29	True				
ANR	2502086	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2497096	0					
ANR	2502087	Callee	gen_window_check2		2497096	0					
ANR	2502088	Identifier	gen_window_check2		2497096	0					
ANR	2502089	ArgumentList	dc		2497096	1					
ANR	2502090	Argument	dc		2497096	0					
ANR	2502091	Identifier	dc		2497096	0					
ANR	2502092	Argument	RRR_S		2497096	1					
ANR	2502093	Identifier	RRR_S		2497096	0					
ANR	2502094	Argument	RRR_T		2497096	2					
ANR	2502095	Identifier	RRR_T		2497096	0					
ANR	2502096	SwitchStatement	switch ( OP2 )		2497096	30					
ANR	2502097	Condition	OP2	2133:20:39012:39014	2497096	0	True				
ANR	2502098	Identifier	OP2		2497096	0					
ANR	2502099	CompoundStatement		2131:25:38946:38946	2497096	1					
ANR	2502100	Label	case 0 :	2135:12:39032:39038	2497096	0	True				
ANR	2502101	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2137:16:39066:39109	2497096	1	True				
ANR	2502102	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2502103	Callee	HAS_OPTION		2497096	0					
ANR	2502104	Identifier	HAS_OPTION		2497096	0					
ANR	2502105	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2502106	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2502107	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2502108	ExpressionStatement	gen_check_privilege ( dc )	2139:16:39128:39151	2497096	2	True				
ANR	2502109	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2502110	Callee	gen_check_privilege		2497096	0					
ANR	2502111	Identifier	gen_check_privilege		2497096	0					
ANR	2502112	ArgumentList	dc		2497096	1					
ANR	2502113	Argument	dc		2497096	0					
ANR	2502114	Identifier	dc		2497096	0					
ANR	2502115	CompoundStatement		2141:20:39122:39156	2497096	3					
ANR	2502116	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2143:20:39193:39227	2497096	0	True				
ANR	2502117	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2502118	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502119	Identifier	addr		2497096	1					
ANR	2502120	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2502121	Identifier	addr		2497096	0					
ANR	2502122	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2502123	Callee	tcg_temp_new_i32		2497096	0					
ANR	2502124	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2502125	ArgumentList			2497096	1					
ANR	2502126	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"	2145:20:39250:39344	2497096	1	True				
ANR	2502127	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"		2497096	0					
ANR	2502128	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2502129	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2502130	ArgumentList	addr		2497096	1					
ANR	2502131	Argument	addr		2497096	0					
ANR	2502132	Identifier	addr		2497096	0					
ANR	2502133	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2502134	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2502135	Identifier	cpu_R		2497096	0					
ANR	2502136	Identifier	RRR_S		2497096	1					
ANR	2502137	Argument	0xffffffc0 | ( RRR_R << 2 )		2497096	2					
ANR	2502138	InclusiveOrExpression	0xffffffc0 | ( RRR_R << 2 )		2497096	0		|			
ANR	2502139	PrimaryExpression	0xffffffc0		2497096	0					
ANR	2502140	ShiftExpression	RRR_R << 2		2497096	1		<<			
ANR	2502141	Identifier	RRR_R		2497096	0					
ANR	2502142	PrimaryExpression	2		2497096	1					
ANR	2502143	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , addr , dc -> ring )"	2149:20:39367:39415	2497096	2	True				
ANR	2502144	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , addr , dc -> ring )"		2497096	0					
ANR	2502145	Callee	tcg_gen_qemu_ld32u		2497096	0					
ANR	2502146	Identifier	tcg_gen_qemu_ld32u		2497096	0					
ANR	2502147	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2502148	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2502149	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2502150	Identifier	cpu_R		2497096	0					
ANR	2502151	Identifier	RRR_T		2497096	1					
ANR	2502152	Argument	addr		2497096	1					
ANR	2502153	Identifier	addr		2497096	0					
ANR	2502154	Argument	dc -> ring		2497096	2					
ANR	2502155	PtrMemberAccess	dc -> ring		2497096	0					
ANR	2502156	Identifier	dc		2497096	0					
ANR	2502157	Identifier	ring		2497096	1					
ANR	2502158	ExpressionStatement	tcg_temp_free ( addr )	2151:20:39438:39457	2497096	3	True				
ANR	2502159	CallExpression	tcg_temp_free ( addr )		2497096	0					
ANR	2502160	Callee	tcg_temp_free		2497096	0					
ANR	2502161	Identifier	tcg_temp_free		2497096	0					
ANR	2502162	ArgumentList	addr		2497096	1					
ANR	2502163	Argument	addr		2497096	0					
ANR	2502164	Identifier	addr		2497096	0					
ANR	2502165	BreakStatement	break ;	2155:16:39495:39500	2497096	4	True				
ANR	2502166	Label	case 4 :	2159:12:39517:39523	2497096	5	True				
ANR	2502167	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2161:16:39551:39594	2497096	6	True				
ANR	2502168	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2502169	Callee	HAS_OPTION		2497096	0					
ANR	2502170	Identifier	HAS_OPTION		2497096	0					
ANR	2502171	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2502172	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2502173	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2502174	ExpressionStatement	gen_check_privilege ( dc )	2163:16:39613:39636	2497096	7	True				
ANR	2502175	CallExpression	gen_check_privilege ( dc )		2497096	0					
ANR	2502176	Callee	gen_check_privilege		2497096	0					
ANR	2502177	Identifier	gen_check_privilege		2497096	0					
ANR	2502178	ArgumentList	dc		2497096	1					
ANR	2502179	Argument	dc		2497096	0					
ANR	2502180	Identifier	dc		2497096	0					
ANR	2502181	CompoundStatement		2165:20:39607:39641	2497096	8					
ANR	2502182	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2167:20:39678:39712	2497096	0	True				
ANR	2502183	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2502184	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502185	Identifier	addr		2497096	1					
ANR	2502186	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2502187	Identifier	addr		2497096	0					
ANR	2502188	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2502189	Callee	tcg_temp_new_i32		2497096	0					
ANR	2502190	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2502191	ArgumentList			2497096	1					
ANR	2502192	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"	2169:20:39735:39829	2497096	1	True				
ANR	2502193	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"		2497096	0					
ANR	2502194	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2502195	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2502196	ArgumentList	addr		2497096	1					
ANR	2502197	Argument	addr		2497096	0					
ANR	2502198	Identifier	addr		2497096	0					
ANR	2502199	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2502200	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2502201	Identifier	cpu_R		2497096	0					
ANR	2502202	Identifier	RRR_S		2497096	1					
ANR	2502203	Argument	0xffffffc0 | ( RRR_R << 2 )		2497096	2					
ANR	2502204	InclusiveOrExpression	0xffffffc0 | ( RRR_R << 2 )		2497096	0		|			
ANR	2502205	PrimaryExpression	0xffffffc0		2497096	0					
ANR	2502206	ShiftExpression	RRR_R << 2		2497096	1		<<			
ANR	2502207	Identifier	RRR_R		2497096	0					
ANR	2502208	PrimaryExpression	2		2497096	1					
ANR	2502209	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_R [ RRR_T ] , addr , dc -> ring )"	2173:20:39852:39899	2497096	2	True				
ANR	2502210	CallExpression	"tcg_gen_qemu_st32 ( cpu_R [ RRR_T ] , addr , dc -> ring )"		2497096	0					
ANR	2502211	Callee	tcg_gen_qemu_st32		2497096	0					
ANR	2502212	Identifier	tcg_gen_qemu_st32		2497096	0					
ANR	2502213	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2502214	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2502215	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2502216	Identifier	cpu_R		2497096	0					
ANR	2502217	Identifier	RRR_T		2497096	1					
ANR	2502218	Argument	addr		2497096	1					
ANR	2502219	Identifier	addr		2497096	0					
ANR	2502220	Argument	dc -> ring		2497096	2					
ANR	2502221	PtrMemberAccess	dc -> ring		2497096	0					
ANR	2502222	Identifier	dc		2497096	0					
ANR	2502223	Identifier	ring		2497096	1					
ANR	2502224	ExpressionStatement	tcg_temp_free ( addr )	2175:20:39922:39941	2497096	3	True				
ANR	2502225	CallExpression	tcg_temp_free ( addr )		2497096	0					
ANR	2502226	Callee	tcg_temp_free		2497096	0					
ANR	2502227	Identifier	tcg_temp_free		2497096	0					
ANR	2502228	ArgumentList	addr		2497096	1					
ANR	2502229	Argument	addr		2497096	0					
ANR	2502230	Identifier	addr		2497096	0					
ANR	2502231	BreakStatement	break ;	2179:16:39979:39984	2497096	9	True				
ANR	2502232	Label	default :	2183:12:40001:40008	2497096	10	True				
ANR	2502233	Identifier	default		2497096	0					
ANR	2502234	ExpressionStatement	RESERVED ( )	2185:16:40027:40037	2497096	11	True				
ANR	2502235	CallExpression	RESERVED ( )		2497096	0					
ANR	2502236	Callee	RESERVED		2497096	0					
ANR	2502237	Identifier	RESERVED		2497096	0					
ANR	2502238	ArgumentList			2497096	1					
ANR	2502239	BreakStatement	break ;	2187:16:40056:40061	2497096	12	True				
ANR	2502240	BreakStatement	break ;	2191:12:40091:40096	2497096	31	True				
ANR	2502241	Label	case 10 :	2195:8:40109:40116	2497096	32	True				
ANR	2502242	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2197:12:40139:40179	2497096	33	True				
ANR	2502243	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2497096	0					
ANR	2502244	Callee	HAS_OPTION		2497096	0					
ANR	2502245	Identifier	HAS_OPTION		2497096	0					
ANR	2502246	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2497096	1					
ANR	2502247	Argument	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2502248	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2502249	SwitchStatement	switch ( OP2 )		2497096	34					
ANR	2502250	Condition	OP2	2199:20:40202:40204	2497096	0	True				
ANR	2502251	Identifier	OP2		2497096	0					
ANR	2502252	CompoundStatement		2197:25:40136:40136	2497096	1					
ANR	2502253	Label	case 0 :	2201:12:40222:40228	2497096	0	True				
ANR	2502254	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2203:16:40258:40283	2497096	1	True				
ANR	2502255	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502256	Callee	gen_check_cpenable		2497096	0					
ANR	2502257	Identifier	gen_check_cpenable		2497096	0					
ANR	2502258	ArgumentList	dc		2497096	1					
ANR	2502259	Argument	dc		2497096	0					
ANR	2502260	Identifier	dc		2497096	0					
ANR	2502261	Argument	0		2497096	1					
ANR	2502262	PrimaryExpression	0		2497096	0					
ANR	2502263	ExpressionStatement	"gen_helper_add_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2205:16:40302:40397	2497096	2	True				
ANR	2502264	CallExpression	"gen_helper_add_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2497096	0					
ANR	2502265	Callee	gen_helper_add_s		2497096	0					
ANR	2502266	Identifier	gen_helper_add_s		2497096	0					
ANR	2502267	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502268	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502269	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502270	Identifier	cpu_FR		2497096	0					
ANR	2502271	Identifier	RRR_R		2497096	1					
ANR	2502272	Argument	cpu_env		2497096	1					
ANR	2502273	Identifier	cpu_env		2497096	0					
ANR	2502274	Argument	cpu_FR [ RRR_S ]		2497096	2					
ANR	2502275	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502276	Identifier	cpu_FR		2497096	0					
ANR	2502277	Identifier	RRR_S		2497096	1					
ANR	2502278	Argument	cpu_FR [ RRR_T ]		2497096	3					
ANR	2502279	ArrayIndexing	cpu_FR [ RRR_T ]		2497096	0					
ANR	2502280	Identifier	cpu_FR		2497096	0					
ANR	2502281	Identifier	RRR_T		2497096	1					
ANR	2502282	BreakStatement	break ;	2209:16:40416:40421	2497096	3	True				
ANR	2502283	Label	case 1 :	2213:12:40438:40444	2497096	4	True				
ANR	2502284	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2215:16:40474:40499	2497096	5	True				
ANR	2502285	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502286	Callee	gen_check_cpenable		2497096	0					
ANR	2502287	Identifier	gen_check_cpenable		2497096	0					
ANR	2502288	ArgumentList	dc		2497096	1					
ANR	2502289	Argument	dc		2497096	0					
ANR	2502290	Identifier	dc		2497096	0					
ANR	2502291	Argument	0		2497096	1					
ANR	2502292	PrimaryExpression	0		2497096	0					
ANR	2502293	ExpressionStatement	"gen_helper_sub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2217:16:40518:40613	2497096	6	True				
ANR	2502294	CallExpression	"gen_helper_sub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2497096	0					
ANR	2502295	Callee	gen_helper_sub_s		2497096	0					
ANR	2502296	Identifier	gen_helper_sub_s		2497096	0					
ANR	2502297	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502298	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502299	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502300	Identifier	cpu_FR		2497096	0					
ANR	2502301	Identifier	RRR_R		2497096	1					
ANR	2502302	Argument	cpu_env		2497096	1					
ANR	2502303	Identifier	cpu_env		2497096	0					
ANR	2502304	Argument	cpu_FR [ RRR_S ]		2497096	2					
ANR	2502305	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502306	Identifier	cpu_FR		2497096	0					
ANR	2502307	Identifier	RRR_S		2497096	1					
ANR	2502308	Argument	cpu_FR [ RRR_T ]		2497096	3					
ANR	2502309	ArrayIndexing	cpu_FR [ RRR_T ]		2497096	0					
ANR	2502310	Identifier	cpu_FR		2497096	0					
ANR	2502311	Identifier	RRR_T		2497096	1					
ANR	2502312	BreakStatement	break ;	2221:16:40632:40637	2497096	7	True				
ANR	2502313	Label	case 2 :	2225:12:40654:40660	2497096	8	True				
ANR	2502314	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2227:16:40690:40715	2497096	9	True				
ANR	2502315	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502316	Callee	gen_check_cpenable		2497096	0					
ANR	2502317	Identifier	gen_check_cpenable		2497096	0					
ANR	2502318	ArgumentList	dc		2497096	1					
ANR	2502319	Argument	dc		2497096	0					
ANR	2502320	Identifier	dc		2497096	0					
ANR	2502321	Argument	0		2497096	1					
ANR	2502322	PrimaryExpression	0		2497096	0					
ANR	2502323	ExpressionStatement	"gen_helper_mul_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2229:16:40734:40829	2497096	10	True				
ANR	2502324	CallExpression	"gen_helper_mul_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2497096	0					
ANR	2502325	Callee	gen_helper_mul_s		2497096	0					
ANR	2502326	Identifier	gen_helper_mul_s		2497096	0					
ANR	2502327	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502328	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502329	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502330	Identifier	cpu_FR		2497096	0					
ANR	2502331	Identifier	RRR_R		2497096	1					
ANR	2502332	Argument	cpu_env		2497096	1					
ANR	2502333	Identifier	cpu_env		2497096	0					
ANR	2502334	Argument	cpu_FR [ RRR_S ]		2497096	2					
ANR	2502335	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502336	Identifier	cpu_FR		2497096	0					
ANR	2502337	Identifier	RRR_S		2497096	1					
ANR	2502338	Argument	cpu_FR [ RRR_T ]		2497096	3					
ANR	2502339	ArrayIndexing	cpu_FR [ RRR_T ]		2497096	0					
ANR	2502340	Identifier	cpu_FR		2497096	0					
ANR	2502341	Identifier	RRR_T		2497096	1					
ANR	2502342	BreakStatement	break ;	2233:16:40848:40853	2497096	11	True				
ANR	2502343	Label	case 4 :	2237:12:40870:40876	2497096	12	True				
ANR	2502344	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2239:16:40907:40932	2497096	13	True				
ANR	2502345	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502346	Callee	gen_check_cpenable		2497096	0					
ANR	2502347	Identifier	gen_check_cpenable		2497096	0					
ANR	2502348	ArgumentList	dc		2497096	1					
ANR	2502349	Argument	dc		2497096	0					
ANR	2502350	Identifier	dc		2497096	0					
ANR	2502351	Argument	0		2497096	1					
ANR	2502352	PrimaryExpression	0		2497096	0					
ANR	2502353	ExpressionStatement	"gen_helper_madd_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2241:16:40951:41062	2497096	14	True				
ANR	2502354	CallExpression	"gen_helper_madd_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2497096	0					
ANR	2502355	Callee	gen_helper_madd_s		2497096	0					
ANR	2502356	Identifier	gen_helper_madd_s		2497096	0					
ANR	2502357	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502358	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502359	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502360	Identifier	cpu_FR		2497096	0					
ANR	2502361	Identifier	RRR_R		2497096	1					
ANR	2502362	Argument	cpu_env		2497096	1					
ANR	2502363	Identifier	cpu_env		2497096	0					
ANR	2502364	Argument	cpu_FR [ RRR_R ]		2497096	2					
ANR	2502365	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502366	Identifier	cpu_FR		2497096	0					
ANR	2502367	Identifier	RRR_R		2497096	1					
ANR	2502368	Argument	cpu_FR [ RRR_S ]		2497096	3					
ANR	2502369	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502370	Identifier	cpu_FR		2497096	0					
ANR	2502371	Identifier	RRR_S		2497096	1					
ANR	2502372	Argument	cpu_FR [ RRR_T ]		2497096	4					
ANR	2502373	ArrayIndexing	cpu_FR [ RRR_T ]		2497096	0					
ANR	2502374	Identifier	cpu_FR		2497096	0					
ANR	2502375	Identifier	RRR_T		2497096	1					
ANR	2502376	BreakStatement	break ;	2245:16:41081:41086	2497096	15	True				
ANR	2502377	Label	case 5 :	2249:12:41103:41109	2497096	16	True				
ANR	2502378	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2251:16:41140:41165	2497096	17	True				
ANR	2502379	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502380	Callee	gen_check_cpenable		2497096	0					
ANR	2502381	Identifier	gen_check_cpenable		2497096	0					
ANR	2502382	ArgumentList	dc		2497096	1					
ANR	2502383	Argument	dc		2497096	0					
ANR	2502384	Identifier	dc		2497096	0					
ANR	2502385	Argument	0		2497096	1					
ANR	2502386	PrimaryExpression	0		2497096	0					
ANR	2502387	ExpressionStatement	"gen_helper_msub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2253:16:41184:41295	2497096	18	True				
ANR	2502388	CallExpression	"gen_helper_msub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2497096	0					
ANR	2502389	Callee	gen_helper_msub_s		2497096	0					
ANR	2502390	Identifier	gen_helper_msub_s		2497096	0					
ANR	2502391	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502392	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502393	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502394	Identifier	cpu_FR		2497096	0					
ANR	2502395	Identifier	RRR_R		2497096	1					
ANR	2502396	Argument	cpu_env		2497096	1					
ANR	2502397	Identifier	cpu_env		2497096	0					
ANR	2502398	Argument	cpu_FR [ RRR_R ]		2497096	2					
ANR	2502399	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502400	Identifier	cpu_FR		2497096	0					
ANR	2502401	Identifier	RRR_R		2497096	1					
ANR	2502402	Argument	cpu_FR [ RRR_S ]		2497096	3					
ANR	2502403	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502404	Identifier	cpu_FR		2497096	0					
ANR	2502405	Identifier	RRR_S		2497096	1					
ANR	2502406	Argument	cpu_FR [ RRR_T ]		2497096	4					
ANR	2502407	ArrayIndexing	cpu_FR [ RRR_T ]		2497096	0					
ANR	2502408	Identifier	cpu_FR		2497096	0					
ANR	2502409	Identifier	RRR_T		2497096	1					
ANR	2502410	BreakStatement	break ;	2257:16:41314:41319	2497096	19	True				
ANR	2502411	Label	case 8 :	2261:12:41336:41342	2497096	20	True				
ANR	2502412	Label	case 9 :	2263:12:41370:41376	2497096	21	True				
ANR	2502413	Label	case 10 :	2265:12:41404:41411	2497096	22	True				
ANR	2502414	Label	case 11 :	2267:12:41439:41446	2497096	23	True				
ANR	2502415	Label	case 14 :	2269:12:41473:41480	2497096	24	True				
ANR	2502416	ExpressionStatement	"gen_window_check1 ( dc , RRR_R )"	2271:16:41513:41541	2497096	25	True				
ANR	2502417	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2497096	0					
ANR	2502418	Callee	gen_window_check1		2497096	0					
ANR	2502419	Identifier	gen_window_check1		2497096	0					
ANR	2502420	ArgumentList	dc		2497096	1					
ANR	2502421	Argument	dc		2497096	0					
ANR	2502422	Identifier	dc		2497096	0					
ANR	2502423	Argument	RRR_R		2497096	1					
ANR	2502424	Identifier	RRR_R		2497096	0					
ANR	2502425	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2273:16:41560:41585	2497096	26	True				
ANR	2502426	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502427	Callee	gen_check_cpenable		2497096	0					
ANR	2502428	Identifier	gen_check_cpenable		2497096	0					
ANR	2502429	ArgumentList	dc		2497096	1					
ANR	2502430	Argument	dc		2497096	0					
ANR	2502431	Identifier	dc		2497096	0					
ANR	2502432	Argument	0		2497096	1					
ANR	2502433	PrimaryExpression	0		2497096	0					
ANR	2502434	CompoundStatement		2293:20:42003:42040	2497096	27					
ANR	2502435	Statement	static	2277:20:41627:41632	2497096	0	True				
ANR	2502436	Statement	const	2277:27:41634:41638	2497096	1	True				
ANR	2502437	Statement	unsigned	2277:33:41640:41647	2497096	2	True				
ANR	2502438	Statement	rounding_mode_const	2277:42:41649:41667	2497096	3	True				
ANR	2502439	Statement	[	2277:61:41668:41668	2497096	4	True				
ANR	2502440	Statement	]	2277:62:41669:41669	2497096	5	True				
ANR	2502441	Statement	=	2277:64:41671:41671	2497096	6	True				
ANR	2502442	CompoundStatement		2275:66:41602:41602	2497096	7					
ANR	2502443	Statement	float_round_nearest_even	2279:24:41700:41723	2497096	0	True				
ANR	2502444	Statement	","	2279:48:41724:41724	2497096	1	True				
ANR	2502445	Statement	float_round_to_zero	2281:24:41751:41769	2497096	2	True				
ANR	2502446	Statement	","	2281:43:41770:41770	2497096	3	True				
ANR	2502447	Statement	float_round_down	2283:24:41797:41812	2497096	4	True				
ANR	2502448	Statement	","	2283:40:41813:41813	2497096	5	True				
ANR	2502449	Statement	float_round_up	2285:24:41840:41853	2497096	6	True				
ANR	2502450	Statement	","	2285:38:41854:41854	2497096	7	True				
ANR	2502451	Statement	[	2287:24:41881:41881	2497096	8	True				
ANR	2502452	Statement	6	2287:25:41882:41882	2497096	9	True				
ANR	2502453	Statement	]	2287:26:41883:41883	2497096	10	True				
ANR	2502454	Statement	=	2287:28:41885:41885	2497096	11	True				
ANR	2502455	Statement	float_round_to_zero	2287:30:41887:41905	2497096	12	True				
ANR	2502456	Statement	","	2287:49:41906:41906	2497096	13	True				
ANR	2502457	ExpressionStatement		2289:21:41930:41930	2497096	8	True				
ANR	2502458	IdentifierDeclStatement	TCGv_i32 rounding_mode = tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] ) ;	2291:20:41953:42051	2497096	9	True				
ANR	2502459	IdentifierDecl	rounding_mode = tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] )		2497096	0					
ANR	2502460	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502461	Identifier	rounding_mode		2497096	1					
ANR	2502462	AssignmentExpression	rounding_mode = tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] )		2497096	2		=			
ANR	2502463	Identifier	rounding_mode		2497096	0					
ANR	2502464	CallExpression	tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] )		2497096	1					
ANR	2502465	Callee	tcg_const_i32		2497096	0					
ANR	2502466	Identifier	tcg_const_i32		2497096	0					
ANR	2502467	ArgumentList	rounding_mode_const [ OP2 & 7 ]		2497096	1					
ANR	2502468	Argument	rounding_mode_const [ OP2 & 7 ]		2497096	0					
ANR	2502469	ArrayIndexing	rounding_mode_const [ OP2 & 7 ]		2497096	0					
ANR	2502470	Identifier	rounding_mode_const		2497096	0					
ANR	2502471	BitAndExpression	OP2 & 7		2497096	1		&			
ANR	2502472	Identifier	OP2		2497096	0					
ANR	2502473	PrimaryExpression	7		2497096	1					
ANR	2502474	IdentifierDeclStatement	TCGv_i32 scale = tcg_const_i32 ( RRR_T ) ;	2295:20:42074:42111	2497096	10	True				
ANR	2502475	IdentifierDecl	scale = tcg_const_i32 ( RRR_T )		2497096	0					
ANR	2502476	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502477	Identifier	scale		2497096	1					
ANR	2502478	AssignmentExpression	scale = tcg_const_i32 ( RRR_T )		2497096	2		=			
ANR	2502479	Identifier	scale		2497096	0					
ANR	2502480	CallExpression	tcg_const_i32 ( RRR_T )		2497096	1					
ANR	2502481	Callee	tcg_const_i32		2497096	0					
ANR	2502482	Identifier	tcg_const_i32		2497096	0					
ANR	2502483	ArgumentList	RRR_T		2497096	1					
ANR	2502484	Argument	RRR_T		2497096	0					
ANR	2502485	Identifier	RRR_T		2497096	0					
ANR	2502486	IfStatement	if ( OP2 == 14 )		2497096	11					
ANR	2502487	Condition	OP2 == 14	2299:24:42140:42148	2497096	0	True				
ANR	2502488	EqualityExpression	OP2 == 14		2497096	0		==			
ANR	2502489	Identifier	OP2		2497096	0					
ANR	2502490	PrimaryExpression	14		2497096	1					
ANR	2502491	CompoundStatement		2297:35:42080:42080	2497096	1					
ANR	2502492	ExpressionStatement	"gen_helper_ftoui ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"	2301:24:42178:42278	2497096	0	True				
ANR	2502493	CallExpression	"gen_helper_ftoui ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"		2497096	0					
ANR	2502494	Callee	gen_helper_ftoui		2497096	0					
ANR	2502495	Identifier	gen_helper_ftoui		2497096	0					
ANR	2502496	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2502497	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2502498	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2502499	Identifier	cpu_R		2497096	0					
ANR	2502500	Identifier	RRR_R		2497096	1					
ANR	2502501	Argument	cpu_FR [ RRR_S ]		2497096	1					
ANR	2502502	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502503	Identifier	cpu_FR		2497096	0					
ANR	2502504	Identifier	RRR_S		2497096	1					
ANR	2502505	Argument	rounding_mode		2497096	2					
ANR	2502506	Identifier	rounding_mode		2497096	0					
ANR	2502507	Argument	scale		2497096	3					
ANR	2502508	Identifier	scale		2497096	0					
ANR	2502509	ElseStatement	else		2497096	0					
ANR	2502510	CompoundStatement		2303:27:42237:42237	2497096	0					
ANR	2502511	ExpressionStatement	"gen_helper_ftoi ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"	2307:24:42335:42434	2497096	0	True				
ANR	2502512	CallExpression	"gen_helper_ftoi ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"		2497096	0					
ANR	2502513	Callee	gen_helper_ftoi		2497096	0					
ANR	2502514	Identifier	gen_helper_ftoi		2497096	0					
ANR	2502515	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2502516	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2502517	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2502518	Identifier	cpu_R		2497096	0					
ANR	2502519	Identifier	RRR_R		2497096	1					
ANR	2502520	Argument	cpu_FR [ RRR_S ]		2497096	1					
ANR	2502521	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502522	Identifier	cpu_FR		2497096	0					
ANR	2502523	Identifier	RRR_S		2497096	1					
ANR	2502524	Argument	rounding_mode		2497096	2					
ANR	2502525	Identifier	rounding_mode		2497096	0					
ANR	2502526	Argument	scale		2497096	3					
ANR	2502527	Identifier	scale		2497096	0					
ANR	2502528	ExpressionStatement	tcg_temp_free ( rounding_mode )	2315:20:42482:42510	2497096	12	True				
ANR	2502529	CallExpression	tcg_temp_free ( rounding_mode )		2497096	0					
ANR	2502530	Callee	tcg_temp_free		2497096	0					
ANR	2502531	Identifier	tcg_temp_free		2497096	0					
ANR	2502532	ArgumentList	rounding_mode		2497096	1					
ANR	2502533	Argument	rounding_mode		2497096	0					
ANR	2502534	Identifier	rounding_mode		2497096	0					
ANR	2502535	ExpressionStatement	tcg_temp_free ( scale )	2317:20:42533:42553	2497096	13	True				
ANR	2502536	CallExpression	tcg_temp_free ( scale )		2497096	0					
ANR	2502537	Callee	tcg_temp_free		2497096	0					
ANR	2502538	Identifier	tcg_temp_free		2497096	0					
ANR	2502539	ArgumentList	scale		2497096	1					
ANR	2502540	Argument	scale		2497096	0					
ANR	2502541	Identifier	scale		2497096	0					
ANR	2502542	BreakStatement	break ;	2321:16:42591:42596	2497096	28	True				
ANR	2502543	Label	case 12 :	2325:12:42613:42620	2497096	29	True				
ANR	2502544	Label	case 13 :	2327:12:42648:42655	2497096	30	True				
ANR	2502545	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	2329:16:42688:42716	2497096	31	True				
ANR	2502546	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2502547	Callee	gen_window_check1		2497096	0					
ANR	2502548	Identifier	gen_window_check1		2497096	0					
ANR	2502549	ArgumentList	dc		2497096	1					
ANR	2502550	Argument	dc		2497096	0					
ANR	2502551	Identifier	dc		2497096	0					
ANR	2502552	Argument	RRR_S		2497096	1					
ANR	2502553	Identifier	RRR_S		2497096	0					
ANR	2502554	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2331:16:42735:42760	2497096	32	True				
ANR	2502555	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502556	Callee	gen_check_cpenable		2497096	0					
ANR	2502557	Identifier	gen_check_cpenable		2497096	0					
ANR	2502558	ArgumentList	dc		2497096	1					
ANR	2502559	Argument	dc		2497096	0					
ANR	2502560	Identifier	dc		2497096	0					
ANR	2502561	Argument	0		2497096	1					
ANR	2502562	PrimaryExpression	0		2497096	0					
ANR	2502563	CompoundStatement		2333:20:42731:42769	2497096	33					
ANR	2502564	IdentifierDeclStatement	TCGv_i32 scale = tcg_const_i32 ( - RRR_T ) ;	2335:20:42802:42840	2497096	0	True				
ANR	2502565	IdentifierDecl	scale = tcg_const_i32 ( - RRR_T )		2497096	0					
ANR	2502566	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502567	Identifier	scale		2497096	1					
ANR	2502568	AssignmentExpression	scale = tcg_const_i32 ( - RRR_T )		2497096	2		=			
ANR	2502569	Identifier	scale		2497096	0					
ANR	2502570	CallExpression	tcg_const_i32 ( - RRR_T )		2497096	1					
ANR	2502571	Callee	tcg_const_i32		2497096	0					
ANR	2502572	Identifier	tcg_const_i32		2497096	0					
ANR	2502573	ArgumentList	- RRR_T		2497096	1					
ANR	2502574	Argument	- RRR_T		2497096	0					
ANR	2502575	UnaryOperationExpression	- RRR_T		2497096	0					
ANR	2502576	UnaryOperator	-		2497096	0					
ANR	2502577	Identifier	RRR_T		2497096	1					
ANR	2502578	IfStatement	if ( OP2 == 13 )		2497096	1					
ANR	2502579	Condition	OP2 == 13	2339:24:42869:42877	2497096	0	True				
ANR	2502580	EqualityExpression	OP2 == 13		2497096	0		==			
ANR	2502581	Identifier	OP2		2497096	0					
ANR	2502582	PrimaryExpression	13		2497096	1					
ANR	2502583	CompoundStatement		2337:35:42809:42809	2497096	1					
ANR	2502584	ExpressionStatement	"gen_helper_uitof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"	2341:24:42907:43001	2497096	0	True				
ANR	2502585	CallExpression	"gen_helper_uitof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"		2497096	0					
ANR	2502586	Callee	gen_helper_uitof		2497096	0					
ANR	2502587	Identifier	gen_helper_uitof		2497096	0					
ANR	2502588	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502589	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502590	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502591	Identifier	cpu_FR		2497096	0					
ANR	2502592	Identifier	RRR_R		2497096	1					
ANR	2502593	Argument	cpu_env		2497096	1					
ANR	2502594	Identifier	cpu_env		2497096	0					
ANR	2502595	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2502596	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2502597	Identifier	cpu_R		2497096	0					
ANR	2502598	Identifier	RRR_S		2497096	1					
ANR	2502599	Argument	scale		2497096	3					
ANR	2502600	Identifier	scale		2497096	0					
ANR	2502601	ElseStatement	else		2497096	0					
ANR	2502602	CompoundStatement		2343:27:42960:42960	2497096	0					
ANR	2502603	ExpressionStatement	"gen_helper_itof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"	2347:24:43058:43151	2497096	0	True				
ANR	2502604	CallExpression	"gen_helper_itof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"		2497096	0					
ANR	2502605	Callee	gen_helper_itof		2497096	0					
ANR	2502606	Identifier	gen_helper_itof		2497096	0					
ANR	2502607	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502608	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502609	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502610	Identifier	cpu_FR		2497096	0					
ANR	2502611	Identifier	RRR_R		2497096	1					
ANR	2502612	Argument	cpu_env		2497096	1					
ANR	2502613	Identifier	cpu_env		2497096	0					
ANR	2502614	Argument	cpu_R [ RRR_S ]		2497096	2					
ANR	2502615	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2502616	Identifier	cpu_R		2497096	0					
ANR	2502617	Identifier	RRR_S		2497096	1					
ANR	2502618	Argument	scale		2497096	3					
ANR	2502619	Identifier	scale		2497096	0					
ANR	2502620	ExpressionStatement	tcg_temp_free ( scale )	2353:20:43197:43217	2497096	2	True				
ANR	2502621	CallExpression	tcg_temp_free ( scale )		2497096	0					
ANR	2502622	Callee	tcg_temp_free		2497096	0					
ANR	2502623	Identifier	tcg_temp_free		2497096	0					
ANR	2502624	ArgumentList	scale		2497096	1					
ANR	2502625	Argument	scale		2497096	0					
ANR	2502626	Identifier	scale		2497096	0					
ANR	2502627	BreakStatement	break ;	2357:16:43255:43260	2497096	34	True				
ANR	2502628	Label	case 15 :	2361:12:43277:43284	2497096	35	True				
ANR	2502629	SwitchStatement	switch ( RRR_T )		2497096	36					
ANR	2502630	Condition	RRR_T	2363:24:43321:43325	2497096	0	True				
ANR	2502631	Identifier	RRR_T		2497096	0					
ANR	2502632	CompoundStatement		2361:31:43257:43257	2497096	1					
ANR	2502633	Label	case 0 :	2365:16:43347:43353	2497096	0	True				
ANR	2502634	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2367:20:43387:43412	2497096	1	True				
ANR	2502635	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502636	Callee	gen_check_cpenable		2497096	0					
ANR	2502637	Identifier	gen_check_cpenable		2497096	0					
ANR	2502638	ArgumentList	dc		2497096	1					
ANR	2502639	Argument	dc		2497096	0					
ANR	2502640	Identifier	dc		2497096	0					
ANR	2502641	Argument	0		2497096	1					
ANR	2502642	PrimaryExpression	0		2497096	0					
ANR	2502643	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"	2369:20:43435:43480	2497096	2	True				
ANR	2502644	CallExpression	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"		2497096	0					
ANR	2502645	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2502646	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2502647	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502648	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502649	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502650	Identifier	cpu_FR		2497096	0					
ANR	2502651	Identifier	RRR_R		2497096	1					
ANR	2502652	Argument	cpu_FR [ RRR_S ]		2497096	1					
ANR	2502653	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502654	Identifier	cpu_FR		2497096	0					
ANR	2502655	Identifier	RRR_S		2497096	1					
ANR	2502656	BreakStatement	break ;	2371:20:43503:43508	2497096	3	True				
ANR	2502657	Label	case 1 :	2375:16:43529:43535	2497096	4	True				
ANR	2502658	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2377:20:43569:43594	2497096	5	True				
ANR	2502659	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502660	Callee	gen_check_cpenable		2497096	0					
ANR	2502661	Identifier	gen_check_cpenable		2497096	0					
ANR	2502662	ArgumentList	dc		2497096	1					
ANR	2502663	Argument	dc		2497096	0					
ANR	2502664	Identifier	dc		2497096	0					
ANR	2502665	Argument	0		2497096	1					
ANR	2502666	PrimaryExpression	0		2497096	0					
ANR	2502667	ExpressionStatement	"gen_helper_abs_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"	2379:20:43617:43663	2497096	6	True				
ANR	2502668	CallExpression	"gen_helper_abs_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"		2497096	0					
ANR	2502669	Callee	gen_helper_abs_s		2497096	0					
ANR	2502670	Identifier	gen_helper_abs_s		2497096	0					
ANR	2502671	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502672	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502673	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502674	Identifier	cpu_FR		2497096	0					
ANR	2502675	Identifier	RRR_R		2497096	1					
ANR	2502676	Argument	cpu_FR [ RRR_S ]		2497096	1					
ANR	2502677	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502678	Identifier	cpu_FR		2497096	0					
ANR	2502679	Identifier	RRR_S		2497096	1					
ANR	2502680	BreakStatement	break ;	2381:20:43686:43691	2497096	7	True				
ANR	2502681	Label	case 4 :	2385:16:43712:43718	2497096	8	True				
ANR	2502682	ExpressionStatement	"gen_window_check1 ( dc , RRR_R )"	2387:20:43750:43778	2497096	9	True				
ANR	2502683	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2497096	0					
ANR	2502684	Callee	gen_window_check1		2497096	0					
ANR	2502685	Identifier	gen_window_check1		2497096	0					
ANR	2502686	ArgumentList	dc		2497096	1					
ANR	2502687	Argument	dc		2497096	0					
ANR	2502688	Identifier	dc		2497096	0					
ANR	2502689	Argument	RRR_R		2497096	1					
ANR	2502690	Identifier	RRR_R		2497096	0					
ANR	2502691	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2389:20:43801:43826	2497096	10	True				
ANR	2502692	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502693	Callee	gen_check_cpenable		2497096	0					
ANR	2502694	Identifier	gen_check_cpenable		2497096	0					
ANR	2502695	ArgumentList	dc		2497096	1					
ANR	2502696	Argument	dc		2497096	0					
ANR	2502697	Identifier	dc		2497096	0					
ANR	2502698	Argument	0		2497096	1					
ANR	2502699	PrimaryExpression	0		2497096	0					
ANR	2502700	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] )"	2391:20:43849:43893	2497096	11	True				
ANR	2502701	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] )"		2497096	0					
ANR	2502702	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2502703	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2502704	ArgumentList	cpu_R [ RRR_R ]		2497096	1					
ANR	2502705	Argument	cpu_R [ RRR_R ]		2497096	0					
ANR	2502706	ArrayIndexing	cpu_R [ RRR_R ]		2497096	0					
ANR	2502707	Identifier	cpu_R		2497096	0					
ANR	2502708	Identifier	RRR_R		2497096	1					
ANR	2502709	Argument	cpu_FR [ RRR_S ]		2497096	1					
ANR	2502710	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502711	Identifier	cpu_FR		2497096	0					
ANR	2502712	Identifier	RRR_S		2497096	1					
ANR	2502713	BreakStatement	break ;	2393:20:43916:43921	2497096	12	True				
ANR	2502714	Label	case 5 :	2397:16:43942:43948	2497096	13	True				
ANR	2502715	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	2399:20:43980:44008	2497096	14	True				
ANR	2502716	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2502717	Callee	gen_window_check1		2497096	0					
ANR	2502718	Identifier	gen_window_check1		2497096	0					
ANR	2502719	ArgumentList	dc		2497096	1					
ANR	2502720	Argument	dc		2497096	0					
ANR	2502721	Identifier	dc		2497096	0					
ANR	2502722	Argument	RRR_S		2497096	1					
ANR	2502723	Identifier	RRR_S		2497096	0					
ANR	2502724	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2401:20:44031:44056	2497096	15	True				
ANR	2502725	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502726	Callee	gen_check_cpenable		2497096	0					
ANR	2502727	Identifier	gen_check_cpenable		2497096	0					
ANR	2502728	ArgumentList	dc		2497096	1					
ANR	2502729	Argument	dc		2497096	0					
ANR	2502730	Identifier	dc		2497096	0					
ANR	2502731	Argument	0		2497096	1					
ANR	2502732	PrimaryExpression	0		2497096	0					
ANR	2502733	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_R [ RRR_S ] )"	2403:20:44079:44123	2497096	16	True				
ANR	2502734	CallExpression	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_R [ RRR_S ] )"		2497096	0					
ANR	2502735	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2502736	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2502737	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502738	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502739	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502740	Identifier	cpu_FR		2497096	0					
ANR	2502741	Identifier	RRR_R		2497096	1					
ANR	2502742	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2502743	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2502744	Identifier	cpu_R		2497096	0					
ANR	2502745	Identifier	RRR_S		2497096	1					
ANR	2502746	BreakStatement	break ;	2405:20:44146:44151	2497096	17	True				
ANR	2502747	Label	case 6 :	2409:16:44172:44178	2497096	18	True				
ANR	2502748	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2411:20:44212:44237	2497096	19	True				
ANR	2502749	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502750	Callee	gen_check_cpenable		2497096	0					
ANR	2502751	Identifier	gen_check_cpenable		2497096	0					
ANR	2502752	ArgumentList	dc		2497096	1					
ANR	2502753	Argument	dc		2497096	0					
ANR	2502754	Identifier	dc		2497096	0					
ANR	2502755	Argument	0		2497096	1					
ANR	2502756	PrimaryExpression	0		2497096	0					
ANR	2502757	ExpressionStatement	"gen_helper_neg_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"	2413:20:44260:44306	2497096	20	True				
ANR	2502758	CallExpression	"gen_helper_neg_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"		2497096	0					
ANR	2502759	Callee	gen_helper_neg_s		2497096	0					
ANR	2502760	Identifier	gen_helper_neg_s		2497096	0					
ANR	2502761	ArgumentList	cpu_FR [ RRR_R ]		2497096	1					
ANR	2502762	Argument	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502763	ArrayIndexing	cpu_FR [ RRR_R ]		2497096	0					
ANR	2502764	Identifier	cpu_FR		2497096	0					
ANR	2502765	Identifier	RRR_R		2497096	1					
ANR	2502766	Argument	cpu_FR [ RRR_S ]		2497096	1					
ANR	2502767	ArrayIndexing	cpu_FR [ RRR_S ]		2497096	0					
ANR	2502768	Identifier	cpu_FR		2497096	0					
ANR	2502769	Identifier	RRR_S		2497096	1					
ANR	2502770	BreakStatement	break ;	2415:20:44329:44334	2497096	21	True				
ANR	2502771	Label	default :	2419:16:44355:44362	2497096	22	True				
ANR	2502772	Identifier	default		2497096	0					
ANR	2502773	ExpressionStatement	RESERVED ( )	2421:20:44398:44408	2497096	23	True				
ANR	2502774	CallExpression	RESERVED ( )		2497096	0					
ANR	2502775	Callee	RESERVED		2497096	0					
ANR	2502776	Identifier	RESERVED		2497096	0					
ANR	2502777	ArgumentList			2497096	1					
ANR	2502778	BreakStatement	break ;	2423:20:44431:44436	2497096	24	True				
ANR	2502779	BreakStatement	break ;	2427:16:44474:44479	2497096	37	True				
ANR	2502780	Label	default :	2431:12:44496:44503	2497096	38	True				
ANR	2502781	Identifier	default		2497096	0					
ANR	2502782	ExpressionStatement	RESERVED ( )	2433:16:44535:44545	2497096	39	True				
ANR	2502783	CallExpression	RESERVED ( )		2497096	0					
ANR	2502784	Callee	RESERVED		2497096	0					
ANR	2502785	Identifier	RESERVED		2497096	0					
ANR	2502786	ArgumentList			2497096	1					
ANR	2502787	BreakStatement	break ;	2435:16:44564:44569	2497096	40	True				
ANR	2502788	BreakStatement	break ;	2439:12:44599:44604	2497096	35	True				
ANR	2502789	Label	case 11 :	2443:8:44617:44624	2497096	36	True				
ANR	2502790	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2445:12:44647:44687	2497096	37	True				
ANR	2502791	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2497096	0					
ANR	2502792	Callee	HAS_OPTION		2497096	0					
ANR	2502793	Identifier	HAS_OPTION		2497096	0					
ANR	2502794	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2497096	1					
ANR	2502795	Argument	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2502796	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2502797	Statement	define	2449:1:44693:44698	2497096	38	True				
ANR	2502798	Statement	gen_compare	2449:8:44700:44710	2497096	39	True				
ANR	2502799	Statement	(	2449:19:44711:44711	2497096	40	True				
ANR	2502800	Statement	rel	2449:20:44712:44714	2497096	41	True				
ANR	2502801	Statement	","	2449:23:44715:44715	2497096	42	True				
ANR	2502802	Statement	br	2449:25:44717:44718	2497096	43	True				
ANR	2502803	Statement	","	2449:27:44719:44719	2497096	44	True				
ANR	2502804	Statement	a	2449:29:44721:44721	2497096	45	True				
ANR	2502805	Statement	","	2449:30:44722:44722	2497096	46	True				
ANR	2502806	Statement	b	2449:32:44724:44724	2497096	47	True				
ANR	2502807	Statement	)	2449:33:44725:44725	2497096	48	True				
ANR	2502808	DoStatement	do		2497096	49					
ANR	2502809	CompoundStatement		2457:8:44778:44830	2497096	0					
ANR	2502810	IdentifierDeclStatement	TCGv_i32 bit = tcg_const_i32 ( 1 << br ) ;	2453:8:44750:44787	2497096	0	True				
ANR	2502811	IdentifierDecl	bit = tcg_const_i32 ( 1 << br )		2497096	0					
ANR	2502812	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502813	Identifier	bit		2497096	1					
ANR	2502814	AssignmentExpression	bit = tcg_const_i32 ( 1 << br )		2497096	2		=			
ANR	2502815	Identifier	bit		2497096	0					
ANR	2502816	CallExpression	tcg_const_i32 ( 1 << br )		2497096	1					
ANR	2502817	Callee	tcg_const_i32		2497096	0					
ANR	2502818	Identifier	tcg_const_i32		2497096	0					
ANR	2502819	ArgumentList	1 << br		2497096	1					
ANR	2502820	Argument	1 << br		2497096	0					
ANR	2502821	ShiftExpression	1 << br		2497096	0		<<			
ANR	2502822	PrimaryExpression	1		2497096	0					
ANR	2502823	Identifier	br		2497096	1					
ANR	2502824	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	2457:8:44811:44836	2497096	1	True				
ANR	2502825	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2502826	Callee	gen_check_cpenable		2497096	0					
ANR	2502827	Identifier	gen_check_cpenable		2497096	0					
ANR	2502828	ArgumentList	dc		2497096	1					
ANR	2502829	Argument	dc		2497096	0					
ANR	2502830	Identifier	dc		2497096	0					
ANR	2502831	Argument	0		2497096	1					
ANR	2502832	PrimaryExpression	0		2497096	0					
ANR	2502833	IdentifierDeclStatement	"gen_helper_ rel ( cpu_env , bit , cpu_FR [ a ] , cpu_FR [ b ] ) ;"	2459:8:44849:44901	2497096	2	True				
ANR	2502834	IdentifierDecl	"rel ( cpu_env , bit , cpu_FR [ a ] , cpu_FR [ b ] )"		2497096	0					
ANR	2502835	IdentifierDeclType	gen_helper_		2497096	0					
ANR	2502836	Identifier	rel		2497096	1					
ANR	2502837	Expression	"cpu_env , bit , cpu_FR [ a ] , cpu_FR [ b ]"		2497096	2					
ANR	2502838	Identifier	cpu_env		2497096	0					
ANR	2502839	Expression	"bit , cpu_FR [ a ] , cpu_FR [ b ]"		2497096	1					
ANR	2502840	Identifier	bit		2497096	0					
ANR	2502841	Expression	"cpu_FR [ a ] , cpu_FR [ b ]"		2497096	1					
ANR	2502842	ArrayIndexing	cpu_FR [ a ]		2497096	0					
ANR	2502843	Identifier	cpu_FR		2497096	0					
ANR	2502844	Identifier	a		2497096	1					
ANR	2502845	ArrayIndexing	cpu_FR [ b ]		2497096	1					
ANR	2502846	Identifier	cpu_FR		2497096	0					
ANR	2502847	Identifier	b		2497096	1					
ANR	2502848	ExpressionStatement	tcg_temp_free ( bit )	2461:8:44914:44932	2497096	3	True				
ANR	2502849	CallExpression	tcg_temp_free ( bit )		2497096	0					
ANR	2502850	Callee	tcg_temp_free		2497096	0					
ANR	2502851	Identifier	tcg_temp_free		2497096	0					
ANR	2502852	ArgumentList	bit		2497096	1					
ANR	2502853	Argument	bit		2497096	0					
ANR	2502854	Identifier	bit		2497096	0					
ANR	2502855	Condition	0	2463:13:44950:44950	2497096	1	True				
ANR	2502856	PrimaryExpression	0		2497096	0					
ANR	2502857	BreakStatement	break ;	2613:12:47407:47412	2497096	50	True				
ANR	2502858	Label	default :	2617:8:47425:47432	2497096	51	True				
ANR	2502859	Identifier	default		2497096	0					
ANR	2502860	ExpressionStatement	RESERVED ( )	2619:12:47460:47470	2497096	52	True				
ANR	2502861	CallExpression	RESERVED ( )		2497096	0					
ANR	2502862	Callee	RESERVED		2497096	0					
ANR	2502863	Identifier	RESERVED		2497096	0					
ANR	2502864	ArgumentList			2497096	1					
ANR	2502865	BreakStatement	break ;	2621:12:47485:47490	2497096	53	True				
ANR	2502866	BreakStatement	break ;	2625:8:47512:47517	2497096	2	True				
ANR	2502867	Label	case 1 :	2629:4:47526:47532	2497096	3	True				
ANR	2502868	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	2631:8:47552:47580	2497096	4	True				
ANR	2502869	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2502870	Callee	gen_window_check1		2497096	0					
ANR	2502871	Identifier	gen_window_check1		2497096	0					
ANR	2502872	ArgumentList	dc		2497096	1					
ANR	2502873	Argument	dc		2497096	0					
ANR	2502874	Identifier	dc		2497096	0					
ANR	2502875	Argument	RRR_T		2497096	1					
ANR	2502876	Identifier	RRR_T		2497096	0					
ANR	2502877	CompoundStatement		2633:12:47535:47732	2497096	5					
ANR	2502878	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) ) ;	2635:12:47606:47803	2497096	0	True				
ANR	2502879	IdentifierDecl	tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2497096	0					
ANR	2502880	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502881	Identifier	tmp		2497096	1					
ANR	2502882	AssignmentExpression	tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2497096	2		=			
ANR	2502883	Identifier	tmp		2497096	0					
ANR	2502884	CallExpression	tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2497096	1					
ANR	2502885	Callee	tcg_const_i32		2497096	0					
ANR	2502886	Identifier	tcg_const_i32		2497096	0					
ANR	2502887	ArgumentList	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2497096	1					
ANR	2502888	Argument	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2497096	0					
ANR	2502889	AdditiveExpression	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2497096	0		+			
ANR	2502890	ConditionalExpression	( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 )		2497096	0					
ANR	2502891	Condition	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2497096	0					
ANR	2502892	BitAndExpression	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2497096	0		&			
ANR	2502893	PtrMemberAccess	dc -> tb -> flags		2497096	0					
ANR	2502894	PtrMemberAccess	dc -> tb		2497096	0					
ANR	2502895	Identifier	dc		2497096	0					
ANR	2502896	Identifier	tb		2497096	1					
ANR	2502897	Identifier	flags		2497096	1					
ANR	2502898	Identifier	XTENSA_TBFLAG_LITBASE		2497096	1					
ANR	2502899	PrimaryExpression	0		2497096	1					
ANR	2502900	BitAndExpression	( dc -> pc + 3 ) & ~3		2497096	2		&			
ANR	2502901	AdditiveExpression	dc -> pc + 3		2497096	0		+			
ANR	2502902	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2502903	Identifier	dc		2497096	0					
ANR	2502904	Identifier	pc		2497096	1					
ANR	2502905	PrimaryExpression	3		2497096	1					
ANR	2502906	Identifier	~3		2497096	1					
ANR	2502907	InclusiveOrExpression	0xfffc0000 | ( RI16_IMM16 << 2 )		2497096	1		|			
ANR	2502908	PrimaryExpression	0xfffc0000		2497096	0					
ANR	2502909	ShiftExpression	RI16_IMM16 << 2		2497096	1		<<			
ANR	2502910	Identifier	RI16_IMM16		2497096	0					
ANR	2502911	PrimaryExpression	2		2497096	1					
ANR	2502912	IfStatement	if ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE )		2497096	1					
ANR	2502913	Condition	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE	2645:16:47824:47860	2497096	0	True				
ANR	2502914	BitAndExpression	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2497096	0		&			
ANR	2502915	PtrMemberAccess	dc -> tb -> flags		2497096	0					
ANR	2502916	PtrMemberAccess	dc -> tb		2497096	0					
ANR	2502917	Identifier	dc		2497096	0					
ANR	2502918	Identifier	tb		2497096	1					
ANR	2502919	Identifier	flags		2497096	1					
ANR	2502920	Identifier	XTENSA_TBFLAG_LITBASE		2497096	1					
ANR	2502921	CompoundStatement		2643:55:47792:47792	2497096	1					
ANR	2502922	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , dc -> litbase )"	2647:16:47882:47920	2497096	0	True				
ANR	2502923	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , dc -> litbase )"		2497096	0					
ANR	2502924	Callee	tcg_gen_add_i32		2497096	0					
ANR	2502925	Identifier	tcg_gen_add_i32		2497096	0					
ANR	2502926	ArgumentList	tmp		2497096	1					
ANR	2502927	Argument	tmp		2497096	0					
ANR	2502928	Identifier	tmp		2497096	0					
ANR	2502929	Argument	tmp		2497096	1					
ANR	2502930	Identifier	tmp		2497096	0					
ANR	2502931	Argument	dc -> litbase		2497096	2					
ANR	2502932	PtrMemberAccess	dc -> litbase		2497096	0					
ANR	2502933	Identifier	dc		2497096	0					
ANR	2502934	Identifier	litbase		2497096	1					
ANR	2502935	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , dc -> cring )"	2651:12:47950:47998	2497096	2	True				
ANR	2502936	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , dc -> cring )"		2497096	0					
ANR	2502937	Callee	tcg_gen_qemu_ld32u		2497096	0					
ANR	2502938	Identifier	tcg_gen_qemu_ld32u		2497096	0					
ANR	2502939	ArgumentList	cpu_R [ RRR_T ]		2497096	1					
ANR	2502940	Argument	cpu_R [ RRR_T ]		2497096	0					
ANR	2502941	ArrayIndexing	cpu_R [ RRR_T ]		2497096	0					
ANR	2502942	Identifier	cpu_R		2497096	0					
ANR	2502943	Identifier	RRR_T		2497096	1					
ANR	2502944	Argument	tmp		2497096	1					
ANR	2502945	Identifier	tmp		2497096	0					
ANR	2502946	Argument	dc -> cring		2497096	2					
ANR	2502947	PtrMemberAccess	dc -> cring		2497096	0					
ANR	2502948	Identifier	dc		2497096	0					
ANR	2502949	Identifier	cring		2497096	1					
ANR	2502950	ExpressionStatement	tcg_temp_free ( tmp )	2653:12:48013:48031	2497096	3	True				
ANR	2502951	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2502952	Callee	tcg_temp_free		2497096	0					
ANR	2502953	Identifier	tcg_temp_free		2497096	0					
ANR	2502954	ArgumentList	tmp		2497096	1					
ANR	2502955	Argument	tmp		2497096	0					
ANR	2502956	Identifier	tmp		2497096	0					
ANR	2502957	BreakStatement	break ;	2657:8:48053:48058	2497096	6	True				
ANR	2502958	Label	case 2 :	2661:4:48067:48073	2497096	7	True				
ANR	2502959	Statement	define	2663:1:48086:48091	2497096	8	True				
ANR	2502960	Statement	gen_load_store	2663:8:48093:48106	2497096	9	True				
ANR	2502961	Statement	(	2663:22:48107:48107	2497096	10	True				
ANR	2502962	Statement	type	2663:23:48108:48111	2497096	11	True				
ANR	2502963	Statement	","	2663:27:48112:48112	2497096	12	True				
ANR	2502964	Statement	shift	2663:29:48114:48118	2497096	13	True				
ANR	2502965	Statement	)	2663:34:48119:48119	2497096	14	True				
ANR	2502966	DoStatement	do		2497096	15					
ANR	2502967	CompoundStatement		2675:12:48363:48414	2497096	0					
ANR	2502968	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2665:12:48141:48175	2497096	0	True				
ANR	2502969	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2502970	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2502971	Identifier	addr		2497096	1					
ANR	2502972	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2502973	Identifier	addr		2497096	0					
ANR	2502974	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2502975	Callee	tcg_temp_new_i32		2497096	0					
ANR	2502976	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2502977	ArgumentList			2497096	1					
ANR	2502978	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	2667:12:48192:48229	2497096	1	True				
ANR	2502979	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2497096	0					
ANR	2502980	Callee	gen_window_check2		2497096	0					
ANR	2502981	Identifier	gen_window_check2		2497096	0					
ANR	2502982	ArgumentList	dc		2497096	1					
ANR	2502983	Argument	dc		2497096	0					
ANR	2502984	Identifier	dc		2497096	0					
ANR	2502985	Argument	RRI8_S		2497096	1					
ANR	2502986	Identifier	RRI8_S		2497096	0					
ANR	2502987	Argument	RRI8_T		2497096	2					
ANR	2502988	Identifier	RRI8_T		2497096	0					
ANR	2502989	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"	2669:12:48246:48303	2497096	2	True				
ANR	2502990	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"		2497096	0					
ANR	2502991	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2502992	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2502993	ArgumentList	addr		2497096	1					
ANR	2502994	Argument	addr		2497096	0					
ANR	2502995	Identifier	addr		2497096	0					
ANR	2502996	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2502997	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2502998	Identifier	cpu_R		2497096	0					
ANR	2502999	Identifier	RRI8_S		2497096	1					
ANR	2503000	Argument	RRI8_IMM8 << shift		2497096	2					
ANR	2503001	ShiftExpression	RRI8_IMM8 << shift		2497096	0		<<			
ANR	2503002	Identifier	RRI8_IMM8		2497096	0					
ANR	2503003	Identifier	shift		2497096	1					
ANR	2503004	IfStatement	if ( shift )		2497096	3					
ANR	2503005	Condition	shift	2671:16:48324:48328	2497096	0	True				
ANR	2503006	Identifier	shift		2497096	0					
ANR	2503007	CompoundStatement		2669:23:48260:48260	2497096	1					
ANR	2503008	ExpressionStatement	"gen_load_store_alignment ( dc , shift , addr , false )"	2673:16:48352:48400	2497096	0	True				
ANR	2503009	CallExpression	"gen_load_store_alignment ( dc , shift , addr , false )"		2497096	0					
ANR	2503010	Callee	gen_load_store_alignment		2497096	0					
ANR	2503011	Identifier	gen_load_store_alignment		2497096	0					
ANR	2503012	ArgumentList	dc		2497096	1					
ANR	2503013	Argument	dc		2497096	0					
ANR	2503014	Identifier	dc		2497096	0					
ANR	2503015	Argument	shift		2497096	1					
ANR	2503016	Identifier	shift		2497096	0					
ANR	2503017	Argument	addr		2497096	2					
ANR	2503018	Identifier	addr		2497096	0					
ANR	2503019	Argument	false		2497096	3					
ANR	2503020	Identifier	false		2497096	0					
ANR	2503021	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRI8_T ] , addr , dc -> cring ) ;"	2677:12:48434:48485	2497096	4	True				
ANR	2503022	IdentifierDecl	"type ( cpu_R [ RRI8_T ] , addr , dc -> cring )"		2497096	0					
ANR	2503023	IdentifierDeclType	tcg_gen_qemu_		2497096	0					
ANR	2503024	Identifier	type		2497096	1					
ANR	2503025	Expression	"cpu_R [ RRI8_T ] , addr , dc -> cring"		2497096	2					
ANR	2503026	ArrayIndexing	cpu_R [ RRI8_T ]		2497096	0					
ANR	2503027	Identifier	cpu_R		2497096	0					
ANR	2503028	Identifier	RRI8_T		2497096	1					
ANR	2503029	Expression	"addr , dc -> cring"		2497096	1					
ANR	2503030	Identifier	addr		2497096	0					
ANR	2503031	PtrMemberAccess	dc -> cring		2497096	1					
ANR	2503032	Identifier	dc		2497096	0					
ANR	2503033	Identifier	cring		2497096	1					
ANR	2503034	ExpressionStatement	tcg_temp_free ( addr )	2679:12:48502:48521	2497096	5	True				
ANR	2503035	CallExpression	tcg_temp_free ( addr )		2497096	0					
ANR	2503036	Callee	tcg_temp_free		2497096	0					
ANR	2503037	Identifier	tcg_temp_free		2497096	0					
ANR	2503038	ArgumentList	addr		2497096	1					
ANR	2503039	Argument	addr		2497096	0					
ANR	2503040	Identifier	addr		2497096	0					
ANR	2503041	Condition	0	2681:17:48543:48543	2497096	1	True				
ANR	2503042	PrimaryExpression	0		2497096	0					
ANR	2503043	BreakStatement	break ;	3079:8:54318:54323	2497096	16	True				
ANR	2503044	Label	case 3 :	3083:4:54332:54338	2497096	17	True				
ANR	2503045	SwitchStatement	switch ( RRI8_R )		2497096	18					
ANR	2503046	Condition	RRI8_R	3085:16:54367:54372	2497096	0	True				
ANR	2503047	Identifier	RRI8_R		2497096	0					
ANR	2503048	CompoundStatement		3083:24:54304:54304	2497096	1					
ANR	2503049	Label	case 0 :	3087:8:54386:54392	2497096	0	True				
ANR	2503050	Label	case 4 :	3089:8:54412:54418	2497096	1	True				
ANR	2503051	Label	case 8 :	3091:8:54438:54444	2497096	2	True				
ANR	2503052	Label	case 12 :	3093:8:54465:54472	2497096	3	True				
ANR	2503053	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	3095:12:54497:54537	2497096	4	True				
ANR	2503054	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2497096	0					
ANR	2503055	Callee	HAS_OPTION		2497096	0					
ANR	2503056	Identifier	HAS_OPTION		2497096	0					
ANR	2503057	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2497096	1					
ANR	2503058	Argument	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2503059	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2497096	0					
ANR	2503060	ExpressionStatement	"gen_window_check1 ( dc , RRI8_S )"	3097:12:54552:54581	2497096	5	True				
ANR	2503061	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2497096	0					
ANR	2503062	Callee	gen_window_check1		2497096	0					
ANR	2503063	Identifier	gen_window_check1		2497096	0					
ANR	2503064	ArgumentList	dc		2497096	1					
ANR	2503065	Argument	dc		2497096	0					
ANR	2503066	Identifier	dc		2497096	0					
ANR	2503067	Argument	RRI8_S		2497096	1					
ANR	2503068	Identifier	RRI8_S		2497096	0					
ANR	2503069	ExpressionStatement	"gen_check_cpenable ( dc , 0 )"	3099:12:54596:54621	2497096	6	True				
ANR	2503070	CallExpression	"gen_check_cpenable ( dc , 0 )"		2497096	0					
ANR	2503071	Callee	gen_check_cpenable		2497096	0					
ANR	2503072	Identifier	gen_check_cpenable		2497096	0					
ANR	2503073	ArgumentList	dc		2497096	1					
ANR	2503074	Argument	dc		2497096	0					
ANR	2503075	Identifier	dc		2497096	0					
ANR	2503076	Argument	0		2497096	1					
ANR	2503077	PrimaryExpression	0		2497096	0					
ANR	2503078	CompoundStatement		3101:16:54584:54618	2497096	7					
ANR	2503079	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	3103:16:54655:54689	2497096	0	True				
ANR	2503080	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2503081	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2503082	Identifier	addr		2497096	1					
ANR	2503083	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2503084	Identifier	addr		2497096	0					
ANR	2503085	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2503086	Callee	tcg_temp_new_i32		2497096	0					
ANR	2503087	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2503088	ArgumentList			2497096	1					
ANR	2503089	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << 2 )"	3105:16:54708:54761	2497096	1	True				
ANR	2503090	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << 2 )"		2497096	0					
ANR	2503091	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2503092	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2503093	ArgumentList	addr		2497096	1					
ANR	2503094	Argument	addr		2497096	0					
ANR	2503095	Identifier	addr		2497096	0					
ANR	2503096	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2503097	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2503098	Identifier	cpu_R		2497096	0					
ANR	2503099	Identifier	RRI8_S		2497096	1					
ANR	2503100	Argument	RRI8_IMM8 << 2		2497096	2					
ANR	2503101	ShiftExpression	RRI8_IMM8 << 2		2497096	0		<<			
ANR	2503102	Identifier	RRI8_IMM8		2497096	0					
ANR	2503103	PrimaryExpression	2		2497096	1					
ANR	2503104	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	3107:16:54780:54824	2497096	2	True				
ANR	2503105	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2497096	0					
ANR	2503106	Callee	gen_load_store_alignment		2497096	0					
ANR	2503107	Identifier	gen_load_store_alignment		2497096	0					
ANR	2503108	ArgumentList	dc		2497096	1					
ANR	2503109	Argument	dc		2497096	0					
ANR	2503110	Identifier	dc		2497096	0					
ANR	2503111	Argument	2		2497096	1					
ANR	2503112	PrimaryExpression	2		2497096	0					
ANR	2503113	Argument	addr		2497096	2					
ANR	2503114	Identifier	addr		2497096	0					
ANR	2503115	Argument	false		2497096	3					
ANR	2503116	Identifier	false		2497096	0					
ANR	2503117	IfStatement	if ( RRI8_R & 0x4 )		2497096	3					
ANR	2503118	Condition	RRI8_R & 0x4	3109:20:54847:54858	2497096	0	True				
ANR	2503119	BitAndExpression	RRI8_R & 0x4		2497096	0		&			
ANR	2503120	Identifier	RRI8_R		2497096	0					
ANR	2503121	PrimaryExpression	0x4		2497096	1					
ANR	2503122	CompoundStatement		3107:34:54790:54790	2497096	1					
ANR	2503123	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"	3111:20:54884:54934	2497096	0	True				
ANR	2503124	CallExpression	"tcg_gen_qemu_st32 ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"		2497096	0					
ANR	2503125	Callee	tcg_gen_qemu_st32		2497096	0					
ANR	2503126	Identifier	tcg_gen_qemu_st32		2497096	0					
ANR	2503127	ArgumentList	cpu_FR [ RRI8_T ]		2497096	1					
ANR	2503128	Argument	cpu_FR [ RRI8_T ]		2497096	0					
ANR	2503129	ArrayIndexing	cpu_FR [ RRI8_T ]		2497096	0					
ANR	2503130	Identifier	cpu_FR		2497096	0					
ANR	2503131	Identifier	RRI8_T		2497096	1					
ANR	2503132	Argument	addr		2497096	1					
ANR	2503133	Identifier	addr		2497096	0					
ANR	2503134	Argument	dc -> cring		2497096	2					
ANR	2503135	PtrMemberAccess	dc -> cring		2497096	0					
ANR	2503136	Identifier	dc		2497096	0					
ANR	2503137	Identifier	cring		2497096	1					
ANR	2503138	ElseStatement	else		2497096	0					
ANR	2503139	CompoundStatement		3111:23:54889:54889	2497096	0					
ANR	2503140	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"	3115:20:54983:55034	2497096	0	True				
ANR	2503141	CallExpression	"tcg_gen_qemu_ld32u ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"		2497096	0					
ANR	2503142	Callee	tcg_gen_qemu_ld32u		2497096	0					
ANR	2503143	Identifier	tcg_gen_qemu_ld32u		2497096	0					
ANR	2503144	ArgumentList	cpu_FR [ RRI8_T ]		2497096	1					
ANR	2503145	Argument	cpu_FR [ RRI8_T ]		2497096	0					
ANR	2503146	ArrayIndexing	cpu_FR [ RRI8_T ]		2497096	0					
ANR	2503147	Identifier	cpu_FR		2497096	0					
ANR	2503148	Identifier	RRI8_T		2497096	1					
ANR	2503149	Argument	addr		2497096	1					
ANR	2503150	Identifier	addr		2497096	0					
ANR	2503151	Argument	dc -> cring		2497096	2					
ANR	2503152	PtrMemberAccess	dc -> cring		2497096	0					
ANR	2503153	Identifier	dc		2497096	0					
ANR	2503154	Identifier	cring		2497096	1					
ANR	2503155	IfStatement	if ( RRI8_R & 0x8 )		2497096	4					
ANR	2503156	Condition	RRI8_R & 0x8	3119:20:55076:55087	2497096	0	True				
ANR	2503157	BitAndExpression	RRI8_R & 0x8		2497096	0		&			
ANR	2503158	Identifier	RRI8_R		2497096	0					
ANR	2503159	PrimaryExpression	0x8		2497096	1					
ANR	2503160	CompoundStatement		3117:34:55019:55019	2497096	1					
ANR	2503161	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRI8_S ] , addr )"	3121:20:55113:55149	2497096	0	True				
ANR	2503162	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRI8_S ] , addr )"		2497096	0					
ANR	2503163	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2503164	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2503165	ArgumentList	cpu_R [ RRI8_S ]		2497096	1					
ANR	2503166	Argument	cpu_R [ RRI8_S ]		2497096	0					
ANR	2503167	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2503168	Identifier	cpu_R		2497096	0					
ANR	2503169	Identifier	RRI8_S		2497096	1					
ANR	2503170	Argument	addr		2497096	1					
ANR	2503171	Identifier	addr		2497096	0					
ANR	2503172	ExpressionStatement	tcg_temp_free ( addr )	3125:16:55187:55206	2497096	5	True				
ANR	2503173	CallExpression	tcg_temp_free ( addr )		2497096	0					
ANR	2503174	Callee	tcg_temp_free		2497096	0					
ANR	2503175	Identifier	tcg_temp_free		2497096	0					
ANR	2503176	ArgumentList	addr		2497096	1					
ANR	2503177	Argument	addr		2497096	0					
ANR	2503178	Identifier	addr		2497096	0					
ANR	2503179	BreakStatement	break ;	3129:12:55236:55241	2497096	8	True				
ANR	2503180	Label	default :	3133:8:55254:55261	2497096	9	True				
ANR	2503181	Identifier	default		2497096	0					
ANR	2503182	ExpressionStatement	RESERVED ( )	3135:12:55289:55299	2497096	10	True				
ANR	2503183	CallExpression	RESERVED ( )		2497096	0					
ANR	2503184	Callee	RESERVED		2497096	0					
ANR	2503185	Identifier	RESERVED		2497096	0					
ANR	2503186	ArgumentList			2497096	1					
ANR	2503187	BreakStatement	break ;	3137:12:55314:55319	2497096	11	True				
ANR	2503188	BreakStatement	break ;	3141:8:55341:55346	2497096	19	True				
ANR	2503189	Label	case 4 :	3145:4:55355:55361	2497096	20	True				
ANR	2503190	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MAC16 )	3147:8:55383:55414	2497096	21	True				
ANR	2503191	CallExpression	HAS_OPTION ( XTENSA_OPTION_MAC16 )		2497096	0					
ANR	2503192	Callee	HAS_OPTION		2497096	0					
ANR	2503193	Identifier	HAS_OPTION		2497096	0					
ANR	2503194	ArgumentList	XTENSA_OPTION_MAC16		2497096	1					
ANR	2503195	Argument	XTENSA_OPTION_MAC16		2497096	0					
ANR	2503196	Identifier	XTENSA_OPTION_MAC16		2497096	0					
ANR	2503197	CompoundStatement		3167:12:55689:55711	2497096	22					
ANR	2503198	ClassDefStatement	"enum { MAC16_UMUL = 0x0 , MAC16_MUL = 0x4 , MAC16_MULA = 0x8 , MAC16_MULS = 0xc , MAC16_NONE = 0xf , } op = OP1 & 0xc ;"	3151:12:55440:55651	2497096	0	True				
ANR	2503199	IdentifierDecl	op = OP1 & 0xc		2497096	0					
ANR	2503200	IdentifierDeclType			2497096	0					
ANR	2503201	Identifier	op		2497096	1					
ANR	2503202	AssignmentExpression	op = OP1 & 0xc		2497096	2		=			
ANR	2503203	Identifier	op		2497096	0					
ANR	2503204	BitAndExpression	OP1 & 0xc		2497096	1		&			
ANR	2503205	Identifier	OP1		2497096	0					
ANR	2503206	PrimaryExpression	0xc		2497096	1					
ANR	2503207	IdentifierDeclStatement	bool is_m1_sr = ( OP2 & 0x3 ) == 2 ;	3165:12:55666:55698	2497096	1	True				
ANR	2503208	IdentifierDecl	is_m1_sr = ( OP2 & 0x3 ) == 2		2497096	0					
ANR	2503209	IdentifierDeclType	bool		2497096	0					
ANR	2503210	Identifier	is_m1_sr		2497096	1					
ANR	2503211	AssignmentExpression	is_m1_sr = ( OP2 & 0x3 ) == 2		2497096	2		=			
ANR	2503212	Identifier	is_m1_sr		2497096	0					
ANR	2503213	EqualityExpression	( OP2 & 0x3 ) == 2		2497096	1		==			
ANR	2503214	BitAndExpression	OP2 & 0x3		2497096	0		&			
ANR	2503215	Identifier	OP2		2497096	0					
ANR	2503216	PrimaryExpression	0x3		2497096	1					
ANR	2503217	PrimaryExpression	2		2497096	1					
ANR	2503218	IdentifierDeclStatement	bool is_m2_sr = ( OP2 & 0xc ) == 0 ;	3167:12:55713:55745	2497096	2	True				
ANR	2503219	IdentifierDecl	is_m2_sr = ( OP2 & 0xc ) == 0		2497096	0					
ANR	2503220	IdentifierDeclType	bool		2497096	0					
ANR	2503221	Identifier	is_m2_sr		2497096	1					
ANR	2503222	AssignmentExpression	is_m2_sr = ( OP2 & 0xc ) == 0		2497096	2		=			
ANR	2503223	Identifier	is_m2_sr		2497096	0					
ANR	2503224	EqualityExpression	( OP2 & 0xc ) == 0		2497096	1		==			
ANR	2503225	BitAndExpression	OP2 & 0xc		2497096	0		&			
ANR	2503226	Identifier	OP2		2497096	0					
ANR	2503227	PrimaryExpression	0xc		2497096	1					
ANR	2503228	PrimaryExpression	0		2497096	1					
ANR	2503229	IdentifierDeclStatement	uint32_t ld_offset = 0 ;	3169:12:55760:55782	2497096	3	True				
ANR	2503230	IdentifierDecl	ld_offset = 0		2497096	0					
ANR	2503231	IdentifierDeclType	uint32_t		2497096	0					
ANR	2503232	Identifier	ld_offset		2497096	1					
ANR	2503233	AssignmentExpression	ld_offset = 0		2497096	2		=			
ANR	2503234	Identifier	ld_offset		2497096	0					
ANR	2503235	PrimaryExpression	0		2497096	1					
ANR	2503236	IfStatement	if ( OP2 > 9 )		2497096	4					
ANR	2503237	Condition	OP2 > 9	3173:16:55803:55809	2497096	0	True				
ANR	2503238	RelationalExpression	OP2 > 9		2497096	0		>			
ANR	2503239	Identifier	OP2		2497096	0					
ANR	2503240	PrimaryExpression	9		2497096	1					
ANR	2503241	CompoundStatement		3171:25:55741:55741	2497096	1					
ANR	2503242	ExpressionStatement	RESERVED ( )	3175:16:55831:55841	2497096	0	True				
ANR	2503243	CallExpression	RESERVED ( )		2497096	0					
ANR	2503244	Callee	RESERVED		2497096	0					
ANR	2503245	Identifier	RESERVED		2497096	0					
ANR	2503246	ArgumentList			2497096	1					
ANR	2503247	SwitchStatement	switch ( OP2 & 2 )		2497096	5					
ANR	2503248	Condition	OP2 & 2	3181:20:55881:55887	2497096	0	True				
ANR	2503249	BitAndExpression	OP2 & 2		2497096	0		&			
ANR	2503250	Identifier	OP2		2497096	0					
ANR	2503251	PrimaryExpression	2		2497096	1					
ANR	2503252	CompoundStatement		3179:29:55819:55819	2497096	1					
ANR	2503253	Label	case 0 :	3183:12:55905:55911	2497096	0	True				
ANR	2503254	ExpressionStatement	is_m1_sr = true	3185:16:55946:55961	2497096	1	True				
ANR	2503255	AssignmentExpression	is_m1_sr = true		2497096	0		=			
ANR	2503256	Identifier	is_m1_sr		2497096	0					
ANR	2503257	Identifier	true		2497096	1					
ANR	2503258	ExpressionStatement	ld_offset = ( OP2 & 1 ) ? - 4 : 4	3187:16:55980:56010	2497096	2	True				
ANR	2503259	AssignmentExpression	ld_offset = ( OP2 & 1 ) ? - 4 : 4		2497096	0		=			
ANR	2503260	Identifier	ld_offset		2497096	0					
ANR	2503261	ConditionalExpression	( OP2 & 1 ) ? - 4 : 4		2497096	1					
ANR	2503262	Condition	OP2 & 1		2497096	0					
ANR	2503263	BitAndExpression	OP2 & 1		2497096	0		&			
ANR	2503264	Identifier	OP2		2497096	0					
ANR	2503265	PrimaryExpression	1		2497096	1					
ANR	2503266	UnaryOperationExpression	- 4		2497096	1					
ANR	2503267	UnaryOperator	-		2497096	0					
ANR	2503268	PrimaryExpression	4		2497096	1					
ANR	2503269	PrimaryExpression	4		2497096	2					
ANR	2503270	IfStatement	if ( OP2 >= 8 )		2497096	3					
ANR	2503271	Condition	OP2 >= 8	3191:20:56035:56042	2497096	0	True				
ANR	2503272	RelationalExpression	OP2 >= 8		2497096	0		>=			
ANR	2503273	Identifier	OP2		2497096	0					
ANR	2503274	PrimaryExpression	8		2497096	1					
ANR	2503275	CompoundStatement		3189:30:55974:55974	2497096	1					
ANR	2503276	IfStatement	if ( OP1 == 0 )		2497096	0					
ANR	2503277	Condition	OP1 == 0	3193:24:56086:56093	2497096	0	True				
ANR	2503278	EqualityExpression	OP1 == 0		2497096	0		==			
ANR	2503279	Identifier	OP1		2497096	0					
ANR	2503280	PrimaryExpression	0		2497096	1					
ANR	2503281	CompoundStatement		3191:34:56025:56025	2497096	1					
ANR	2503282	ExpressionStatement	op = MAC16_NONE	3195:24:56139:56154	2497096	0	True				
ANR	2503283	AssignmentExpression	op = MAC16_NONE		2497096	0		=			
ANR	2503284	Identifier	op		2497096	0					
ANR	2503285	Identifier	MAC16_NONE		2497096	1					
ANR	2503286	ElseStatement	else		2497096	0					
ANR	2503287	CompoundStatement		3195:27:56113:56113	2497096	0					
ANR	2503288	ExpressionStatement	RESERVED ( )	3199:24:56211:56221	2497096	0	True				
ANR	2503289	CallExpression	RESERVED ( )		2497096	0					
ANR	2503290	Callee	RESERVED		2497096	0					
ANR	2503291	Identifier	RESERVED		2497096	0					
ANR	2503292	ArgumentList			2497096	1					
ANR	2503293	ElseStatement	else		2497096	0					
ANR	2503294	IfStatement	if ( op != MAC16_MULA )		2497096	0					
ANR	2503295	Condition	op != MAC16_MULA	3203:27:56274:56289	2497096	0	True				
ANR	2503296	EqualityExpression	op != MAC16_MULA		2497096	0		!=			
ANR	2503297	Identifier	op		2497096	0					
ANR	2503298	Identifier	MAC16_MULA		2497096	1					
ANR	2503299	CompoundStatement		3201:45:56221:56221	2497096	1					
ANR	2503300	ExpressionStatement	RESERVED ( )	3205:20:56340:56350	2497096	0	True				
ANR	2503301	CallExpression	RESERVED ( )		2497096	0					
ANR	2503302	Callee	RESERVED		2497096	0					
ANR	2503303	Identifier	RESERVED		2497096	0					
ANR	2503304	ArgumentList			2497096	1					
ANR	2503305	BreakStatement	break ;	3209:16:56388:56393	2497096	4	True				
ANR	2503306	Label	case 2 :	3213:12:56410:56416	2497096	5	True				
ANR	2503307	IfStatement	if ( op == MAC16_UMUL && OP2 != 7 )		2497096	6					
ANR	2503308	Condition	op == MAC16_UMUL && OP2 != 7	3215:20:56455:56482	2497096	0	True				
ANR	2503309	AndExpression	op == MAC16_UMUL && OP2 != 7		2497096	0		&&			
ANR	2503310	EqualityExpression	op == MAC16_UMUL		2497096	0		==			
ANR	2503311	Identifier	op		2497096	0					
ANR	2503312	Identifier	MAC16_UMUL		2497096	1					
ANR	2503313	EqualityExpression	OP2 != 7		2497096	1		!=			
ANR	2503314	Identifier	OP2		2497096	0					
ANR	2503315	PrimaryExpression	7		2497096	1					
ANR	2503316	CompoundStatement		3213:50:56414:56414	2497096	1					
ANR	2503317	ExpressionStatement	RESERVED ( )	3217:20:56531:56541	2497096	0	True				
ANR	2503318	CallExpression	RESERVED ( )		2497096	0					
ANR	2503319	Callee	RESERVED		2497096	0					
ANR	2503320	Identifier	RESERVED		2497096	0					
ANR	2503321	ArgumentList			2497096	1					
ANR	2503322	BreakStatement	break ;	3221:16:56579:56584	2497096	7	True				
ANR	2503323	IfStatement	if ( op != MAC16_NONE )		2497096	6					
ANR	2503324	Condition	op != MAC16_NONE	3227:16:56620:56635	2497096	0	True				
ANR	2503325	EqualityExpression	op != MAC16_NONE		2497096	0		!=			
ANR	2503326	Identifier	op		2497096	0					
ANR	2503327	Identifier	MAC16_NONE		2497096	1					
ANR	2503328	CompoundStatement		3225:34:56567:56567	2497096	1					
ANR	2503329	IfStatement	if ( ! is_m1_sr )		2497096	0					
ANR	2503330	Condition	! is_m1_sr	3229:20:56661:56669	2497096	0	True				
ANR	2503331	UnaryOperationExpression	! is_m1_sr		2497096	0					
ANR	2503332	UnaryOperator	!		2497096	0					
ANR	2503333	Identifier	is_m1_sr		2497096	1					
ANR	2503334	CompoundStatement		3227:31:56601:56601	2497096	1					
ANR	2503335	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	3231:20:56695:56723	2497096	0	True				
ANR	2503336	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2503337	Callee	gen_window_check1		2497096	0					
ANR	2503338	Identifier	gen_window_check1		2497096	0					
ANR	2503339	ArgumentList	dc		2497096	1					
ANR	2503340	Argument	dc		2497096	0					
ANR	2503341	Identifier	dc		2497096	0					
ANR	2503342	Argument	RRR_S		2497096	1					
ANR	2503343	Identifier	RRR_S		2497096	0					
ANR	2503344	IfStatement	if ( ! is_m2_sr )		2497096	1					
ANR	2503345	Condition	! is_m2_sr	3235:20:56765:56773	2497096	0	True				
ANR	2503346	UnaryOperationExpression	! is_m2_sr		2497096	0					
ANR	2503347	UnaryOperator	!		2497096	0					
ANR	2503348	Identifier	is_m2_sr		2497096	1					
ANR	2503349	CompoundStatement		3233:31:56705:56705	2497096	1					
ANR	2503350	ExpressionStatement	"gen_window_check1 ( dc , RRR_T )"	3237:20:56799:56827	2497096	0	True				
ANR	2503351	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2497096	0					
ANR	2503352	Callee	gen_window_check1		2497096	0					
ANR	2503353	Identifier	gen_window_check1		2497096	0					
ANR	2503354	ArgumentList	dc		2497096	1					
ANR	2503355	Argument	dc		2497096	0					
ANR	2503356	Identifier	dc		2497096	0					
ANR	2503357	Argument	RRR_T		2497096	1					
ANR	2503358	Identifier	RRR_T		2497096	0					
ANR	2503359	CompoundStatement		3247:16:56880:56915	2497096	7					
ANR	2503360	IdentifierDeclStatement	TCGv_i32 vaddr = tcg_temp_new_i32 ( ) ;	3247:16:56897:56932	2497096	0	True				
ANR	2503361	IdentifierDecl	vaddr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2503362	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2503363	Identifier	vaddr		2497096	1					
ANR	2503364	AssignmentExpression	vaddr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2503365	Identifier	vaddr		2497096	0					
ANR	2503366	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2503367	Callee	tcg_temp_new_i32		2497096	0					
ANR	2503368	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2503369	ArgumentList			2497096	1					
ANR	2503370	IdentifierDeclStatement	TCGv_i32 mem32 = tcg_temp_new_i32 ( ) ;	3249:16:56951:56986	2497096	1	True				
ANR	2503371	IdentifierDecl	mem32 = tcg_temp_new_i32 ( )		2497096	0					
ANR	2503372	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2503373	Identifier	mem32		2497096	1					
ANR	2503374	AssignmentExpression	mem32 = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2503375	Identifier	mem32		2497096	0					
ANR	2503376	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2503377	Callee	tcg_temp_new_i32		2497096	0					
ANR	2503378	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2503379	ArgumentList			2497096	1					
ANR	2503380	IfStatement	if ( ld_offset )		2497096	2					
ANR	2503381	Condition	ld_offset	3253:20:57011:57019	2497096	0	True				
ANR	2503382	Identifier	ld_offset		2497096	0					
ANR	2503383	CompoundStatement		3251:31:56951:56951	2497096	1					
ANR	2503384	ExpressionStatement	"gen_window_check1 ( dc , RRR_S )"	3255:20:57045:57073	2497096	0	True				
ANR	2503385	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2497096	0					
ANR	2503386	Callee	gen_window_check1		2497096	0					
ANR	2503387	Identifier	gen_window_check1		2497096	0					
ANR	2503388	ArgumentList	dc		2497096	1					
ANR	2503389	Argument	dc		2497096	0					
ANR	2503390	Identifier	dc		2497096	0					
ANR	2503391	Argument	RRR_S		2497096	1					
ANR	2503392	Identifier	RRR_S		2497096	0					
ANR	2503393	ExpressionStatement	"tcg_gen_addi_i32 ( vaddr , cpu_R [ RRR_S ] , ld_offset )"	3257:20:57096:57144	2497096	1	True				
ANR	2503394	CallExpression	"tcg_gen_addi_i32 ( vaddr , cpu_R [ RRR_S ] , ld_offset )"		2497096	0					
ANR	2503395	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2503396	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2503397	ArgumentList	vaddr		2497096	1					
ANR	2503398	Argument	vaddr		2497096	0					
ANR	2503399	Identifier	vaddr		2497096	0					
ANR	2503400	Argument	cpu_R [ RRR_S ]		2497096	1					
ANR	2503401	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2503402	Identifier	cpu_R		2497096	0					
ANR	2503403	Identifier	RRR_S		2497096	1					
ANR	2503404	Argument	ld_offset		2497096	2					
ANR	2503405	Identifier	ld_offset		2497096	0					
ANR	2503406	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , vaddr , false )"	3259:20:57167:57212	2497096	2	True				
ANR	2503407	CallExpression	"gen_load_store_alignment ( dc , 2 , vaddr , false )"		2497096	0					
ANR	2503408	Callee	gen_load_store_alignment		2497096	0					
ANR	2503409	Identifier	gen_load_store_alignment		2497096	0					
ANR	2503410	ArgumentList	dc		2497096	1					
ANR	2503411	Argument	dc		2497096	0					
ANR	2503412	Identifier	dc		2497096	0					
ANR	2503413	Argument	2		2497096	1					
ANR	2503414	PrimaryExpression	2		2497096	0					
ANR	2503415	Argument	vaddr		2497096	2					
ANR	2503416	Identifier	vaddr		2497096	0					
ANR	2503417	Argument	false		2497096	3					
ANR	2503418	Identifier	false		2497096	0					
ANR	2503419	ExpressionStatement	"tcg_gen_qemu_ld32u ( mem32 , vaddr , dc -> cring )"	3261:20:57235:57278	2497096	3	True				
ANR	2503420	CallExpression	"tcg_gen_qemu_ld32u ( mem32 , vaddr , dc -> cring )"		2497096	0					
ANR	2503421	Callee	tcg_gen_qemu_ld32u		2497096	0					
ANR	2503422	Identifier	tcg_gen_qemu_ld32u		2497096	0					
ANR	2503423	ArgumentList	mem32		2497096	1					
ANR	2503424	Argument	mem32		2497096	0					
ANR	2503425	Identifier	mem32		2497096	0					
ANR	2503426	Argument	vaddr		2497096	1					
ANR	2503427	Identifier	vaddr		2497096	0					
ANR	2503428	Argument	dc -> cring		2497096	2					
ANR	2503429	PtrMemberAccess	dc -> cring		2497096	0					
ANR	2503430	Identifier	dc		2497096	0					
ANR	2503431	Identifier	cring		2497096	1					
ANR	2503432	IfStatement	if ( op != MAC16_NONE )		2497096	3					
ANR	2503433	Condition	op != MAC16_NONE	3265:20:57320:57335	2497096	0	True				
ANR	2503434	EqualityExpression	op != MAC16_NONE		2497096	0		!=			
ANR	2503435	Identifier	op		2497096	0					
ANR	2503436	Identifier	MAC16_NONE		2497096	1					
ANR	2503437	CompoundStatement		3271:20:57470:57631	2497096	1					
ANR	2503438	IdentifierDeclStatement	"TCGv_i32 m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL ) ;"	3267:20:57361:57518	2497096	0	True				
ANR	2503439	IdentifierDecl	"m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2497096	0					
ANR	2503440	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2503441	Identifier	m1		2497096	1					
ANR	2503442	AssignmentExpression	"m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2497096	2		=			
ANR	2503443	Identifier	m1		2497096	0					
ANR	2503444	CallExpression	"gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2497096	1					
ANR	2503445	Callee	gen_mac16_m		2497096	0					
ANR	2503446	Identifier	gen_mac16_m		2497096	0					
ANR	2503447	ArgumentList	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2497096	1					
ANR	2503448	Argument	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2497096	0					
ANR	2503449	ConditionalExpression	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2497096	0					
ANR	2503450	Condition	is_m1_sr		2497096	0					
ANR	2503451	Identifier	is_m1_sr		2497096	0					
ANR	2503452	ArrayIndexing	cpu_SR [ MR + RRR_X ]		2497096	1					
ANR	2503453	Identifier	cpu_SR		2497096	0					
ANR	2503454	AdditiveExpression	MR + RRR_X		2497096	1		+			
ANR	2503455	Identifier	MR		2497096	0					
ANR	2503456	Identifier	RRR_X		2497096	1					
ANR	2503457	ArrayIndexing	cpu_R [ RRR_S ]		2497096	2					
ANR	2503458	Identifier	cpu_R		2497096	0					
ANR	2503459	Identifier	RRR_S		2497096	1					
ANR	2503460	Argument	OP1 & 1		2497096	1					
ANR	2503461	BitAndExpression	OP1 & 1		2497096	0		&			
ANR	2503462	Identifier	OP1		2497096	0					
ANR	2503463	PrimaryExpression	1		2497096	1					
ANR	2503464	Argument	op == MAC16_UMUL		2497096	2					
ANR	2503465	EqualityExpression	op == MAC16_UMUL		2497096	0		==			
ANR	2503466	Identifier	op		2497096	0					
ANR	2503467	Identifier	MAC16_UMUL		2497096	1					
ANR	2503468	IdentifierDeclStatement	"TCGv_i32 m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL ) ;"	3273:20:57541:57702	2497096	1	True				
ANR	2503469	IdentifierDecl	"m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2497096	0					
ANR	2503470	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2503471	Identifier	m2		2497096	1					
ANR	2503472	AssignmentExpression	"m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2497096	2		=			
ANR	2503473	Identifier	m2		2497096	0					
ANR	2503474	CallExpression	"gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2497096	1					
ANR	2503475	Callee	gen_mac16_m		2497096	0					
ANR	2503476	Identifier	gen_mac16_m		2497096	0					
ANR	2503477	ArgumentList	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2497096	1					
ANR	2503478	Argument	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2497096	0					
ANR	2503479	ConditionalExpression	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2497096	0					
ANR	2503480	Condition	is_m2_sr		2497096	0					
ANR	2503481	Identifier	is_m2_sr		2497096	0					
ANR	2503482	ArrayIndexing	cpu_SR [ MR + 2 + RRR_Y ]		2497096	1					
ANR	2503483	Identifier	cpu_SR		2497096	0					
ANR	2503484	AdditiveExpression	MR + 2 + RRR_Y		2497096	1		+			
ANR	2503485	Identifier	MR		2497096	0					
ANR	2503486	AdditiveExpression	2 + RRR_Y		2497096	1		+			
ANR	2503487	PrimaryExpression	2		2497096	0					
ANR	2503488	Identifier	RRR_Y		2497096	1					
ANR	2503489	ArrayIndexing	cpu_R [ RRR_T ]		2497096	2					
ANR	2503490	Identifier	cpu_R		2497096	0					
ANR	2503491	Identifier	RRR_T		2497096	1					
ANR	2503492	Argument	OP1 & 2		2497096	1					
ANR	2503493	BitAndExpression	OP1 & 2		2497096	0		&			
ANR	2503494	Identifier	OP1		2497096	0					
ANR	2503495	PrimaryExpression	2		2497096	1					
ANR	2503496	Argument	op == MAC16_UMUL		2497096	2					
ANR	2503497	EqualityExpression	op == MAC16_UMUL		2497096	0		==			
ANR	2503498	Identifier	op		2497096	0					
ANR	2503499	Identifier	MAC16_UMUL		2497096	1					
ANR	2503500	IfStatement	if ( op == MAC16_MUL || op == MAC16_UMUL )		2497096	2					
ANR	2503501	Condition	op == MAC16_MUL || op == MAC16_UMUL	3281:24:57731:57765	2497096	0	True				
ANR	2503502	OrExpression	op == MAC16_MUL || op == MAC16_UMUL		2497096	0		||			
ANR	2503503	EqualityExpression	op == MAC16_MUL		2497096	0		==			
ANR	2503504	Identifier	op		2497096	0					
ANR	2503505	Identifier	MAC16_MUL		2497096	1					
ANR	2503506	EqualityExpression	op == MAC16_UMUL		2497096	1		==			
ANR	2503507	Identifier	op		2497096	0					
ANR	2503508	Identifier	MAC16_UMUL		2497096	1					
ANR	2503509	CompoundStatement		3279:61:57697:57697	2497096	1					
ANR	2503510	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_SR [ ACCLO ] , m1 , m2 )"	3283:24:57795:57833	2497096	0	True				
ANR	2503511	CallExpression	"tcg_gen_mul_i32 ( cpu_SR [ ACCLO ] , m1 , m2 )"		2497096	0					
ANR	2503512	Callee	tcg_gen_mul_i32		2497096	0					
ANR	2503513	Identifier	tcg_gen_mul_i32		2497096	0					
ANR	2503514	ArgumentList	cpu_SR [ ACCLO ]		2497096	1					
ANR	2503515	Argument	cpu_SR [ ACCLO ]		2497096	0					
ANR	2503516	ArrayIndexing	cpu_SR [ ACCLO ]		2497096	0					
ANR	2503517	Identifier	cpu_SR		2497096	0					
ANR	2503518	Identifier	ACCLO		2497096	1					
ANR	2503519	Argument	m1		2497096	1					
ANR	2503520	Identifier	m1		2497096	0					
ANR	2503521	Argument	m2		2497096	2					
ANR	2503522	Identifier	m2		2497096	0					
ANR	2503523	IfStatement	if ( op == MAC16_UMUL )		2497096	1					
ANR	2503524	Condition	op == MAC16_UMUL	3285:28:57864:57879	2497096	0	True				
ANR	2503525	EqualityExpression	op == MAC16_UMUL		2497096	0		==			
ANR	2503526	Identifier	op		2497096	0					
ANR	2503527	Identifier	MAC16_UMUL		2497096	1					
ANR	2503528	CompoundStatement		3283:46:57811:57811	2497096	1					
ANR	2503529	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_SR [ ACCHI ] , 0 )"	3287:28:57913:57947	2497096	0	True				
ANR	2503530	CallExpression	"tcg_gen_movi_i32 ( cpu_SR [ ACCHI ] , 0 )"		2497096	0					
ANR	2503531	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2503532	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2503533	ArgumentList	cpu_SR [ ACCHI ]		2497096	1					
ANR	2503534	Argument	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503535	ArrayIndexing	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503536	Identifier	cpu_SR		2497096	0					
ANR	2503537	Identifier	ACCHI		2497096	1					
ANR	2503538	Argument	0		2497096	1					
ANR	2503539	PrimaryExpression	0		2497096	0					
ANR	2503540	ElseStatement	else		2497096	0					
ANR	2503541	CompoundStatement		3287:31:57910:57910	2497096	0					
ANR	2503542	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , 31 )"	3291:28:58012:58062	2497096	0	True				
ANR	2503543	CallExpression	"tcg_gen_sari_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , 31 )"		2497096	0					
ANR	2503544	Callee	tcg_gen_sari_i32		2497096	0					
ANR	2503545	Identifier	tcg_gen_sari_i32		2497096	0					
ANR	2503546	ArgumentList	cpu_SR [ ACCHI ]		2497096	1					
ANR	2503547	Argument	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503548	ArrayIndexing	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503549	Identifier	cpu_SR		2497096	0					
ANR	2503550	Identifier	ACCHI		2497096	1					
ANR	2503551	Argument	cpu_SR [ ACCLO ]		2497096	1					
ANR	2503552	ArrayIndexing	cpu_SR [ ACCLO ]		2497096	0					
ANR	2503553	Identifier	cpu_SR		2497096	0					
ANR	2503554	Identifier	ACCLO		2497096	1					
ANR	2503555	Argument	31		2497096	2					
ANR	2503556	PrimaryExpression	31		2497096	0					
ANR	2503557	ElseStatement	else		2497096	0					
ANR	2503558	CompoundStatement		3299:24:58197:58230	2497096	0					
ANR	2503559	IdentifierDeclStatement	TCGv_i32 res = tcg_temp_new_i32 ( ) ;	3297:24:58146:58179	2497096	0	True				
ANR	2503560	IdentifierDecl	res = tcg_temp_new_i32 ( )		2497096	0					
ANR	2503561	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2503562	Identifier	res		2497096	1					
ANR	2503563	AssignmentExpression	res = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2503564	Identifier	res		2497096	0					
ANR	2503565	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2503566	Callee	tcg_temp_new_i32		2497096	0					
ANR	2503567	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2503568	ArgumentList			2497096	1					
ANR	2503569	IdentifierDeclStatement	TCGv_i64 res64 = tcg_temp_new_i64 ( ) ;	3299:24:58206:58241	2497096	1	True				
ANR	2503570	IdentifierDecl	res64 = tcg_temp_new_i64 ( )		2497096	0					
ANR	2503571	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2503572	Identifier	res64		2497096	1					
ANR	2503573	AssignmentExpression	res64 = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2503574	Identifier	res64		2497096	0					
ANR	2503575	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2503576	Callee	tcg_temp_new_i64		2497096	0					
ANR	2503577	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2503578	ArgumentList			2497096	1					
ANR	2503579	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	3301:24:58268:58301	2497096	2	True				
ANR	2503580	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		2497096	0					
ANR	2503581	IdentifierDeclType	TCGv_i64		2497096	0					
ANR	2503582	Identifier	tmp		2497096	1					
ANR	2503583	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		2497096	2		=			
ANR	2503584	Identifier	tmp		2497096	0					
ANR	2503585	CallExpression	tcg_temp_new_i64 ( )		2497096	1					
ANR	2503586	Callee	tcg_temp_new_i64		2497096	0					
ANR	2503587	Identifier	tcg_temp_new_i64		2497096	0					
ANR	2503588	ArgumentList			2497096	1					
ANR	2503589	ExpressionStatement	"tcg_gen_mul_i32 ( res , m1 , m2 )"	3305:24:58330:58358	2497096	3	True				
ANR	2503590	CallExpression	"tcg_gen_mul_i32 ( res , m1 , m2 )"		2497096	0					
ANR	2503591	Callee	tcg_gen_mul_i32		2497096	0					
ANR	2503592	Identifier	tcg_gen_mul_i32		2497096	0					
ANR	2503593	ArgumentList	res		2497096	1					
ANR	2503594	Argument	res		2497096	0					
ANR	2503595	Identifier	res		2497096	0					
ANR	2503596	Argument	m1		2497096	1					
ANR	2503597	Identifier	m1		2497096	0					
ANR	2503598	Argument	m2		2497096	2					
ANR	2503599	Identifier	m2		2497096	0					
ANR	2503600	ExpressionStatement	"tcg_gen_ext_i32_i64 ( res64 , res )"	3307:24:58385:58416	2497096	4	True				
ANR	2503601	CallExpression	"tcg_gen_ext_i32_i64 ( res64 , res )"		2497096	0					
ANR	2503602	Callee	tcg_gen_ext_i32_i64		2497096	0					
ANR	2503603	Identifier	tcg_gen_ext_i32_i64		2497096	0					
ANR	2503604	ArgumentList	res64		2497096	1					
ANR	2503605	Argument	res64		2497096	0					
ANR	2503606	Identifier	res64		2497096	0					
ANR	2503607	Argument	res		2497096	1					
ANR	2503608	Identifier	res		2497096	0					
ANR	2503609	ExpressionStatement	"tcg_gen_concat_i32_i64 ( tmp , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] )"	3309:24:58443:58533	2497096	5	True				
ANR	2503610	CallExpression	"tcg_gen_concat_i32_i64 ( tmp , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] )"		2497096	0					
ANR	2503611	Callee	tcg_gen_concat_i32_i64		2497096	0					
ANR	2503612	Identifier	tcg_gen_concat_i32_i64		2497096	0					
ANR	2503613	ArgumentList	tmp		2497096	1					
ANR	2503614	Argument	tmp		2497096	0					
ANR	2503615	Identifier	tmp		2497096	0					
ANR	2503616	Argument	cpu_SR [ ACCLO ]		2497096	1					
ANR	2503617	ArrayIndexing	cpu_SR [ ACCLO ]		2497096	0					
ANR	2503618	Identifier	cpu_SR		2497096	0					
ANR	2503619	Identifier	ACCLO		2497096	1					
ANR	2503620	Argument	cpu_SR [ ACCHI ]		2497096	2					
ANR	2503621	ArrayIndexing	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503622	Identifier	cpu_SR		2497096	0					
ANR	2503623	Identifier	ACCHI		2497096	1					
ANR	2503624	IfStatement	if ( op == MAC16_MULA )		2497096	6					
ANR	2503625	Condition	op == MAC16_MULA	3313:28:58564:58579	2497096	0	True				
ANR	2503626	EqualityExpression	op == MAC16_MULA		2497096	0		==			
ANR	2503627	Identifier	op		2497096	0					
ANR	2503628	Identifier	MAC16_MULA		2497096	1					
ANR	2503629	CompoundStatement		3311:46:58511:58511	2497096	1					
ANR	2503630	ExpressionStatement	"tcg_gen_add_i64 ( tmp , tmp , res64 )"	3315:28:58613:58645	2497096	0	True				
ANR	2503631	CallExpression	"tcg_gen_add_i64 ( tmp , tmp , res64 )"		2497096	0					
ANR	2503632	Callee	tcg_gen_add_i64		2497096	0					
ANR	2503633	Identifier	tcg_gen_add_i64		2497096	0					
ANR	2503634	ArgumentList	tmp		2497096	1					
ANR	2503635	Argument	tmp		2497096	0					
ANR	2503636	Identifier	tmp		2497096	0					
ANR	2503637	Argument	tmp		2497096	1					
ANR	2503638	Identifier	tmp		2497096	0					
ANR	2503639	Argument	res64		2497096	2					
ANR	2503640	Identifier	res64		2497096	0					
ANR	2503641	ElseStatement	else		2497096	0					
ANR	2503642	CompoundStatement		3315:31:58608:58608	2497096	0					
ANR	2503643	ExpressionStatement	"tcg_gen_sub_i64 ( tmp , tmp , res64 )"	3319:28:58710:58742	2497096	0	True				
ANR	2503644	CallExpression	"tcg_gen_sub_i64 ( tmp , tmp , res64 )"		2497096	0					
ANR	2503645	Callee	tcg_gen_sub_i64		2497096	0					
ANR	2503646	Identifier	tcg_gen_sub_i64		2497096	0					
ANR	2503647	ArgumentList	tmp		2497096	1					
ANR	2503648	Argument	tmp		2497096	0					
ANR	2503649	Identifier	tmp		2497096	0					
ANR	2503650	Argument	tmp		2497096	1					
ANR	2503651	Identifier	tmp		2497096	0					
ANR	2503652	Argument	res64		2497096	2					
ANR	2503653	Identifier	res64		2497096	0					
ANR	2503654	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCLO ] , tmp )"	3323:24:58796:58837	2497096	7	True				
ANR	2503655	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCLO ] , tmp )"		2497096	0					
ANR	2503656	Callee	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2503657	Identifier	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2503658	ArgumentList	cpu_SR [ ACCLO ]		2497096	1					
ANR	2503659	Argument	cpu_SR [ ACCLO ]		2497096	0					
ANR	2503660	ArrayIndexing	cpu_SR [ ACCLO ]		2497096	0					
ANR	2503661	Identifier	cpu_SR		2497096	0					
ANR	2503662	Identifier	ACCLO		2497096	1					
ANR	2503663	Argument	tmp		2497096	1					
ANR	2503664	Identifier	tmp		2497096	0					
ANR	2503665	ExpressionStatement	"tcg_gen_shri_i64 ( tmp , tmp , 32 )"	3325:24:58864:58894	2497096	8	True				
ANR	2503666	CallExpression	"tcg_gen_shri_i64 ( tmp , tmp , 32 )"		2497096	0					
ANR	2503667	Callee	tcg_gen_shri_i64		2497096	0					
ANR	2503668	Identifier	tcg_gen_shri_i64		2497096	0					
ANR	2503669	ArgumentList	tmp		2497096	1					
ANR	2503670	Argument	tmp		2497096	0					
ANR	2503671	Identifier	tmp		2497096	0					
ANR	2503672	Argument	tmp		2497096	1					
ANR	2503673	Identifier	tmp		2497096	0					
ANR	2503674	Argument	32		2497096	2					
ANR	2503675	PrimaryExpression	32		2497096	0					
ANR	2503676	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCHI ] , tmp )"	3327:24:58921:58962	2497096	9	True				
ANR	2503677	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_SR [ ACCHI ] , tmp )"		2497096	0					
ANR	2503678	Callee	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2503679	Identifier	tcg_gen_trunc_i64_i32		2497096	0					
ANR	2503680	ArgumentList	cpu_SR [ ACCHI ]		2497096	1					
ANR	2503681	Argument	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503682	ArrayIndexing	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503683	Identifier	cpu_SR		2497096	0					
ANR	2503684	Identifier	ACCHI		2497096	1					
ANR	2503685	Argument	tmp		2497096	1					
ANR	2503686	Identifier	tmp		2497096	0					
ANR	2503687	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCHI ] )"	3329:24:58989:59036	2497096	10	True				
ANR	2503688	CallExpression	"tcg_gen_ext8s_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCHI ] )"		2497096	0					
ANR	2503689	Callee	tcg_gen_ext8s_i32		2497096	0					
ANR	2503690	Identifier	tcg_gen_ext8s_i32		2497096	0					
ANR	2503691	ArgumentList	cpu_SR [ ACCHI ]		2497096	1					
ANR	2503692	Argument	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503693	ArrayIndexing	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503694	Identifier	cpu_SR		2497096	0					
ANR	2503695	Identifier	ACCHI		2497096	1					
ANR	2503696	Argument	cpu_SR [ ACCHI ]		2497096	1					
ANR	2503697	ArrayIndexing	cpu_SR [ ACCHI ]		2497096	0					
ANR	2503698	Identifier	cpu_SR		2497096	0					
ANR	2503699	Identifier	ACCHI		2497096	1					
ANR	2503700	ExpressionStatement	tcg_temp_free ( res )	3333:24:59065:59083	2497096	11	True				
ANR	2503701	CallExpression	tcg_temp_free ( res )		2497096	0					
ANR	2503702	Callee	tcg_temp_free		2497096	0					
ANR	2503703	Identifier	tcg_temp_free		2497096	0					
ANR	2503704	ArgumentList	res		2497096	1					
ANR	2503705	Argument	res		2497096	0					
ANR	2503706	Identifier	res		2497096	0					
ANR	2503707	ExpressionStatement	tcg_temp_free_i64 ( res64 )	3335:24:59110:59134	2497096	12	True				
ANR	2503708	CallExpression	tcg_temp_free_i64 ( res64 )		2497096	0					
ANR	2503709	Callee	tcg_temp_free_i64		2497096	0					
ANR	2503710	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2503711	ArgumentList	res64		2497096	1					
ANR	2503712	Argument	res64		2497096	0					
ANR	2503713	Identifier	res64		2497096	0					
ANR	2503714	ExpressionStatement	tcg_temp_free_i64 ( tmp )	3337:24:59161:59183	2497096	13	True				
ANR	2503715	CallExpression	tcg_temp_free_i64 ( tmp )		2497096	0					
ANR	2503716	Callee	tcg_temp_free_i64		2497096	0					
ANR	2503717	Identifier	tcg_temp_free_i64		2497096	0					
ANR	2503718	ArgumentList	tmp		2497096	1					
ANR	2503719	Argument	tmp		2497096	0					
ANR	2503720	Identifier	tmp		2497096	0					
ANR	2503721	ExpressionStatement	tcg_temp_free ( m1 )	3341:20:59229:59246	2497096	3	True				
ANR	2503722	CallExpression	tcg_temp_free ( m1 )		2497096	0					
ANR	2503723	Callee	tcg_temp_free		2497096	0					
ANR	2503724	Identifier	tcg_temp_free		2497096	0					
ANR	2503725	ArgumentList	m1		2497096	1					
ANR	2503726	Argument	m1		2497096	0					
ANR	2503727	Identifier	m1		2497096	0					
ANR	2503728	ExpressionStatement	tcg_temp_free ( m2 )	3343:20:59269:59286	2497096	4	True				
ANR	2503729	CallExpression	tcg_temp_free ( m2 )		2497096	0					
ANR	2503730	Callee	tcg_temp_free		2497096	0					
ANR	2503731	Identifier	tcg_temp_free		2497096	0					
ANR	2503732	ArgumentList	m2		2497096	1					
ANR	2503733	Argument	m2		2497096	0					
ANR	2503734	Identifier	m2		2497096	0					
ANR	2503735	IfStatement	if ( ld_offset )		2497096	4					
ANR	2503736	Condition	ld_offset	3347:20:59328:59336	2497096	0	True				
ANR	2503737	Identifier	ld_offset		2497096	0					
ANR	2503738	CompoundStatement		3345:31:59268:59268	2497096	1					
ANR	2503739	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , vaddr )"	3349:20:59362:59398	2497096	0	True				
ANR	2503740	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , vaddr )"		2497096	0					
ANR	2503741	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2503742	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2503743	ArgumentList	cpu_R [ RRR_S ]		2497096	1					
ANR	2503744	Argument	cpu_R [ RRR_S ]		2497096	0					
ANR	2503745	ArrayIndexing	cpu_R [ RRR_S ]		2497096	0					
ANR	2503746	Identifier	cpu_R		2497096	0					
ANR	2503747	Identifier	RRR_S		2497096	1					
ANR	2503748	Argument	vaddr		2497096	1					
ANR	2503749	Identifier	vaddr		2497096	0					
ANR	2503750	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ MR + RRR_W ] , mem32 )"	3351:20:59421:59463	2497096	1	True				
ANR	2503751	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ MR + RRR_W ] , mem32 )"		2497096	0					
ANR	2503752	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2503753	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2503754	ArgumentList	cpu_SR [ MR + RRR_W ]		2497096	1					
ANR	2503755	Argument	cpu_SR [ MR + RRR_W ]		2497096	0					
ANR	2503756	ArrayIndexing	cpu_SR [ MR + RRR_W ]		2497096	0					
ANR	2503757	Identifier	cpu_SR		2497096	0					
ANR	2503758	AdditiveExpression	MR + RRR_W		2497096	1		+			
ANR	2503759	Identifier	MR		2497096	0					
ANR	2503760	Identifier	RRR_W		2497096	1					
ANR	2503761	Argument	mem32		2497096	1					
ANR	2503762	Identifier	mem32		2497096	0					
ANR	2503763	ExpressionStatement	tcg_temp_free ( vaddr )	3355:16:59501:59521	2497096	5	True				
ANR	2503764	CallExpression	tcg_temp_free ( vaddr )		2497096	0					
ANR	2503765	Callee	tcg_temp_free		2497096	0					
ANR	2503766	Identifier	tcg_temp_free		2497096	0					
ANR	2503767	ArgumentList	vaddr		2497096	1					
ANR	2503768	Argument	vaddr		2497096	0					
ANR	2503769	Identifier	vaddr		2497096	0					
ANR	2503770	ExpressionStatement	tcg_temp_free ( mem32 )	3357:16:59540:59560	2497096	6	True				
ANR	2503771	CallExpression	tcg_temp_free ( mem32 )		2497096	0					
ANR	2503772	Callee	tcg_temp_free		2497096	0					
ANR	2503773	Identifier	tcg_temp_free		2497096	0					
ANR	2503774	ArgumentList	mem32		2497096	1					
ANR	2503775	Argument	mem32		2497096	0					
ANR	2503776	Identifier	mem32		2497096	0					
ANR	2503777	BreakStatement	break ;	3363:8:59597:59602	2497096	23	True				
ANR	2503778	Label	case 5 :	3367:4:59611:59617	2497096	24	True				
ANR	2503779	SwitchStatement	switch ( CALL_N )		2497096	25					
ANR	2503780	Condition	CALL_N	3369:16:59646:59651	2497096	0	True				
ANR	2503781	Identifier	CALL_N		2497096	0					
ANR	2503782	CompoundStatement		3367:24:59583:59583	2497096	1					
ANR	2503783	Label	case 0 :	3371:8:59665:59671	2497096	0	True				
ANR	2503784	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	3373:12:59696:59735	2497096	1	True				
ANR	2503785	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2497096	0					
ANR	2503786	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2503787	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2503788	ArgumentList	cpu_R [ 0 ]		2497096	1					
ANR	2503789	Argument	cpu_R [ 0 ]		2497096	0					
ANR	2503790	ArrayIndexing	cpu_R [ 0 ]		2497096	0					
ANR	2503791	Identifier	cpu_R		2497096	0					
ANR	2503792	PrimaryExpression	0		2497096	1					
ANR	2503793	Argument	dc -> next_pc		2497096	1					
ANR	2503794	PtrMemberAccess	dc -> next_pc		2497096	0					
ANR	2503795	Identifier	dc		2497096	0					
ANR	2503796	Identifier	next_pc		2497096	1					
ANR	2503797	ExpressionStatement	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	3375:12:59750:59809	2497096	2	True				
ANR	2503798	CallExpression	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2497096	0					
ANR	2503799	Callee	gen_jumpi		2497096	0					
ANR	2503800	Identifier	gen_jumpi		2497096	0					
ANR	2503801	ArgumentList	dc		2497096	1					
ANR	2503802	Argument	dc		2497096	0					
ANR	2503803	Identifier	dc		2497096	0					
ANR	2503804	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2497096	1					
ANR	2503805	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2497096	0		+			
ANR	2503806	BitAndExpression	dc -> pc & ~3		2497096	0		&			
ANR	2503807	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2503808	Identifier	dc		2497096	0					
ANR	2503809	Identifier	pc		2497096	1					
ANR	2503810	Identifier	~3		2497096	1					
ANR	2503811	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2497096	1		+			
ANR	2503812	ShiftExpression	CALL_OFFSET_SE << 2		2497096	0		<<			
ANR	2503813	Identifier	CALL_OFFSET_SE		2497096	0					
ANR	2503814	PrimaryExpression	2		2497096	1					
ANR	2503815	PrimaryExpression	4		2497096	1					
ANR	2503816	Argument	0		2497096	2					
ANR	2503817	PrimaryExpression	0		2497096	0					
ANR	2503818	BreakStatement	break ;	3377:12:59824:59829	2497096	3	True				
ANR	2503819	Label	case 1 :	3381:8:59842:59848	2497096	4	True				
ANR	2503820	Label	case 2 :	3383:8:59870:59876	2497096	5	True				
ANR	2503821	Label	case 3 :	3385:8:59898:59904	2497096	6	True				
ANR	2503822	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	3387:12:59931:59974	2497096	7	True				
ANR	2503823	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2503824	Callee	HAS_OPTION		2497096	0					
ANR	2503825	Identifier	HAS_OPTION		2497096	0					
ANR	2503826	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2503827	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2503828	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2503829	ExpressionStatement	"gen_window_check1 ( dc , CALL_N << 2 )"	3389:12:59989:60023	2497096	8	True				
ANR	2503830	CallExpression	"gen_window_check1 ( dc , CALL_N << 2 )"		2497096	0					
ANR	2503831	Callee	gen_window_check1		2497096	0					
ANR	2503832	Identifier	gen_window_check1		2497096	0					
ANR	2503833	ArgumentList	dc		2497096	1					
ANR	2503834	Argument	dc		2497096	0					
ANR	2503835	Identifier	dc		2497096	0					
ANR	2503836	Argument	CALL_N << 2		2497096	1					
ANR	2503837	ShiftExpression	CALL_N << 2		2497096	0		<<			
ANR	2503838	Identifier	CALL_N		2497096	0					
ANR	2503839	PrimaryExpression	2		2497096	1					
ANR	2503840	ExpressionStatement	"gen_callwi ( dc , CALL_N , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	3391:12:60038:60127	2497096	9	True				
ANR	2503841	CallExpression	"gen_callwi ( dc , CALL_N , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2497096	0					
ANR	2503842	Callee	gen_callwi		2497096	0					
ANR	2503843	Identifier	gen_callwi		2497096	0					
ANR	2503844	ArgumentList	dc		2497096	1					
ANR	2503845	Argument	dc		2497096	0					
ANR	2503846	Identifier	dc		2497096	0					
ANR	2503847	Argument	CALL_N		2497096	1					
ANR	2503848	Identifier	CALL_N		2497096	0					
ANR	2503849	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2497096	2					
ANR	2503850	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2497096	0		+			
ANR	2503851	BitAndExpression	dc -> pc & ~3		2497096	0		&			
ANR	2503852	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2503853	Identifier	dc		2497096	0					
ANR	2503854	Identifier	pc		2497096	1					
ANR	2503855	Identifier	~3		2497096	1					
ANR	2503856	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2497096	1		+			
ANR	2503857	ShiftExpression	CALL_OFFSET_SE << 2		2497096	0		<<			
ANR	2503858	Identifier	CALL_OFFSET_SE		2497096	0					
ANR	2503859	PrimaryExpression	2		2497096	1					
ANR	2503860	PrimaryExpression	4		2497096	1					
ANR	2503861	Argument	0		2497096	3					
ANR	2503862	PrimaryExpression	0		2497096	0					
ANR	2503863	BreakStatement	break ;	3395:12:60142:60147	2497096	10	True				
ANR	2503864	BreakStatement	break ;	3399:8:60169:60174	2497096	26	True				
ANR	2503865	Label	case 6 :	3403:4:60183:60189	2497096	27	True				
ANR	2503866	SwitchStatement	switch ( CALL_N )		2497096	28					
ANR	2503867	Condition	CALL_N	3405:16:60215:60220	2497096	0	True				
ANR	2503868	Identifier	CALL_N		2497096	0					
ANR	2503869	CompoundStatement		3403:24:60152:60152	2497096	1					
ANR	2503870	Label	case 0 :	3407:8:60234:60240	2497096	0	True				
ANR	2503871	ExpressionStatement	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"	3409:12:60261:60306	2497096	1	True				
ANR	2503872	CallExpression	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"		2497096	0					
ANR	2503873	Callee	gen_jumpi		2497096	0					
ANR	2503874	Identifier	gen_jumpi		2497096	0					
ANR	2503875	ArgumentList	dc		2497096	1					
ANR	2503876	Argument	dc		2497096	0					
ANR	2503877	Identifier	dc		2497096	0					
ANR	2503878	Argument	dc -> pc + 4 + CALL_OFFSET_SE		2497096	1					
ANR	2503879	AdditiveExpression	dc -> pc + 4 + CALL_OFFSET_SE		2497096	0		+			
ANR	2503880	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2503881	Identifier	dc		2497096	0					
ANR	2503882	Identifier	pc		2497096	1					
ANR	2503883	AdditiveExpression	4 + CALL_OFFSET_SE		2497096	1		+			
ANR	2503884	PrimaryExpression	4		2497096	0					
ANR	2503885	Identifier	CALL_OFFSET_SE		2497096	1					
ANR	2503886	Argument	0		2497096	2					
ANR	2503887	PrimaryExpression	0		2497096	0					
ANR	2503888	BreakStatement	break ;	3411:12:60321:60326	2497096	2	True				
ANR	2503889	Label	case 1 :	3415:8:60339:60345	2497096	3	True				
ANR	2503890	ExpressionStatement	"gen_window_check1 ( dc , BRI12_S )"	3417:12:60367:60397	2497096	4	True				
ANR	2503891	CallExpression	"gen_window_check1 ( dc , BRI12_S )"		2497096	0					
ANR	2503892	Callee	gen_window_check1		2497096	0					
ANR	2503893	Identifier	gen_window_check1		2497096	0					
ANR	2503894	ArgumentList	dc		2497096	1					
ANR	2503895	Argument	dc		2497096	0					
ANR	2503896	Identifier	dc		2497096	0					
ANR	2503897	Argument	BRI12_S		2497096	1					
ANR	2503898	Identifier	BRI12_S		2497096	0					
ANR	2503899	CompoundStatement		3417:12:60341:60341	2497096	5					
ANR	2503900	Statement	static	3421:16:60431:60436	2497096	0	True				
ANR	2503901	Statement	const	3421:23:60438:60442	2497096	1	True				
ANR	2503902	Statement	TCGCond	3421:29:60444:60450	2497096	2	True				
ANR	2503903	Statement	cond	3421:37:60452:60455	2497096	3	True				
ANR	2503904	Statement	[	3421:41:60456:60456	2497096	4	True				
ANR	2503905	Statement	]	3421:42:60457:60457	2497096	5	True				
ANR	2503906	Statement	=	3421:44:60459:60459	2497096	6	True				
ANR	2503907	CompoundStatement		3419:46:60390:60390	2497096	7					
ANR	2503908	Statement	TCG_COND_EQ	3423:20:60484:60494	2497096	0	True				
ANR	2503909	Statement	","	3423:31:60495:60495	2497096	1	True				
ANR	2503910	Statement	TCG_COND_NE	3425:20:60527:60537	2497096	2	True				
ANR	2503911	Statement	","	3425:31:60538:60538	2497096	3	True				
ANR	2503912	Statement	TCG_COND_LT	3427:20:60570:60580	2497096	4	True				
ANR	2503913	Statement	","	3427:31:60581:60581	2497096	5	True				
ANR	2503914	Statement	TCG_COND_GE	3429:20:60613:60623	2497096	6	True				
ANR	2503915	Statement	","	3429:31:60624:60624	2497096	7	True				
ANR	2503916	ExpressionStatement		3431:17:60653:60653	2497096	8	True				
ANR	2503917	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"	3435:16:60674:60772	2497096	9	True				
ANR	2503918	CallExpression	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"		2497096	0					
ANR	2503919	Callee	gen_brcondi		2497096	0					
ANR	2503920	Identifier	gen_brcondi		2497096	0					
ANR	2503921	ArgumentList	dc		2497096	1					
ANR	2503922	Argument	dc		2497096	0					
ANR	2503923	Identifier	dc		2497096	0					
ANR	2503924	Argument	cond [ BRI12_M & 3 ]		2497096	1					
ANR	2503925	ArrayIndexing	cond [ BRI12_M & 3 ]		2497096	0					
ANR	2503926	Identifier	cond		2497096	0					
ANR	2503927	BitAndExpression	BRI12_M & 3		2497096	1		&			
ANR	2503928	Identifier	BRI12_M		2497096	0					
ANR	2503929	PrimaryExpression	3		2497096	1					
ANR	2503930	Argument	cpu_R [ BRI12_S ]		2497096	2					
ANR	2503931	ArrayIndexing	cpu_R [ BRI12_S ]		2497096	0					
ANR	2503932	Identifier	cpu_R		2497096	0					
ANR	2503933	Identifier	BRI12_S		2497096	1					
ANR	2503934	Argument	0		2497096	3					
ANR	2503935	PrimaryExpression	0		2497096	0					
ANR	2503936	Argument	4 + BRI12_IMM12_SE		2497096	4					
ANR	2503937	AdditiveExpression	4 + BRI12_IMM12_SE		2497096	0		+			
ANR	2503938	PrimaryExpression	4		2497096	0					
ANR	2503939	Identifier	BRI12_IMM12_SE		2497096	1					
ANR	2503940	BreakStatement	break ;	3441:12:60802:60807	2497096	6	True				
ANR	2503941	Label	case 2 :	3445:8:60820:60826	2497096	7	True				
ANR	2503942	ExpressionStatement	"gen_window_check1 ( dc , BRI8_S )"	3447:12:60849:60878	2497096	8	True				
ANR	2503943	CallExpression	"gen_window_check1 ( dc , BRI8_S )"		2497096	0					
ANR	2503944	Callee	gen_window_check1		2497096	0					
ANR	2503945	Identifier	gen_window_check1		2497096	0					
ANR	2503946	ArgumentList	dc		2497096	1					
ANR	2503947	Argument	dc		2497096	0					
ANR	2503948	Identifier	dc		2497096	0					
ANR	2503949	Argument	BRI8_S		2497096	1					
ANR	2503950	Identifier	BRI8_S		2497096	0					
ANR	2503951	CompoundStatement		3447:12:60822:60822	2497096	9					
ANR	2503952	Statement	static	3451:16:60912:60917	2497096	0	True				
ANR	2503953	Statement	const	3451:23:60919:60923	2497096	1	True				
ANR	2503954	Statement	TCGCond	3451:29:60925:60931	2497096	2	True				
ANR	2503955	Statement	cond	3451:37:60933:60936	2497096	3	True				
ANR	2503956	Statement	[	3451:41:60937:60937	2497096	4	True				
ANR	2503957	Statement	]	3451:42:60938:60938	2497096	5	True				
ANR	2503958	Statement	=	3451:44:60940:60940	2497096	6	True				
ANR	2503959	CompoundStatement		3449:46:60871:60871	2497096	7					
ANR	2503960	Statement	TCG_COND_EQ	3453:20:60965:60975	2497096	0	True				
ANR	2503961	Statement	","	3453:31:60976:60976	2497096	1	True				
ANR	2503962	Statement	TCG_COND_NE	3455:20:61008:61018	2497096	2	True				
ANR	2503963	Statement	","	3455:31:61019:61019	2497096	3	True				
ANR	2503964	Statement	TCG_COND_LT	3457:20:61051:61061	2497096	4	True				
ANR	2503965	Statement	","	3457:31:61062:61062	2497096	5	True				
ANR	2503966	Statement	TCG_COND_GE	3459:20:61094:61104	2497096	6	True				
ANR	2503967	Statement	","	3459:31:61105:61105	2497096	7	True				
ANR	2503968	ExpressionStatement		3461:17:61134:61134	2497096	8	True				
ANR	2503969	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	3465:16:61155:61263	2497096	9	True				
ANR	2503970	CallExpression	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2497096	0					
ANR	2503971	Callee	gen_brcondi		2497096	0					
ANR	2503972	Identifier	gen_brcondi		2497096	0					
ANR	2503973	ArgumentList	dc		2497096	1					
ANR	2503974	Argument	dc		2497096	0					
ANR	2503975	Identifier	dc		2497096	0					
ANR	2503976	Argument	cond [ BRI8_M & 3 ]		2497096	1					
ANR	2503977	ArrayIndexing	cond [ BRI8_M & 3 ]		2497096	0					
ANR	2503978	Identifier	cond		2497096	0					
ANR	2503979	BitAndExpression	BRI8_M & 3		2497096	1		&			
ANR	2503980	Identifier	BRI8_M		2497096	0					
ANR	2503981	PrimaryExpression	3		2497096	1					
ANR	2503982	Argument	cpu_R [ BRI8_S ]		2497096	2					
ANR	2503983	ArrayIndexing	cpu_R [ BRI8_S ]		2497096	0					
ANR	2503984	Identifier	cpu_R		2497096	0					
ANR	2503985	Identifier	BRI8_S		2497096	1					
ANR	2503986	Argument	B4CONST [ BRI8_R ]		2497096	3					
ANR	2503987	ArrayIndexing	B4CONST [ BRI8_R ]		2497096	0					
ANR	2503988	Identifier	B4CONST		2497096	0					
ANR	2503989	Identifier	BRI8_R		2497096	1					
ANR	2503990	Argument	4 + BRI8_IMM8_SE		2497096	4					
ANR	2503991	AdditiveExpression	4 + BRI8_IMM8_SE		2497096	0		+			
ANR	2503992	PrimaryExpression	4		2497096	0					
ANR	2503993	Identifier	BRI8_IMM8_SE		2497096	1					
ANR	2503994	BreakStatement	break ;	3471:12:61293:61298	2497096	10	True				
ANR	2503995	Label	case 3 :	3475:8:61311:61317	2497096	11	True				
ANR	2503996	SwitchStatement	switch ( BRI8_M )		2497096	12					
ANR	2503997	Condition	BRI8_M	3477:20:61348:61353	2497096	0	True				
ANR	2503998	Identifier	BRI8_M		2497096	0					
ANR	2503999	CompoundStatement		3475:28:61285:61285	2497096	1					
ANR	2504000	Label	case 0 :	3479:12:61371:61377	2497096	0	True				
ANR	2504001	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	3481:16:61407:61450	2497096	1	True				
ANR	2504002	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2504003	Callee	HAS_OPTION		2497096	0					
ANR	2504004	Identifier	HAS_OPTION		2497096	0					
ANR	2504005	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2504006	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2504007	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2504008	CompoundStatement		3487:20:61537:61578	2497096	2					
ANR	2504009	IdentifierDeclStatement	TCGv_i32 pc = tcg_const_i32 ( dc -> pc ) ;	3485:20:61492:61527	2497096	0	True				
ANR	2504010	IdentifierDecl	pc = tcg_const_i32 ( dc -> pc )		2497096	0					
ANR	2504011	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504012	Identifier	pc		2497096	1					
ANR	2504013	AssignmentExpression	pc = tcg_const_i32 ( dc -> pc )		2497096	2		=			
ANR	2504014	Identifier	pc		2497096	0					
ANR	2504015	CallExpression	tcg_const_i32 ( dc -> pc )		2497096	1					
ANR	2504016	Callee	tcg_const_i32		2497096	0					
ANR	2504017	Identifier	tcg_const_i32		2497096	0					
ANR	2504018	ArgumentList	dc -> pc		2497096	1					
ANR	2504019	Argument	dc -> pc		2497096	0					
ANR	2504020	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2504021	Identifier	dc		2497096	0					
ANR	2504022	Identifier	pc		2497096	1					
ANR	2504023	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( BRI12_S ) ;	3487:20:61550:61585	2497096	1	True				
ANR	2504024	IdentifierDecl	s = tcg_const_i32 ( BRI12_S )		2497096	0					
ANR	2504025	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504026	Identifier	s		2497096	1					
ANR	2504027	AssignmentExpression	s = tcg_const_i32 ( BRI12_S )		2497096	2		=			
ANR	2504028	Identifier	s		2497096	0					
ANR	2504029	CallExpression	tcg_const_i32 ( BRI12_S )		2497096	1					
ANR	2504030	Callee	tcg_const_i32		2497096	0					
ANR	2504031	Identifier	tcg_const_i32		2497096	0					
ANR	2504032	ArgumentList	BRI12_S		2497096	1					
ANR	2504033	Argument	BRI12_S		2497096	0					
ANR	2504034	Identifier	BRI12_S		2497096	0					
ANR	2504035	IdentifierDeclStatement	TCGv_i32 imm = tcg_const_i32 ( BRI12_IMM12 ) ;	3489:20:61608:61649	2497096	2	True				
ANR	2504036	IdentifierDecl	imm = tcg_const_i32 ( BRI12_IMM12 )		2497096	0					
ANR	2504037	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504038	Identifier	imm		2497096	1					
ANR	2504039	AssignmentExpression	imm = tcg_const_i32 ( BRI12_IMM12 )		2497096	2		=			
ANR	2504040	Identifier	imm		2497096	0					
ANR	2504041	CallExpression	tcg_const_i32 ( BRI12_IMM12 )		2497096	1					
ANR	2504042	Callee	tcg_const_i32		2497096	0					
ANR	2504043	Identifier	tcg_const_i32		2497096	0					
ANR	2504044	ArgumentList	BRI12_IMM12		2497096	1					
ANR	2504045	Argument	BRI12_IMM12		2497096	0					
ANR	2504046	Identifier	BRI12_IMM12		2497096	0					
ANR	2504047	ExpressionStatement	gen_advance_ccount ( dc )	3491:20:61672:61694	2497096	3	True				
ANR	2504048	CallExpression	gen_advance_ccount ( dc )		2497096	0					
ANR	2504049	Callee	gen_advance_ccount		2497096	0					
ANR	2504050	Identifier	gen_advance_ccount		2497096	0					
ANR	2504051	ArgumentList	dc		2497096	1					
ANR	2504052	Argument	dc		2497096	0					
ANR	2504053	Identifier	dc		2497096	0					
ANR	2504054	ExpressionStatement	"gen_helper_entry ( cpu_env , pc , s , imm )"	3493:20:61717:61754	2497096	4	True				
ANR	2504055	CallExpression	"gen_helper_entry ( cpu_env , pc , s , imm )"		2497096	0					
ANR	2504056	Callee	gen_helper_entry		2497096	0					
ANR	2504057	Identifier	gen_helper_entry		2497096	0					
ANR	2504058	ArgumentList	cpu_env		2497096	1					
ANR	2504059	Argument	cpu_env		2497096	0					
ANR	2504060	Identifier	cpu_env		2497096	0					
ANR	2504061	Argument	pc		2497096	1					
ANR	2504062	Identifier	pc		2497096	0					
ANR	2504063	Argument	s		2497096	2					
ANR	2504064	Identifier	s		2497096	0					
ANR	2504065	Argument	imm		2497096	3					
ANR	2504066	Identifier	imm		2497096	0					
ANR	2504067	ExpressionStatement	tcg_temp_free ( imm )	3495:20:61777:61795	2497096	5	True				
ANR	2504068	CallExpression	tcg_temp_free ( imm )		2497096	0					
ANR	2504069	Callee	tcg_temp_free		2497096	0					
ANR	2504070	Identifier	tcg_temp_free		2497096	0					
ANR	2504071	ArgumentList	imm		2497096	1					
ANR	2504072	Argument	imm		2497096	0					
ANR	2504073	Identifier	imm		2497096	0					
ANR	2504074	ExpressionStatement	tcg_temp_free ( s )	3497:20:61818:61834	2497096	6	True				
ANR	2504075	CallExpression	tcg_temp_free ( s )		2497096	0					
ANR	2504076	Callee	tcg_temp_free		2497096	0					
ANR	2504077	Identifier	tcg_temp_free		2497096	0					
ANR	2504078	ArgumentList	s		2497096	1					
ANR	2504079	Argument	s		2497096	0					
ANR	2504080	Identifier	s		2497096	0					
ANR	2504081	ExpressionStatement	tcg_temp_free ( pc )	3499:20:61857:61874	2497096	7	True				
ANR	2504082	CallExpression	tcg_temp_free ( pc )		2497096	0					
ANR	2504083	Callee	tcg_temp_free		2497096	0					
ANR	2504084	Identifier	tcg_temp_free		2497096	0					
ANR	2504085	ArgumentList	pc		2497096	1					
ANR	2504086	Argument	pc		2497096	0					
ANR	2504087	Identifier	pc		2497096	0					
ANR	2504088	ExpressionStatement	reset_used_window ( dc )	3501:20:61897:61918	2497096	8	True				
ANR	2504089	CallExpression	reset_used_window ( dc )		2497096	0					
ANR	2504090	Callee	reset_used_window		2497096	0					
ANR	2504091	Identifier	reset_used_window		2497096	0					
ANR	2504092	ArgumentList	dc		2497096	1					
ANR	2504093	Argument	dc		2497096	0					
ANR	2504094	Identifier	dc		2497096	0					
ANR	2504095	BreakStatement	break ;	3505:16:61956:61961	2497096	3	True				
ANR	2504096	Label	case 1 :	3509:12:61978:61984	2497096	4	True				
ANR	2504097	SwitchStatement	switch ( BRI8_R )		2497096	5					
ANR	2504098	Condition	BRI8_R	3511:24:62018:62023	2497096	0	True				
ANR	2504099	Identifier	BRI8_R		2497096	0					
ANR	2504100	CompoundStatement		3509:32:61955:61955	2497096	1					
ANR	2504101	Label	case 0 :	3513:16:62045:62051	2497096	0	True				
ANR	2504102	Label	case 1 :	3515:16:62078:62084	2497096	1	True				
ANR	2504103	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	3517:20:62115:62148	2497096	2	True				
ANR	2504104	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2497096	0					
ANR	2504105	Callee	HAS_OPTION		2497096	0					
ANR	2504106	Identifier	HAS_OPTION		2497096	0					
ANR	2504107	ArgumentList	XTENSA_OPTION_BOOLEAN		2497096	1					
ANR	2504108	Argument	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2504109	Identifier	XTENSA_OPTION_BOOLEAN		2497096	0					
ANR	2504110	CompoundStatement		3519:24:62127:62160	2497096	3					
ANR	2504111	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3521:24:62198:62231	2497096	0	True				
ANR	2504112	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2504113	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504114	Identifier	tmp		2497096	1					
ANR	2504115	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2504116	Identifier	tmp		2497096	0					
ANR	2504117	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2504118	Callee	tcg_temp_new_i32		2497096	0					
ANR	2504119	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2504120	ArgumentList			2497096	1					
ANR	2504121	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRI8_S )"	3523:24:62258:62304	2497096	1	True				
ANR	2504122	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRI8_S )"		2497096	0					
ANR	2504123	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2504124	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2504125	ArgumentList	tmp		2497096	1					
ANR	2504126	Argument	tmp		2497096	0					
ANR	2504127	Identifier	tmp		2497096	0					
ANR	2504128	Argument	cpu_SR [ BR ]		2497096	1					
ANR	2504129	ArrayIndexing	cpu_SR [ BR ]		2497096	0					
ANR	2504130	Identifier	cpu_SR		2497096	0					
ANR	2504131	Identifier	BR		2497096	1					
ANR	2504132	Argument	1 << RRI8_S		2497096	2					
ANR	2504133	ShiftExpression	1 << RRI8_S		2497096	0		<<			
ANR	2504134	PrimaryExpression	1		2497096	0					
ANR	2504135	Identifier	RRI8_S		2497096	1					
ANR	2504136	ExpressionStatement	"gen_brcondi ( dc , BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ , tmp , 0 , 4 + RRI8_IMM8_SE )"	3525:24:62331:62479	2497096	2	True				
ANR	2504137	CallExpression	"gen_brcondi ( dc , BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ , tmp , 0 , 4 + RRI8_IMM8_SE )"		2497096	0					
ANR	2504138	Callee	gen_brcondi		2497096	0					
ANR	2504139	Identifier	gen_brcondi		2497096	0					
ANR	2504140	ArgumentList	dc		2497096	1					
ANR	2504141	Argument	dc		2497096	0					
ANR	2504142	Identifier	dc		2497096	0					
ANR	2504143	Argument	BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ		2497096	1					
ANR	2504144	ConditionalExpression	BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ		2497096	0					
ANR	2504145	Condition	BRI8_R == 1		2497096	0					
ANR	2504146	EqualityExpression	BRI8_R == 1		2497096	0		==			
ANR	2504147	Identifier	BRI8_R		2497096	0					
ANR	2504148	PrimaryExpression	1		2497096	1					
ANR	2504149	Identifier	TCG_COND_NE		2497096	1					
ANR	2504150	Identifier	TCG_COND_EQ		2497096	2					
ANR	2504151	Argument	tmp		2497096	2					
ANR	2504152	Identifier	tmp		2497096	0					
ANR	2504153	Argument	0		2497096	3					
ANR	2504154	PrimaryExpression	0		2497096	0					
ANR	2504155	Argument	4 + RRI8_IMM8_SE		2497096	4					
ANR	2504156	AdditiveExpression	4 + RRI8_IMM8_SE		2497096	0		+			
ANR	2504157	PrimaryExpression	4		2497096	0					
ANR	2504158	Identifier	RRI8_IMM8_SE		2497096	1					
ANR	2504159	ExpressionStatement	tcg_temp_free ( tmp )	3531:24:62506:62524	2497096	3	True				
ANR	2504160	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2504161	Callee	tcg_temp_free		2497096	0					
ANR	2504162	Identifier	tcg_temp_free		2497096	0					
ANR	2504163	ArgumentList	tmp		2497096	1					
ANR	2504164	Argument	tmp		2497096	0					
ANR	2504165	Identifier	tmp		2497096	0					
ANR	2504166	BreakStatement	break ;	3535:20:62570:62575	2497096	4	True				
ANR	2504167	Label	case 8 :	3539:16:62596:62602	2497096	5	True				
ANR	2504168	Label	case 9 :	3541:16:62630:62636	2497096	6	True				
ANR	2504169	Label	case 10 :	3543:16:62667:62674	2497096	7	True				
ANR	2504170	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_LOOP )	3545:20:62709:62739	2497096	8	True				
ANR	2504171	CallExpression	HAS_OPTION ( XTENSA_OPTION_LOOP )		2497096	0					
ANR	2504172	Callee	HAS_OPTION		2497096	0					
ANR	2504173	Identifier	HAS_OPTION		2497096	0					
ANR	2504174	ArgumentList	XTENSA_OPTION_LOOP		2497096	1					
ANR	2504175	Argument	XTENSA_OPTION_LOOP		2497096	0					
ANR	2504176	Identifier	XTENSA_OPTION_LOOP		2497096	0					
ANR	2504177	ExpressionStatement	"gen_window_check1 ( dc , RRI8_S )"	3547:20:62762:62791	2497096	9	True				
ANR	2504178	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2497096	0					
ANR	2504179	Callee	gen_window_check1		2497096	0					
ANR	2504180	Identifier	gen_window_check1		2497096	0					
ANR	2504181	ArgumentList	dc		2497096	1					
ANR	2504182	Argument	dc		2497096	0					
ANR	2504183	Identifier	dc		2497096	0					
ANR	2504184	Argument	RRI8_S		2497096	1					
ANR	2504185	Identifier	RRI8_S		2497096	0					
ANR	2504186	CompoundStatement		3551:24:62835:62869	2497096	10					
ANR	2504187	IdentifierDeclStatement	uint32_t lend = dc -> pc + RRI8_IMM8 + 4 ;	3551:24:62841:62879	2497096	0	True				
ANR	2504188	IdentifierDecl	lend = dc -> pc + RRI8_IMM8 + 4		2497096	0					
ANR	2504189	IdentifierDeclType	uint32_t		2497096	0					
ANR	2504190	Identifier	lend		2497096	1					
ANR	2504191	AssignmentExpression	lend = dc -> pc + RRI8_IMM8 + 4		2497096	2		=			
ANR	2504192	Identifier	lend		2497096	0					
ANR	2504193	AdditiveExpression	dc -> pc + RRI8_IMM8 + 4		2497096	1		+			
ANR	2504194	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2504195	Identifier	dc		2497096	0					
ANR	2504196	Identifier	pc		2497096	1					
ANR	2504197	AdditiveExpression	RRI8_IMM8 + 4		2497096	1		+			
ANR	2504198	Identifier	RRI8_IMM8		2497096	0					
ANR	2504199	PrimaryExpression	4		2497096	1					
ANR	2504200	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( lend ) ;	3553:24:62906:62940	2497096	1	True				
ANR	2504201	IdentifierDecl	tmp = tcg_const_i32 ( lend )		2497096	0					
ANR	2504202	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504203	Identifier	tmp		2497096	1					
ANR	2504204	AssignmentExpression	tmp = tcg_const_i32 ( lend )		2497096	2		=			
ANR	2504205	Identifier	tmp		2497096	0					
ANR	2504206	CallExpression	tcg_const_i32 ( lend )		2497096	1					
ANR	2504207	Callee	tcg_const_i32		2497096	0					
ANR	2504208	Identifier	tcg_const_i32		2497096	0					
ANR	2504209	ArgumentList	lend		2497096	1					
ANR	2504210	Argument	lend		2497096	0					
ANR	2504211	Identifier	lend		2497096	0					
ANR	2504212	ExpressionStatement	"tcg_gen_subi_i32 ( cpu_SR [ LCOUNT ] , cpu_R [ RRI8_S ] , 1 )"	3557:24:62969:63019	2497096	2	True				
ANR	2504213	CallExpression	"tcg_gen_subi_i32 ( cpu_SR [ LCOUNT ] , cpu_R [ RRI8_S ] , 1 )"		2497096	0					
ANR	2504214	Callee	tcg_gen_subi_i32		2497096	0					
ANR	2504215	Identifier	tcg_gen_subi_i32		2497096	0					
ANR	2504216	ArgumentList	cpu_SR [ LCOUNT ]		2497096	1					
ANR	2504217	Argument	cpu_SR [ LCOUNT ]		2497096	0					
ANR	2504218	ArrayIndexing	cpu_SR [ LCOUNT ]		2497096	0					
ANR	2504219	Identifier	cpu_SR		2497096	0					
ANR	2504220	Identifier	LCOUNT		2497096	1					
ANR	2504221	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2504222	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2504223	Identifier	cpu_R		2497096	0					
ANR	2504224	Identifier	RRI8_S		2497096	1					
ANR	2504225	Argument	1		2497096	2					
ANR	2504226	PrimaryExpression	1		2497096	0					
ANR	2504227	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_SR [ LBEG ] , dc -> next_pc )"	3559:24:63046:63089	2497096	3	True				
ANR	2504228	CallExpression	"tcg_gen_movi_i32 ( cpu_SR [ LBEG ] , dc -> next_pc )"		2497096	0					
ANR	2504229	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2504230	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2504231	ArgumentList	cpu_SR [ LBEG ]		2497096	1					
ANR	2504232	Argument	cpu_SR [ LBEG ]		2497096	0					
ANR	2504233	ArrayIndexing	cpu_SR [ LBEG ]		2497096	0					
ANR	2504234	Identifier	cpu_SR		2497096	0					
ANR	2504235	Identifier	LBEG		2497096	1					
ANR	2504236	Argument	dc -> next_pc		2497096	1					
ANR	2504237	PtrMemberAccess	dc -> next_pc		2497096	0					
ANR	2504238	Identifier	dc		2497096	0					
ANR	2504239	Identifier	next_pc		2497096	1					
ANR	2504240	ExpressionStatement	"gen_helper_wsr_lend ( cpu_env , tmp )"	3561:24:63116:63149	2497096	4	True				
ANR	2504241	CallExpression	"gen_helper_wsr_lend ( cpu_env , tmp )"		2497096	0					
ANR	2504242	Callee	gen_helper_wsr_lend		2497096	0					
ANR	2504243	Identifier	gen_helper_wsr_lend		2497096	0					
ANR	2504244	ArgumentList	cpu_env		2497096	1					
ANR	2504245	Argument	cpu_env		2497096	0					
ANR	2504246	Identifier	cpu_env		2497096	0					
ANR	2504247	Argument	tmp		2497096	1					
ANR	2504248	Identifier	tmp		2497096	0					
ANR	2504249	ExpressionStatement	tcg_temp_free ( tmp )	3563:24:63176:63194	2497096	5	True				
ANR	2504250	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2504251	Callee	tcg_temp_free		2497096	0					
ANR	2504252	Identifier	tcg_temp_free		2497096	0					
ANR	2504253	ArgumentList	tmp		2497096	1					
ANR	2504254	Argument	tmp		2497096	0					
ANR	2504255	Identifier	tmp		2497096	0					
ANR	2504256	IfStatement	if ( BRI8_R > 8 )		2497096	6					
ANR	2504257	Condition	BRI8_R > 8	3567:28:63227:63236	2497096	0	True				
ANR	2504258	RelationalExpression	BRI8_R > 8		2497096	0		>			
ANR	2504259	Identifier	BRI8_R		2497096	0					
ANR	2504260	PrimaryExpression	8		2497096	1					
ANR	2504261	CompoundStatement		3567:28:63199:63226	2497096	1					
ANR	2504262	IdentifierDeclStatement	int label = gen_new_label ( ) ;	3569:28:63270:63297	2497096	0	True				
ANR	2504263	IdentifierDecl	label = gen_new_label ( )		2497096	0					
ANR	2504264	IdentifierDeclType	int		2497096	0					
ANR	2504265	Identifier	label		2497096	1					
ANR	2504266	AssignmentExpression	label = gen_new_label ( )		2497096	2		=			
ANR	2504267	Identifier	label		2497096	0					
ANR	2504268	CallExpression	gen_new_label ( )		2497096	1					
ANR	2504269	Callee	gen_new_label		2497096	0					
ANR	2504270	Identifier	gen_new_label		2497096	0					
ANR	2504271	ArgumentList			2497096	1					
ANR	2504272	ExpressionStatement	"tcg_gen_brcondi_i32 ( BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT , cpu_R [ RRI8_S ] , 0 , label )"	3571:28:63328:63488	2497096	1	True				
ANR	2504273	CallExpression	"tcg_gen_brcondi_i32 ( BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT , cpu_R [ RRI8_S ] , 0 , label )"		2497096	0					
ANR	2504274	Callee	tcg_gen_brcondi_i32		2497096	0					
ANR	2504275	Identifier	tcg_gen_brcondi_i32		2497096	0					
ANR	2504276	ArgumentList	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2497096	1					
ANR	2504277	Argument	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2497096	0					
ANR	2504278	ConditionalExpression	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2497096	0					
ANR	2504279	Condition	BRI8_R == 9		2497096	0					
ANR	2504280	EqualityExpression	BRI8_R == 9		2497096	0		==			
ANR	2504281	Identifier	BRI8_R		2497096	0					
ANR	2504282	PrimaryExpression	9		2497096	1					
ANR	2504283	Identifier	TCG_COND_NE		2497096	1					
ANR	2504284	Identifier	TCG_COND_GT		2497096	2					
ANR	2504285	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2504286	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2504287	Identifier	cpu_R		2497096	0					
ANR	2504288	Identifier	RRI8_S		2497096	1					
ANR	2504289	Argument	0		2497096	2					
ANR	2504290	PrimaryExpression	0		2497096	0					
ANR	2504291	Argument	label		2497096	3					
ANR	2504292	Identifier	label		2497096	0					
ANR	2504293	ExpressionStatement	"gen_jumpi ( dc , lend , 1 )"	3577:28:63519:63541	2497096	2	True				
ANR	2504294	CallExpression	"gen_jumpi ( dc , lend , 1 )"		2497096	0					
ANR	2504295	Callee	gen_jumpi		2497096	0					
ANR	2504296	Identifier	gen_jumpi		2497096	0					
ANR	2504297	ArgumentList	dc		2497096	1					
ANR	2504298	Argument	dc		2497096	0					
ANR	2504299	Identifier	dc		2497096	0					
ANR	2504300	Argument	lend		2497096	1					
ANR	2504301	Identifier	lend		2497096	0					
ANR	2504302	Argument	1		2497096	2					
ANR	2504303	PrimaryExpression	1		2497096	0					
ANR	2504304	ExpressionStatement	gen_set_label ( label )	3579:28:63572:63592	2497096	3	True				
ANR	2504305	CallExpression	gen_set_label ( label )		2497096	0					
ANR	2504306	Callee	gen_set_label		2497096	0					
ANR	2504307	Identifier	gen_set_label		2497096	0					
ANR	2504308	ArgumentList	label		2497096	1					
ANR	2504309	Argument	label		2497096	0					
ANR	2504310	Identifier	label		2497096	0					
ANR	2504311	ExpressionStatement	"gen_jumpi ( dc , dc -> next_pc , 0 )"	3585:24:63648:63677	2497096	7	True				
ANR	2504312	CallExpression	"gen_jumpi ( dc , dc -> next_pc , 0 )"		2497096	0					
ANR	2504313	Callee	gen_jumpi		2497096	0					
ANR	2504314	Identifier	gen_jumpi		2497096	0					
ANR	2504315	ArgumentList	dc		2497096	1					
ANR	2504316	Argument	dc		2497096	0					
ANR	2504317	Identifier	dc		2497096	0					
ANR	2504318	Argument	dc -> next_pc		2497096	1					
ANR	2504319	PtrMemberAccess	dc -> next_pc		2497096	0					
ANR	2504320	Identifier	dc		2497096	0					
ANR	2504321	Identifier	next_pc		2497096	1					
ANR	2504322	Argument	0		2497096	2					
ANR	2504323	PrimaryExpression	0		2497096	0					
ANR	2504324	BreakStatement	break ;	3589:20:63723:63728	2497096	11	True				
ANR	2504325	Label	default :	3593:16:63749:63756	2497096	12	True				
ANR	2504326	Identifier	default		2497096	0					
ANR	2504327	ExpressionStatement	RESERVED ( )	3595:20:63792:63802	2497096	13	True				
ANR	2504328	CallExpression	RESERVED ( )		2497096	0					
ANR	2504329	Callee	RESERVED		2497096	0					
ANR	2504330	Identifier	RESERVED		2497096	0					
ANR	2504331	ArgumentList			2497096	1					
ANR	2504332	BreakStatement	break ;	3597:20:63825:63830	2497096	14	True				
ANR	2504333	BreakStatement	break ;	3603:16:63870:63875	2497096	6	True				
ANR	2504334	Label	case 2 :	3607:12:63892:63898	2497096	7	True				
ANR	2504335	Label	case 3 :	3609:12:63923:63929	2497096	8	True				
ANR	2504336	ExpressionStatement	"gen_window_check1 ( dc , BRI8_S )"	3611:16:63958:63987	2497096	9	True				
ANR	2504337	CallExpression	"gen_window_check1 ( dc , BRI8_S )"		2497096	0					
ANR	2504338	Callee	gen_window_check1		2497096	0					
ANR	2504339	Identifier	gen_window_check1		2497096	0					
ANR	2504340	ArgumentList	dc		2497096	1					
ANR	2504341	Argument	dc		2497096	0					
ANR	2504342	Identifier	dc		2497096	0					
ANR	2504343	Argument	BRI8_S		2497096	1					
ANR	2504344	Identifier	BRI8_S		2497096	0					
ANR	2504345	ExpressionStatement	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	3613:16:64006:64140	2497096	10	True				
ANR	2504346	CallExpression	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2497096	0					
ANR	2504347	Callee	gen_brcondi		2497096	0					
ANR	2504348	Identifier	gen_brcondi		2497096	0					
ANR	2504349	ArgumentList	dc		2497096	1					
ANR	2504350	Argument	dc		2497096	0					
ANR	2504351	Identifier	dc		2497096	0					
ANR	2504352	Argument	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2497096	1					
ANR	2504353	ConditionalExpression	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2497096	0					
ANR	2504354	Condition	BRI8_M == 2		2497096	0					
ANR	2504355	EqualityExpression	BRI8_M == 2		2497096	0		==			
ANR	2504356	Identifier	BRI8_M		2497096	0					
ANR	2504357	PrimaryExpression	2		2497096	1					
ANR	2504358	Identifier	TCG_COND_LTU		2497096	1					
ANR	2504359	Identifier	TCG_COND_GEU		2497096	2					
ANR	2504360	Argument	cpu_R [ BRI8_S ]		2497096	2					
ANR	2504361	ArrayIndexing	cpu_R [ BRI8_S ]		2497096	0					
ANR	2504362	Identifier	cpu_R		2497096	0					
ANR	2504363	Identifier	BRI8_S		2497096	1					
ANR	2504364	Argument	B4CONSTU [ BRI8_R ]		2497096	3					
ANR	2504365	ArrayIndexing	B4CONSTU [ BRI8_R ]		2497096	0					
ANR	2504366	Identifier	B4CONSTU		2497096	0					
ANR	2504367	Identifier	BRI8_R		2497096	1					
ANR	2504368	Argument	4 + BRI8_IMM8_SE		2497096	4					
ANR	2504369	AdditiveExpression	4 + BRI8_IMM8_SE		2497096	0		+			
ANR	2504370	PrimaryExpression	4		2497096	0					
ANR	2504371	Identifier	BRI8_IMM8_SE		2497096	1					
ANR	2504372	BreakStatement	break ;	3617:16:64159:64164	2497096	11	True				
ANR	2504373	BreakStatement	break ;	3621:12:64194:64199	2497096	13	True				
ANR	2504374	BreakStatement	break ;	3627:8:64223:64228	2497096	29	True				
ANR	2504375	Label	case 7 :	3631:4:64237:64243	2497096	30	True				
ANR	2504376	CompoundStatement		3633:12:64204:64260	2497096	31					
ANR	2504377	IdentifierDeclStatement	TCGCond eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ ;	3635:12:64275:64331	2497096	0	True				
ANR	2504378	IdentifierDecl	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2497096	0					
ANR	2504379	IdentifierDeclType	TCGCond		2497096	0					
ANR	2504380	Identifier	eq_ne		2497096	1					
ANR	2504381	AssignmentExpression	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2497096	2		=			
ANR	2504382	Identifier	eq_ne		2497096	0					
ANR	2504383	ConditionalExpression	( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2497096	1					
ANR	2504384	Condition	RRI8_R & 8		2497096	0					
ANR	2504385	BitAndExpression	RRI8_R & 8		2497096	0		&			
ANR	2504386	Identifier	RRI8_R		2497096	0					
ANR	2504387	PrimaryExpression	8		2497096	1					
ANR	2504388	Identifier	TCG_COND_NE		2497096	1					
ANR	2504389	Identifier	TCG_COND_EQ		2497096	2					
ANR	2504390	SwitchStatement	switch ( RRI8_R & 7 )		2497096	1					
ANR	2504391	Condition	RRI8_R & 7	3639:20:64356:64365	2497096	0	True				
ANR	2504392	BitAndExpression	RRI8_R & 7		2497096	0		&			
ANR	2504393	Identifier	RRI8_R		2497096	0					
ANR	2504394	PrimaryExpression	7		2497096	1					
ANR	2504395	CompoundStatement		3637:32:64297:64297	2497096	1					
ANR	2504396	Label	case 0 :	3641:12:64383:64389	2497096	0	True				
ANR	2504397	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3643:16:64427:64464	2497096	1	True				
ANR	2504398	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2497096	0					
ANR	2504399	Callee	gen_window_check2		2497096	0					
ANR	2504400	Identifier	gen_window_check2		2497096	0					
ANR	2504401	ArgumentList	dc		2497096	1					
ANR	2504402	Argument	dc		2497096	0					
ANR	2504403	Identifier	dc		2497096	0					
ANR	2504404	Argument	RRI8_S		2497096	1					
ANR	2504405	Identifier	RRI8_S		2497096	0					
ANR	2504406	Argument	RRI8_T		2497096	2					
ANR	2504407	Identifier	RRI8_T		2497096	0					
ANR	2504408	CompoundStatement		3645:20:64435:64468	2497096	2					
ANR	2504409	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3647:20:64506:64539	2497096	0	True				
ANR	2504410	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2504411	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504412	Identifier	tmp		2497096	1					
ANR	2504413	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2504414	Identifier	tmp		2497096	0					
ANR	2504415	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2504416	Callee	tcg_temp_new_i32		2497096	0					
ANR	2504417	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2504418	ArgumentList			2497096	1					
ANR	2504419	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	3649:20:64562:64612	2497096	1	True				
ANR	2504420	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2497096	0					
ANR	2504421	Callee	tcg_gen_and_i32		2497096	0					
ANR	2504422	Identifier	tcg_gen_and_i32		2497096	0					
ANR	2504423	ArgumentList	tmp		2497096	1					
ANR	2504424	Argument	tmp		2497096	0					
ANR	2504425	Identifier	tmp		2497096	0					
ANR	2504426	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2504427	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2504428	Identifier	cpu_R		2497096	0					
ANR	2504429	Identifier	RRI8_S		2497096	1					
ANR	2504430	Argument	cpu_R [ RRI8_T ]		2497096	2					
ANR	2504431	ArrayIndexing	cpu_R [ RRI8_T ]		2497096	0					
ANR	2504432	Identifier	cpu_R		2497096	0					
ANR	2504433	Identifier	RRI8_T		2497096	1					
ANR	2504434	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3651:20:64635:64683	2497096	2	True				
ANR	2504435	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2497096	0					
ANR	2504436	Callee	gen_brcondi		2497096	0					
ANR	2504437	Identifier	gen_brcondi		2497096	0					
ANR	2504438	ArgumentList	dc		2497096	1					
ANR	2504439	Argument	dc		2497096	0					
ANR	2504440	Identifier	dc		2497096	0					
ANR	2504441	Argument	eq_ne		2497096	1					
ANR	2504442	Identifier	eq_ne		2497096	0					
ANR	2504443	Argument	tmp		2497096	2					
ANR	2504444	Identifier	tmp		2497096	0					
ANR	2504445	Argument	0		2497096	3					
ANR	2504446	PrimaryExpression	0		2497096	0					
ANR	2504447	Argument	4 + RRI8_IMM8_SE		2497096	4					
ANR	2504448	AdditiveExpression	4 + RRI8_IMM8_SE		2497096	0		+			
ANR	2504449	PrimaryExpression	4		2497096	0					
ANR	2504450	Identifier	RRI8_IMM8_SE		2497096	1					
ANR	2504451	ExpressionStatement	tcg_temp_free ( tmp )	3653:20:64706:64724	2497096	3	True				
ANR	2504452	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2504453	Callee	tcg_temp_free		2497096	0					
ANR	2504454	Identifier	tcg_temp_free		2497096	0					
ANR	2504455	ArgumentList	tmp		2497096	1					
ANR	2504456	Argument	tmp		2497096	0					
ANR	2504457	Identifier	tmp		2497096	0					
ANR	2504458	BreakStatement	break ;	3657:16:64762:64767	2497096	3	True				
ANR	2504459	Label	case 1 :	3661:12:64784:64790	2497096	4	True				
ANR	2504460	Label	case 2 :	3663:12:64821:64827	2497096	5	True				
ANR	2504461	Label	case 3 :	3665:12:64858:64864	2497096	6	True				
ANR	2504462	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3667:16:64901:64938	2497096	7	True				
ANR	2504463	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2497096	0					
ANR	2504464	Callee	gen_window_check2		2497096	0					
ANR	2504465	Identifier	gen_window_check2		2497096	0					
ANR	2504466	ArgumentList	dc		2497096	1					
ANR	2504467	Argument	dc		2497096	0					
ANR	2504468	Identifier	dc		2497096	0					
ANR	2504469	Argument	RRI8_S		2497096	1					
ANR	2504470	Identifier	RRI8_S		2497096	0					
ANR	2504471	Argument	RRI8_T		2497096	2					
ANR	2504472	Identifier	RRI8_T		2497096	0					
ANR	2504473	CompoundStatement		3667:16:64886:64886	2497096	8					
ANR	2504474	Statement	static	3671:20:64980:64985	2497096	0	True				
ANR	2504475	Statement	const	3671:27:64987:64991	2497096	1	True				
ANR	2504476	Statement	TCGCond	3671:33:64993:64999	2497096	2	True				
ANR	2504477	Statement	cond	3671:41:65001:65004	2497096	3	True				
ANR	2504478	Statement	[	3671:45:65005:65005	2497096	4	True				
ANR	2504479	Statement	]	3671:46:65006:65006	2497096	5	True				
ANR	2504480	Statement	=	3671:48:65008:65008	2497096	6	True				
ANR	2504481	CompoundStatement		3669:50:64939:64939	2497096	7					
ANR	2504482	Statement	[	3673:24:65037:65037	2497096	0	True				
ANR	2504483	Statement	1	3673:25:65038:65038	2497096	1	True				
ANR	2504484	Statement	]	3673:26:65039:65039	2497096	2	True				
ANR	2504485	Statement	=	3673:28:65041:65041	2497096	3	True				
ANR	2504486	Statement	TCG_COND_EQ	3673:30:65043:65053	2497096	4	True				
ANR	2504487	Statement	","	3673:41:65054:65054	2497096	5	True				
ANR	2504488	Statement	[	3675:24:65081:65081	2497096	6	True				
ANR	2504489	Statement	2	3675:25:65082:65082	2497096	7	True				
ANR	2504490	Statement	]	3675:26:65083:65083	2497096	8	True				
ANR	2504491	Statement	=	3675:28:65085:65085	2497096	9	True				
ANR	2504492	Statement	TCG_COND_LT	3675:30:65087:65097	2497096	10	True				
ANR	2504493	Statement	","	3675:41:65098:65098	2497096	11	True				
ANR	2504494	Statement	[	3677:24:65125:65125	2497096	12	True				
ANR	2504495	Statement	3	3677:25:65126:65126	2497096	13	True				
ANR	2504496	Statement	]	3677:26:65127:65127	2497096	14	True				
ANR	2504497	Statement	=	3677:28:65129:65129	2497096	15	True				
ANR	2504498	Statement	TCG_COND_LTU	3677:30:65131:65142	2497096	16	True				
ANR	2504499	Statement	","	3677:42:65143:65143	2497096	17	True				
ANR	2504500	Statement	[	3679:24:65170:65170	2497096	18	True				
ANR	2504501	Statement	9	3679:25:65171:65171	2497096	19	True				
ANR	2504502	Statement	]	3679:26:65172:65172	2497096	20	True				
ANR	2504503	Statement	=	3679:28:65174:65174	2497096	21	True				
ANR	2504504	Statement	TCG_COND_NE	3679:30:65176:65186	2497096	22	True				
ANR	2504505	Statement	","	3679:41:65187:65187	2497096	23	True				
ANR	2504506	Statement	[	3681:24:65214:65214	2497096	24	True				
ANR	2504507	Statement	10	3681:25:65215:65216	2497096	25	True				
ANR	2504508	Statement	]	3681:27:65217:65217	2497096	26	True				
ANR	2504509	Statement	=	3681:29:65219:65219	2497096	27	True				
ANR	2504510	Statement	TCG_COND_GE	3681:31:65221:65231	2497096	28	True				
ANR	2504511	Statement	","	3681:42:65232:65232	2497096	29	True				
ANR	2504512	Statement	[	3683:24:65259:65259	2497096	30	True				
ANR	2504513	Statement	11	3683:25:65260:65261	2497096	31	True				
ANR	2504514	Statement	]	3683:27:65262:65262	2497096	32	True				
ANR	2504515	Statement	=	3683:29:65264:65264	2497096	33	True				
ANR	2504516	Statement	TCG_COND_GEU	3683:31:65266:65277	2497096	34	True				
ANR	2504517	Statement	","	3683:43:65278:65278	2497096	35	True				
ANR	2504518	ExpressionStatement		3685:21:65302:65302	2497096	8	True				
ANR	2504519	ExpressionStatement	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	3687:20:65325:65430	2497096	9	True				
ANR	2504520	CallExpression	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2497096	0					
ANR	2504521	Callee	gen_brcond		2497096	0					
ANR	2504522	Identifier	gen_brcond		2497096	0					
ANR	2504523	ArgumentList	dc		2497096	1					
ANR	2504524	Argument	dc		2497096	0					
ANR	2504525	Identifier	dc		2497096	0					
ANR	2504526	Argument	cond [ RRI8_R ]		2497096	1					
ANR	2504527	ArrayIndexing	cond [ RRI8_R ]		2497096	0					
ANR	2504528	Identifier	cond		2497096	0					
ANR	2504529	Identifier	RRI8_R		2497096	1					
ANR	2504530	Argument	cpu_R [ RRI8_S ]		2497096	2					
ANR	2504531	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2504532	Identifier	cpu_R		2497096	0					
ANR	2504533	Identifier	RRI8_S		2497096	1					
ANR	2504534	Argument	cpu_R [ RRI8_T ]		2497096	3					
ANR	2504535	ArrayIndexing	cpu_R [ RRI8_T ]		2497096	0					
ANR	2504536	Identifier	cpu_R		2497096	0					
ANR	2504537	Identifier	RRI8_T		2497096	1					
ANR	2504538	Argument	4 + RRI8_IMM8_SE		2497096	4					
ANR	2504539	AdditiveExpression	4 + RRI8_IMM8_SE		2497096	0		+			
ANR	2504540	PrimaryExpression	4		2497096	0					
ANR	2504541	Identifier	RRI8_IMM8_SE		2497096	1					
ANR	2504542	BreakStatement	break ;	3693:16:65468:65473	2497096	9	True				
ANR	2504543	Label	case 4 :	3697:12:65490:65496	2497096	10	True				
ANR	2504544	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3699:16:65534:65571	2497096	11	True				
ANR	2504545	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2497096	0					
ANR	2504546	Callee	gen_window_check2		2497096	0					
ANR	2504547	Identifier	gen_window_check2		2497096	0					
ANR	2504548	ArgumentList	dc		2497096	1					
ANR	2504549	Argument	dc		2497096	0					
ANR	2504550	Identifier	dc		2497096	0					
ANR	2504551	Argument	RRI8_S		2497096	1					
ANR	2504552	Identifier	RRI8_S		2497096	0					
ANR	2504553	Argument	RRI8_T		2497096	2					
ANR	2504554	Identifier	RRI8_T		2497096	0					
ANR	2504555	CompoundStatement		3701:20:65542:65575	2497096	12					
ANR	2504556	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3703:20:65613:65646	2497096	0	True				
ANR	2504557	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2504558	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504559	Identifier	tmp		2497096	1					
ANR	2504560	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2504561	Identifier	tmp		2497096	0					
ANR	2504562	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2504563	Callee	tcg_temp_new_i32		2497096	0					
ANR	2504564	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2504565	ArgumentList			2497096	1					
ANR	2504566	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	3705:20:65669:65719	2497096	1	True				
ANR	2504567	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2497096	0					
ANR	2504568	Callee	tcg_gen_and_i32		2497096	0					
ANR	2504569	Identifier	tcg_gen_and_i32		2497096	0					
ANR	2504570	ArgumentList	tmp		2497096	1					
ANR	2504571	Argument	tmp		2497096	0					
ANR	2504572	Identifier	tmp		2497096	0					
ANR	2504573	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2504574	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2504575	Identifier	cpu_R		2497096	0					
ANR	2504576	Identifier	RRI8_S		2497096	1					
ANR	2504577	Argument	cpu_R [ RRI8_T ]		2497096	2					
ANR	2504578	ArrayIndexing	cpu_R [ RRI8_T ]		2497096	0					
ANR	2504579	Identifier	cpu_R		2497096	0					
ANR	2504580	Identifier	RRI8_T		2497096	1					
ANR	2504581	ExpressionStatement	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	3707:20:65742:65830	2497096	2	True				
ANR	2504582	CallExpression	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2497096	0					
ANR	2504583	Callee	gen_brcond		2497096	0					
ANR	2504584	Identifier	gen_brcond		2497096	0					
ANR	2504585	ArgumentList	dc		2497096	1					
ANR	2504586	Argument	dc		2497096	0					
ANR	2504587	Identifier	dc		2497096	0					
ANR	2504588	Argument	eq_ne		2497096	1					
ANR	2504589	Identifier	eq_ne		2497096	0					
ANR	2504590	Argument	tmp		2497096	2					
ANR	2504591	Identifier	tmp		2497096	0					
ANR	2504592	Argument	cpu_R [ RRI8_T ]		2497096	3					
ANR	2504593	ArrayIndexing	cpu_R [ RRI8_T ]		2497096	0					
ANR	2504594	Identifier	cpu_R		2497096	0					
ANR	2504595	Identifier	RRI8_T		2497096	1					
ANR	2504596	Argument	4 + RRI8_IMM8_SE		2497096	4					
ANR	2504597	AdditiveExpression	4 + RRI8_IMM8_SE		2497096	0		+			
ANR	2504598	PrimaryExpression	4		2497096	0					
ANR	2504599	Identifier	RRI8_IMM8_SE		2497096	1					
ANR	2504600	ExpressionStatement	tcg_temp_free ( tmp )	3711:20:65853:65871	2497096	3	True				
ANR	2504601	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2504602	Callee	tcg_temp_free		2497096	0					
ANR	2504603	Identifier	tcg_temp_free		2497096	0					
ANR	2504604	ArgumentList	tmp		2497096	1					
ANR	2504605	Argument	tmp		2497096	0					
ANR	2504606	Identifier	tmp		2497096	0					
ANR	2504607	BreakStatement	break ;	3715:16:65909:65914	2497096	13	True				
ANR	2504608	Label	case 5 :	3719:12:65931:65937	2497096	14	True				
ANR	2504609	ExpressionStatement	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3721:16:65972:66009	2497096	15	True				
ANR	2504610	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2497096	0					
ANR	2504611	Callee	gen_window_check2		2497096	0					
ANR	2504612	Identifier	gen_window_check2		2497096	0					
ANR	2504613	ArgumentList	dc		2497096	1					
ANR	2504614	Argument	dc		2497096	0					
ANR	2504615	Identifier	dc		2497096	0					
ANR	2504616	Argument	RRI8_S		2497096	1					
ANR	2504617	Identifier	RRI8_S		2497096	0					
ANR	2504618	Argument	RRI8_T		2497096	2					
ANR	2504619	Identifier	RRI8_T		2497096	0					
ANR	2504620	CompoundStatement		3733:20:66152:66185	2497096	16					
ANR	2504621	IdentifierDeclStatement	TCGv_i32 bit = tcg_const_i32 ( 0x80000000 ) ;	3727:20:66082:66122	2497096	0	True				
ANR	2504622	IdentifierDecl	bit = tcg_const_i32 ( 0x80000000 )		2497096	0					
ANR	2504623	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504624	Identifier	bit		2497096	1					
ANR	2504625	AssignmentExpression	bit = tcg_const_i32 ( 0x80000000 )		2497096	2		=			
ANR	2504626	Identifier	bit		2497096	0					
ANR	2504627	CallExpression	tcg_const_i32 ( 0x80000000 )		2497096	1					
ANR	2504628	Callee	tcg_const_i32		2497096	0					
ANR	2504629	Identifier	tcg_const_i32		2497096	0					
ANR	2504630	ArgumentList	0x80000000		2497096	1					
ANR	2504631	Argument	0x80000000		2497096	0					
ANR	2504632	PrimaryExpression	0x80000000		2497096	0					
ANR	2504633	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3735:20:66223:66256	2497096	1	True				
ANR	2504634	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2504635	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504636	Identifier	tmp		2497096	1					
ANR	2504637	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2504638	Identifier	tmp		2497096	0					
ANR	2504639	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2504640	Callee	tcg_temp_new_i32		2497096	0					
ANR	2504641	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2504642	ArgumentList			2497096	1					
ANR	2504643	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"	3737:20:66279:66321	2497096	2	True				
ANR	2504644	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"		2497096	0					
ANR	2504645	Callee	tcg_gen_andi_i32		2497096	0					
ANR	2504646	Identifier	tcg_gen_andi_i32		2497096	0					
ANR	2504647	ArgumentList	tmp		2497096	1					
ANR	2504648	Argument	tmp		2497096	0					
ANR	2504649	Identifier	tmp		2497096	0					
ANR	2504650	Argument	cpu_R [ RRI8_T ]		2497096	1					
ANR	2504651	ArrayIndexing	cpu_R [ RRI8_T ]		2497096	0					
ANR	2504652	Identifier	cpu_R		2497096	0					
ANR	2504653	Identifier	RRI8_T		2497096	1					
ANR	2504654	Argument	0x1f		2497096	2					
ANR	2504655	PrimaryExpression	0x1f		2497096	0					
ANR	2504656	ExpressionStatement	"tcg_gen_shr_i32 ( bit , bit , tmp )"	3741:20:66375:66405	2497096	3	True				
ANR	2504657	CallExpression	"tcg_gen_shr_i32 ( bit , bit , tmp )"		2497096	0					
ANR	2504658	Callee	tcg_gen_shr_i32		2497096	0					
ANR	2504659	Identifier	tcg_gen_shr_i32		2497096	0					
ANR	2504660	ArgumentList	bit		2497096	1					
ANR	2504661	Argument	bit		2497096	0					
ANR	2504662	Identifier	bit		2497096	0					
ANR	2504663	Argument	bit		2497096	1					
ANR	2504664	Identifier	bit		2497096	0					
ANR	2504665	Argument	tmp		2497096	2					
ANR	2504666	Identifier	tmp		2497096	0					
ANR	2504667	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"	3749:20:66496:66536	2497096	4	True				
ANR	2504668	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"		2497096	0					
ANR	2504669	Callee	tcg_gen_and_i32		2497096	0					
ANR	2504670	Identifier	tcg_gen_and_i32		2497096	0					
ANR	2504671	ArgumentList	tmp		2497096	1					
ANR	2504672	Argument	tmp		2497096	0					
ANR	2504673	Identifier	tmp		2497096	0					
ANR	2504674	Argument	cpu_R [ RRI8_S ]		2497096	1					
ANR	2504675	ArrayIndexing	cpu_R [ RRI8_S ]		2497096	0					
ANR	2504676	Identifier	cpu_R		2497096	0					
ANR	2504677	Identifier	RRI8_S		2497096	1					
ANR	2504678	Argument	bit		2497096	2					
ANR	2504679	Identifier	bit		2497096	0					
ANR	2504680	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3751:20:66559:66607	2497096	5	True				
ANR	2504681	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2497096	0					
ANR	2504682	Callee	gen_brcondi		2497096	0					
ANR	2504683	Identifier	gen_brcondi		2497096	0					
ANR	2504684	ArgumentList	dc		2497096	1					
ANR	2504685	Argument	dc		2497096	0					
ANR	2504686	Identifier	dc		2497096	0					
ANR	2504687	Argument	eq_ne		2497096	1					
ANR	2504688	Identifier	eq_ne		2497096	0					
ANR	2504689	Argument	tmp		2497096	2					
ANR	2504690	Identifier	tmp		2497096	0					
ANR	2504691	Argument	0		2497096	3					
ANR	2504692	PrimaryExpression	0		2497096	0					
ANR	2504693	Argument	4 + RRI8_IMM8_SE		2497096	4					
ANR	2504694	AdditiveExpression	4 + RRI8_IMM8_SE		2497096	0		+			
ANR	2504695	PrimaryExpression	4		2497096	0					
ANR	2504696	Identifier	RRI8_IMM8_SE		2497096	1					
ANR	2504697	ExpressionStatement	tcg_temp_free ( tmp )	3753:20:66630:66648	2497096	6	True				
ANR	2504698	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2504699	Callee	tcg_temp_free		2497096	0					
ANR	2504700	Identifier	tcg_temp_free		2497096	0					
ANR	2504701	ArgumentList	tmp		2497096	1					
ANR	2504702	Argument	tmp		2497096	0					
ANR	2504703	Identifier	tmp		2497096	0					
ANR	2504704	ExpressionStatement	tcg_temp_free ( bit )	3755:20:66671:66689	2497096	7	True				
ANR	2504705	CallExpression	tcg_temp_free ( bit )		2497096	0					
ANR	2504706	Callee	tcg_temp_free		2497096	0					
ANR	2504707	Identifier	tcg_temp_free		2497096	0					
ANR	2504708	ArgumentList	bit		2497096	1					
ANR	2504709	Argument	bit		2497096	0					
ANR	2504710	Identifier	bit		2497096	0					
ANR	2504711	BreakStatement	break ;	3759:16:66727:66732	2497096	17	True				
ANR	2504712	Label	case 6 :	3763:12:66749:66755	2497096	18	True				
ANR	2504713	Label	case 7 :	3765:12:66788:66794	2497096	19	True				
ANR	2504714	ExpressionStatement	"gen_window_check1 ( dc , RRI8_S )"	3767:16:66813:66842	2497096	20	True				
ANR	2504715	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2497096	0					
ANR	2504716	Callee	gen_window_check1		2497096	0					
ANR	2504717	Identifier	gen_window_check1		2497096	0					
ANR	2504718	ArgumentList	dc		2497096	1					
ANR	2504719	Argument	dc		2497096	0					
ANR	2504720	Identifier	dc		2497096	0					
ANR	2504721	Argument	RRI8_S		2497096	1					
ANR	2504722	Identifier	RRI8_S		2497096	0					
ANR	2504723	CompoundStatement		3769:20:66813:66846	2497096	21					
ANR	2504724	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3771:20:66884:66917	2497096	0	True				
ANR	2504725	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2497096	0					
ANR	2504726	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504727	Identifier	tmp		2497096	1					
ANR	2504728	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2504729	Identifier	tmp		2497096	0					
ANR	2504730	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2504731	Callee	tcg_temp_new_i32		2497096	0					
ANR	2504732	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2504733	ArgumentList			2497096	1					
ANR	2504734	Statement	tcg_gen_andi_i32	3773:20:66940:66955	2497096	1	True				
ANR	2504735	Statement	(	3773:36:66956:66956	2497096	2	True				
ANR	2504736	Statement	tmp	3773:37:66957:66959	2497096	3	True				
ANR	2504737	Statement	","	3773:40:66960:66960	2497096	4	True				
ANR	2504738	Statement	cpu_R	3773:42:66962:66966	2497096	5	True				
ANR	2504739	Statement	[	3773:47:66967:66967	2497096	6	True				
ANR	2504740	Statement	RRI8_S	3773:48:66968:66973	2497096	7	True				
ANR	2504741	Statement	]	3773:54:66974:66974	2497096	8	True				
ANR	2504742	Statement	","	3773:55:66975:66975	2497096	9	True				
ANR	2504743	Statement	0x80000000	3777:28:67037:67046	2497096	10	True				
ANR	2504744	Statement	>>	3777:39:67048:67049	2497096	11	True				
ANR	2504745	Statement	(	3777:42:67051:67051	2497096	12	True				
ANR	2504746	Statement	(	3777:43:67052:67052	2497096	13	True				
ANR	2504747	Statement	(	3777:44:67053:67053	2497096	14	True				
ANR	2504748	Statement	RRI8_R	3777:45:67054:67059	2497096	15	True				
ANR	2504749	Statement	&	3777:52:67061:67061	2497096	16	True				
ANR	2504750	Statement	1	3777:54:67063:67063	2497096	17	True				
ANR	2504751	Statement	)	3777:55:67064:67064	2497096	18	True				
ANR	2504752	Statement	<<	3777:57:67066:67067	2497096	19	True				
ANR	2504753	Statement	4	3777:60:67069:67069	2497096	20	True				
ANR	2504754	Statement	)	3777:61:67070:67070	2497096	21	True				
ANR	2504755	Statement	|	3777:63:67072:67072	2497096	22	True				
ANR	2504756	Statement	RRI8_T	3777:65:67074:67079	2497096	23	True				
ANR	2504757	Statement	)	3777:71:67080:67080	2497096	24	True				
ANR	2504758	Statement	)	3777:72:67081:67081	2497096	25	True				
ANR	2504759	ExpressionStatement		3777:73:67082:67082	2497096	26	True				
ANR	2504760	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3785:20:67196:67244	2497096	27	True				
ANR	2504761	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2497096	0					
ANR	2504762	Callee	gen_brcondi		2497096	0					
ANR	2504763	Identifier	gen_brcondi		2497096	0					
ANR	2504764	ArgumentList	dc		2497096	1					
ANR	2504765	Argument	dc		2497096	0					
ANR	2504766	Identifier	dc		2497096	0					
ANR	2504767	Argument	eq_ne		2497096	1					
ANR	2504768	Identifier	eq_ne		2497096	0					
ANR	2504769	Argument	tmp		2497096	2					
ANR	2504770	Identifier	tmp		2497096	0					
ANR	2504771	Argument	0		2497096	3					
ANR	2504772	PrimaryExpression	0		2497096	0					
ANR	2504773	Argument	4 + RRI8_IMM8_SE		2497096	4					
ANR	2504774	AdditiveExpression	4 + RRI8_IMM8_SE		2497096	0		+			
ANR	2504775	PrimaryExpression	4		2497096	0					
ANR	2504776	Identifier	RRI8_IMM8_SE		2497096	1					
ANR	2504777	ExpressionStatement	tcg_temp_free ( tmp )	3787:20:67267:67285	2497096	28	True				
ANR	2504778	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2504779	Callee	tcg_temp_free		2497096	0					
ANR	2504780	Identifier	tcg_temp_free		2497096	0					
ANR	2504781	ArgumentList	tmp		2497096	1					
ANR	2504782	Argument	tmp		2497096	0					
ANR	2504783	Identifier	tmp		2497096	0					
ANR	2504784	BreakStatement	break ;	3791:16:67323:67328	2497096	22	True				
ANR	2504785	BreakStatement	break ;	3799:8:67367:67372	2497096	32	True				
ANR	2504786	Statement	define	3803:1:67378:67383	2497096	33	True				
ANR	2504787	Statement	gen_narrow_load_store	3803:8:67385:67405	2497096	34	True				
ANR	2504788	Statement	(	3803:29:67406:67406	2497096	35	True				
ANR	2504789	Statement	type	3803:30:67407:67410	2497096	36	True				
ANR	2504790	Statement	)	3803:34:67411:67411	2497096	37	True				
ANR	2504791	DoStatement	do		2497096	38					
ANR	2504792	CompoundStatement		3811:12:67595:67646	2497096	0					
ANR	2504793	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	3805:12:67433:67467	2497096	0	True				
ANR	2504794	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2497096	0					
ANR	2504795	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2504796	Identifier	addr		2497096	1					
ANR	2504797	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2497096	2		=			
ANR	2504798	Identifier	addr		2497096	0					
ANR	2504799	CallExpression	tcg_temp_new_i32 ( )		2497096	1					
ANR	2504800	Callee	tcg_temp_new_i32		2497096	0					
ANR	2504801	Identifier	tcg_temp_new_i32		2497096	0					
ANR	2504802	ArgumentList			2497096	1					
ANR	2504803	ExpressionStatement	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"	3807:12:67484:67521	2497096	1	True				
ANR	2504804	CallExpression	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"		2497096	0					
ANR	2504805	Callee	gen_window_check2		2497096	0					
ANR	2504806	Identifier	gen_window_check2		2497096	0					
ANR	2504807	ArgumentList	dc		2497096	1					
ANR	2504808	Argument	dc		2497096	0					
ANR	2504809	Identifier	dc		2497096	0					
ANR	2504810	Argument	RRRN_S		2497096	1					
ANR	2504811	Identifier	RRRN_S		2497096	0					
ANR	2504812	Argument	RRRN_T		2497096	2					
ANR	2504813	Identifier	RRRN_T		2497096	0					
ANR	2504814	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"	3809:12:67538:67588	2497096	2	True				
ANR	2504815	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"		2497096	0					
ANR	2504816	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2504817	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2504818	ArgumentList	addr		2497096	1					
ANR	2504819	Argument	addr		2497096	0					
ANR	2504820	Identifier	addr		2497096	0					
ANR	2504821	Argument	cpu_R [ RRRN_S ]		2497096	1					
ANR	2504822	ArrayIndexing	cpu_R [ RRRN_S ]		2497096	0					
ANR	2504823	Identifier	cpu_R		2497096	0					
ANR	2504824	Identifier	RRRN_S		2497096	1					
ANR	2504825	Argument	RRRN_R << 2		2497096	2					
ANR	2504826	ShiftExpression	RRRN_R << 2		2497096	0		<<			
ANR	2504827	Identifier	RRRN_R		2497096	0					
ANR	2504828	PrimaryExpression	2		2497096	1					
ANR	2504829	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	3811:12:67605:67649	2497096	3	True				
ANR	2504830	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2497096	0					
ANR	2504831	Callee	gen_load_store_alignment		2497096	0					
ANR	2504832	Identifier	gen_load_store_alignment		2497096	0					
ANR	2504833	ArgumentList	dc		2497096	1					
ANR	2504834	Argument	dc		2497096	0					
ANR	2504835	Identifier	dc		2497096	0					
ANR	2504836	Argument	2		2497096	1					
ANR	2504837	PrimaryExpression	2		2497096	0					
ANR	2504838	Argument	addr		2497096	2					
ANR	2504839	Identifier	addr		2497096	0					
ANR	2504840	Argument	false		2497096	3					
ANR	2504841	Identifier	false		2497096	0					
ANR	2504842	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRRN_T ] , addr , dc -> cring ) ;"	3813:12:67666:67717	2497096	4	True				
ANR	2504843	IdentifierDecl	"type ( cpu_R [ RRRN_T ] , addr , dc -> cring )"		2497096	0					
ANR	2504844	IdentifierDeclType	tcg_gen_qemu_		2497096	0					
ANR	2504845	Identifier	type		2497096	1					
ANR	2504846	Expression	"cpu_R [ RRRN_T ] , addr , dc -> cring"		2497096	2					
ANR	2504847	ArrayIndexing	cpu_R [ RRRN_T ]		2497096	0					
ANR	2504848	Identifier	cpu_R		2497096	0					
ANR	2504849	Identifier	RRRN_T		2497096	1					
ANR	2504850	Expression	"addr , dc -> cring"		2497096	1					
ANR	2504851	Identifier	addr		2497096	0					
ANR	2504852	PtrMemberAccess	dc -> cring		2497096	1					
ANR	2504853	Identifier	dc		2497096	0					
ANR	2504854	Identifier	cring		2497096	1					
ANR	2504855	ExpressionStatement	tcg_temp_free ( addr )	3815:12:67734:67753	2497096	5	True				
ANR	2504856	CallExpression	tcg_temp_free ( addr )		2497096	0					
ANR	2504857	Callee	tcg_temp_free		2497096	0					
ANR	2504858	Identifier	tcg_temp_free		2497096	0					
ANR	2504859	ArgumentList	addr		2497096	1					
ANR	2504860	Argument	addr		2497096	0					
ANR	2504861	Identifier	addr		2497096	0					
ANR	2504862	Condition	0	3817:17:67775:67775	2497096	1	True				
ANR	2504863	PrimaryExpression	0		2497096	0					
ANR	2504864	ExpressionStatement	gen_narrow_load_store ( ld32u )	3823:8:67814:67842	2497096	39	True				
ANR	2504865	CallExpression	gen_narrow_load_store ( ld32u )		2497096	0					
ANR	2504866	Callee	gen_narrow_load_store		2497096	0					
ANR	2504867	Identifier	gen_narrow_load_store		2497096	0					
ANR	2504868	ArgumentList	ld32u		2497096	1					
ANR	2504869	Argument	ld32u		2497096	0					
ANR	2504870	Identifier	ld32u		2497096	0					
ANR	2504871	BreakStatement	break ;	3825:8:67853:67858	2497096	40	True				
ANR	2504872	Label	case 9 :	3829:4:67867:67873	2497096	41	True				
ANR	2504873	ExpressionStatement	gen_narrow_load_store ( st32 )	3831:8:67896:67923	2497096	42	True				
ANR	2504874	CallExpression	gen_narrow_load_store ( st32 )		2497096	0					
ANR	2504875	Callee	gen_narrow_load_store		2497096	0					
ANR	2504876	Identifier	gen_narrow_load_store		2497096	0					
ANR	2504877	ArgumentList	st32		2497096	1					
ANR	2504878	Argument	st32		2497096	0					
ANR	2504879	Identifier	st32		2497096	0					
ANR	2504880	BreakStatement	break ;	3833:8:67934:67939	2497096	43	True				
ANR	2504881	Statement	undef	3835:1:67943:67947	2497096	44	True				
ANR	2504882	Statement	gen_narrow_load_store	3835:7:67949:67969	2497096	45	True				
ANR	2504883	Label	case 10 :	3839:4:67978:67985	2497096	46	True				
ANR	2504884	ExpressionStatement	"gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T )"	3841:8:68007:68052	2497096	47	True				
ANR	2504885	CallExpression	"gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T )"		2497096	0					
ANR	2504886	Callee	gen_window_check3		2497096	0					
ANR	2504887	Identifier	gen_window_check3		2497096	0					
ANR	2504888	ArgumentList	dc		2497096	1					
ANR	2504889	Argument	dc		2497096	0					
ANR	2504890	Identifier	dc		2497096	0					
ANR	2504891	Argument	RRRN_R		2497096	1					
ANR	2504892	Identifier	RRRN_R		2497096	0					
ANR	2504893	Argument	RRRN_S		2497096	2					
ANR	2504894	Identifier	RRRN_S		2497096	0					
ANR	2504895	Argument	RRRN_T		2497096	3					
ANR	2504896	Identifier	RRRN_T		2497096	0					
ANR	2504897	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"	3843:8:68063:68123	2497096	48	True				
ANR	2504898	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"		2497096	0					
ANR	2504899	Callee	tcg_gen_add_i32		2497096	0					
ANR	2504900	Identifier	tcg_gen_add_i32		2497096	0					
ANR	2504901	ArgumentList	cpu_R [ RRRN_R ]		2497096	1					
ANR	2504902	Argument	cpu_R [ RRRN_R ]		2497096	0					
ANR	2504903	ArrayIndexing	cpu_R [ RRRN_R ]		2497096	0					
ANR	2504904	Identifier	cpu_R		2497096	0					
ANR	2504905	Identifier	RRRN_R		2497096	1					
ANR	2504906	Argument	cpu_R [ RRRN_S ]		2497096	1					
ANR	2504907	ArrayIndexing	cpu_R [ RRRN_S ]		2497096	0					
ANR	2504908	Identifier	cpu_R		2497096	0					
ANR	2504909	Identifier	RRRN_S		2497096	1					
ANR	2504910	Argument	cpu_R [ RRRN_T ]		2497096	2					
ANR	2504911	ArrayIndexing	cpu_R [ RRRN_T ]		2497096	0					
ANR	2504912	Identifier	cpu_R		2497096	0					
ANR	2504913	Identifier	RRRN_T		2497096	1					
ANR	2504914	BreakStatement	break ;	3845:8:68134:68139	2497096	49	True				
ANR	2504915	Label	case 11 :	3849:4:68148:68155	2497096	50	True				
ANR	2504916	ExpressionStatement	"gen_window_check2 ( dc , RRRN_R , RRRN_S )"	3851:8:68178:68215	2497096	51	True				
ANR	2504917	CallExpression	"gen_window_check2 ( dc , RRRN_R , RRRN_S )"		2497096	0					
ANR	2504918	Callee	gen_window_check2		2497096	0					
ANR	2504919	Identifier	gen_window_check2		2497096	0					
ANR	2504920	ArgumentList	dc		2497096	1					
ANR	2504921	Argument	dc		2497096	0					
ANR	2504922	Identifier	dc		2497096	0					
ANR	2504923	Argument	RRRN_R		2497096	1					
ANR	2504924	Identifier	RRRN_R		2497096	0					
ANR	2504925	Argument	RRRN_S		2497096	2					
ANR	2504926	Identifier	RRRN_S		2497096	0					
ANR	2504927	ExpressionStatement	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"	3853:8:68226:68294	2497096	52	True				
ANR	2504928	CallExpression	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"		2497096	0					
ANR	2504929	Callee	tcg_gen_addi_i32		2497096	0					
ANR	2504930	Identifier	tcg_gen_addi_i32		2497096	0					
ANR	2504931	ArgumentList	cpu_R [ RRRN_R ]		2497096	1					
ANR	2504932	Argument	cpu_R [ RRRN_R ]		2497096	0					
ANR	2504933	ArrayIndexing	cpu_R [ RRRN_R ]		2497096	0					
ANR	2504934	Identifier	cpu_R		2497096	0					
ANR	2504935	Identifier	RRRN_R		2497096	1					
ANR	2504936	Argument	cpu_R [ RRRN_S ]		2497096	1					
ANR	2504937	ArrayIndexing	cpu_R [ RRRN_S ]		2497096	0					
ANR	2504938	Identifier	cpu_R		2497096	0					
ANR	2504939	Identifier	RRRN_S		2497096	1					
ANR	2504940	Argument	RRRN_T ? RRRN_T : - 1		2497096	2					
ANR	2504941	ConditionalExpression	RRRN_T ? RRRN_T : - 1		2497096	0					
ANR	2504942	Condition	RRRN_T		2497096	0					
ANR	2504943	Identifier	RRRN_T		2497096	0					
ANR	2504944	Identifier	RRRN_T		2497096	1					
ANR	2504945	UnaryOperationExpression	- 1		2497096	2					
ANR	2504946	UnaryOperator	-		2497096	0					
ANR	2504947	PrimaryExpression	1		2497096	1					
ANR	2504948	BreakStatement	break ;	3855:8:68305:68310	2497096	53	True				
ANR	2504949	Label	case 12 :	3859:4:68319:68326	2497096	54	True				
ANR	2504950	ExpressionStatement	"gen_window_check1 ( dc , RRRN_S )"	3861:8:68346:68375	2497096	55	True				
ANR	2504951	CallExpression	"gen_window_check1 ( dc , RRRN_S )"		2497096	0					
ANR	2504952	Callee	gen_window_check1		2497096	0					
ANR	2504953	Identifier	gen_window_check1		2497096	0					
ANR	2504954	ArgumentList	dc		2497096	1					
ANR	2504955	Argument	dc		2497096	0					
ANR	2504956	Identifier	dc		2497096	0					
ANR	2504957	Argument	RRRN_S		2497096	1					
ANR	2504958	Identifier	RRRN_S		2497096	0					
ANR	2504959	IfStatement	if ( RRRN_T < 8 )		2497096	56					
ANR	2504960	Condition	RRRN_T < 8	3863:12:68390:68399	2497096	0	True				
ANR	2504961	RelationalExpression	RRRN_T < 8		2497096	0		<			
ANR	2504962	Identifier	RRRN_T		2497096	0					
ANR	2504963	PrimaryExpression	8		2497096	1					
ANR	2504964	CompoundStatement		3861:24:68331:68331	2497096	1					
ANR	2504965	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"	3865:12:68429:68565	2497096	0	True				
ANR	2504966	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"		2497096	0					
ANR	2504967	Callee	tcg_gen_movi_i32		2497096	0					
ANR	2504968	Identifier	tcg_gen_movi_i32		2497096	0					
ANR	2504969	ArgumentList	cpu_R [ RRRN_S ]		2497096	1					
ANR	2504970	Argument	cpu_R [ RRRN_S ]		2497096	0					
ANR	2504971	ArrayIndexing	cpu_R [ RRRN_S ]		2497096	0					
ANR	2504972	Identifier	cpu_R		2497096	0					
ANR	2504973	Identifier	RRRN_S		2497096	1					
ANR	2504974	Argument	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2497096	1					
ANR	2504975	InclusiveOrExpression	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2497096	0		|			
ANR	2504976	Identifier	RRRN_R		2497096	0					
ANR	2504977	InclusiveOrExpression	( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2497096	1		|			
ANR	2504978	ShiftExpression	RRRN_T << 4		2497096	0		<<			
ANR	2504979	Identifier	RRRN_T		2497096	0					
ANR	2504980	PrimaryExpression	4		2497096	1					
ANR	2504981	ConditionalExpression	( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0		2497096	1					
ANR	2504982	Condition	( RRRN_T & 6 ) == 6		2497096	0					
ANR	2504983	EqualityExpression	( RRRN_T & 6 ) == 6		2497096	0		==			
ANR	2504984	BitAndExpression	RRRN_T & 6		2497096	0		&			
ANR	2504985	Identifier	RRRN_T		2497096	0					
ANR	2504986	PrimaryExpression	6		2497096	1					
ANR	2504987	PrimaryExpression	6		2497096	1					
ANR	2504988	PrimaryExpression	0xffffff80		2497096	1					
ANR	2504989	PrimaryExpression	0		2497096	2					
ANR	2504990	ElseStatement	else		2497096	0					
ANR	2504991	CompoundStatement		3871:12:68551:68607	2497096	0					
ANR	2504992	IdentifierDeclStatement	TCGCond eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ ;	3873:12:68622:68678	2497096	0	True				
ANR	2504993	IdentifierDecl	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2497096	0					
ANR	2504994	IdentifierDeclType	TCGCond		2497096	0					
ANR	2504995	Identifier	eq_ne		2497096	1					
ANR	2504996	AssignmentExpression	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2497096	2		=			
ANR	2504997	Identifier	eq_ne		2497096	0					
ANR	2504998	ConditionalExpression	( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2497096	1					
ANR	2504999	Condition	RRRN_T & 4		2497096	0					
ANR	2505000	BitAndExpression	RRRN_T & 4		2497096	0		&			
ANR	2505001	Identifier	RRRN_T		2497096	0					
ANR	2505002	PrimaryExpression	4		2497096	1					
ANR	2505003	Identifier	TCG_COND_NE		2497096	1					
ANR	2505004	Identifier	TCG_COND_EQ		2497096	2					
ANR	2505005	ExpressionStatement	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"	3877:12:68695:68792	2497096	1	True				
ANR	2505006	CallExpression	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"		2497096	0					
ANR	2505007	Callee	gen_brcondi		2497096	0					
ANR	2505008	Identifier	gen_brcondi		2497096	0					
ANR	2505009	ArgumentList	dc		2497096	1					
ANR	2505010	Argument	dc		2497096	0					
ANR	2505011	Identifier	dc		2497096	0					
ANR	2505012	Argument	eq_ne		2497096	1					
ANR	2505013	Identifier	eq_ne		2497096	0					
ANR	2505014	Argument	cpu_R [ RRRN_S ]		2497096	2					
ANR	2505015	ArrayIndexing	cpu_R [ RRRN_S ]		2497096	0					
ANR	2505016	Identifier	cpu_R		2497096	0					
ANR	2505017	Identifier	RRRN_S		2497096	1					
ANR	2505018	Argument	0		2497096	3					
ANR	2505019	PrimaryExpression	0		2497096	0					
ANR	2505020	Argument	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2497096	4					
ANR	2505021	AdditiveExpression	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2497096	0		+			
ANR	2505022	PrimaryExpression	4		2497096	0					
ANR	2505023	InclusiveOrExpression	RRRN_R | ( ( RRRN_T & 3 ) << 4 )		2497096	1		|			
ANR	2505024	Identifier	RRRN_R		2497096	0					
ANR	2505025	ShiftExpression	( RRRN_T & 3 ) << 4		2497096	1		<<			
ANR	2505026	BitAndExpression	RRRN_T & 3		2497096	0		&			
ANR	2505027	Identifier	RRRN_T		2497096	0					
ANR	2505028	PrimaryExpression	3		2497096	1					
ANR	2505029	PrimaryExpression	4		2497096	1					
ANR	2505030	BreakStatement	break ;	3883:8:68814:68819	2497096	57	True				
ANR	2505031	Label	case 13 :	3887:4:68828:68835	2497096	58	True				
ANR	2505032	SwitchStatement	switch ( RRRN_R )		2497096	59					
ANR	2505033	Condition	RRRN_R	3889:16:68863:68868	2497096	0	True				
ANR	2505034	Identifier	RRRN_R		2497096	0					
ANR	2505035	CompoundStatement		3887:24:68800:68800	2497096	1					
ANR	2505036	Label	case 0 :	3891:8:68882:68888	2497096	0	True				
ANR	2505037	ExpressionStatement	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"	3893:12:68914:68951	2497096	1	True				
ANR	2505038	CallExpression	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"		2497096	0					
ANR	2505039	Callee	gen_window_check2		2497096	0					
ANR	2505040	Identifier	gen_window_check2		2497096	0					
ANR	2505041	ArgumentList	dc		2497096	1					
ANR	2505042	Argument	dc		2497096	0					
ANR	2505043	Identifier	dc		2497096	0					
ANR	2505044	Argument	RRRN_S		2497096	1					
ANR	2505045	Identifier	RRRN_S		2497096	0					
ANR	2505046	Argument	RRRN_T		2497096	2					
ANR	2505047	Identifier	RRRN_T		2497096	0					
ANR	2505048	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"	3895:12:68966:69011	2497096	2	True				
ANR	2505049	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"		2497096	0					
ANR	2505050	Callee	tcg_gen_mov_i32		2497096	0					
ANR	2505051	Identifier	tcg_gen_mov_i32		2497096	0					
ANR	2505052	ArgumentList	cpu_R [ RRRN_T ]		2497096	1					
ANR	2505053	Argument	cpu_R [ RRRN_T ]		2497096	0					
ANR	2505054	ArrayIndexing	cpu_R [ RRRN_T ]		2497096	0					
ANR	2505055	Identifier	cpu_R		2497096	0					
ANR	2505056	Identifier	RRRN_T		2497096	1					
ANR	2505057	Argument	cpu_R [ RRRN_S ]		2497096	1					
ANR	2505058	ArrayIndexing	cpu_R [ RRRN_S ]		2497096	0					
ANR	2505059	Identifier	cpu_R		2497096	0					
ANR	2505060	Identifier	RRRN_S		2497096	1					
ANR	2505061	BreakStatement	break ;	3897:12:69026:69031	2497096	3	True				
ANR	2505062	Label	case 15 :	3901:8:69044:69051	2497096	4	True				
ANR	2505063	SwitchStatement	switch ( RRRN_T )		2497096	5					
ANR	2505064	Condition	RRRN_T	3903:20:69081:69086	2497096	0	True				
ANR	2505065	Identifier	RRRN_T		2497096	0					
ANR	2505066	CompoundStatement		3901:28:69018:69018	2497096	1					
ANR	2505067	Label	case 0 :	3905:12:69104:69110	2497096	0	True				
ANR	2505068	ExpressionStatement	"gen_jump ( dc , cpu_R [ 0 ] )"	3907:16:69140:69162	2497096	1	True				
ANR	2505069	CallExpression	"gen_jump ( dc , cpu_R [ 0 ] )"		2497096	0					
ANR	2505070	Callee	gen_jump		2497096	0					
ANR	2505071	Identifier	gen_jump		2497096	0					
ANR	2505072	ArgumentList	dc		2497096	1					
ANR	2505073	Argument	dc		2497096	0					
ANR	2505074	Identifier	dc		2497096	0					
ANR	2505075	Argument	cpu_R [ 0 ]		2497096	1					
ANR	2505076	ArrayIndexing	cpu_R [ 0 ]		2497096	0					
ANR	2505077	Identifier	cpu_R		2497096	0					
ANR	2505078	PrimaryExpression	0		2497096	1					
ANR	2505079	BreakStatement	break ;	3909:16:69181:69186	2497096	2	True				
ANR	2505080	Label	case 1 :	3913:12:69203:69209	2497096	3	True				
ANR	2505081	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	3915:16:69240:69283	2497096	4	True				
ANR	2505082	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2497096	0					
ANR	2505083	Callee	HAS_OPTION		2497096	0					
ANR	2505084	Identifier	HAS_OPTION		2497096	0					
ANR	2505085	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2497096	1					
ANR	2505086	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2505087	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2497096	0					
ANR	2505088	CompoundStatement		3917:20:69254:69290	2497096	5					
ANR	2505089	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( dc -> pc ) ;	3919:20:69325:69361	2497096	0	True				
ANR	2505090	IdentifierDecl	tmp = tcg_const_i32 ( dc -> pc )		2497096	0					
ANR	2505091	IdentifierDeclType	TCGv_i32		2497096	0					
ANR	2505092	Identifier	tmp		2497096	1					
ANR	2505093	AssignmentExpression	tmp = tcg_const_i32 ( dc -> pc )		2497096	2		=			
ANR	2505094	Identifier	tmp		2497096	0					
ANR	2505095	CallExpression	tcg_const_i32 ( dc -> pc )		2497096	1					
ANR	2505096	Callee	tcg_const_i32		2497096	0					
ANR	2505097	Identifier	tcg_const_i32		2497096	0					
ANR	2505098	ArgumentList	dc -> pc		2497096	1					
ANR	2505099	Argument	dc -> pc		2497096	0					
ANR	2505100	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2505101	Identifier	dc		2497096	0					
ANR	2505102	Identifier	pc		2497096	1					
ANR	2505103	ExpressionStatement	gen_advance_ccount ( dc )	3921:20:69384:69406	2497096	1	True				
ANR	2505104	CallExpression	gen_advance_ccount ( dc )		2497096	0					
ANR	2505105	Callee	gen_advance_ccount		2497096	0					
ANR	2505106	Identifier	gen_advance_ccount		2497096	0					
ANR	2505107	ArgumentList	dc		2497096	1					
ANR	2505108	Argument	dc		2497096	0					
ANR	2505109	Identifier	dc		2497096	0					
ANR	2505110	ExpressionStatement	"gen_helper_retw ( tmp , cpu_env , tmp )"	3923:20:69429:69463	2497096	2	True				
ANR	2505111	CallExpression	"gen_helper_retw ( tmp , cpu_env , tmp )"		2497096	0					
ANR	2505112	Callee	gen_helper_retw		2497096	0					
ANR	2505113	Identifier	gen_helper_retw		2497096	0					
ANR	2505114	ArgumentList	tmp		2497096	1					
ANR	2505115	Argument	tmp		2497096	0					
ANR	2505116	Identifier	tmp		2497096	0					
ANR	2505117	Argument	cpu_env		2497096	1					
ANR	2505118	Identifier	cpu_env		2497096	0					
ANR	2505119	Argument	tmp		2497096	2					
ANR	2505120	Identifier	tmp		2497096	0					
ANR	2505121	ExpressionStatement	"gen_jump ( dc , tmp )"	3925:20:69486:69503	2497096	3	True				
ANR	2505122	CallExpression	"gen_jump ( dc , tmp )"		2497096	0					
ANR	2505123	Callee	gen_jump		2497096	0					
ANR	2505124	Identifier	gen_jump		2497096	0					
ANR	2505125	ArgumentList	dc		2497096	1					
ANR	2505126	Argument	dc		2497096	0					
ANR	2505127	Identifier	dc		2497096	0					
ANR	2505128	Argument	tmp		2497096	1					
ANR	2505129	Identifier	tmp		2497096	0					
ANR	2505130	ExpressionStatement	tcg_temp_free ( tmp )	3927:20:69526:69544	2497096	4	True				
ANR	2505131	CallExpression	tcg_temp_free ( tmp )		2497096	0					
ANR	2505132	Callee	tcg_temp_free		2497096	0					
ANR	2505133	Identifier	tcg_temp_free		2497096	0					
ANR	2505134	ArgumentList	tmp		2497096	1					
ANR	2505135	Argument	tmp		2497096	0					
ANR	2505136	Identifier	tmp		2497096	0					
ANR	2505137	BreakStatement	break ;	3931:16:69582:69587	2497096	6	True				
ANR	2505138	Label	case 2 :	3935:12:69604:69610	2497096	7	True				
ANR	2505139	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_DEBUG )	3937:16:69642:69673	2497096	8	True				
ANR	2505140	CallExpression	HAS_OPTION ( XTENSA_OPTION_DEBUG )		2497096	0					
ANR	2505141	Callee	HAS_OPTION		2497096	0					
ANR	2505142	Identifier	HAS_OPTION		2497096	0					
ANR	2505143	ArgumentList	XTENSA_OPTION_DEBUG		2497096	1					
ANR	2505144	Argument	XTENSA_OPTION_DEBUG		2497096	0					
ANR	2505145	Identifier	XTENSA_OPTION_DEBUG		2497096	0					
ANR	2505146	IfStatement	if ( dc -> debug )		2497096	9					
ANR	2505147	Condition	dc -> debug	3939:20:69696:69704	2497096	0	True				
ANR	2505148	PtrMemberAccess	dc -> debug		2497096	0					
ANR	2505149	Identifier	dc		2497096	0					
ANR	2505150	Identifier	debug		2497096	1					
ANR	2505151	CompoundStatement		3937:31:69636:69636	2497096	1					
ANR	2505152	ExpressionStatement	"gen_debug_exception ( dc , DEBUGCAUSE_BN )"	3941:20:69730:69768	2497096	0	True				
ANR	2505153	CallExpression	"gen_debug_exception ( dc , DEBUGCAUSE_BN )"		2497096	0					
ANR	2505154	Callee	gen_debug_exception		2497096	0					
ANR	2505155	Identifier	gen_debug_exception		2497096	0					
ANR	2505156	ArgumentList	dc		2497096	1					
ANR	2505157	Argument	dc		2497096	0					
ANR	2505158	Identifier	dc		2497096	0					
ANR	2505159	Argument	DEBUGCAUSE_BN		2497096	1					
ANR	2505160	Identifier	DEBUGCAUSE_BN		2497096	0					
ANR	2505161	BreakStatement	break ;	3945:16:69806:69811	2497096	10	True				
ANR	2505162	Label	case 3 :	3949:12:69828:69834	2497096	11	True				
ANR	2505163	BreakStatement	break ;	3951:16:69864:69869	2497096	12	True				
ANR	2505164	Label	case 6 :	3955:12:69886:69892	2497096	13	True				
ANR	2505165	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	3957:16:69922:69972	2497096	14	True				
ANR	2505166	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2497096	0					
ANR	2505167	Callee	gen_exception_cause		2497096	0					
ANR	2505168	Identifier	gen_exception_cause		2497096	0					
ANR	2505169	ArgumentList	dc		2497096	1					
ANR	2505170	Argument	dc		2497096	0					
ANR	2505171	Identifier	dc		2497096	0					
ANR	2505172	Argument	ILLEGAL_INSTRUCTION_CAUSE		2497096	1					
ANR	2505173	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2497096	0					
ANR	2505174	BreakStatement	break ;	3959:16:69991:69996	2497096	15	True				
ANR	2505175	Label	default :	3963:12:70013:70020	2497096	16	True				
ANR	2505176	Identifier	default		2497096	0					
ANR	2505177	ExpressionStatement	RESERVED ( )	3965:16:70052:70062	2497096	17	True				
ANR	2505178	CallExpression	RESERVED ( )		2497096	0					
ANR	2505179	Callee	RESERVED		2497096	0					
ANR	2505180	Identifier	RESERVED		2497096	0					
ANR	2505181	ArgumentList			2497096	1					
ANR	2505182	BreakStatement	break ;	3967:16:70081:70086	2497096	18	True				
ANR	2505183	BreakStatement	break ;	3971:12:70116:70121	2497096	6	True				
ANR	2505184	Label	default :	3975:8:70134:70141	2497096	7	True				
ANR	2505185	Identifier	default		2497096	0					
ANR	2505186	ExpressionStatement	RESERVED ( )	3977:12:70169:70179	2497096	8	True				
ANR	2505187	CallExpression	RESERVED ( )		2497096	0					
ANR	2505188	Callee	RESERVED		2497096	0					
ANR	2505189	Identifier	RESERVED		2497096	0					
ANR	2505190	ArgumentList			2497096	1					
ANR	2505191	BreakStatement	break ;	3979:12:70194:70199	2497096	9	True				
ANR	2505192	BreakStatement	break ;	3983:8:70221:70226	2497096	60	True				
ANR	2505193	Label	default :	3987:4:70235:70242	2497096	61	True				
ANR	2505194	Identifier	default		2497096	0					
ANR	2505195	ExpressionStatement	RESERVED ( )	3989:8:70266:70276	2497096	62	True				
ANR	2505196	CallExpression	RESERVED ( )		2497096	0					
ANR	2505197	Callee	RESERVED		2497096	0					
ANR	2505198	Identifier	RESERVED		2497096	0					
ANR	2505199	ArgumentList			2497096	1					
ANR	2505200	BreakStatement	break ;	3991:8:70287:70292	2497096	63	True				
ANR	2505201	IfStatement	if ( dc -> is_jmp == DISAS_NEXT )		2497096	329					
ANR	2505202	Condition	dc -> is_jmp == DISAS_NEXT	3997:8:70312:70335	2497096	0	True				
ANR	2505203	EqualityExpression	dc -> is_jmp == DISAS_NEXT		2497096	0		==			
ANR	2505204	PtrMemberAccess	dc -> is_jmp		2497096	0					
ANR	2505205	Identifier	dc		2497096	0					
ANR	2505206	Identifier	is_jmp		2497096	1					
ANR	2505207	Identifier	DISAS_NEXT		2497096	1					
ANR	2505208	CompoundStatement		3995:34:70267:70267	2497096	1					
ANR	2505209	ExpressionStatement	"gen_check_loop_end ( dc , 0 )"	3999:8:70349:70374	2497096	0	True				
ANR	2505210	CallExpression	"gen_check_loop_end ( dc , 0 )"		2497096	0					
ANR	2505211	Callee	gen_check_loop_end		2497096	0					
ANR	2505212	Identifier	gen_check_loop_end		2497096	0					
ANR	2505213	ArgumentList	dc		2497096	1					
ANR	2505214	Argument	dc		2497096	0					
ANR	2505215	Identifier	dc		2497096	0					
ANR	2505216	Argument	0		2497096	1					
ANR	2505217	PrimaryExpression	0		2497096	0					
ANR	2505218	ExpressionStatement	dc -> pc = dc -> next_pc	4003:4:70388:70408	2497096	330	True				
ANR	2505219	AssignmentExpression	dc -> pc = dc -> next_pc		2497096	0		=			
ANR	2505220	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2505221	Identifier	dc		2497096	0					
ANR	2505222	Identifier	pc		2497096	1					
ANR	2505223	PtrMemberAccess	dc -> next_pc		2497096	1					
ANR	2505224	Identifier	dc		2497096	0					
ANR	2505225	Identifier	next_pc		2497096	1					
ANR	2505226	ReturnStatement	return ;	4007:4:70417:70423	2497096	331	True				
ANR	2505227	Label	invalid_opcode :	4011:0:70428:70442	2497096	332	True				
ANR	2505228	Identifier	invalid_opcode		2497096	0					
ANR	2505229	ExpressionStatement	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"	4013:4:70449:70489	2497096	333	True				
ANR	2505230	CallExpression	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"		2497096	0					
ANR	2505231	Callee	qemu_log		2497096	0					
ANR	2505232	Identifier	qemu_log		2497096	0					
ANR	2505233	ArgumentList	"""INVALID(pc = %08x)\\n"""		2497096	1					
ANR	2505234	Argument	"""INVALID(pc = %08x)\\n"""		2497096	0					
ANR	2505235	PrimaryExpression	"""INVALID(pc = %08x)\\n"""		2497096	0					
ANR	2505236	Argument	dc -> pc		2497096	1					
ANR	2505237	PtrMemberAccess	dc -> pc		2497096	0					
ANR	2505238	Identifier	dc		2497096	0					
ANR	2505239	Identifier	pc		2497096	1					
ANR	2505240	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	4015:4:70496:70546	2497096	334	True				
ANR	2505241	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2497096	0					
ANR	2505242	Callee	gen_exception_cause		2497096	0					
ANR	2505243	Identifier	gen_exception_cause		2497096	0					
ANR	2505244	ArgumentList	dc		2497096	1					
ANR	2505245	Argument	dc		2497096	0					
ANR	2505246	Identifier	dc		2497096	0					
ANR	2505247	Argument	ILLEGAL_INSTRUCTION_CAUSE		2497096	1					
ANR	2505248	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2497096	0					
ANR	2505249	Statement	undef	4017:1:70550:70554	2497096	335	True				
ANR	2505250	Statement	HAS_OPTION	4017:7:70556:70565	2497096	336	True				
ANR	2505251	ReturnType	static void		2497096	1					
ANR	2505252	Identifier	disas_xtensa_insn		2497096	2					
ANR	2505253	ParameterList	"CPUXtensaState * env , DisasContext * dc"		2497096	3					
ANR	2505254	Parameter	CPUXtensaState * env	1:30:30:48	2497096	0	True				
ANR	2505255	ParameterType	CPUXtensaState *		2497096	0					
ANR	2505256	Identifier	env		2497096	1					
ANR	2505257	Parameter	DisasContext * dc	1:51:51:66	2497096	1	True				
ANR	2505258	ParameterType	DisasContext *		2497096	0					
ANR	2505259	Identifier	dc		2497096	1					
ANR	2505260	CFGEntryNode	ENTRY		2497096		True				
ANR	2505261	CFGExitNode	EXIT		2497096		True				
ANR	2505262	Symbol	RRI8_IMM8		2497096						
ANR	2505263	Symbol	PS		2497096						
ANR	2505264	Symbol	_i64		2497096						
ANR	2505265	Symbol	* st		2497096						
ANR	2505266	Symbol	* cpu_SR		2497096						
ANR	2505267	Symbol	MAC16_UMUL		2497096						
ANR	2505268	Symbol	shift		2497096						
ANR	2505269	Symbol	EPS2		2497096						
ANR	2505270	Symbol	* cpu_R		2497096						
ANR	2505271	Symbol	b0		2497096						
ANR	2505272	Symbol	b1		2497096						
ANR	2505273	Symbol	b2		2497096						
ANR	2505274	Symbol	* WINDOW_START		2497096						
ANR	2505275	Symbol	XTENSA_OPTION_MISC_OP_NSA		2497096						
ANR	2505276	Symbol	MAC16_MULA		2497096						
ANR	2505277	Symbol	* BR		2497096						
ANR	2505278	Symbol	XTENSA_OPTION_32_BIT_IDIV		2497096						
ANR	2505279	Symbol	ACCLO		2497096						
ANR	2505280	Symbol	XTENSA_TBFLAG_LITBASE		2497096						
ANR	2505281	Symbol	EPC1		2497096						
ANR	2505282	Symbol	* * * dc		2497096						
ANR	2505283	Symbol	* dc		2497096						
ANR	2505284	Symbol	BRI8_M		2497096						
ANR	2505285	Symbol	dtlb		2497096						
ANR	2505286	Symbol	tcg_temp_new_i64		2497096						
ANR	2505287	Symbol	DEPC		2497096						
ANR	2505288	Symbol	TCG_COND_EQ		2497096						
ANR	2505289	Symbol	BRI8_S		2497096						
ANR	2505290	Symbol	BRI8_R		2497096						
ANR	2505291	Symbol	* dc -> config		2497096						
ANR	2505292	Symbol	* ACCLO		2497096						
ANR	2505293	Symbol	TCG_COND_LTU		2497096						
ANR	2505294	Symbol	ld_offset		2497096						
ANR	2505295	Symbol	* cpu_UR		2497096						
ANR	2505296	Symbol	tcg_temp_new_i32		2497096						
ANR	2505297	Symbol	BRI12_S		2497096						
ANR	2505298	Symbol	BRI12_M		2497096						
ANR	2505299	Symbol	BR		2497096						
ANR	2505300	Symbol	br		2497096						
ANR	2505301	Symbol	* RRI8_T		2497096						
ANR	2505302	Symbol	* RRI8_S		2497096						
ANR	2505303	Symbol	* RRI8_R		2497096						
ANR	2505304	Symbol	* RRRN_R		2497096						
ANR	2505305	Symbol	* RRRN_S		2497096						
ANR	2505306	Symbol	* RRRN_T		2497096						
ANR	2505307	Symbol	XTENSA_OPTION_EXCEPTION		2497096						
ANR	2505308	Symbol	xor		2497096						
ANR	2505309	Symbol	st		2497096						
ANR	2505310	Symbol	a		2497096						
ANR	2505311	Symbol	b		2497096						
ANR	2505312	Symbol	XTENSA_OPTION_BIT		2497096						
ANR	2505313	Symbol	dc -> tb		2497096						
ANR	2505314	Symbol	label1		2497096						
ANR	2505315	Symbol	OP0		2497096						
ANR	2505316	Symbol	label2		2497096						
ANR	2505317	Symbol	OP2		2497096						
ANR	2505318	Symbol	* cpu_FR		2497096						
ANR	2505319	Symbol	OP1		2497096						
ANR	2505320	Symbol	CALLX_S		2497096						
ANR	2505321	Symbol	dc -> sar_m32_5bit		2497096						
ANR	2505322	Symbol	r		2497096						
ANR	2505323	Symbol	s		2497096						
ANR	2505324	Symbol	t		2497096						
ANR	2505325	Symbol	CALLX_N		2497096						
ANR	2505326	Symbol	v		2497096						
ANR	2505327	Symbol	CALLX_M		2497096						
ANR	2505328	Symbol	v1		2497096						
ANR	2505329	Symbol	v2		2497096						
ANR	2505330	Symbol	dc		2497096						
ANR	2505331	Symbol	dc -> cring		2497096						
ANR	2505332	Symbol	ILLEGAL_INSTRUCTION_CAUSE		2497096						
ANR	2505333	Symbol	SYSCALL_CAUSE		2497096						
ANR	2505334	Symbol	XTENSA_OPTION_MISC_OP_MINMAX		2497096						
ANR	2505335	Symbol	* SAR		2497096						
ANR	2505336	Symbol	ACCHI		2497096						
ANR	2505337	Symbol	reg		2497096						
ANR	2505338	Symbol	rel		2497096						
ANR	2505339	Symbol	dc -> next_pc		2497096						
ANR	2505340	Symbol	res		2497096						
ANR	2505341	Symbol	CALL_N		2497096						
ANR	2505342	Symbol	XTENSA_OPTION_WINDOWED_REGISTER		2497096						
ANR	2505343	Symbol	* * dc -> config		2497096						
ANR	2505344	Symbol	shiftimm		2497096						
ANR	2505345	Symbol	TCG_COND_GEU		2497096						
ANR	2505346	Symbol	opt		2497096						
ANR	2505347	Symbol	XTENSA_OPTION_DEBUG		2497096						
ANR	2505348	Symbol	dc -> config -> ndepc		2497096						
ANR	2505349	Symbol	gen_new_label		2497096						
ANR	2505350	Symbol	shl		2497096						
ANR	2505351	Symbol	st32		2497096						
ANR	2505352	Symbol	dc -> tb -> flags		2497096						
ANR	2505353	Symbol	cpu_pc		2497096						
ANR	2505354	Symbol	* sregnames		2497096						
ANR	2505355	Symbol	LBEG		2497096						
ANR	2505356	Symbol	shr		2497096						
ANR	2505357	Symbol	gen_mac16_m		2497096						
ANR	2505358	Symbol	* cond		2497096						
ANR	2505359	Symbol	uregnames		2497096						
ANR	2505360	Symbol	cpu_ldub_code		2497096						
ANR	2505361	Symbol	DISAS_NEXT		2497096						
ANR	2505362	Symbol	* BRI8_R		2497096						
ANR	2505363	Symbol	* BRI8_S		2497096						
ANR	2505364	Symbol	XTENSA_OPTION_CODE_DENSITY		2497096						
ANR	2505365	Symbol	is_m2_sr		2497096						
ANR	2505366	Symbol	mem32		2497096						
ANR	2505367	Symbol	cpu_R		2497096						
ANR	2505368	Symbol	TCG_COND_GE		2497096						
ANR	2505369	Symbol	* BRI8_M		2497096						
ANR	2505370	Symbol	lend		2497096						
ANR	2505371	Symbol	mask		2497096						
ANR	2505372	Symbol	orc		2497096						
ANR	2505373	Symbol	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2497096						
ANR	2505374	Symbol	* RRR_R		2497096						
ANR	2505375	Symbol	XTENSA_OPTION_FP_COPROCESSOR		2497096						
ANR	2505376	Symbol	false		2497096						
ANR	2505377	Symbol	XTENSA_OPTION_MAC16		2497096						
ANR	2505378	Symbol	BRI8_IMM8_SE		2497096						
ANR	2505379	Symbol	TCG_COND_GT		2497096						
ANR	2505380	Symbol	label		2497096						
ANR	2505381	Symbol	env		2497096						
ANR	2505382	Symbol	XTENSA_OPTION_16_BIT_IMUL		2497096						
ANR	2505383	Symbol	dc -> sar_5bit		2497096						
ANR	2505384	Symbol	* RRR_S		2497096						
ANR	2505385	Symbol	* RRR_T		2497096						
ANR	2505386	Symbol	* RRR_Y		2497096						
ANR	2505387	Symbol	* RRR_W		2497096						
ANR	2505388	Symbol	* RRR_X		2497096						
ANR	2505389	Symbol	cpu_SR		2497096						
ANR	2505390	Symbol	cond		2497096						
ANR	2505391	Symbol	bit		2497096						
ANR	2505392	Symbol	type		2497096						
ANR	2505393	Symbol	rounding_mode_const		2497096						
ANR	2505394	Symbol	DEBUGCAUSE_BN		2497096						
ANR	2505395	Symbol	cpu_env		2497096						
ANR	2505396	Symbol	DEBUGCAUSE_BI		2497096						
ANR	2505397	Symbol	INTEGER_DIVIDE_BY_ZERO_CAUSE		2497096						
ANR	2505398	Symbol	tmp		2497096						
ANR	2505399	Symbol	dc -> ring		2497096						
ANR	2505400	Symbol	* B4CONST		2497096						
ANR	2505401	Symbol	BRI12_IMM12_SE		2497096						
ANR	2505402	Symbol	~PS_EXCM		2497096						
ANR	2505403	Symbol	TCG_COND_NE		2497096						
ANR	2505404	Symbol	* OP2		2497096						
ANR	2505405	Symbol	* uregnames		2497096						
ANR	2505406	Symbol	res64		2497096						
ANR	2505407	Symbol	* WINDOW_BASE		2497096						
ANR	2505408	Symbol	tcg_const_i32		2497096						
ANR	2505409	Symbol	is_m1_sr		2497096						
ANR	2505410	Symbol	andc		2497096						
ANR	2505411	Symbol	XTENSA_OPTION_32_BIT_IMUL		2497096						
ANR	2505412	Symbol	dc -> debug		2497096						
ANR	2505413	Symbol	* MR		2497096						
ANR	2505414	Symbol	maskimm		2497096						
ANR	2505415	Symbol	dc -> litbase		2497096						
ANR	2505416	Symbol	XTENSA_OPTION_INTERRUPT		2497096						
ANR	2505417	Symbol	* dc -> tb		2497096						
ANR	2505418	Symbol	dc -> config -> nlevel		2497096						
ANR	2505419	Symbol	* dc -> config -> ndepc		2497096						
ANR	2505420	Symbol	* LBEG		2497096						
ANR	2505421	Symbol	ld32u		2497096						
ANR	2505422	Symbol	m1		2497096						
ANR	2505423	Symbol	* B4CONSTU		2497096						
ANR	2505424	Symbol	semihosting_enabled		2497096						
ANR	2505425	Symbol	m2		2497096						
ANR	2505426	Symbol	TCG_COND_LE		2497096						
ANR	2505427	Symbol	__LINE__		2497096						
ANR	2505428	Symbol	~PS_INTLEVEL		2497096						
ANR	2505429	Symbol	~3		2497096						
ANR	2505430	Symbol	TCG_COND_LT		2497096						
ANR	2505431	Symbol	XTENSA_OPTION_MISC_OP_CLAMPS		2497096						
ANR	2505432	Symbol	XTENSA_OPTION_LOOP		2497096						
ANR	2505433	Symbol	XTENSA_OPTION_BOOLEAN		2497096						
ANR	2505434	Symbol	sregnames		2497096						
ANR	2505435	Symbol	B4CONSTU		2497096						
ANR	2505436	Symbol	WINDOW_START		2497096						
ANR	2505437	Symbol	RSR_SR		2497096						
ANR	2505438	Symbol	XTENSA_OPTION_MISC_OP_SEXT		2497096						
ANR	2505439	Symbol	XTENSA_OPTION_REGION_TRANSLATION		2497096						
ANR	2505440	Symbol	option_bits_enabled		2497096						
ANR	2505441	Symbol	cpu_FR		2497096						
ANR	2505442	Symbol	MR		2497096						
ANR	2505443	Symbol	LCOUNT		2497096						
ANR	2505444	Symbol	__FILE__		2497096						
ANR	2505445	Symbol	* PS		2497096						
ANR	2505446	Symbol	dc -> config		2497096						
ANR	2505447	Symbol	CALL_OFFSET_SE		2497096						
ANR	2505448	Symbol	BRI12_IMM12		2497096						
ANR	2505449	Symbol	XTENSA_OPTION_REGION_PROTECTION		2497096						
ANR	2505450	Symbol	true		2497096						
ANR	2505451	Symbol	* ACCHI		2497096						
ANR	2505452	Symbol	B4CONST		2497096						
ANR	2505453	Symbol	* RSR_SR		2497096						
ANR	2505454	Symbol	XTENSA_OPTION_MMU		2497096						
ANR	2505455	Symbol	MAC16_MUL		2497096						
ANR	2505456	Symbol	RRR_W		2497096						
ANR	2505457	Symbol	RRR_X		2497096						
ANR	2505458	Symbol	cpu_UR		2497096						
ANR	2505459	Symbol	SAR		2497096						
ANR	2505460	Symbol	RRR_Y		2497096						
ANR	2505461	Symbol	RRRN_T		2497096						
ANR	2505462	Symbol	* CALLX_S		2497096						
ANR	2505463	Symbol	rounding_mode		2497096						
ANR	2505464	Symbol	RRRN_S		2497096						
ANR	2505465	Symbol	imm		2497096						
ANR	2505466	Symbol	* rounding_mode_const		2497096						
ANR	2505467	Symbol	scale		2497096						
ANR	2505468	Symbol	vaddr		2497096						
ANR	2505469	Symbol	RRR_S		2497096						
ANR	2505470	Symbol	tmp1		2497096						
ANR	2505471	Symbol	RRR_T		2497096						
ANR	2505472	Symbol	tmp2		2497096						
ANR	2505473	Symbol	RRR_R		2497096						
ANR	2505474	Symbol	dc -> pc		2497096						
ANR	2505475	Symbol	RI16_IMM16		2497096						
ANR	2505476	Symbol	and		2497096						
ANR	2505477	Symbol	RRRN_R		2497096						
ANR	2505478	Symbol	addr		2497096						
ANR	2505479	Symbol	* EPC1		2497096						
ANR	2505480	Symbol	op		2497096						
ANR	2505481	Symbol	or		2497096						
ANR	2505482	Symbol	* DEPC		2497096						
ANR	2505483	Symbol	sar		2497096						
ANR	2505484	Symbol	_i32		2497096						
ANR	2505485	Symbol	* LCOUNT		2497096						
ANR	2505486	Symbol	* * dc		2497096						
ANR	2505487	Symbol	XTENSA_OPTION_32_BIT_IMUL_HIGH		2497096						
ANR	2505488	Symbol	TCG_COND_LEU		2497096						
ANR	2505489	Symbol	eq_ne		2497096						
ANR	2505490	Symbol	WINDOW_BASE		2497096						
ANR	2505491	Symbol	* EPS2		2497096						
ANR	2505492	Symbol	dc -> is_jmp		2497096						
ANR	2505493	Symbol	RRI8_R		2497096						
ANR	2505494	Symbol	RRI8_S		2497096						
ANR	2505495	Symbol	pc		2497096						
ANR	2505496	Symbol	RRI8_T		2497096						
ANR	2505497	Symbol	* BRI12_M		2497096						
ANR	2505498	Symbol	RRI8_IMM8_SE		2497096						
ANR	2505499	Symbol	dc -> sar_m32		2497096						
ANR	2505500	Symbol	* BRI12_S		2497096						
ANR	2505501	Symbol	MAC16_NONE		2497096						
