$date
	Sat Jul 17 18:55:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gray_counter_tb $end
$var wire 4 ! Q [3:0] $end
$var wire 1 " RESTL $end
$var reg 1 # CLK $end
$var reg 1 $ RESETL $end
$scope module gray_counter $end
$var wire 1 % CLK $end
$var wire 1 " RESETL $end
$var reg 4 & Q [3:0] $end
$scope function gray $end
$var reg 4 ' gray [3:0] $end
$var reg 4 ( gray_in [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
0%
1$
0#
z"
bx !
$end
#500
1#
1%
#1000
0#
0%
0$
#1500
1#
1%
#2000
0#
0%
1$
#2500
1#
1%
#3000
0#
0%
#3500
1#
1%
#4000
0#
0%
#4500
1#
1%
#5000
0#
0%
#5500
1#
1%
#6000
0#
0%
#6500
1#
1%
#7000
0#
0%
#7500
1#
1%
#8000
0#
0%
#8500
1#
1%
#9000
0#
0%
#9500
1#
1%
#10000
0#
0%
#10500
1#
1%
#11000
0#
0%
#11500
1#
1%
#12000
0#
0%
#12500
1#
1%
#13000
0#
0%
#13500
1#
1%
#14000
0#
0%
#14500
1#
1%
#15000
0#
0%
#15500
1#
1%
#16000
0#
0%
#16500
1#
1%
#17000
0#
0%
#17500
1#
1%
#18000
0#
0%
#18500
1#
1%
#19000
0#
0%
#19500
1#
1%
#20000
0#
0%
#20500
1#
1%
#21000
0#
0%
#21500
1#
1%
#22000
0#
0%
