

Implementation tool: Xilinx Vivado v.2018.3
Project:             SHA
Solution:            Not_d_mod
Device target:       xc7a75tlftg256-2l
Report date:         Mon Apr 19 06:02:11 EDT 2021

#=== Post-Implementation Resource usage ===
SLICE:         4384
LUT:          14897
FF:            6696
DSP:              0
BRAM:             6
SRL:              0
#=== Final timing ===
CP required:    15.000
CP achieved post-synthesis:    8.057
CP achieved post-implementation:    14.109
Timing met
