// Seed: 1605270502
program module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2
);
  logic id_4;
  assign id_4 = id_4;
  assign module_1.id_10 = 0;
endprogram
module module_1 #(
    parameter id_17 = 32'd7,
    parameter id_4  = 32'd58,
    parameter id_8  = 32'd53
) (
    input wire id_0,
    input tri1 id_1[id_4 : ( "" )],
    output tri1 id_2,
    input uwire id_3,
    input uwire _id_4,
    input supply1 id_5,
    input tri id_6,
    inout wor id_7,
    input tri _id_8,
    input tri id_9,
    input tri1 id_10,
    output wand id_11,
    input tri1 id_12,
    output wor id_13,
    input wire id_14,
    output tri0 id_15,
    input tri1 id_16,
    input tri0 _id_17,
    output supply0 id_18
);
  wire [id_8  (  -1  +  id_17  ,  -1  , "" ,  1 'b0 ,  1  )  -  1 : -1 'b0] id_20;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5
  );
endmodule
