
slave_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000dfc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000014  20000000  00000dfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000005c  20000014  00000e10  00020014  2**2
                  ALLOC
  3 .stack        00002000  20000070  00000e6c  00020014  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001955f  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000025bf  00000000  00000000  000395f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002f72  00000000  00000000  0003bbb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000002f8  00000000  00000000  0003eb25  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000002c8  00000000  00000000  0003ee1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017bd2  00000000  00000000  0003f0e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00008537  00000000  00000000  00056cb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00087b33  00000000  00000000  0005f1ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000006e4  00000000  00000000  000e6d24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	70 20 00 20 19 01 00 00 15 01 00 00 15 01 00 00     p . ............
	...
  2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
  3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  4c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
  9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000014 	.word	0x20000014
  d4:	00000000 	.word	0x00000000
  d8:	00000dfc 	.word	0x00000dfc

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000018 	.word	0x20000018
 108:	00000dfc 	.word	0x00000dfc
 10c:	00000dfc 	.word	0x00000dfc
 110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
 118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
 11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
 11e:	429a      	cmp	r2, r3
 120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 122:	001a      	movs	r2, r3
 124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
 126:	429a      	cmp	r2, r3
 128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
 12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
 12c:	3303      	adds	r3, #3
 12e:	1a9b      	subs	r3, r3, r2
 130:	089b      	lsrs	r3, r3, #2
 132:	3301      	adds	r3, #1
 134:	009b      	lsls	r3, r3, #2
 136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
 13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
 13c:	588c      	ldr	r4, [r1, r2]
 13e:	5084      	str	r4, [r0, r2]
 140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 142:	429a      	cmp	r2, r3
 144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
 148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
 14a:	429a      	cmp	r2, r3
 14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
 14e:	43d3      	mvns	r3, r2
 150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
 152:	185b      	adds	r3, r3, r1
 154:	2103      	movs	r1, #3
 156:	438b      	bics	r3, r1
 158:	3304      	adds	r3, #4
 15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 15c:	2100      	movs	r1, #0
 15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 160:	4293      	cmp	r3, r2
 162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
 166:	21ff      	movs	r1, #255	; 0xff
 168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
 16a:	438b      	bics	r3, r1
 16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 16e:	39fd      	subs	r1, #253	; 0xfd
 170:	2390      	movs	r3, #144	; 0x90
 172:	005b      	lsls	r3, r3, #1
 174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
 176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
 17a:	78d3      	ldrb	r3, [r2, #3]
 17c:	2503      	movs	r5, #3
 17e:	43ab      	bics	r3, r5
 180:	2402      	movs	r4, #2
 182:	4323      	orrs	r3, r4
 184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 186:	78d3      	ldrb	r3, [r2, #3]
 188:	270c      	movs	r7, #12
 18a:	43bb      	bics	r3, r7
 18c:	2608      	movs	r6, #8
 18e:	4333      	orrs	r3, r6
 190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
 194:	7b98      	ldrb	r0, [r3, #14]
 196:	2230      	movs	r2, #48	; 0x30
 198:	4390      	bics	r0, r2
 19a:	2220      	movs	r2, #32
 19c:	4310      	orrs	r0, r2
 19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 1a0:	7b99      	ldrb	r1, [r3, #14]
 1a2:	43b9      	bics	r1, r7
 1a4:	4331      	orrs	r1, r6
 1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 1a8:	7b9a      	ldrb	r2, [r3, #14]
 1aa:	43aa      	bics	r2, r5
 1ac:	4322      	orrs	r2, r4
 1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
 1b2:	6853      	ldr	r3, [r2, #4]
 1b4:	2180      	movs	r1, #128	; 0x80
 1b6:	430b      	orrs	r3, r1
 1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
 1bc:	4798      	blx	r3
        main();
 1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
 1c0:	4798      	blx	r3
 1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
 1c4:	00000dfc 	.word	0x00000dfc
 1c8:	20000000 	.word	0x20000000
 1cc:	20000014 	.word	0x20000014
 1d0:	20000004 	.word	0x20000004
 1d4:	20000014 	.word	0x20000014
 1d8:	20000070 	.word	0x20000070
 1dc:	e000ed00 	.word	0xe000ed00
 1e0:	00000000 	.word	0x00000000
 1e4:	41007000 	.word	0x41007000
 1e8:	41005000 	.word	0x41005000
 1ec:	41004800 	.word	0x41004800
 1f0:	41004000 	.word	0x41004000
 1f4:	00000d51 	.word	0x00000d51
 1f8:	00000c51 	.word	0x00000c51

000001fc <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
 1fc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
 1fe:	4b08      	ldr	r3, [pc, #32]	; (220 <delay_cycles_us+0x24>)
 200:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
 202:	4a08      	ldr	r2, [pc, #32]	; (224 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
 204:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
 206:	2180      	movs	r1, #128	; 0x80
 208:	0249      	lsls	r1, r1, #9
	while (n--) {
 20a:	3801      	subs	r0, #1
 20c:	d307      	bcc.n	21e <delay_cycles_us+0x22>
	if (n > 0) {
 20e:	2c00      	cmp	r4, #0
 210:	d0fb      	beq.n	20a <delay_cycles_us+0xe>
		SysTick->LOAD = n;
 212:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
 214:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
 216:	6813      	ldr	r3, [r2, #0]
 218:	420b      	tst	r3, r1
 21a:	d0fc      	beq.n	216 <delay_cycles_us+0x1a>
 21c:	e7f5      	b.n	20a <delay_cycles_us+0xe>
	}
}
 21e:	bd30      	pop	{r4, r5, pc}
 220:	20000000 	.word	0x20000000
 224:	e000e010 	.word	0xe000e010

00000228 <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
 228:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
 22a:	2203      	movs	r2, #3
 22c:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
 22e:	421a      	tst	r2, r3
 230:	d1fc      	bne.n	22c <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
 232:	4770      	bx	lr

00000234 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
 234:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
 236:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
 238:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
 23a:	2404      	movs	r4, #4
 23c:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
 23e:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
 240:	7e11      	ldrb	r1, [r2, #24]
 242:	4221      	tst	r1, r4
 244:	d10e      	bne.n	264 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
 246:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
 248:	4229      	tst	r1, r5
 24a:	d10d      	bne.n	268 <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
 24c:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
 24e:	4231      	tst	r1, r6
 250:	d106      	bne.n	260 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
 252:	3301      	adds	r3, #1
 254:	b29b      	uxth	r3, r3
 256:	88c1      	ldrh	r1, [r0, #6]
 258:	4299      	cmp	r1, r3
 25a:	d8f1      	bhi.n	240 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
 25c:	2012      	movs	r0, #18
 25e:	e002      	b.n	266 <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
 260:	2000      	movs	r0, #0
 262:	e000      	b.n	266 <_i2c_slave_wait_for_bus+0x32>
 264:	2000      	movs	r0, #0
}
 266:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
 268:	2000      	movs	r0, #0
 26a:	e7fc      	b.n	266 <_i2c_slave_wait_for_bus+0x32>

0000026c <i2c_slave_init>:
{
 26c:	b5f0      	push	{r4, r5, r6, r7, lr}
 26e:	b085      	sub	sp, #20
 270:	0005      	movs	r5, r0
 272:	000c      	movs	r4, r1
 274:	0016      	movs	r6, r2
	module->hw = hw;
 276:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
 278:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
 27a:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
 27c:	079b      	lsls	r3, r3, #30
 27e:	d501      	bpl.n	284 <i2c_slave_init+0x18>
}
 280:	b005      	add	sp, #20
 282:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
 284:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
 286:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
 288:	07db      	lsls	r3, r3, #31
 28a:	d4f9      	bmi.n	280 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
 28c:	0008      	movs	r0, r1
 28e:	4b43      	ldr	r3, [pc, #268]	; (39c <i2c_slave_init+0x130>)
 290:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
 292:	4b43      	ldr	r3, [pc, #268]	; (3a0 <i2c_slave_init+0x134>)
 294:	469c      	mov	ip, r3
 296:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
 298:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
 29a:	2701      	movs	r7, #1
 29c:	003a      	movs	r2, r7
 29e:	409a      	lsls	r2, r3
 2a0:	0013      	movs	r3, r2
 2a2:	430b      	orrs	r3, r1
 2a4:	4662      	mov	r2, ip
 2a6:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
 2a8:	a903      	add	r1, sp, #12
 2aa:	7e33      	ldrb	r3, [r6, #24]
 2ac:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
 2ae:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
 2b0:	b2c3      	uxtb	r3, r0
 2b2:	9301      	str	r3, [sp, #4]
 2b4:	0018      	movs	r0, r3
 2b6:	4b3b      	ldr	r3, [pc, #236]	; (3a4 <i2c_slave_init+0x138>)
 2b8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
 2ba:	9801      	ldr	r0, [sp, #4]
 2bc:	4b3a      	ldr	r3, [pc, #232]	; (3a8 <i2c_slave_init+0x13c>)
 2be:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
 2c0:	7e30      	ldrb	r0, [r6, #24]
 2c2:	2100      	movs	r1, #0
 2c4:	4b39      	ldr	r3, [pc, #228]	; (3ac <i2c_slave_init+0x140>)
 2c6:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
 2c8:	2310      	movs	r3, #16
 2ca:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
 2cc:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
 2ce:	8933      	ldrh	r3, [r6, #8]
 2d0:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
 2d2:	7c33      	ldrb	r3, [r6, #16]
 2d4:	722b      	strb	r3, [r5, #8]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
 2d6:	2380      	movs	r3, #128	; 0x80
 2d8:	aa02      	add	r2, sp, #8
 2da:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
 2dc:	2300      	movs	r3, #0
 2de:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
 2e0:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
 2e2:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
 2e4:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
 2e6:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
 2e8:	2800      	cmp	r0, #0
 2ea:	d04b      	beq.n	384 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
 2ec:	ab02      	add	r3, sp, #8
 2ee:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
 2f0:	2302      	movs	r3, #2
 2f2:	aa02      	add	r2, sp, #8
 2f4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
 2f6:	0c00      	lsrs	r0, r0, #16
 2f8:	b2c0      	uxtb	r0, r0
 2fa:	0011      	movs	r1, r2
 2fc:	4b2c      	ldr	r3, [pc, #176]	; (3b0 <i2c_slave_init+0x144>)
 2fe:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
 300:	2d00      	cmp	r5, #0
 302:	d044      	beq.n	38e <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
 304:	ab02      	add	r3, sp, #8
 306:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
 308:	2302      	movs	r3, #2
 30a:	aa02      	add	r2, sp, #8
 30c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
 30e:	0c2d      	lsrs	r5, r5, #16
 310:	b2e8      	uxtb	r0, r5
 312:	0011      	movs	r1, r2
 314:	4b26      	ldr	r3, [pc, #152]	; (3b0 <i2c_slave_init+0x144>)
 316:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
 318:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
 31a:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
 31c:	2b00      	cmp	r3, #0
 31e:	d104      	bne.n	32a <i2c_slave_init+0xbe>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
 320:	4b24      	ldr	r3, [pc, #144]	; (3b4 <i2c_slave_init+0x148>)
 322:	789b      	ldrb	r3, [r3, #2]
 324:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
 326:	0fdb      	lsrs	r3, r3, #31
 328:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
 32a:	2325      	movs	r3, #37	; 0x25
 32c:	5cf3      	ldrb	r3, [r6, r3]
 32e:	2b00      	cmp	r3, #0
 330:	d104      	bne.n	33c <i2c_slave_init+0xd0>
 332:	2380      	movs	r3, #128	; 0x80
 334:	049b      	lsls	r3, r3, #18
 336:	6971      	ldr	r1, [r6, #20]
 338:	4299      	cmp	r1, r3
 33a:	d102      	bne.n	342 <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
 33c:	2380      	movs	r3, #128	; 0x80
 33e:	051b      	lsls	r3, r3, #20
 340:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
 342:	6820      	ldr	r0, [r4, #0]
 344:	6873      	ldr	r3, [r6, #4]
 346:	6971      	ldr	r1, [r6, #20]
 348:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
 34a:	2124      	movs	r1, #36	; 0x24
 34c:	5c71      	ldrb	r1, [r6, r1]
 34e:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
 350:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
 352:	2126      	movs	r1, #38	; 0x26
 354:	5c71      	ldrb	r1, [r6, r1]
 356:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
 358:	430b      	orrs	r3, r1
 35a:	4303      	orrs	r3, r0
 35c:	4313      	orrs	r3, r2
 35e:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
 360:	8972      	ldrh	r2, [r6, #10]
 362:	2380      	movs	r3, #128	; 0x80
 364:	005b      	lsls	r3, r3, #1
 366:	4313      	orrs	r3, r2
 368:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
 36a:	89b3      	ldrh	r3, [r6, #12]
 36c:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
 36e:	89f2      	ldrh	r2, [r6, #14]
 370:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
 372:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
 374:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
 376:	4313      	orrs	r3, r2
 378:	7c32      	ldrb	r2, [r6, #16]
 37a:	03d2      	lsls	r2, r2, #15
 37c:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
 37e:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
 380:	2000      	movs	r0, #0
 382:	e77d      	b.n	280 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
 384:	2100      	movs	r1, #0
 386:	0020      	movs	r0, r4
 388:	4b0b      	ldr	r3, [pc, #44]	; (3b8 <i2c_slave_init+0x14c>)
 38a:	4798      	blx	r3
 38c:	e7ae      	b.n	2ec <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
 38e:	2101      	movs	r1, #1
 390:	0020      	movs	r0, r4
 392:	4b09      	ldr	r3, [pc, #36]	; (3b8 <i2c_slave_init+0x14c>)
 394:	4798      	blx	r3
 396:	0005      	movs	r5, r0
 398:	e7b4      	b.n	304 <i2c_slave_init+0x98>
 39a:	46c0      	nop			; (mov r8, r8)
 39c:	000006bd 	.word	0x000006bd
 3a0:	40000400 	.word	0x40000400
 3a4:	00000ae9 	.word	0x00000ae9
 3a8:	00000a5d 	.word	0x00000a5d
 3ac:	000004f9 	.word	0x000004f9
 3b0:	00000bad 	.word	0x00000bad
 3b4:	41002000 	.word	0x41002000
 3b8:	00000545 	.word	0x00000545

000003bc <i2c_slave_read_packet_wait>:
 * \retval STATUS_ERR_ERR_OVERFLOW  Last byte received overflows buffer
 */
enum status_code i2c_slave_read_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
 3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 3be:	46de      	mov	lr, fp
 3c0:	4657      	mov	r7, sl
 3c2:	464e      	mov	r6, r9
 3c4:	4645      	mov	r5, r8
 3c6:	b5e0      	push	{r5, r6, r7, lr}
 3c8:	0007      	movs	r7, r0
 3ca:	000e      	movs	r6, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
 3cc:	880d      	ldrh	r5, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
 3ce:	2417      	movs	r4, #23
	if (length == 0) {
 3d0:	2d00      	cmp	r5, #0
 3d2:	d106      	bne.n	3e2 <i2c_slave_read_packet_wait+0x26>
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
	}
	return STATUS_OK;
}
 3d4:	0020      	movs	r0, r4
 3d6:	bc3c      	pop	{r2, r3, r4, r5}
 3d8:	4690      	mov	r8, r2
 3da:	4699      	mov	r9, r3
 3dc:	46a2      	mov	sl, r4
 3de:	46ab      	mov	fp, r5
 3e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
 3e2:	6803      	ldr	r3, [r0, #0]
 3e4:	4698      	mov	r8, r3
	status = _i2c_slave_wait_for_bus(module);
 3e6:	4b38      	ldr	r3, [pc, #224]	; (4c8 <i2c_slave_read_packet_wait+0x10c>)
 3e8:	4798      	blx	r3
 3ea:	1e04      	subs	r4, r0, #0
	if (status != STATUS_OK) {
 3ec:	d1f2      	bne.n	3d4 <i2c_slave_read_packet_wait+0x18>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
 3ee:	4643      	mov	r3, r8
 3f0:	7e1b      	ldrb	r3, [r3, #24]
		return STATUS_ERR_DENIED;
 3f2:	341c      	adds	r4, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
 3f4:	079b      	lsls	r3, r3, #30
 3f6:	d5ed      	bpl.n	3d4 <i2c_slave_read_packet_wait+0x18>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
 3f8:	4643      	mov	r3, r8
 3fa:	8b5a      	ldrh	r2, [r3, #26]
 3fc:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
 3fe:	3c0c      	subs	r4, #12
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
 400:	421a      	tst	r2, r3
 402:	d1e7      	bne.n	3d4 <i2c_slave_read_packet_wait+0x18>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
 404:	4643      	mov	r3, r8
 406:	8b5b      	ldrh	r3, [r3, #26]
 408:	071b      	lsls	r3, r3, #28
 40a:	d50e      	bpl.n	42a <i2c_slave_read_packet_wait+0x6e>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
 40c:	4643      	mov	r3, r8
 40e:	685a      	ldr	r2, [r3, #4]
 410:	2380      	movs	r3, #128	; 0x80
 412:	02db      	lsls	r3, r3, #11
 414:	4313      	orrs	r3, r2
 416:	4642      	mov	r2, r8
 418:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
 41a:	6852      	ldr	r2, [r2, #4]
 41c:	23c0      	movs	r3, #192	; 0xc0
 41e:	029b      	lsls	r3, r3, #10
 420:	4313      	orrs	r3, r2
 422:	4642      	mov	r2, r8
 424:	6053      	str	r3, [r2, #4]
		return STATUS_ERR_BAD_FORMAT;
 426:	340a      	adds	r4, #10
 428:	e7d4      	b.n	3d4 <i2c_slave_read_packet_wait+0x18>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
 42a:	4643      	mov	r3, r8
 42c:	685b      	ldr	r3, [r3, #4]
 42e:	4a27      	ldr	r2, [pc, #156]	; (4cc <i2c_slave_read_packet_wait+0x110>)
 430:	4013      	ands	r3, r2
 432:	4642      	mov	r2, r8
 434:	6053      	str	r3, [r2, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
 436:	6852      	ldr	r2, [r2, #4]
 438:	23c0      	movs	r3, #192	; 0xc0
 43a:	029b      	lsls	r3, r3, #10
 43c:	4313      	orrs	r3, r2
 43e:	4642      	mov	r2, r8
 440:	6053      	str	r3, [r2, #4]
	while (length--) {
 442:	3d01      	subs	r5, #1
 444:	b2ad      	uxth	r5, r5
 446:	1c6b      	adds	r3, r5, #1
 448:	4699      	mov	r9, r3
 44a:	2500      	movs	r5, #0
		status = _i2c_slave_wait_for_bus(module);
 44c:	4b1e      	ldr	r3, [pc, #120]	; (4c8 <i2c_slave_read_packet_wait+0x10c>)
 44e:	469a      	mov	sl, r3
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
 450:	2301      	movs	r3, #1
 452:	469b      	mov	fp, r3
		status = _i2c_slave_wait_for_bus(module);
 454:	0038      	movs	r0, r7
 456:	47d0      	blx	sl
 458:	1e04      	subs	r4, r0, #0
		if (status != STATUS_OK) {
 45a:	d1bb      	bne.n	3d4 <i2c_slave_read_packet_wait+0x18>
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
 45c:	4643      	mov	r3, r8
 45e:	7e1b      	ldrb	r3, [r3, #24]
 460:	465a      	mov	r2, fp
 462:	4213      	tst	r3, r2
 464:	d12b      	bne.n	4be <i2c_slave_read_packet_wait+0x102>
				i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
 466:	4643      	mov	r3, r8
 468:	7e1b      	ldrb	r3, [r3, #24]
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
 46a:	079b      	lsls	r3, r3, #30
 46c:	d427      	bmi.n	4be <i2c_slave_read_packet_wait+0x102>
		_i2c_slave_wait_for_sync(module);
 46e:	0038      	movs	r0, r7
 470:	4b17      	ldr	r3, [pc, #92]	; (4d0 <i2c_slave_read_packet_wait+0x114>)
 472:	4798      	blx	r3
		packet->data[i++] = i2c_hw->DATA.reg;
 474:	2328      	movs	r3, #40	; 0x28
 476:	4642      	mov	r2, r8
 478:	5cd3      	ldrb	r3, [r2, r3]
 47a:	6872      	ldr	r2, [r6, #4]
 47c:	5553      	strb	r3, [r2, r5]
 47e:	3501      	adds	r5, #1
	while (length--) {
 480:	454d      	cmp	r5, r9
 482:	d1e7      	bne.n	454 <i2c_slave_read_packet_wait+0x98>
	status = _i2c_slave_wait_for_bus(module);
 484:	0038      	movs	r0, r7
 486:	4b10      	ldr	r3, [pc, #64]	; (4c8 <i2c_slave_read_packet_wait+0x10c>)
 488:	4798      	blx	r3
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
 48a:	4643      	mov	r3, r8
 48c:	7e1b      	ldrb	r3, [r3, #24]
 48e:	075b      	lsls	r3, r3, #29
 490:	d50c      	bpl.n	4ac <i2c_slave_read_packet_wait+0xf0>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
 492:	4643      	mov	r3, r8
 494:	685a      	ldr	r2, [r3, #4]
 496:	2380      	movs	r3, #128	; 0x80
 498:	02db      	lsls	r3, r3, #11
 49a:	4313      	orrs	r3, r2
 49c:	4642      	mov	r2, r8
 49e:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
 4a0:	6852      	ldr	r2, [r2, #4]
 4a2:	2380      	movs	r3, #128	; 0x80
 4a4:	029b      	lsls	r3, r3, #10
 4a6:	4313      	orrs	r3, r2
 4a8:	4642      	mov	r2, r8
 4aa:	6053      	str	r3, [r2, #4]
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
 4ac:	4643      	mov	r3, r8
 4ae:	7e1b      	ldrb	r3, [r3, #24]
 4b0:	07db      	lsls	r3, r3, #31
 4b2:	d400      	bmi.n	4b6 <i2c_slave_read_packet_wait+0xfa>
 4b4:	e78e      	b.n	3d4 <i2c_slave_read_packet_wait+0x18>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
 4b6:	2301      	movs	r3, #1
 4b8:	4642      	mov	r2, r8
 4ba:	7613      	strb	r3, [r2, #24]
 4bc:	e78a      	b.n	3d4 <i2c_slave_read_packet_wait+0x18>
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
 4be:	2301      	movs	r3, #1
 4c0:	4642      	mov	r2, r8
 4c2:	7613      	strb	r3, [r2, #24]
			return STATUS_ABORTED;
 4c4:	2404      	movs	r4, #4
 4c6:	e785      	b.n	3d4 <i2c_slave_read_packet_wait+0x18>
 4c8:	00000235 	.word	0x00000235
 4cc:	fffbffff 	.word	0xfffbffff
 4d0:	00000229 	.word	0x00000229

000004d4 <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
 4d4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
 4d6:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
 4d8:	4b06      	ldr	r3, [pc, #24]	; (4f4 <i2c_slave_get_direction_wait+0x20>)
 4da:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
 4dc:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
 4de:	2800      	cmp	r0, #0
 4e0:	d001      	beq.n	4e6 <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
 4e2:	0018      	movs	r0, r3
 4e4:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
 4e6:	7e22      	ldrb	r2, [r4, #24]
 4e8:	0792      	lsls	r2, r2, #30
 4ea:	d5fa      	bpl.n	4e2 <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
 4ec:	8b63      	ldrh	r3, [r4, #26]
 4ee:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
 4f0:	0fdb      	lsrs	r3, r3, #31
 4f2:	e7f6      	b.n	4e2 <i2c_slave_get_direction_wait+0xe>
 4f4:	00000235 	.word	0x00000235

000004f8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
 4f8:	b510      	push	{r4, lr}
 4fa:	b082      	sub	sp, #8
 4fc:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
 4fe:	4b0e      	ldr	r3, [pc, #56]	; (538 <sercom_set_gclk_generator+0x40>)
 500:	781b      	ldrb	r3, [r3, #0]
 502:	2b00      	cmp	r3, #0
 504:	d007      	beq.n	516 <sercom_set_gclk_generator+0x1e>
 506:	2900      	cmp	r1, #0
 508:	d105      	bne.n	516 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
 50a:	4b0b      	ldr	r3, [pc, #44]	; (538 <sercom_set_gclk_generator+0x40>)
 50c:	785b      	ldrb	r3, [r3, #1]
 50e:	4283      	cmp	r3, r0
 510:	d010      	beq.n	534 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
 512:	201d      	movs	r0, #29
 514:	e00c      	b.n	530 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
 516:	a901      	add	r1, sp, #4
 518:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
 51a:	2013      	movs	r0, #19
 51c:	4b07      	ldr	r3, [pc, #28]	; (53c <sercom_set_gclk_generator+0x44>)
 51e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
 520:	2013      	movs	r0, #19
 522:	4b07      	ldr	r3, [pc, #28]	; (540 <sercom_set_gclk_generator+0x48>)
 524:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
 526:	4b04      	ldr	r3, [pc, #16]	; (538 <sercom_set_gclk_generator+0x40>)
 528:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
 52a:	2201      	movs	r2, #1
 52c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
 52e:	2000      	movs	r0, #0
}
 530:	b002      	add	sp, #8
 532:	bd10      	pop	{r4, pc}
		return STATUS_OK;
 534:	2000      	movs	r0, #0
 536:	e7fb      	b.n	530 <sercom_set_gclk_generator+0x38>
 538:	20000030 	.word	0x20000030
 53c:	00000ae9 	.word	0x00000ae9
 540:	00000a5d 	.word	0x00000a5d

00000544 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
 544:	4b40      	ldr	r3, [pc, #256]	; (648 <_sercom_get_default_pad+0x104>)
 546:	4298      	cmp	r0, r3
 548:	d031      	beq.n	5ae <_sercom_get_default_pad+0x6a>
 54a:	d90a      	bls.n	562 <_sercom_get_default_pad+0x1e>
 54c:	4b3f      	ldr	r3, [pc, #252]	; (64c <_sercom_get_default_pad+0x108>)
 54e:	4298      	cmp	r0, r3
 550:	d04d      	beq.n	5ee <_sercom_get_default_pad+0xaa>
 552:	4b3f      	ldr	r3, [pc, #252]	; (650 <_sercom_get_default_pad+0x10c>)
 554:	4298      	cmp	r0, r3
 556:	d05a      	beq.n	60e <_sercom_get_default_pad+0xca>
 558:	4b3e      	ldr	r3, [pc, #248]	; (654 <_sercom_get_default_pad+0x110>)
 55a:	4298      	cmp	r0, r3
 55c:	d037      	beq.n	5ce <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
 55e:	2000      	movs	r0, #0
}
 560:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
 562:	4b3d      	ldr	r3, [pc, #244]	; (658 <_sercom_get_default_pad+0x114>)
 564:	4298      	cmp	r0, r3
 566:	d00c      	beq.n	582 <_sercom_get_default_pad+0x3e>
 568:	4b3c      	ldr	r3, [pc, #240]	; (65c <_sercom_get_default_pad+0x118>)
 56a:	4298      	cmp	r0, r3
 56c:	d1f7      	bne.n	55e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 56e:	2901      	cmp	r1, #1
 570:	d017      	beq.n	5a2 <_sercom_get_default_pad+0x5e>
 572:	2900      	cmp	r1, #0
 574:	d05d      	beq.n	632 <_sercom_get_default_pad+0xee>
 576:	2902      	cmp	r1, #2
 578:	d015      	beq.n	5a6 <_sercom_get_default_pad+0x62>
 57a:	2903      	cmp	r1, #3
 57c:	d015      	beq.n	5aa <_sercom_get_default_pad+0x66>
	return 0;
 57e:	2000      	movs	r0, #0
 580:	e7ee      	b.n	560 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 582:	2901      	cmp	r1, #1
 584:	d007      	beq.n	596 <_sercom_get_default_pad+0x52>
 586:	2900      	cmp	r1, #0
 588:	d051      	beq.n	62e <_sercom_get_default_pad+0xea>
 58a:	2902      	cmp	r1, #2
 58c:	d005      	beq.n	59a <_sercom_get_default_pad+0x56>
 58e:	2903      	cmp	r1, #3
 590:	d005      	beq.n	59e <_sercom_get_default_pad+0x5a>
	return 0;
 592:	2000      	movs	r0, #0
 594:	e7e4      	b.n	560 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 596:	4832      	ldr	r0, [pc, #200]	; (660 <_sercom_get_default_pad+0x11c>)
 598:	e7e2      	b.n	560 <_sercom_get_default_pad+0x1c>
 59a:	4832      	ldr	r0, [pc, #200]	; (664 <_sercom_get_default_pad+0x120>)
 59c:	e7e0      	b.n	560 <_sercom_get_default_pad+0x1c>
 59e:	4832      	ldr	r0, [pc, #200]	; (668 <_sercom_get_default_pad+0x124>)
 5a0:	e7de      	b.n	560 <_sercom_get_default_pad+0x1c>
 5a2:	4832      	ldr	r0, [pc, #200]	; (66c <_sercom_get_default_pad+0x128>)
 5a4:	e7dc      	b.n	560 <_sercom_get_default_pad+0x1c>
 5a6:	4832      	ldr	r0, [pc, #200]	; (670 <_sercom_get_default_pad+0x12c>)
 5a8:	e7da      	b.n	560 <_sercom_get_default_pad+0x1c>
 5aa:	4832      	ldr	r0, [pc, #200]	; (674 <_sercom_get_default_pad+0x130>)
 5ac:	e7d8      	b.n	560 <_sercom_get_default_pad+0x1c>
 5ae:	2901      	cmp	r1, #1
 5b0:	d007      	beq.n	5c2 <_sercom_get_default_pad+0x7e>
 5b2:	2900      	cmp	r1, #0
 5b4:	d03f      	beq.n	636 <_sercom_get_default_pad+0xf2>
 5b6:	2902      	cmp	r1, #2
 5b8:	d005      	beq.n	5c6 <_sercom_get_default_pad+0x82>
 5ba:	2903      	cmp	r1, #3
 5bc:	d005      	beq.n	5ca <_sercom_get_default_pad+0x86>
	return 0;
 5be:	2000      	movs	r0, #0
 5c0:	e7ce      	b.n	560 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 5c2:	482d      	ldr	r0, [pc, #180]	; (678 <_sercom_get_default_pad+0x134>)
 5c4:	e7cc      	b.n	560 <_sercom_get_default_pad+0x1c>
 5c6:	482d      	ldr	r0, [pc, #180]	; (67c <_sercom_get_default_pad+0x138>)
 5c8:	e7ca      	b.n	560 <_sercom_get_default_pad+0x1c>
 5ca:	482d      	ldr	r0, [pc, #180]	; (680 <_sercom_get_default_pad+0x13c>)
 5cc:	e7c8      	b.n	560 <_sercom_get_default_pad+0x1c>
 5ce:	2901      	cmp	r1, #1
 5d0:	d007      	beq.n	5e2 <_sercom_get_default_pad+0x9e>
 5d2:	2900      	cmp	r1, #0
 5d4:	d031      	beq.n	63a <_sercom_get_default_pad+0xf6>
 5d6:	2902      	cmp	r1, #2
 5d8:	d005      	beq.n	5e6 <_sercom_get_default_pad+0xa2>
 5da:	2903      	cmp	r1, #3
 5dc:	d005      	beq.n	5ea <_sercom_get_default_pad+0xa6>
	return 0;
 5de:	2000      	movs	r0, #0
 5e0:	e7be      	b.n	560 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 5e2:	4828      	ldr	r0, [pc, #160]	; (684 <_sercom_get_default_pad+0x140>)
 5e4:	e7bc      	b.n	560 <_sercom_get_default_pad+0x1c>
 5e6:	4828      	ldr	r0, [pc, #160]	; (688 <_sercom_get_default_pad+0x144>)
 5e8:	e7ba      	b.n	560 <_sercom_get_default_pad+0x1c>
 5ea:	4828      	ldr	r0, [pc, #160]	; (68c <_sercom_get_default_pad+0x148>)
 5ec:	e7b8      	b.n	560 <_sercom_get_default_pad+0x1c>
 5ee:	2901      	cmp	r1, #1
 5f0:	d007      	beq.n	602 <_sercom_get_default_pad+0xbe>
 5f2:	2900      	cmp	r1, #0
 5f4:	d023      	beq.n	63e <_sercom_get_default_pad+0xfa>
 5f6:	2902      	cmp	r1, #2
 5f8:	d005      	beq.n	606 <_sercom_get_default_pad+0xc2>
 5fa:	2903      	cmp	r1, #3
 5fc:	d005      	beq.n	60a <_sercom_get_default_pad+0xc6>
	return 0;
 5fe:	2000      	movs	r0, #0
 600:	e7ae      	b.n	560 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 602:	4823      	ldr	r0, [pc, #140]	; (690 <_sercom_get_default_pad+0x14c>)
 604:	e7ac      	b.n	560 <_sercom_get_default_pad+0x1c>
 606:	4823      	ldr	r0, [pc, #140]	; (694 <_sercom_get_default_pad+0x150>)
 608:	e7aa      	b.n	560 <_sercom_get_default_pad+0x1c>
 60a:	4823      	ldr	r0, [pc, #140]	; (698 <_sercom_get_default_pad+0x154>)
 60c:	e7a8      	b.n	560 <_sercom_get_default_pad+0x1c>
 60e:	2901      	cmp	r1, #1
 610:	d007      	beq.n	622 <_sercom_get_default_pad+0xde>
 612:	2900      	cmp	r1, #0
 614:	d015      	beq.n	642 <_sercom_get_default_pad+0xfe>
 616:	2902      	cmp	r1, #2
 618:	d005      	beq.n	626 <_sercom_get_default_pad+0xe2>
 61a:	2903      	cmp	r1, #3
 61c:	d005      	beq.n	62a <_sercom_get_default_pad+0xe6>
	return 0;
 61e:	2000      	movs	r0, #0
 620:	e79e      	b.n	560 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
 622:	481e      	ldr	r0, [pc, #120]	; (69c <_sercom_get_default_pad+0x158>)
 624:	e79c      	b.n	560 <_sercom_get_default_pad+0x1c>
 626:	481e      	ldr	r0, [pc, #120]	; (6a0 <_sercom_get_default_pad+0x15c>)
 628:	e79a      	b.n	560 <_sercom_get_default_pad+0x1c>
 62a:	481e      	ldr	r0, [pc, #120]	; (6a4 <_sercom_get_default_pad+0x160>)
 62c:	e798      	b.n	560 <_sercom_get_default_pad+0x1c>
 62e:	481e      	ldr	r0, [pc, #120]	; (6a8 <_sercom_get_default_pad+0x164>)
 630:	e796      	b.n	560 <_sercom_get_default_pad+0x1c>
 632:	2003      	movs	r0, #3
 634:	e794      	b.n	560 <_sercom_get_default_pad+0x1c>
 636:	481d      	ldr	r0, [pc, #116]	; (6ac <_sercom_get_default_pad+0x168>)
 638:	e792      	b.n	560 <_sercom_get_default_pad+0x1c>
 63a:	481d      	ldr	r0, [pc, #116]	; (6b0 <_sercom_get_default_pad+0x16c>)
 63c:	e790      	b.n	560 <_sercom_get_default_pad+0x1c>
 63e:	481d      	ldr	r0, [pc, #116]	; (6b4 <_sercom_get_default_pad+0x170>)
 640:	e78e      	b.n	560 <_sercom_get_default_pad+0x1c>
 642:	481d      	ldr	r0, [pc, #116]	; (6b8 <_sercom_get_default_pad+0x174>)
 644:	e78c      	b.n	560 <_sercom_get_default_pad+0x1c>
 646:	46c0      	nop			; (mov r8, r8)
 648:	42001000 	.word	0x42001000
 64c:	42001800 	.word	0x42001800
 650:	42001c00 	.word	0x42001c00
 654:	42001400 	.word	0x42001400
 658:	42000800 	.word	0x42000800
 65c:	42000c00 	.word	0x42000c00
 660:	00050003 	.word	0x00050003
 664:	00060003 	.word	0x00060003
 668:	00070003 	.word	0x00070003
 66c:	00010003 	.word	0x00010003
 670:	001e0003 	.word	0x001e0003
 674:	001f0003 	.word	0x001f0003
 678:	000d0002 	.word	0x000d0002
 67c:	000e0002 	.word	0x000e0002
 680:	000f0002 	.word	0x000f0002
 684:	00110003 	.word	0x00110003
 688:	00120003 	.word	0x00120003
 68c:	00130003 	.word	0x00130003
 690:	003f0005 	.word	0x003f0005
 694:	003e0005 	.word	0x003e0005
 698:	00520005 	.word	0x00520005
 69c:	00170003 	.word	0x00170003
 6a0:	00180003 	.word	0x00180003
 6a4:	00190003 	.word	0x00190003
 6a8:	00040003 	.word	0x00040003
 6ac:	000c0002 	.word	0x000c0002
 6b0:	00100003 	.word	0x00100003
 6b4:	00530005 	.word	0x00530005
 6b8:	00160003 	.word	0x00160003

000006bc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
 6bc:	b530      	push	{r4, r5, lr}
 6be:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
 6c0:	4b0b      	ldr	r3, [pc, #44]	; (6f0 <_sercom_get_sercom_inst_index+0x34>)
 6c2:	466a      	mov	r2, sp
 6c4:	cb32      	ldmia	r3!, {r1, r4, r5}
 6c6:	c232      	stmia	r2!, {r1, r4, r5}
 6c8:	cb32      	ldmia	r3!, {r1, r4, r5}
 6ca:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
 6cc:	9b00      	ldr	r3, [sp, #0]
 6ce:	4283      	cmp	r3, r0
 6d0:	d00b      	beq.n	6ea <_sercom_get_sercom_inst_index+0x2e>
 6d2:	2301      	movs	r3, #1
 6d4:	009a      	lsls	r2, r3, #2
 6d6:	4669      	mov	r1, sp
 6d8:	5852      	ldr	r2, [r2, r1]
 6da:	4282      	cmp	r2, r0
 6dc:	d006      	beq.n	6ec <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
 6de:	3301      	adds	r3, #1
 6e0:	2b06      	cmp	r3, #6
 6e2:	d1f7      	bne.n	6d4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
 6e4:	2000      	movs	r0, #0
}
 6e6:	b007      	add	sp, #28
 6e8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
 6ea:	2300      	movs	r3, #0
			return i;
 6ec:	b2d8      	uxtb	r0, r3
 6ee:	e7fa      	b.n	6e6 <_sercom_get_sercom_inst_index+0x2a>
 6f0:	00000d98 	.word	0x00000d98

000006f4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
 6f4:	4b0c      	ldr	r3, [pc, #48]	; (728 <cpu_irq_enter_critical+0x34>)
 6f6:	681b      	ldr	r3, [r3, #0]
 6f8:	2b00      	cmp	r3, #0
 6fa:	d106      	bne.n	70a <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 6fc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
 700:	2b00      	cmp	r3, #0
 702:	d007      	beq.n	714 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
 704:	2200      	movs	r2, #0
 706:	4b09      	ldr	r3, [pc, #36]	; (72c <cpu_irq_enter_critical+0x38>)
 708:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
 70a:	4a07      	ldr	r2, [pc, #28]	; (728 <cpu_irq_enter_critical+0x34>)
 70c:	6813      	ldr	r3, [r2, #0]
 70e:	3301      	adds	r3, #1
 710:	6013      	str	r3, [r2, #0]
}
 712:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 714:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 716:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
 71a:	2200      	movs	r2, #0
 71c:	4b04      	ldr	r3, [pc, #16]	; (730 <cpu_irq_enter_critical+0x3c>)
 71e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
 720:	3201      	adds	r2, #1
 722:	4b02      	ldr	r3, [pc, #8]	; (72c <cpu_irq_enter_critical+0x38>)
 724:	701a      	strb	r2, [r3, #0]
 726:	e7f0      	b.n	70a <cpu_irq_enter_critical+0x16>
 728:	20000034 	.word	0x20000034
 72c:	20000038 	.word	0x20000038
 730:	20000004 	.word	0x20000004

00000734 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
 734:	4b08      	ldr	r3, [pc, #32]	; (758 <cpu_irq_leave_critical+0x24>)
 736:	681a      	ldr	r2, [r3, #0]
 738:	3a01      	subs	r2, #1
 73a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
 73c:	681b      	ldr	r3, [r3, #0]
 73e:	2b00      	cmp	r3, #0
 740:	d109      	bne.n	756 <cpu_irq_leave_critical+0x22>
 742:	4b06      	ldr	r3, [pc, #24]	; (75c <cpu_irq_leave_critical+0x28>)
 744:	781b      	ldrb	r3, [r3, #0]
 746:	2b00      	cmp	r3, #0
 748:	d005      	beq.n	756 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
 74a:	2201      	movs	r2, #1
 74c:	4b04      	ldr	r3, [pc, #16]	; (760 <cpu_irq_leave_critical+0x2c>)
 74e:	701a      	strb	r2, [r3, #0]
 750:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 754:	b662      	cpsie	i
	}
}
 756:	4770      	bx	lr
 758:	20000034 	.word	0x20000034
 75c:	20000038 	.word	0x20000038
 760:	20000004 	.word	0x20000004

00000764 <system_board_init>:




void system_board_init(void)
{
 764:	b5f0      	push	{r4, r5, r6, r7, lr}
 766:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
 768:	ac01      	add	r4, sp, #4
 76a:	2501      	movs	r5, #1
 76c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
 76e:	2700      	movs	r7, #0
 770:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
 772:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
 774:	0021      	movs	r1, r4
 776:	2013      	movs	r0, #19
 778:	4e06      	ldr	r6, [pc, #24]	; (794 <system_board_init+0x30>)
 77a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
 77c:	2280      	movs	r2, #128	; 0x80
 77e:	0312      	lsls	r2, r2, #12
 780:	4b05      	ldr	r3, [pc, #20]	; (798 <system_board_init+0x34>)
 782:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
 784:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
 786:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
 788:	0021      	movs	r1, r4
 78a:	201c      	movs	r0, #28
 78c:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
 78e:	b003      	add	sp, #12
 790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 792:	46c0      	nop			; (mov r8, r8)
 794:	0000079d 	.word	0x0000079d
 798:	41004400 	.word	0x41004400

0000079c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
 79c:	b500      	push	{lr}
 79e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
 7a0:	ab01      	add	r3, sp, #4
 7a2:	2280      	movs	r2, #128	; 0x80
 7a4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
 7a6:	780a      	ldrb	r2, [r1, #0]
 7a8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
 7aa:	784a      	ldrb	r2, [r1, #1]
 7ac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
 7ae:	788a      	ldrb	r2, [r1, #2]
 7b0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
 7b2:	0019      	movs	r1, r3
 7b4:	4b01      	ldr	r3, [pc, #4]	; (7bc <port_pin_set_config+0x20>)
 7b6:	4798      	blx	r3
}
 7b8:	b003      	add	sp, #12
 7ba:	bd00      	pop	{pc}
 7bc:	00000bad 	.word	0x00000bad

000007c0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
 7c0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
 7c2:	490c      	ldr	r1, [pc, #48]	; (7f4 <system_clock_source_osc8m_set_config+0x34>)
 7c4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
 7c6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
 7c8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
 7ca:	7840      	ldrb	r0, [r0, #1]
 7cc:	2201      	movs	r2, #1
 7ce:	4010      	ands	r0, r2
 7d0:	0180      	lsls	r0, r0, #6
 7d2:	2640      	movs	r6, #64	; 0x40
 7d4:	43b3      	bics	r3, r6
 7d6:	4303      	orrs	r3, r0
 7d8:	402a      	ands	r2, r5
 7da:	01d2      	lsls	r2, r2, #7
 7dc:	2080      	movs	r0, #128	; 0x80
 7de:	4383      	bics	r3, r0
 7e0:	4313      	orrs	r3, r2
 7e2:	2203      	movs	r2, #3
 7e4:	4022      	ands	r2, r4
 7e6:	0212      	lsls	r2, r2, #8
 7e8:	4803      	ldr	r0, [pc, #12]	; (7f8 <system_clock_source_osc8m_set_config+0x38>)
 7ea:	4003      	ands	r3, r0
 7ec:	4313      	orrs	r3, r2
 7ee:	620b      	str	r3, [r1, #32]
}
 7f0:	bd70      	pop	{r4, r5, r6, pc}
 7f2:	46c0      	nop			; (mov r8, r8)
 7f4:	40000800 	.word	0x40000800
 7f8:	fffffcff 	.word	0xfffffcff

000007fc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
 7fc:	2808      	cmp	r0, #8
 7fe:	d803      	bhi.n	808 <system_clock_source_enable+0xc>
 800:	0080      	lsls	r0, r0, #2
 802:	4b25      	ldr	r3, [pc, #148]	; (898 <system_clock_source_enable+0x9c>)
 804:	581b      	ldr	r3, [r3, r0]
 806:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
 808:	2017      	movs	r0, #23
 80a:	e044      	b.n	896 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
 80c:	4a23      	ldr	r2, [pc, #140]	; (89c <system_clock_source_enable+0xa0>)
 80e:	6a13      	ldr	r3, [r2, #32]
 810:	2102      	movs	r1, #2
 812:	430b      	orrs	r3, r1
 814:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
 816:	2000      	movs	r0, #0
 818:	e03d      	b.n	896 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
 81a:	4a20      	ldr	r2, [pc, #128]	; (89c <system_clock_source_enable+0xa0>)
 81c:	6993      	ldr	r3, [r2, #24]
 81e:	2102      	movs	r1, #2
 820:	430b      	orrs	r3, r1
 822:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
 824:	2000      	movs	r0, #0
		break;
 826:	e036      	b.n	896 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
 828:	4a1c      	ldr	r2, [pc, #112]	; (89c <system_clock_source_enable+0xa0>)
 82a:	8a13      	ldrh	r3, [r2, #16]
 82c:	2102      	movs	r1, #2
 82e:	430b      	orrs	r3, r1
 830:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
 832:	2000      	movs	r0, #0
		break;
 834:	e02f      	b.n	896 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
 836:	4a19      	ldr	r2, [pc, #100]	; (89c <system_clock_source_enable+0xa0>)
 838:	8a93      	ldrh	r3, [r2, #20]
 83a:	2102      	movs	r1, #2
 83c:	430b      	orrs	r3, r1
 83e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
 840:	2000      	movs	r0, #0
		break;
 842:	e028      	b.n	896 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
 844:	4916      	ldr	r1, [pc, #88]	; (8a0 <system_clock_source_enable+0xa4>)
 846:	680b      	ldr	r3, [r1, #0]
 848:	2202      	movs	r2, #2
 84a:	4313      	orrs	r3, r2
 84c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
 84e:	4b13      	ldr	r3, [pc, #76]	; (89c <system_clock_source_enable+0xa0>)
 850:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
 852:	0019      	movs	r1, r3
 854:	320e      	adds	r2, #14
 856:	68cb      	ldr	r3, [r1, #12]
 858:	421a      	tst	r2, r3
 85a:	d0fc      	beq.n	856 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
 85c:	4a10      	ldr	r2, [pc, #64]	; (8a0 <system_clock_source_enable+0xa4>)
 85e:	6891      	ldr	r1, [r2, #8]
 860:	4b0e      	ldr	r3, [pc, #56]	; (89c <system_clock_source_enable+0xa0>)
 862:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
 864:	6852      	ldr	r2, [r2, #4]
 866:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
 868:	2200      	movs	r2, #0
 86a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
 86c:	0019      	movs	r1, r3
 86e:	3210      	adds	r2, #16
 870:	68cb      	ldr	r3, [r1, #12]
 872:	421a      	tst	r2, r3
 874:	d0fc      	beq.n	870 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
 876:	4b0a      	ldr	r3, [pc, #40]	; (8a0 <system_clock_source_enable+0xa4>)
 878:	681b      	ldr	r3, [r3, #0]
 87a:	b29b      	uxth	r3, r3
 87c:	4a07      	ldr	r2, [pc, #28]	; (89c <system_clock_source_enable+0xa0>)
 87e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
 880:	2000      	movs	r0, #0
 882:	e008      	b.n	896 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
 884:	4905      	ldr	r1, [pc, #20]	; (89c <system_clock_source_enable+0xa0>)
 886:	2244      	movs	r2, #68	; 0x44
 888:	5c8b      	ldrb	r3, [r1, r2]
 88a:	2002      	movs	r0, #2
 88c:	4303      	orrs	r3, r0
 88e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
 890:	2000      	movs	r0, #0
		break;
 892:	e000      	b.n	896 <system_clock_source_enable+0x9a>
		return STATUS_OK;
 894:	2000      	movs	r0, #0
}
 896:	4770      	bx	lr
 898:	00000db0 	.word	0x00000db0
 89c:	40000800 	.word	0x40000800
 8a0:	2000003c 	.word	0x2000003c

000008a4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
 8a4:	b530      	push	{r4, r5, lr}
 8a6:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
 8a8:	22c2      	movs	r2, #194	; 0xc2
 8aa:	00d2      	lsls	r2, r2, #3
 8ac:	4b1a      	ldr	r3, [pc, #104]	; (918 <system_clock_init+0x74>)
 8ae:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
 8b0:	4a1a      	ldr	r2, [pc, #104]	; (91c <system_clock_init+0x78>)
 8b2:	6853      	ldr	r3, [r2, #4]
 8b4:	211e      	movs	r1, #30
 8b6:	438b      	bics	r3, r1
 8b8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
 8ba:	2301      	movs	r3, #1
 8bc:	466a      	mov	r2, sp
 8be:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
 8c0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
 8c2:	4d17      	ldr	r5, [pc, #92]	; (920 <system_clock_init+0x7c>)
 8c4:	b2e0      	uxtb	r0, r4
 8c6:	4669      	mov	r1, sp
 8c8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
 8ca:	3401      	adds	r4, #1
 8cc:	2c25      	cmp	r4, #37	; 0x25
 8ce:	d1f9      	bne.n	8c4 <system_clock_init+0x20>
	config->run_in_standby  = false;
 8d0:	a803      	add	r0, sp, #12
 8d2:	2400      	movs	r4, #0
 8d4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
 8d6:	2501      	movs	r5, #1
 8d8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
 8da:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
 8dc:	4b11      	ldr	r3, [pc, #68]	; (924 <system_clock_init+0x80>)
 8de:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
 8e0:	2006      	movs	r0, #6
 8e2:	4b11      	ldr	r3, [pc, #68]	; (928 <system_clock_init+0x84>)
 8e4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
 8e6:	4b11      	ldr	r3, [pc, #68]	; (92c <system_clock_init+0x88>)
 8e8:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
 8ea:	4b11      	ldr	r3, [pc, #68]	; (930 <system_clock_init+0x8c>)
 8ec:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
 8ee:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
 8f0:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
 8f2:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
 8f4:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
 8f6:	466b      	mov	r3, sp
 8f8:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30 || SAMR34 || SAMR35 || (WLR089)
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
 8fa:	2306      	movs	r3, #6
 8fc:	466a      	mov	r2, sp
 8fe:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
 900:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
 902:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
 904:	4669      	mov	r1, sp
 906:	2000      	movs	r0, #0
 908:	4b0a      	ldr	r3, [pc, #40]	; (934 <system_clock_init+0x90>)
 90a:	4798      	blx	r3
 90c:	2000      	movs	r0, #0
 90e:	4b0a      	ldr	r3, [pc, #40]	; (938 <system_clock_init+0x94>)
 910:	4798      	blx	r3
#endif
}
 912:	b005      	add	sp, #20
 914:	bd30      	pop	{r4, r5, pc}
 916:	46c0      	nop			; (mov r8, r8)
 918:	40000800 	.word	0x40000800
 91c:	41004000 	.word	0x41004000
 920:	00000ae9 	.word	0x00000ae9
 924:	000007c1 	.word	0x000007c1
 928:	000007fd 	.word	0x000007fd
 92c:	0000093d 	.word	0x0000093d
 930:	40000400 	.word	0x40000400
 934:	00000961 	.word	0x00000961
 938:	00000a19 	.word	0x00000a19

0000093c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
 93c:	4a06      	ldr	r2, [pc, #24]	; (958 <system_gclk_init+0x1c>)
 93e:	6993      	ldr	r3, [r2, #24]
 940:	2108      	movs	r1, #8
 942:	430b      	orrs	r3, r1
 944:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
 946:	2201      	movs	r2, #1
 948:	4b04      	ldr	r3, [pc, #16]	; (95c <system_gclk_init+0x20>)
 94a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
 94c:	0019      	movs	r1, r3
 94e:	780b      	ldrb	r3, [r1, #0]
 950:	4213      	tst	r3, r2
 952:	d1fc      	bne.n	94e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
 954:	4770      	bx	lr
 956:	46c0      	nop			; (mov r8, r8)
 958:	40000400 	.word	0x40000400
 95c:	40000c00 	.word	0x40000c00

00000960 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
 960:	b570      	push	{r4, r5, r6, lr}
 962:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
 964:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
 966:	780d      	ldrb	r5, [r1, #0]
 968:	022d      	lsls	r5, r5, #8
 96a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
 96c:	784b      	ldrb	r3, [r1, #1]
 96e:	2b00      	cmp	r3, #0
 970:	d002      	beq.n	978 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
 972:	2380      	movs	r3, #128	; 0x80
 974:	02db      	lsls	r3, r3, #11
 976:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
 978:	7a4b      	ldrb	r3, [r1, #9]
 97a:	2b00      	cmp	r3, #0
 97c:	d002      	beq.n	984 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
 97e:	2380      	movs	r3, #128	; 0x80
 980:	031b      	lsls	r3, r3, #12
 982:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
 984:	6848      	ldr	r0, [r1, #4]
 986:	2801      	cmp	r0, #1
 988:	d910      	bls.n	9ac <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
 98a:	1e43      	subs	r3, r0, #1
 98c:	4218      	tst	r0, r3
 98e:	d134      	bne.n	9fa <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
 990:	2802      	cmp	r0, #2
 992:	d930      	bls.n	9f6 <system_gclk_gen_set_config+0x96>
 994:	2302      	movs	r3, #2
 996:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
 998:	3201      	adds	r2, #1
						mask <<= 1) {
 99a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
 99c:	4298      	cmp	r0, r3
 99e:	d8fb      	bhi.n	998 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
 9a0:	0212      	lsls	r2, r2, #8
 9a2:	4332      	orrs	r2, r6
 9a4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
 9a6:	2380      	movs	r3, #128	; 0x80
 9a8:	035b      	lsls	r3, r3, #13
 9aa:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
 9ac:	7a0b      	ldrb	r3, [r1, #8]
 9ae:	2b00      	cmp	r3, #0
 9b0:	d002      	beq.n	9b8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
 9b2:	2380      	movs	r3, #128	; 0x80
 9b4:	039b      	lsls	r3, r3, #14
 9b6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 9b8:	4a13      	ldr	r2, [pc, #76]	; (a08 <system_gclk_gen_set_config+0xa8>)
 9ba:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
 9bc:	b25b      	sxtb	r3, r3
 9be:	2b00      	cmp	r3, #0
 9c0:	dbfb      	blt.n	9ba <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
 9c2:	4b12      	ldr	r3, [pc, #72]	; (a0c <system_gclk_gen_set_config+0xac>)
 9c4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
 9c6:	4b12      	ldr	r3, [pc, #72]	; (a10 <system_gclk_gen_set_config+0xb0>)
 9c8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 9ca:	4a0f      	ldr	r2, [pc, #60]	; (a08 <system_gclk_gen_set_config+0xa8>)
 9cc:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
 9ce:	b25b      	sxtb	r3, r3
 9d0:	2b00      	cmp	r3, #0
 9d2:	dbfb      	blt.n	9cc <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
 9d4:	4b0c      	ldr	r3, [pc, #48]	; (a08 <system_gclk_gen_set_config+0xa8>)
 9d6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 9d8:	001a      	movs	r2, r3
 9da:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
 9dc:	b25b      	sxtb	r3, r3
 9de:	2b00      	cmp	r3, #0
 9e0:	dbfb      	blt.n	9da <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
 9e2:	4a09      	ldr	r2, [pc, #36]	; (a08 <system_gclk_gen_set_config+0xa8>)
 9e4:	6853      	ldr	r3, [r2, #4]
 9e6:	2180      	movs	r1, #128	; 0x80
 9e8:	0249      	lsls	r1, r1, #9
 9ea:	400b      	ands	r3, r1
 9ec:	431d      	orrs	r5, r3
 9ee:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
 9f0:	4b08      	ldr	r3, [pc, #32]	; (a14 <system_gclk_gen_set_config+0xb4>)
 9f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 9f4:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
 9f6:	2200      	movs	r2, #0
 9f8:	e7d2      	b.n	9a0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
 9fa:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
 9fc:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
 9fe:	2380      	movs	r3, #128	; 0x80
 a00:	029b      	lsls	r3, r3, #10
 a02:	431d      	orrs	r5, r3
 a04:	e7d2      	b.n	9ac <system_gclk_gen_set_config+0x4c>
 a06:	46c0      	nop			; (mov r8, r8)
 a08:	40000c00 	.word	0x40000c00
 a0c:	000006f5 	.word	0x000006f5
 a10:	40000c08 	.word	0x40000c08
 a14:	00000735 	.word	0x00000735

00000a18 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
 a18:	b510      	push	{r4, lr}
 a1a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 a1c:	4a0b      	ldr	r2, [pc, #44]	; (a4c <system_gclk_gen_enable+0x34>)
 a1e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
 a20:	b25b      	sxtb	r3, r3
 a22:	2b00      	cmp	r3, #0
 a24:	dbfb      	blt.n	a1e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
 a26:	4b0a      	ldr	r3, [pc, #40]	; (a50 <system_gclk_gen_enable+0x38>)
 a28:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
 a2a:	4b0a      	ldr	r3, [pc, #40]	; (a54 <system_gclk_gen_enable+0x3c>)
 a2c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 a2e:	4a07      	ldr	r2, [pc, #28]	; (a4c <system_gclk_gen_enable+0x34>)
 a30:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
 a32:	b25b      	sxtb	r3, r3
 a34:	2b00      	cmp	r3, #0
 a36:	dbfb      	blt.n	a30 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
 a38:	4a04      	ldr	r2, [pc, #16]	; (a4c <system_gclk_gen_enable+0x34>)
 a3a:	6851      	ldr	r1, [r2, #4]
 a3c:	2380      	movs	r3, #128	; 0x80
 a3e:	025b      	lsls	r3, r3, #9
 a40:	430b      	orrs	r3, r1
 a42:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
 a44:	4b04      	ldr	r3, [pc, #16]	; (a58 <system_gclk_gen_enable+0x40>)
 a46:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 a48:	bd10      	pop	{r4, pc}
 a4a:	46c0      	nop			; (mov r8, r8)
 a4c:	40000c00 	.word	0x40000c00
 a50:	000006f5 	.word	0x000006f5
 a54:	40000c04 	.word	0x40000c04
 a58:	00000735 	.word	0x00000735

00000a5c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
 a5c:	b510      	push	{r4, lr}
 a5e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
 a60:	4b06      	ldr	r3, [pc, #24]	; (a7c <system_gclk_chan_enable+0x20>)
 a62:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
 a64:	4b06      	ldr	r3, [pc, #24]	; (a80 <system_gclk_chan_enable+0x24>)
 a66:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
 a68:	4a06      	ldr	r2, [pc, #24]	; (a84 <system_gclk_chan_enable+0x28>)
 a6a:	8853      	ldrh	r3, [r2, #2]
 a6c:	2180      	movs	r1, #128	; 0x80
 a6e:	01c9      	lsls	r1, r1, #7
 a70:	430b      	orrs	r3, r1
 a72:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
 a74:	4b04      	ldr	r3, [pc, #16]	; (a88 <system_gclk_chan_enable+0x2c>)
 a76:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 a78:	bd10      	pop	{r4, pc}
 a7a:	46c0      	nop			; (mov r8, r8)
 a7c:	000006f5 	.word	0x000006f5
 a80:	40000c02 	.word	0x40000c02
 a84:	40000c00 	.word	0x40000c00
 a88:	00000735 	.word	0x00000735

00000a8c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
 a8c:	b510      	push	{r4, lr}
 a8e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
 a90:	4b0f      	ldr	r3, [pc, #60]	; (ad0 <system_gclk_chan_disable+0x44>)
 a92:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
 a94:	4b0f      	ldr	r3, [pc, #60]	; (ad4 <system_gclk_chan_disable+0x48>)
 a96:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
 a98:	4a0f      	ldr	r2, [pc, #60]	; (ad8 <system_gclk_chan_disable+0x4c>)
 a9a:	8853      	ldrh	r3, [r2, #2]
 a9c:	051b      	lsls	r3, r3, #20
 a9e:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
 aa0:	8853      	ldrh	r3, [r2, #2]
 aa2:	490e      	ldr	r1, [pc, #56]	; (adc <system_gclk_chan_disable+0x50>)
 aa4:	400b      	ands	r3, r1
 aa6:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
 aa8:	8853      	ldrh	r3, [r2, #2]
 aaa:	490d      	ldr	r1, [pc, #52]	; (ae0 <system_gclk_chan_disable+0x54>)
 aac:	400b      	ands	r3, r1
 aae:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
 ab0:	0011      	movs	r1, r2
 ab2:	2280      	movs	r2, #128	; 0x80
 ab4:	01d2      	lsls	r2, r2, #7
 ab6:	884b      	ldrh	r3, [r1, #2]
 ab8:	4213      	tst	r3, r2
 aba:	d1fc      	bne.n	ab6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
 abc:	4906      	ldr	r1, [pc, #24]	; (ad8 <system_gclk_chan_disable+0x4c>)
 abe:	884a      	ldrh	r2, [r1, #2]
 ac0:	0203      	lsls	r3, r0, #8
 ac2:	4806      	ldr	r0, [pc, #24]	; (adc <system_gclk_chan_disable+0x50>)
 ac4:	4002      	ands	r2, r0
 ac6:	4313      	orrs	r3, r2
 ac8:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
 aca:	4b06      	ldr	r3, [pc, #24]	; (ae4 <system_gclk_chan_disable+0x58>)
 acc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 ace:	bd10      	pop	{r4, pc}
 ad0:	000006f5 	.word	0x000006f5
 ad4:	40000c02 	.word	0x40000c02
 ad8:	40000c00 	.word	0x40000c00
 adc:	fffff0ff 	.word	0xfffff0ff
 ae0:	ffffbfff 	.word	0xffffbfff
 ae4:	00000735 	.word	0x00000735

00000ae8 <system_gclk_chan_set_config>:
{
 ae8:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
 aea:	780c      	ldrb	r4, [r1, #0]
 aec:	0224      	lsls	r4, r4, #8
 aee:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
 af0:	4b02      	ldr	r3, [pc, #8]	; (afc <system_gclk_chan_set_config+0x14>)
 af2:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
 af4:	b2a4      	uxth	r4, r4
 af6:	4b02      	ldr	r3, [pc, #8]	; (b00 <system_gclk_chan_set_config+0x18>)
 af8:	805c      	strh	r4, [r3, #2]
}
 afa:	bd10      	pop	{r4, pc}
 afc:	00000a8d 	.word	0x00000a8d
 b00:	40000c00 	.word	0x40000c00

00000b04 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
 b04:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
 b06:	78d3      	ldrb	r3, [r2, #3]
 b08:	2b00      	cmp	r3, #0
 b0a:	d135      	bne.n	b78 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
 b0c:	7813      	ldrb	r3, [r2, #0]
 b0e:	2b80      	cmp	r3, #128	; 0x80
 b10:	d029      	beq.n	b66 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
 b12:	061b      	lsls	r3, r3, #24
 b14:	2480      	movs	r4, #128	; 0x80
 b16:	0264      	lsls	r4, r4, #9
 b18:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
 b1a:	7854      	ldrb	r4, [r2, #1]
 b1c:	2502      	movs	r5, #2
 b1e:	43ac      	bics	r4, r5
 b20:	d106      	bne.n	b30 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
 b22:	7894      	ldrb	r4, [r2, #2]
 b24:	2c00      	cmp	r4, #0
 b26:	d120      	bne.n	b6a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
 b28:	2480      	movs	r4, #128	; 0x80
 b2a:	02a4      	lsls	r4, r4, #10
 b2c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
 b2e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
 b30:	7854      	ldrb	r4, [r2, #1]
 b32:	3c01      	subs	r4, #1
 b34:	2c01      	cmp	r4, #1
 b36:	d91c      	bls.n	b72 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
 b38:	040d      	lsls	r5, r1, #16
 b3a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
 b3c:	24a0      	movs	r4, #160	; 0xa0
 b3e:	05e4      	lsls	r4, r4, #23
 b40:	432c      	orrs	r4, r5
 b42:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 b44:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
 b46:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
 b48:	24d0      	movs	r4, #208	; 0xd0
 b4a:	0624      	lsls	r4, r4, #24
 b4c:	432c      	orrs	r4, r5
 b4e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 b50:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
 b52:	78d4      	ldrb	r4, [r2, #3]
 b54:	2c00      	cmp	r4, #0
 b56:	d122      	bne.n	b9e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
 b58:	035b      	lsls	r3, r3, #13
 b5a:	d51c      	bpl.n	b96 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
 b5c:	7893      	ldrb	r3, [r2, #2]
 b5e:	2b01      	cmp	r3, #1
 b60:	d01e      	beq.n	ba0 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
 b62:	6141      	str	r1, [r0, #20]
 b64:	e017      	b.n	b96 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
 b66:	2300      	movs	r3, #0
 b68:	e7d7      	b.n	b1a <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
 b6a:	24c0      	movs	r4, #192	; 0xc0
 b6c:	02e4      	lsls	r4, r4, #11
 b6e:	4323      	orrs	r3, r4
 b70:	e7dd      	b.n	b2e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
 b72:	4c0d      	ldr	r4, [pc, #52]	; (ba8 <_system_pinmux_config+0xa4>)
 b74:	4023      	ands	r3, r4
 b76:	e7df      	b.n	b38 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
 b78:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
 b7a:	040c      	lsls	r4, r1, #16
 b7c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
 b7e:	23a0      	movs	r3, #160	; 0xa0
 b80:	05db      	lsls	r3, r3, #23
 b82:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 b84:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
 b86:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
 b88:	23d0      	movs	r3, #208	; 0xd0
 b8a:	061b      	lsls	r3, r3, #24
 b8c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 b8e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
 b90:	78d3      	ldrb	r3, [r2, #3]
 b92:	2b00      	cmp	r3, #0
 b94:	d103      	bne.n	b9e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
 b96:	7853      	ldrb	r3, [r2, #1]
 b98:	3b01      	subs	r3, #1
 b9a:	2b01      	cmp	r3, #1
 b9c:	d902      	bls.n	ba4 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
 b9e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
 ba0:	6181      	str	r1, [r0, #24]
 ba2:	e7f8      	b.n	b96 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
 ba4:	6081      	str	r1, [r0, #8]
}
 ba6:	e7fa      	b.n	b9e <_system_pinmux_config+0x9a>
 ba8:	fffbffff 	.word	0xfffbffff

00000bac <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
 bac:	b510      	push	{r4, lr}
 bae:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
 bb0:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
 bb2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
 bb4:	2900      	cmp	r1, #0
 bb6:	d104      	bne.n	bc2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
 bb8:	0943      	lsrs	r3, r0, #5
 bba:	01db      	lsls	r3, r3, #7
 bbc:	4905      	ldr	r1, [pc, #20]	; (bd4 <system_pinmux_pin_set_config+0x28>)
 bbe:	468c      	mov	ip, r1
 bc0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
 bc2:	241f      	movs	r4, #31
 bc4:	4020      	ands	r0, r4
 bc6:	2101      	movs	r1, #1
 bc8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
 bca:	0018      	movs	r0, r3
 bcc:	4b02      	ldr	r3, [pc, #8]	; (bd8 <system_pinmux_pin_set_config+0x2c>)
 bce:	4798      	blx	r3
}
 bd0:	bd10      	pop	{r4, pc}
 bd2:	46c0      	nop			; (mov r8, r8)
 bd4:	41004400 	.word	0x41004400
 bd8:	00000b05 	.word	0x00000b05

00000bdc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
 bdc:	4770      	bx	lr
	...

00000be0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
 be0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
 be2:	4b05      	ldr	r3, [pc, #20]	; (bf8 <system_init+0x18>)
 be4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
 be6:	4b05      	ldr	r3, [pc, #20]	; (bfc <system_init+0x1c>)
 be8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
 bea:	4b05      	ldr	r3, [pc, #20]	; (c00 <system_init+0x20>)
 bec:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
 bee:	4b05      	ldr	r3, [pc, #20]	; (c04 <system_init+0x24>)
 bf0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
 bf2:	4b05      	ldr	r3, [pc, #20]	; (c08 <system_init+0x28>)
 bf4:	4798      	blx	r3
}
 bf6:	bd10      	pop	{r4, pc}
 bf8:	000008a5 	.word	0x000008a5
 bfc:	00000765 	.word	0x00000765
 c00:	00000bdd 	.word	0x00000bdd
 c04:	00000bdd 	.word	0x00000bdd
 c08:	00000bdd 	.word	0x00000bdd

00000c0c <init_irq_pin>:
	i2c_slave_enable(&i2c_slave_instance);
}

//configuration de la broche utilisée pour générer des interruptions
void init_irq_pin(void)
{
 c0c:	b500      	push	{lr}
 c0e:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
 c10:	a901      	add	r1, sp, #4
 c12:	2301      	movs	r3, #1
 c14:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
 c16:	2200      	movs	r2, #0
 c18:	708a      	strb	r2, [r1, #2]
	struct port_config config_port;
	port_get_config_defaults(&config_port);
	config_port.direction = PORT_PIN_DIR_OUTPUT;
 c1a:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
 c1c:	2007      	movs	r0, #7
 c1e:	4b03      	ldr	r3, [pc, #12]	; (c2c <init_irq_pin+0x20>)
 c20:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
 c22:	2280      	movs	r2, #128	; 0x80
 c24:	4b02      	ldr	r3, [pc, #8]	; (c30 <init_irq_pin+0x24>)
 c26:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
}
 c28:	b003      	add	sp, #12
 c2a:	bd00      	pop	{pc}
 c2c:	0000079d 	.word	0x0000079d
 c30:	41004400 	.word	0x41004400

00000c34 <send_interrupt>:

//envoie d'une interrutpion
void send_interrupt(void)
{
 c34:	b570      	push	{r4, r5, r6, lr}
		port_base->OUTSET.reg = pin_mask;
 c36:	4c04      	ldr	r4, [pc, #16]	; (c48 <send_interrupt+0x14>)
 c38:	2580      	movs	r5, #128	; 0x80
 c3a:	61a5      	str	r5, [r4, #24]
	return (port_base->OUT.reg & pin_mask);
 c3c:	6923      	ldr	r3, [r4, #16]
	int test = port_pin_get_output_level(ITR_PIN_MASTER);
	if(test)
	{
		//port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
	}
	delay_us(50);
 c3e:	2032      	movs	r0, #50	; 0x32
 c40:	4b02      	ldr	r3, [pc, #8]	; (c4c <send_interrupt+0x18>)
 c42:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
 c44:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(ITR_PIN_MASTER,false);
}
 c46:	bd70      	pop	{r4, r5, r6, pc}
 c48:	41004400 	.word	0x41004400
 c4c:	000001fd 	.word	0x000001fd

00000c50 <main>:

int probleme = 0;

int main (void)
{
 c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 c52:	b08d      	sub	sp, #52	; 0x34
	system_init();
 c54:	4b2e      	ldr	r3, [pc, #184]	; (d10 <main+0xc0>)
 c56:	4798      	blx	r3
	config->input_pull = PORT_PIN_PULL_UP;
 c58:	2301      	movs	r3, #1
 c5a:	466a      	mov	r2, sp
 c5c:	7053      	strb	r3, [r2, #1]
	config->powersave  = false;
 c5e:	2400      	movs	r4, #0
 c60:	7094      	strb	r4, [r2, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
 c62:	7013      	strb	r3, [r2, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
 c64:	4669      	mov	r1, sp
 c66:	2013      	movs	r0, #19
 c68:	4b2a      	ldr	r3, [pc, #168]	; (d14 <main+0xc4>)
 c6a:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
 c6c:	2280      	movs	r2, #128	; 0x80
 c6e:	0312      	lsls	r2, r2, #12
 c70:	4b29      	ldr	r3, [pc, #164]	; (d18 <main+0xc8>)
 c72:	619a      	str	r2, [r3, #24]
static inline void i2c_slave_get_config_defaults(
		struct i2c_slave_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->enable_scl_low_timeout = false;
 c74:	466b      	mov	r3, sp
 c76:	701c      	strb	r4, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
 c78:	2380      	movs	r3, #128	; 0x80
 c7a:	039b      	lsls	r3, r3, #14
 c7c:	9301      	str	r3, [sp, #4]
	config->buffer_timeout = 65535;
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
 c7e:	2300      	movs	r3, #0
 c80:	466a      	mov	r2, sp
 c82:	8154      	strh	r4, [r2, #10]
	config->address = 0;
	config->address_mask = 0;
 c84:	81d4      	strh	r4, [r2, #14]
#ifdef FEATURE_I2C_10_BIT_ADDRESS
	config->ten_bit_address = false;
 c86:	7413      	strb	r3, [r2, #16]
#endif
	config->enable_general_call_address = false;
 c88:	7453      	strb	r3, [r2, #17]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
 c8a:	9405      	str	r4, [sp, #20]
#endif
#if I2C_SLAVE_CALLBACK_MODE == true
	config->enable_nack_on_address = false;
#endif
	config->generator_source = GCLK_GENERATOR_0;
 c8c:	7613      	strb	r3, [r2, #24]
	config->run_in_standby = false;
 c8e:	7653      	strb	r3, [r2, #25]
	config->pinmux_pad0 = PINMUX_DEFAULT;
	config->pinmux_pad1 = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
 c90:	2224      	movs	r2, #36	; 0x24
 c92:	4669      	mov	r1, sp
 c94:	548b      	strb	r3, [r1, r2]
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
 c96:	3201      	adds	r2, #1
 c98:	548b      	strb	r3, [r1, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
 c9a:	3201      	adds	r2, #1
 c9c:	548b      	strb	r3, [r1, r2]
	config_i2c_slave.address = SLAVE_ADDRESS;
 c9e:	2312      	movs	r3, #18
 ca0:	466a      	mov	r2, sp
 ca2:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
 ca4:	4b1d      	ldr	r3, [pc, #116]	; (d1c <main+0xcc>)
 ca6:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
 ca8:	4b1d      	ldr	r3, [pc, #116]	; (d20 <main+0xd0>)
 caa:	9308      	str	r3, [sp, #32]
	config_i2c_slave.buffer_timeout = 1000;
 cac:	23fa      	movs	r3, #250	; 0xfa
 cae:	009b      	lsls	r3, r3, #2
 cb0:	810b      	strh	r3, [r1, #8]
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
 cb2:	4c1c      	ldr	r4, [pc, #112]	; (d24 <main+0xd4>)
 cb4:	491c      	ldr	r1, [pc, #112]	; (d28 <main+0xd8>)
 cb6:	0020      	movs	r0, r4
 cb8:	4b1c      	ldr	r3, [pc, #112]	; (d2c <main+0xdc>)
 cba:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
 cbc:	6823      	ldr	r3, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
 cbe:	2203      	movs	r2, #3
 cc0:	69d9      	ldr	r1, [r3, #28]
	while (i2c_slave_is_syncing(module)) {
 cc2:	420a      	tst	r2, r1
 cc4:	d1fc      	bne.n	cc0 <main+0x70>

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);

	/* Enable module */
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
 cc6:	681a      	ldr	r2, [r3, #0]
 cc8:	2102      	movs	r1, #2
 cca:	430a      	orrs	r2, r1
 ccc:	601a      	str	r2, [r3, #0]
	config_led();
	configure_i2c_slave();
	init_irq_pin();
 cce:	4b18      	ldr	r3, [pc, #96]	; (d30 <main+0xe0>)
 cd0:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
 cd2:	2201      	movs	r2, #1
 cd4:	4b17      	ldr	r3, [pc, #92]	; (d34 <main+0xe4>)
 cd6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 cd8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 cdc:	b662      	cpsie	i
	system_interrupt_enable_global();
	enum i2c_slave_direction dir;
	
	struct i2c_slave_packet packet = {
 cde:	aa0a      	add	r2, sp, #40	; 0x28
 ce0:	4b15      	ldr	r3, [pc, #84]	; (d38 <main+0xe8>)
 ce2:	cb03      	ldmia	r3!, {r0, r1}
 ce4:	c203      	stmia	r2!, {r0, r1}
		.data = write_buffer,
	};
	
	while (1)
	{
		dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
 ce6:	4d0f      	ldr	r5, [pc, #60]	; (d24 <main+0xd4>)
 ce8:	4e14      	ldr	r6, [pc, #80]	; (d3c <main+0xec>)
		
		if (dir == I2C_SLAVE_DIRECTION_READ)
		{
			packet.data = read_buffer;
 cea:	4f15      	ldr	r7, [pc, #84]	; (d40 <main+0xf0>)
 cec:	e006      	b.n	cfc <main+0xac>
		else if (dir == I2C_SLAVE_DIRECTION_WRITE)
		{
			packet.data = write_buffer;
			i2c_slave_write_packet_wait(&i2c_slave_instance, &packet);
		}*/
		probleme = 1;
 cee:	4c15      	ldr	r4, [pc, #84]	; (d44 <main+0xf4>)
 cf0:	2301      	movs	r3, #1
 cf2:	6023      	str	r3, [r4, #0]
		if(probleme)
		{
			send_interrupt();
 cf4:	4b14      	ldr	r3, [pc, #80]	; (d48 <main+0xf8>)
 cf6:	4798      	blx	r3
		}
		probleme = 0;
 cf8:	2300      	movs	r3, #0
 cfa:	6023      	str	r3, [r4, #0]
		dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
 cfc:	0028      	movs	r0, r5
 cfe:	47b0      	blx	r6
		if (dir == I2C_SLAVE_DIRECTION_READ)
 d00:	2800      	cmp	r0, #0
 d02:	d1f4      	bne.n	cee <main+0x9e>
			packet.data = read_buffer;
 d04:	970b      	str	r7, [sp, #44]	; 0x2c
			i2c_slave_read_packet_wait(&i2c_slave_instance, &packet);
 d06:	a90a      	add	r1, sp, #40	; 0x28
 d08:	4806      	ldr	r0, [pc, #24]	; (d24 <main+0xd4>)
 d0a:	4b10      	ldr	r3, [pc, #64]	; (d4c <main+0xfc>)
 d0c:	4798      	blx	r3
 d0e:	e7ee      	b.n	cee <main+0x9e>
 d10:	00000be1 	.word	0x00000be1
 d14:	0000079d 	.word	0x0000079d
 d18:	41004400 	.word	0x41004400
 d1c:	00100002 	.word	0x00100002
 d20:	00110002 	.word	0x00110002
 d24:	20000064 	.word	0x20000064
 d28:	42000c00 	.word	0x42000c00
 d2c:	0000026d 	.word	0x0000026d
 d30:	00000c0d 	.word	0x00000c0d
 d34:	20000004 	.word	0x20000004
 d38:	00000dd4 	.word	0x00000dd4
 d3c:	000004d5 	.word	0x000004d5
 d40:	20000058 	.word	0x20000058
 d44:	20000054 	.word	0x20000054
 d48:	00000c35 	.word	0x00000c35
 d4c:	000003bd 	.word	0x000003bd

00000d50 <__libc_init_array>:
 d50:	b570      	push	{r4, r5, r6, lr}
 d52:	2600      	movs	r6, #0
 d54:	4d0c      	ldr	r5, [pc, #48]	; (d88 <__libc_init_array+0x38>)
 d56:	4c0d      	ldr	r4, [pc, #52]	; (d8c <__libc_init_array+0x3c>)
 d58:	1b64      	subs	r4, r4, r5
 d5a:	10a4      	asrs	r4, r4, #2
 d5c:	42a6      	cmp	r6, r4
 d5e:	d109      	bne.n	d74 <__libc_init_array+0x24>
 d60:	2600      	movs	r6, #0
 d62:	f000 f83b 	bl	ddc <_init>
 d66:	4d0a      	ldr	r5, [pc, #40]	; (d90 <__libc_init_array+0x40>)
 d68:	4c0a      	ldr	r4, [pc, #40]	; (d94 <__libc_init_array+0x44>)
 d6a:	1b64      	subs	r4, r4, r5
 d6c:	10a4      	asrs	r4, r4, #2
 d6e:	42a6      	cmp	r6, r4
 d70:	d105      	bne.n	d7e <__libc_init_array+0x2e>
 d72:	bd70      	pop	{r4, r5, r6, pc}
 d74:	00b3      	lsls	r3, r6, #2
 d76:	58eb      	ldr	r3, [r5, r3]
 d78:	4798      	blx	r3
 d7a:	3601      	adds	r6, #1
 d7c:	e7ee      	b.n	d5c <__libc_init_array+0xc>
 d7e:	00b3      	lsls	r3, r6, #2
 d80:	58eb      	ldr	r3, [r5, r3]
 d82:	4798      	blx	r3
 d84:	3601      	adds	r6, #1
 d86:	e7f2      	b.n	d6e <__libc_init_array+0x1e>
 d88:	00000de8 	.word	0x00000de8
 d8c:	00000de8 	.word	0x00000de8
 d90:	00000de8 	.word	0x00000de8
 d94:	00000dec 	.word	0x00000dec
 d98:	42000800 	.word	0x42000800
 d9c:	42000c00 	.word	0x42000c00
 da0:	42001000 	.word	0x42001000
 da4:	42001400 	.word	0x42001400
 da8:	42001800 	.word	0x42001800
 dac:	42001c00 	.word	0x42001c00
 db0:	00000828 	.word	0x00000828
 db4:	00000808 	.word	0x00000808
 db8:	00000808 	.word	0x00000808
 dbc:	00000894 	.word	0x00000894
 dc0:	0000081a 	.word	0x0000081a
 dc4:	00000836 	.word	0x00000836
 dc8:	0000080c 	.word	0x0000080c
 dcc:	00000844 	.word	0x00000844
 dd0:	00000884 	.word	0x00000884
 dd4:	0000000a 	.word	0x0000000a
 dd8:	20000008 	.word	0x20000008

00000ddc <_init>:
 ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 dde:	46c0      	nop			; (mov r8, r8)
 de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 de2:	bc08      	pop	{r3}
 de4:	469e      	mov	lr, r3
 de6:	4770      	bx	lr

00000de8 <__init_array_start>:
 de8:	000000dd 	.word	0x000000dd

00000dec <_fini>:
 dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 dee:	46c0      	nop			; (mov r8, r8)
 df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 df2:	bc08      	pop	{r3}
 df4:	469e      	mov	lr, r3
 df6:	4770      	bx	lr

00000df8 <__fini_array_start>:
 df8:	000000b5 	.word	0x000000b5
