
*** Running vivado
    with args -log pila.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pila.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pila.tcl -notrace
Command: link_design -top pila -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.883 ; gain = 0.000 ; free physical = 1011 ; free virtual = 5083
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.883 ; gain = 0.000 ; free physical = 941 ; free virtual = 5013
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2292.883 ; gain = 0.066 ; free physical = 940 ; free virtual = 5012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sp[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sp[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sp[2] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 3 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2300.820 ; gain = 7.938 ; free physical = 931 ; free virtual = 5004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d5824b26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2448.633 ; gain = 147.812 ; free physical = 527 ; free virtual = 4622

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d5824b26

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d5824b26

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e919c42

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e919c42

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e919c42

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17e919c42

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452
Ending Logic Optimization Task | Checksum: 129d99d34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4452

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 129d99d34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4451

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 129d99d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4451

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4451
Ending Netlist Obfuscation Task | Checksum: 129d99d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.602 ; gain = 0.000 ; free physical = 356 ; free virtual = 4451
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.602 ; gain = 326.719 ; free physical = 356 ; free virtual = 4451
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documentos/p9/p9.runs/impl_1/pila_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pila_drc_opted.rpt -pb pila_drc_opted.pb -rpx pila_drc_opted.rpx
Command: report_drc -file pila_drc_opted.rpt -pb pila_drc_opted.pb -rpx pila_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-168] The results of DRC are in file /home/brandon/Documentos/p9/p9.runs/impl_1/pila_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sp[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sp[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sp[2] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 290 ; free virtual = 4388
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6a1a902a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 290 ; free virtual = 4388
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 290 ; free virtual = 4388

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a956e5b3

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 309 ; free virtual = 4410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cc07e3cb

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 308 ; free virtual = 4410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cc07e3cb

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 308 ; free virtual = 4410
Phase 1 Placer Initialization | Checksum: cc07e3cb

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 307 ; free virtual = 4408

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cc07e3cb

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 306 ; free virtual = 4408

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cc07e3cb

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:01 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 306 ; free virtual = 4408

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: ca77a495

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 297 ; free virtual = 4400
Phase 2 Global Placement | Checksum: ca77a495

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 297 ; free virtual = 4400

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ca77a495

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 297 ; free virtual = 4400

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f82a53c1

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 4399

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d7405e4d

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 4399

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d7405e4d

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 4399

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 86ae58bd

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 293 ; free virtual = 4396

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 293 ; free virtual = 4396

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 293 ; free virtual = 4396
Phase 3 Detail Placement | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 293 ; free virtual = 4396

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 293 ; free virtual = 4396

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398
Phase 4.3 Placer Reporting | Checksum: 86ae58bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 927ef5f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398
Ending Placer Task | Checksum: 6d17fe91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 303 ; free virtual = 4407
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documentos/p9/p9.runs/impl_1/pila_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pila_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 294 ; free virtual = 4398
INFO: [runtcl-4] Executing : report_utilization -file pila_utilization_placed.rpt -pb pila_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pila_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2662.391 ; gain = 0.000 ; free physical = 301 ; free virtual = 4404
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2668.328 ; gain = 0.000 ; free physical = 269 ; free virtual = 4374
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documentos/p9/p9.runs/impl_1/pila_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 2fd6e67 ConstDB: 0 ShapeSum: 6a1a902a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cdd315e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2798.938 ; gain = 124.672 ; free physical = 128 ; free virtual = 4232
Post Restoration Checksum: NetGraph: bafe44be NumContArr: 12d4d129 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cdd315e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2801.938 ; gain = 127.672 ; free physical = 123 ; free virtual = 4228

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cdd315e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2801.938 ; gain = 127.672 ; free physical = 123 ; free virtual = 4228
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d9fed8dd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2815.238 ; gain = 140.973 ; free physical = 115 ; free virtual = 4220

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 132
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 132
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d9fed8dd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 113 ; free virtual = 4218
Phase 3 Initial Routing | Checksum: 6c76c37c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4222

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4221
Phase 4 Rip-up And Reroute | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4221

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4221

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4221
Phase 6 Post Hold Fix | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4221

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0264177 %
  Global Horizontal Routing Utilization  = 0.0204604 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 116 ; free virtual = 4221

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12efdf784

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 114 ; free virtual = 4219

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1663d68fe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2822.113 ; gain = 147.848 ; free physical = 115 ; free virtual = 4221
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2834.020 ; gain = 159.754 ; free physical = 121 ; free virtual = 4227

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2834.020 ; gain = 165.691 ; free physical = 121 ; free virtual = 4227
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.020 ; gain = 0.000 ; free physical = 121 ; free virtual = 4228
INFO: [Common 17-1381] The checkpoint '/home/brandon/Documentos/p9/p9.runs/impl_1/pila_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pila_drc_routed.rpt -pb pila_drc_routed.pb -rpx pila_drc_routed.rpx
Command: report_drc -file pila_drc_routed.rpt -pb pila_drc_routed.pb -rpx pila_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/brandon/Documentos/p9/p9.runs/impl_1/pila_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pila_methodology_drc_routed.rpt -pb pila_methodology_drc_routed.pb -rpx pila_methodology_drc_routed.rpx
Command: report_methodology -file pila_methodology_drc_routed.rpt -pb pila_methodology_drc_routed.pb -rpx pila_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/brandon/Documentos/p9/p9.runs/impl_1/pila_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pila_power_routed.rpt -pb pila_power_summary_routed.pb -rpx pila_power_routed.rpx
Command: report_power -file pila_power_routed.rpt -pb pila_power_summary_routed.pb -rpx pila_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pila_route_status.rpt -pb pila_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pila_timing_summary_routed.rpt -pb pila_timing_summary_routed.pb -rpx pila_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pila_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pila_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pila_bus_skew_routed.rpt -pb pila_bus_skew_routed.pb -rpx pila_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Sun Nov 21 23:05:38 2021...
