Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne03.ecn.purdue.edu, pid 6183
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006f6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000689710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000691710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00069a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006a3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006ac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0006be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000648710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000650710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00065a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000662710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00066c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000675710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00067d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000607710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00060f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000619710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000621710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00062c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000634710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00063e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005c7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005d0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005e2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005f4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000586710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00058f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000598710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005a1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005ab710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005b4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0005bd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000545710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000550710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000558710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000561710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00056b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000574710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00057d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000506710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00050f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000518710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000520710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00052a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000533710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00053d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004c6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004cf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004d8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004e1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004ea710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004f2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa0004fc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000504710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa00048d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa000496710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00049f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00049fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004aa8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004b2358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004b2da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004bb828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004c42b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004c4cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00044d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000455208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000455c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00045e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000467160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000467ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000470630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00047a0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00047ab00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000483588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000483fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00040ca58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004144e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000414f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00041d9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000426438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000426e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00042f908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000438390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000438dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000442860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003cb2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003cbd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003d47b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003dd240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003ddc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003e6710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003ef198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003efbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003f7668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0004010f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000401b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00038a5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000394048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000394a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00039d518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00039df60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003a59e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003ae470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003aeeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003b7940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003c03c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003c0e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000349898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000351320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000351d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00035b7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000364278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000364cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00036c748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0014220f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa001422ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00037c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa0003060b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa000306b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa00030e588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa00030eeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000316128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000316358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000316588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0003167b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0003169e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000316c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000316e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0003230b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa0003232e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000323518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000323748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000323978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000323ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa000323dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa00032e048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa0002d5f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa0002de588>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41182358985500 because a thread reached the max instruction count
