$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 ) clk $end
   $var wire 1 * C $end
   $var wire 1 + S $end
   $var wire 1 , V $end
   $var wire 1 # LEDS $end
   $var wire 1 $ LEDC $end
   $var wire 1 % M $end
   $scope module dut $end
    $var wire 1 ) clk $end
    $var wire 1 * C $end
    $var wire 1 + S $end
    $var wire 1 , V $end
    $var wire 1 # LEDS $end
    $var wire 1 $ LEDC $end
    $var wire 1 % M $end
    $var wire 2 & STATE [1:0] $end
    $var wire 2 - NEXT_D [1:0] $end
    $scope module dff2 $end
     $var wire 32 . bits [31:0] $end
     $var wire 1 ) clk $end
     $var wire 2 - D [1:0] $end
     $var wire 2 & Q [1:0] $end
    $upscope $end
    $scope module n $end
     $var wire 2 & STATE [1:0] $end
     $var wire 1 * C $end
     $var wire 1 + S $end
     $var wire 1 , V $end
     $var wire 2 - NEXT [1:0] $end
     $var wire 1 ' Q1 $end
     $var wire 1 ( Q0 $end
    $upscope $end
    $scope module o $end
     $var wire 2 & STATE [1:0] $end
     $var wire 1 # LEDS $end
     $var wire 1 $ LEDC $end
     $var wire 1 % M $end
     $var wire 1 ' C $end
     $var wire 1 ( S $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b00 &
0'
0(
0)
1*
0+
0,
b10 -
b00000000000000000000000000000010 .
#1
0$
b10 &
1'
1)
#2
0)
1+
b11 -
#3
0#
1%
b11 &
1(
1)
#4
0)
#5
1)
#6
0)
#7
1)
#8
0)
#9
1)
#10
0)
#11
1)
#12
0)
1,
b00 -
#13
1#
1$
0%
b00 &
0'
0(
1)
b11 -
#14
0)
