{"vcs1":{"timestamp_begin":1747553556.215704358, "rt":9.49, "ut":9.60, "st":0.63}}
{"vcselab":{"timestamp_begin":1747553565.792918742, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747553566.229225087, "rt":0.44, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747553555.595470230}
{"VCS_COMP_START_TIME": 1747553555.595470230}
{"VCS_COMP_END_TIME": 1747553566.819988264}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486720}}
{"vcselab": {"peak_mem": 183884}}
