

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_VITIS_LOOP_167_3'
================================================================
* Date:           Sun Feb  5 16:59:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  12.608 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        ?|  0.180 us|         ?|    3|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_167_3  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1097|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       52|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       52|    1142|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U2818  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                              |                             |        0|   0|  0|   0|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln167_fu_147_p2     |         +|   0|  0|   16|           9|           1|
    |add_ln169_1_fu_213_p2   |         +|   0|  0|   12|           5|           5|
    |add_ln169_fu_165_p2     |         +|   0|  0|   21|          14|          14|
    |goodCount_1_fu_289_p2   |         +|   0|  0|   38|          31|          31|
    |f_fu_278_p2             |       and|   0|  0|    2|           1|           1|
    |icmp_ln167_fu_141_p2    |      icmp|   0|  0|   19|          31|          31|
    |icmp_ln169_1_fu_266_p2  |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln169_fu_260_p2    |      icmp|   0|  0|   11|          11|           2|
    |lshr_ln169_fu_231_p2    |      lshr|   0|  0|  950|         256|         256|
    |or_ln169_fu_272_p2      |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1097|         412|         345|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    9|         18|
    |goodCount_fu_72          |   9|          2|   31|         62|
    |i_210_fu_76              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   51|        102|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |goodCount_fu_72          |  31|   0|   31|          0|
    |i_210_fu_76              |   9|   0|    9|          0|
    |i_reg_319                |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_167_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_167_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_167_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_167_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_167_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_VITIS_LOOP_167_3|  return value|
|count                 |   in|   31|     ap_none|                                 count|        scalar|
|em_address0           |  out|   11|   ap_memory|                                    em|         array|
|em_ce0                |  out|    1|   ap_memory|                                    em|         array|
|em_q0                 |   in|  256|   ap_memory|                                    em|         array|
|mask_address0         |  out|    9|   ap_memory|                                  mask|         array|
|mask_ce0              |  out|    1|   ap_memory|                                  mask|         array|
|mask_we0              |  out|    1|   ap_memory|                                  mask|         array|
|mask_d0               |  out|    1|   ap_memory|                                  mask|         array|
|goodCount_out         |  out|   31|      ap_vld|                         goodCount_out|       pointer|
|goodCount_out_ap_vld  |  out|    1|      ap_vld|                         goodCount_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

