-- AND Gate VHDL Code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AND_Gate is
    Port ( A : in STD_LOGIC;  -- Input A
           B : in STD_LOGIC;  -- Input B
           Y : out STD_LOGIC  -- Output Y
         );
end AND_Gate;

architecture Behavioral of AND_Gate is
begin
    -- Process to model the AND gate behavior
    Y <= A and B;
end Behavioral;
