---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/targetregisterclass
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `TargetRegisterClass` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::TargetRegisterClass</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/TargetRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h"
  isLocal="true" />
</IncludesList>

## Public Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#abc4e9a74fe208e78ff5260dded00a286">const&#95;iterator</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a></>}
  name={<><a href="#ae39f39f7451b8556a479efc27ad2a149">begin</a> () const</>}>
begin/end - Return all of the registers in this class. <a href="#ae39f39f7451b8556a479efc27ad2a149">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60b6974966381f08079722f2258a0039">contains</a> (Register Reg) const</>}>
Return true if the specified register is included in this register class. <a href="#a60b6974966381f08079722f2258a0039">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aca0ccc3903ae5fedb32c51eb99d479ca">contains</a> (Register Reg1, Register Reg2) const</>}>
Return true if both registers are in this class. <a href="#aca0ccc3903ae5fedb32c51eb99d479ca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a54bad443892b02e3fc9ebd886e4e0110">iterator</a></>}
  name={<><a href="#a881bc79908403b2d42dc1c4377e5cbb6">end</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#ad81039a93caf12aa52e19c054223cd13">getCopyCost</a> () const</>}>
Return the cost of copying a value between two registers in this class. <a href="#ad81039a93caf12aa52e19c054223cd13">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a32a8b65536822d50171455a6baa81da7">getID</a> () const</>}>
Return the register class <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> number. <a href="#a32a8b65536822d50171455a6baa81da7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">getLaneMask</a> () const</>}>
Returns the combination of all lane masks of register in this class. <a href="#ac4b4e4e2660b0fcd4f92c1d35c29d1c0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a> () const</>}>
Return the number of registers in this class. <a href="#a140a96e49ab5e53e99c3233291d98eb4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#afbf6359290d600a6fbc13f6370dc45ba">getRawAllocationOrder</a> (const MachineFunction &amp;MF) const</>}>
Returns the preferred order for allocating registers from this register class in MF. <a href="#afbf6359290d600a6fbc13f6370dc45ba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#ad4cd0fd35859157ba99c4206679d3824">getRegister</a> (unsigned i) const</>}>
Return the specified register in the class. <a href="#ad4cd0fd35859157ba99c4206679d3824">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a208148ec39e21c8c4591ad914e318dc9">getRegisters</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#acf5c67f9a17117f6971d4341ef5018bf">getSubClassMask</a> () const</>}>
Returns a bit vector of subclasses, including this one. <a href="#acf5c67f9a17117f6971d4341ef5018bf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42;</>}
  name={<><a href="#a2ed851e5969d93eb6c2ea438566f7a10">getSuperRegIndices</a> () const</>}>
Returns a 0-terminated list of sub-register indices that project some super-register class into this register class. <a href="#a2ed851e5969d93eb6c2ea438566f7a10">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a> (const TargetRegisterClass &#42;RC) const</>}>
Return true if the specified <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is a proper sub-class of this <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>. <a href="#a9a5870d927668bd2f44e70afa77ffdd4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a> (const TargetRegisterClass &#42;RC) const</>}>
Returns true if RC is a sub-class of or equal to this class. <a href="#a8ea8ce186fc4a70ad542e74d015d84ed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac75138bd1bc4e6051fde2290ee928d12">hasSuperClass</a> (const TargetRegisterClass &#42;RC) const</>}>
Return true if the specified <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is a proper super-class of this <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>. <a href="#ac75138bd1bc4e6051fde2290ee928d12">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a> (const TargetRegisterClass &#42;RC) const</>}>
Returns true if RC is a super-class of or equal to this class. <a href="#abee1c3236731101b249f6eeffd8cd7ba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a> () const</>}>
Return true if this register class may be used to create virtual registers. <a href="#a68b1cbd38847abc3e56eca6df316d5a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ace997e272fac89816c54b98c69b118ee">isASubClass</a> () const</>}>
Return true if this <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is a subset class of at least one other <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>. <a href="#ace997e272fac89816c54b98c69b118ee">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a215a0b6b7d08f14e4710f35abf89f43c">isBaseClass</a> () const</>}>
Return true if this register class has a defined BaseClassOrder. <a href="#a215a0b6b7d08f14e4710f35abf89f43c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt;</>}
  name={<><a href="#ab0cdee375c69ef697e465bb73f9c1db3">superclasses</a> () const</>}>
Returns a list of super-classes. <a href="#ab0cdee375c69ef697e465bb73f9c1db3">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint8&#95;t</>}
  name={<><a href="#ad33e9f6afa3710617ba9cc7396209f4b">AllocationPriority</a></>}>
Classes with a higher priority value are assigned first by register allocators using a greedy heuristic. <a href="#ad33e9f6afa3710617ba9cc7396209f4b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> bool</>}
  name={<><a href="#abf30ddf5feeccddcf0e890fc9022ec4d">CoveredBySubRegs</a></>}>
Whether a combination of subregisters can cover every register in the class. <a href="#abf30ddf5feeccddcf0e890fc9022ec4d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> bool</>}
  name={<><a href="#a9d429efd1c7b47b6045ae08a72acfe4c">GlobalPriority</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> bool</>}
  name={<><a href="#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a></>}>
Whether the class supports two (or more) disjunct subregister indices. <a href="#a5f091eb46b984dbf525c6ac041f6af95">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a></>}
  name={<><a href="#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &#42;</>}
  name={<><a href="#ab67affb87d0ac718bdda5ebe40a7327d">MC</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;(&#42;</>}
  name={<><a href="#a7e33895453deb02809a3219a325c2312">OrderFunc</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#af73df27bcdf64385e1752f65741552fd">SubClassMask</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned &#42;</>}
  name={<><a href="#af33111ec1e4102ec047b72d21e5a674e">SuperClasses</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t</>}
  name={<><a href="#ae53d97bc140470998e83df37d913a9b5">SuperClassesSize</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint16&#95;t &#42;</>}
  name={<><a href="#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint8&#95;t</>}
  name={<><a href="#a1cc1ce48e42ab86c1419314bef07f00b">TSFlags</a></>}>
Configurable target specific flags. <a href="#a1cc1ce48e42ab86c1419314bef07f00b">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 44 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.

<SectionDefinition>

## Public Member Typedefs

### const&#95;iterator {#abc4e9a74fe208e78ff5260dded00a286}

<MemberDefinition
  prototype={<>using llvm::TargetRegisterClass::const&#95;iterator =  const MCPhysReg &#42;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00047">47</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### iterator {#a54bad443892b02e3fc9ebd886e4e0110}

<MemberDefinition
  prototype={<>using llvm::TargetRegisterClass::iterator =  const MCPhysReg &#42;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00046">46</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### begin() {#ae39f39f7451b8556a479efc27ad2a149}

<MemberDefinition
  prototype="iterator llvm::TargetRegisterClass::begin () const"
  labels = {["inline"]}>
begin/end - Return all of the registers in this class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00077">77</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### contains() {#a60b6974966381f08079722f2258a0039}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterClass::contains (<a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}
  labels = {["inline"]}>
Return true if the specified register is included in this register class.

This does not include virtual registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00094">94</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### contains() {#aca0ccc3903ae5fedb32c51eb99d479ca}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterClass::contains (<a href="/docs/api/classes/llvm/register">Register</a> Reg1, <a href="/docs/api/classes/llvm/register">Register</a> Reg2) const</>}
  labels = {["inline"]}>
Return true if both registers are in this class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00103">103</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### end() {#a881bc79908403b2d42dc1c4377e5cbb6}

<MemberDefinition
  prototype="iterator llvm::TargetRegisterClass::end () const"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00078">78</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getCopyCost() {#ad81039a93caf12aa52e19c054223cd13}

<MemberDefinition
  prototype="int llvm::TargetRegisterClass::getCopyCost () const"
  labels = {["inline"]}>
Return the cost of copying a value between two registers in this class.

A negative number means the register class is very expensive to copy e.g. status flag register classes.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00114">114</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getID() {#a32a8b65536822d50171455a6baa81da7}

<MemberDefinition
  prototype="unsigned llvm::TargetRegisterClass::getID () const"
  labels = {["inline"]}>
Return the register class <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> number.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00073">73</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getLaneMask() {#ac4b4e4e2660b0fcd4f92c1d35c29d1c0}

<MemberDefinition
  prototype="LaneBitmask llvm::TargetRegisterClass::getLaneMask () const"
  labels = {["inline"]}>
Returns the combination of all lane masks of register in this class.

The lane masks of the registers are the combination of all lane masks of their subregisters. Returns 1 if there are no subregisters.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00208">208</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getNumRegs() {#a140a96e49ab5e53e99c3233291d98eb4}

<MemberDefinition
  prototype="unsigned llvm::TargetRegisterClass::getNumRegs () const"
  labels = {["inline"]}>
Return the number of registers in this class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00081">81</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRawAllocationOrder() {#afbf6359290d600a6fbc13f6370dc45ba}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; llvm::TargetRegisterClass::getRawAllocationOrder (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["inline"]}>
Returns the preferred order for allocating registers from this register class in MF.

The raw order comes directly from the .td file and may include reserved registers that are not allocatable. <a href="/docs/api/classes/llvm/register">Register</a> allocators should also make sure to allocate callee-saved registers only after all the volatiles are used. The <a href="/docs/api/classes/llvm/registerclassinfo">RegisterClassInfo</a> class provides filtered allocation orders with callee-saved registers moved to the end.

The <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> argument can be used to tune the allocatable registers based on the characteristics of the function, subtarget, or other criteria.

By default, this method returns all registers in the class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00201">201</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegister() {#ad4cd0fd35859157ba99c4206679d3824}

<MemberDefinition
  prototype="MCRegister llvm::TargetRegisterClass::getRegister (unsigned i) const"
  labels = {["inline"]}>
Return the specified register in the class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00088">88</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getRegisters() {#a208148ec39e21c8c4591ad914e318dc9}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; llvm::TargetRegisterClass::getRegisters () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00083">83</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSubClassMask() {#acf5c67f9a17117f6971d4341ef5018bf}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; llvm::TargetRegisterClass::getSubClassMask () const</>}
  labels = {["inline"]}>
Returns a bit vector of subclasses, including this one.

The vector is indexed by class IDs.

To use it, consider the returned array as a chunk of memory that contains an array of bits of size NumRegClasses. Each 32-bit chunk contains a bitset of the <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the subclasses in big-endian style. I.e., the representation of the memory from left to right at the bit level looks like: &#91;31 30 ... 1 0&#93; &#91; 63 62 ... 33 32&#93; ... &#91; XXX NumRegClasses NumRegClasses - 1 ... &#93; Where the number represents the class <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> and XXX bits that should be ignored.

See the implementation of hasSubClassEq for an example of how it can be used.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00162">162</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### getSuperRegIndices() {#a2ed851e5969d93eb6c2ea438566f7a10}

<MemberDefinition
  prototype={<>const uint16&#95;t &#42; llvm::TargetRegisterClass::getSuperRegIndices () const</>}
  labels = {["inline"]}>
Returns a 0-terminated list of sub-register indices that project some super-register class into this register class.

The list has an entry for each Idx such that:

There exists SuperRC where: For all Reg in SuperRC: this-&gt;contains(Reg:Idx)

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00173">173</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasSubClass() {#a9a5870d927668bd2f44e70afa77ffdd4}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterClass::hasSubClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>
Return true if the specified <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is a proper sub-class of this <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00125">125</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasSubClassEq() {#a8ea8ce186fc4a70ad542e74d015d84ed}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterClass::hasSubClassEq (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>
Returns true if RC is a sub-class of or equal to this class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00130">130</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasSuperClass() {#ac75138bd1bc4e6051fde2290ee928d12}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterClass::hasSuperClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>
Return true if the specified <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is a proper super-class of this <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00137">137</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### hasSuperClassEq() {#abee1c3236731101b249f6eeffd8cd7ba}

<MemberDefinition
  prototype={<>bool llvm::TargetRegisterClass::hasSuperClassEq (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC) const</>}
  labels = {["inline"]}>
Returns true if RC is a super-class of or equal to this class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00142">142</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isAllocatable() {#a68b1cbd38847abc3e56eca6df316d5a1}

<MemberDefinition
  prototype="bool llvm::TargetRegisterClass::isAllocatable () const"
  labels = {["inline"]}>
Return true if this register class may be used to create virtual registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00118">118</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isASubClass() {#ace997e272fac89816c54b98c69b118ee}

<MemberDefinition
  prototype="bool llvm::TargetRegisterClass::isASubClass () const"
  labels = {["inline"]}>
Return true if this <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> is a subset class of at least one other <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00186">186</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### isBaseClass() {#a215a0b6b7d08f14e4710f35abf89f43c}

<MemberDefinition
  prototype="bool llvm::TargetRegisterClass::isBaseClass () const"
  labels = {["inline"]}>
Return true if this register class has a defined BaseClassOrder.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00121">121</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### superclasses() {#ab0cdee375c69ef697e465bb73f9c1db3}

<MemberDefinition
  prototype={<>ArrayRef&lt; unsigned &gt; llvm::TargetRegisterClass::superclasses () const</>}
  labels = {["inline"]}>
Returns a list of super-classes.

The classes are ordered by <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> which is also a topological ordering from large to small classes. The list does NOT include the current class.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00180">180</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Attributes

### AllocationPriority {#ad33e9f6afa3710617ba9cc7396209f4b}

<MemberDefinition
  prototype={<>const uint8&#95;t llvm::TargetRegisterClass::AllocationPriority</>}>
Classes with a higher priority value are assigned first by register allocators using a greedy heuristic.

The value is in the range &#91;0,31&#93;.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00056">56</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### CoveredBySubRegs {#abf30ddf5feeccddcf0e890fc9022ec4d}

<MemberDefinition
  prototype="const bool llvm::TargetRegisterClass::CoveredBySubRegs">
Whether a combination of subregisters can cover every register in the class.

See also the CoveredBySubRegs description in Target.td.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00067">67</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### GlobalPriority {#a9d429efd1c7b47b6045ae08a72acfe4c}

<MemberDefinition
  prototype="const bool llvm::TargetRegisterClass::GlobalPriority">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00059">59</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### HasDisjunctSubRegs {#a5f091eb46b984dbf525c6ac041f6af95}

<MemberDefinition
  prototype="const bool llvm::TargetRegisterClass::HasDisjunctSubRegs">
Whether the class supports two (or more) disjunct subregister indices.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00064">64</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### LaneMask {#a0363c6cc08fe464f66f9e53239bb35e3}

<MemberDefinition
  prototype="const LaneBitmask llvm::TargetRegisterClass::LaneMask">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00053">53</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### MC {#ab67affb87d0ac718bdda5ebe40a7327d}

<MemberDefinition
  prototype={<>const MCRegisterClass&#42; llvm::TargetRegisterClass::MC</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00050">50</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### OrderFunc {#a7e33895453deb02809a3219a325c2312}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt;(&#42; llvm::TargetRegisterClass::OrderFunc) (const MachineFunction &amp;)</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00069">69</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SubClassMask {#af73df27bcdf64385e1752f65741552fd}

<MemberDefinition
  prototype={<>const uint32&#95;t&#42; llvm::TargetRegisterClass::SubClassMask</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00051">51</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SuperClasses {#af33111ec1e4102ec047b72d21e5a674e}

<MemberDefinition
  prototype={<>const unsigned&#42; llvm::TargetRegisterClass::SuperClasses</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00068">68</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SuperClassesSize {#ae53d97bc140470998e83df37d913a9b5}

<MemberDefinition
  prototype={<>const uint16&#95;t llvm::TargetRegisterClass::SuperClassesSize</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00069">69</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### SuperRegIndices {#ab5d7f9c9e61be17dae283679fa67121a}

<MemberDefinition
  prototype={<>const uint16&#95;t&#42; llvm::TargetRegisterClass::SuperRegIndices</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00052">52</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

### TSFlags {#a1cc1ce48e42ab86c1419314bef07f00b}

<MemberDefinition
  prototype={<>const uint8&#95;t llvm::TargetRegisterClass::TSFlags</>}>
Configurable target specific flags.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h/#l00062">62</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">TargetRegisterInfo.h</a></li>
</ul>

</DoxygenPage>
