
gpib_004.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000029f4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000342  00800060  000029f4  00002a68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000171  008003a2  00002d36  00002daa  2**0
                  ALLOC
  3 .stab         000054b4  00000000  00000000  00002dac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000027be  00000000  00000000  00008260  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 69 01 	jmp	0x2d2	; 0x2d2 <__ctors_end>
       4:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
       8:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
       c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      10:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      14:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      18:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      1c:	0c 94 aa 12 	jmp	0x2554	; 0x2554 <__vector_7>
      20:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      24:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      28:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      2c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      30:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      34:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__vector_13>
      38:	0c 94 89 13 	jmp	0x2712	; 0x2712 <__vector_14>
      3c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      40:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      44:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      48:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      4c:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>
      50:	0c 94 86 01 	jmp	0x30c	; 0x30c <__bad_interrupt>

00000054 <__c.1861>:
      54:	75 6e 6b 6e 6f 77 6e 20 63 6f 6d 6d 61 6e 64 0a     unknown command.
      64:	0d 00                                               ..

00000066 <__c.1858>:
      66:	43 68 65 63 6b 20 65 72 72 6f 72 73 0a 0d 00        Check errors...

00000075 <__c.1853>:
      75:	78 6f 6e 2f 78 6f 66 66 20 66 6c 6f 77 63 6f 6e     xon/xoff flowcon
      85:	74 72 6f 6c 20 6f 66 66 0a 0d 00                    trol off...

00000090 <__c.1851>:
      90:	78 6f 6e 2f 78 6f 66 66 20 66 6c 6f 77 63 6f 6e     xon/xoff flowcon
      a0:	74 72 6f 6c 20 6f 6e 0a 0d 00                       trol on...

000000aa <__c.1927>:
      aa:	0a 0d 00                                            ...

000000ad <__c.1953>:
      ad:	0a 0d 53 52 51 20 64 65 74 65 63 74 65 64 2e 0a     ..SRQ detected..
      bd:	0d 00                                               ..

000000bf <__c.1983>:
      bf:	0a 0d 53 52 51 73 20 61 72 65 20 64 69 73 61 62     ..SRQs are disab
      cf:	6c 65 64 20 6e 6f 77 2e 0a 0d 00                    led now....

000000da <__c.1981>:
      da:	0a 0d 53 52 51 20 65 6d 69 74 74 65 72 20 69 73     ..SRQ emitter is
      ea:	20 6e 6f 74 20 69 6e 20 6c 69 73 74 20 6f 66 20      not in list of 
      fa:	6b 6e 6f 77 6e 20 64 65 76 69 63 65 73 2e 20 53     known devices. S
     10a:	52 51 20 49 67 6e 6f 72 65 64 2e 0a 0d 00           RQ Ignored....

00000118 <__c.2012>:
     118:	0a 0d 00                                            ...

0000011b <__c.2010>:
     11b:	44 65 76 69 63 65 20 61 64 64 72 65 73 73 20 69     Device address i
     12b:	73 20 6e 6f 74 20 73 65 74 2e 20 43 61 6e 20 6e     s not set. Can n
     13b:	6f 74 20 73 65 6e 64 20 63 6f 6d 6d 61 6e 64 2e     ot send command.
     14b:	0a 0d 00                                            ...

0000014e <__c.2008>:
     14e:	0a 0d 00                                            ...

00000151 <__c.2054>:
     151:	42 75 66 66 65 72 20 6f 76 65 72 66 6c 6f 77 20     Buffer overflow 
     161:	65 72 72 6f 72 3a 20 00                             error: .

00000169 <__c.2052>:
     169:	55 41 52 54 20 4f 76 65 72 72 75 6e 20 45 72 72     UART Overrun Err
     179:	6f 72 3a 20 00                                      or: .

0000017e <__c.2050>:
     17e:	55 41 52 54 20 46 72 61 6d 65 20 45 72 72 6f 72     UART Frame Error
     18e:	3a 20 00                                            : .

00000191 <__c.2076>:
     191:	43 6f 6d 6d 61 6e 64 20 6f 76 65 72 66 6c 6f 77     Command overflow
     1a1:	2e 00                                               ..

000001a3 <__c.2141>:
     1a3:	2e 69 20 2d 20 64 75 6d 70 20 69 6e 66 6f 20 61     .i - dump info a
     1b3:	62 6f 75 74 20 47 50 49 42 20 6c 69 6e 65 73 2e     bout GPIB lines.
     1c3:	0a 0d 00                                            ...

000001c6 <__c.2139>:
     1c6:	2e 68 20 2d 20 70 72 69 6e 74 20 68 65 6c 70 2e     .h - print help.
     1d6:	0a 0d 00                                            ...

000001d9 <__c.2137>:
     1d9:	2e 78 20 2d 20 74 6f 67 67 6c 65 20 58 6f 6e 2f     .x - toggle Xon/
     1e9:	58 6f 66 66 20 66 6c 6f 77 20 63 6f 6e 74 72 6f     Xoff flow contro
     1f9:	6c 2e 0a 0d 00                                      l....

000001fe <__c.2135>:
     1fe:	2e 2d 20 3c 6e 3e 20 2d 20 72 65 6d 6f 76 65 20     .- <n> - remove 
     20e:	70 61 72 74 6e 65 72 20 64 65 76 69 63 65 20 61     partner device a
     21e:	64 64 72 65 73 73 20 66 72 6f 6d 20 6c 69 73 74     ddress from list
     22e:	20 6f 66 20 6b 6e 6f 77 6e 20 64 65 76 69 63 65      of known device
     23e:	73 2e 0a 0d 00                                      s....

00000243 <__c.2133>:
     243:	2e 2b 20 3c 6e 3e 20 2d 20 61 64 64 20 70 61 72     .+ <n> - add par
     253:	74 6e 65 72 20 64 65 76 69 63 65 20 61 64 64 72     tner device addr
     263:	65 73 73 20 74 6f 20 6c 69 73 74 20 6f 66 20 6b     ess to list of k
     273:	6e 6f 77 6e 20 64 65 76 69 63 65 73 2e 0a 0d 00     nown devices....

00000283 <__c.2131>:
     283:	2e 73 20 3c 73 65 63 6f 6e 64 61 72 79 3e 20 2d     .s <secondary> -
     293:	20 73 65 74 20 73 65 63 6f 6e 64 61 72 79 20 61      set secondary a
     2a3:	64 64 72 65 73 73 20 6f 66 20 72 65 6d 6f 74 65     ddress of remote
     2b3:	20 64 65 76 69 63 65 0a 0d 00                        device...

000002bd <__c.2129>:
     2bd:	49 6e 74 65 72 6e 61 6c 20 63 6f 6d 6d 61 6e 64     Internal command
     2cd:	73 3a 0a 0d 00                                      s:...

000002d2 <__ctors_end>:
     2d2:	11 24       	eor	r1, r1
     2d4:	1f be       	out	0x3f, r1	; 63
     2d6:	cf e5       	ldi	r28, 0x5F	; 95
     2d8:	d8 e0       	ldi	r29, 0x08	; 8
     2da:	de bf       	out	0x3e, r29	; 62
     2dc:	cd bf       	out	0x3d, r28	; 61

000002de <__do_copy_data>:
     2de:	13 e0       	ldi	r17, 0x03	; 3
     2e0:	a0 e6       	ldi	r26, 0x60	; 96
     2e2:	b0 e0       	ldi	r27, 0x00	; 0
     2e4:	e4 ef       	ldi	r30, 0xF4	; 244
     2e6:	f9 e2       	ldi	r31, 0x29	; 41
     2e8:	02 c0       	rjmp	.+4      	; 0x2ee <.do_copy_data_start>

000002ea <.do_copy_data_loop>:
     2ea:	05 90       	lpm	r0, Z+
     2ec:	0d 92       	st	X+, r0

000002ee <.do_copy_data_start>:
     2ee:	a2 3a       	cpi	r26, 0xA2	; 162
     2f0:	b1 07       	cpc	r27, r17
     2f2:	d9 f7       	brne	.-10     	; 0x2ea <.do_copy_data_loop>

000002f4 <__do_clear_bss>:
     2f4:	15 e0       	ldi	r17, 0x05	; 5
     2f6:	a2 ea       	ldi	r26, 0xA2	; 162
     2f8:	b3 e0       	ldi	r27, 0x03	; 3
     2fa:	01 c0       	rjmp	.+2      	; 0x2fe <.do_clear_bss_start>

000002fc <.do_clear_bss_loop>:
     2fc:	1d 92       	st	X+, r1

000002fe <.do_clear_bss_start>:
     2fe:	a3 31       	cpi	r26, 0x13	; 19
     300:	b1 07       	cpc	r27, r17
     302:	e1 f7       	brne	.-8      	; 0x2fc <.do_clear_bss_loop>
     304:	0e 94 01 11 	call	0x2202	; 0x2202 <main>
     308:	0c 94 f8 14 	jmp	0x29f0	; 0x29f0 <_exit>

0000030c <__bad_interrupt>:
     30c:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

00000310 <atoi>:
     310:	fc 01       	movw	r30, r24
     312:	88 27       	eor	r24, r24
     314:	99 27       	eor	r25, r25
     316:	e8 94       	clt
     318:	21 91       	ld	r18, Z+
     31a:	20 32       	cpi	r18, 0x20	; 32
     31c:	e9 f3       	breq	.-6      	; 0x318 <atoi+0x8>
     31e:	29 30       	cpi	r18, 0x09	; 9
     320:	10 f0       	brcs	.+4      	; 0x326 <atoi+0x16>
     322:	2e 30       	cpi	r18, 0x0E	; 14
     324:	c8 f3       	brcs	.-14     	; 0x318 <atoi+0x8>
     326:	2b 32       	cpi	r18, 0x2B	; 43
     328:	41 f0       	breq	.+16     	; 0x33a <atoi+0x2a>
     32a:	2d 32       	cpi	r18, 0x2D	; 45
     32c:	39 f4       	brne	.+14     	; 0x33c <atoi+0x2c>
     32e:	68 94       	set
     330:	04 c0       	rjmp	.+8      	; 0x33a <atoi+0x2a>
     332:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <__mulhi_const_10>
     336:	82 0f       	add	r24, r18
     338:	91 1d       	adc	r25, r1
     33a:	21 91       	ld	r18, Z+
     33c:	20 53       	subi	r18, 0x30	; 48
     33e:	2a 30       	cpi	r18, 0x0A	; 10
     340:	c0 f3       	brcs	.-16     	; 0x332 <atoi+0x22>
     342:	1e f4       	brtc	.+6      	; 0x34a <atoi+0x3a>
     344:	90 95       	com	r25
     346:	81 95       	neg	r24
     348:	9f 4f       	sbci	r25, 0xFF	; 255
     34a:	08 95       	ret

0000034c <strtok>:
     34c:	42 ea       	ldi	r20, 0xA2	; 162
     34e:	53 e0       	ldi	r21, 0x03	; 3
     350:	0e 94 bf 01 	call	0x37e	; 0x37e <strtok_r>
     354:	08 95       	ret

00000356 <strchr>:
     356:	fc 01       	movw	r30, r24
     358:	81 91       	ld	r24, Z+
     35a:	86 17       	cp	r24, r22
     35c:	21 f0       	breq	.+8      	; 0x366 <strchr+0x10>
     35e:	88 23       	and	r24, r24
     360:	d9 f7       	brne	.-10     	; 0x358 <strchr+0x2>
     362:	99 27       	eor	r25, r25
     364:	08 95       	ret
     366:	31 97       	sbiw	r30, 0x01	; 1
     368:	cf 01       	movw	r24, r30
     36a:	08 95       	ret

0000036c <strlen>:
     36c:	fc 01       	movw	r30, r24
     36e:	01 90       	ld	r0, Z+
     370:	00 20       	and	r0, r0
     372:	e9 f7       	brne	.-6      	; 0x36e <strlen+0x2>
     374:	80 95       	com	r24
     376:	90 95       	com	r25
     378:	8e 0f       	add	r24, r30
     37a:	9f 1f       	adc	r25, r31
     37c:	08 95       	ret

0000037e <strtok_r>:
     37e:	00 97       	sbiw	r24, 0x00	; 0
     380:	31 f4       	brne	.+12     	; 0x38e <strtok_r+0x10>
     382:	da 01       	movw	r26, r20
     384:	8d 91       	ld	r24, X+
     386:	9c 91       	ld	r25, X
     388:	00 97       	sbiw	r24, 0x00	; 0
     38a:	09 f4       	brne	.+2      	; 0x38e <strtok_r+0x10>
     38c:	0e c0       	rjmp	.+28     	; 0x3aa <strtok_r+0x2c>
     38e:	dc 01       	movw	r26, r24
     390:	fb 01       	movw	r30, r22
     392:	3d 91       	ld	r19, X+
     394:	21 91       	ld	r18, Z+
     396:	22 23       	and	r18, r18
     398:	19 f0       	breq	.+6      	; 0x3a0 <strtok_r+0x22>
     39a:	32 17       	cp	r19, r18
     39c:	c9 f3       	breq	.-14     	; 0x390 <strtok_r+0x12>
     39e:	fa cf       	rjmp	.-12     	; 0x394 <strtok_r+0x16>
     3a0:	33 23       	and	r19, r19
     3a2:	31 f4       	brne	.+12     	; 0x3b0 <strtok_r+0x32>
     3a4:	da 01       	movw	r26, r20
     3a6:	1d 92       	st	X+, r1
     3a8:	1c 92       	st	X, r1
     3aa:	88 27       	eor	r24, r24
     3ac:	99 27       	eor	r25, r25
     3ae:	08 95       	ret
     3b0:	11 97       	sbiw	r26, 0x01	; 1
     3b2:	af 93       	push	r26
     3b4:	bf 93       	push	r27
     3b6:	fb 01       	movw	r30, r22
     3b8:	3d 91       	ld	r19, X+
     3ba:	21 91       	ld	r18, Z+
     3bc:	32 17       	cp	r19, r18
     3be:	71 f4       	brne	.+28     	; 0x3dc <strtok_r+0x5e>
     3c0:	33 23       	and	r19, r19
     3c2:	21 f4       	brne	.+8      	; 0x3cc <strtok_r+0x4e>
     3c4:	88 27       	eor	r24, r24
     3c6:	99 27       	eor	r25, r25
     3c8:	11 97       	sbiw	r26, 0x01	; 1
     3ca:	02 c0       	rjmp	.+4      	; 0x3d0 <strtok_r+0x52>
     3cc:	1e 92       	st	-X, r1
     3ce:	11 96       	adiw	r26, 0x01	; 1
     3d0:	fa 01       	movw	r30, r20
     3d2:	a1 93       	st	Z+, r26
     3d4:	b0 83       	st	Z, r27
     3d6:	9f 91       	pop	r25
     3d8:	8f 91       	pop	r24
     3da:	08 95       	ret
     3dc:	22 23       	and	r18, r18
     3de:	69 f7       	brne	.-38     	; 0x3ba <strtok_r+0x3c>
     3e0:	ea cf       	rjmp	.-44     	; 0x3b6 <strtok_r+0x38>

000003e2 <__mulhi_const_10>:
     3e2:	7a e0       	ldi	r23, 0x0A	; 10
     3e4:	97 9f       	mul	r25, r23
     3e6:	90 2d       	mov	r25, r0
     3e8:	87 9f       	mul	r24, r23
     3ea:	80 2d       	mov	r24, r0
     3ec:	91 0d       	add	r25, r1
     3ee:	11 24       	eor	r1, r1
     3f0:	08 95       	ret

000003f2 <sprintf>:
     3f2:	ae e0       	ldi	r26, 0x0E	; 14
     3f4:	b0 e0       	ldi	r27, 0x00	; 0
     3f6:	ef ef       	ldi	r30, 0xFF	; 255
     3f8:	f1 e0       	ldi	r31, 0x01	; 1
     3fa:	0c 94 cf 14 	jmp	0x299e	; 0x299e <__prologue_saves__+0x1c>
     3fe:	0d 89       	ldd	r16, Y+21	; 0x15
     400:	1e 89       	ldd	r17, Y+22	; 0x16
     402:	86 e0       	ldi	r24, 0x06	; 6
     404:	8c 83       	std	Y+4, r24	; 0x04
     406:	1a 83       	std	Y+2, r17	; 0x02
     408:	09 83       	std	Y+1, r16	; 0x01
     40a:	8f ef       	ldi	r24, 0xFF	; 255
     40c:	9f e7       	ldi	r25, 0x7F	; 127
     40e:	9e 83       	std	Y+6, r25	; 0x06
     410:	8d 83       	std	Y+5, r24	; 0x05
     412:	9e 01       	movw	r18, r28
     414:	27 5e       	subi	r18, 0xE7	; 231
     416:	3f 4f       	sbci	r19, 0xFF	; 255
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	6f 89       	ldd	r22, Y+23	; 0x17
     41e:	78 8d       	ldd	r23, Y+24	; 0x18
     420:	a9 01       	movw	r20, r18
     422:	0e 94 1d 02 	call	0x43a	; 0x43a <vfprintf>
     426:	2f 81       	ldd	r18, Y+7	; 0x07
     428:	38 85       	ldd	r19, Y+8	; 0x08
     42a:	02 0f       	add	r16, r18
     42c:	13 1f       	adc	r17, r19
     42e:	f8 01       	movw	r30, r16
     430:	10 82       	st	Z, r1
     432:	2e 96       	adiw	r28, 0x0e	; 14
     434:	e4 e0       	ldi	r30, 0x04	; 4
     436:	0c 94 eb 14 	jmp	0x29d6	; 0x29d6 <__epilogue_restores__+0x1c>

0000043a <vfprintf>:
     43a:	ab e0       	ldi	r26, 0x0B	; 11
     43c:	b0 e0       	ldi	r27, 0x00	; 0
     43e:	e3 e2       	ldi	r30, 0x23	; 35
     440:	f2 e0       	ldi	r31, 0x02	; 2
     442:	0c 94 c1 14 	jmp	0x2982	; 0x2982 <__prologue_saves__>
     446:	3c 01       	movw	r6, r24
     448:	2b 01       	movw	r4, r22
     44a:	5a 01       	movw	r10, r20
     44c:	fc 01       	movw	r30, r24
     44e:	17 82       	std	Z+7, r1	; 0x07
     450:	16 82       	std	Z+6, r1	; 0x06
     452:	83 81       	ldd	r24, Z+3	; 0x03
     454:	81 fd       	sbrc	r24, 1
     456:	03 c0       	rjmp	.+6      	; 0x45e <vfprintf+0x24>
     458:	6f ef       	ldi	r22, 0xFF	; 255
     45a:	7f ef       	ldi	r23, 0xFF	; 255
     45c:	c6 c1       	rjmp	.+908    	; 0x7ea <vfprintf+0x3b0>
     45e:	9a e0       	ldi	r25, 0x0A	; 10
     460:	89 2e       	mov	r8, r25
     462:	1e 01       	movw	r2, r28
     464:	08 94       	sec
     466:	21 1c       	adc	r2, r1
     468:	31 1c       	adc	r3, r1
     46a:	f3 01       	movw	r30, r6
     46c:	23 81       	ldd	r18, Z+3	; 0x03
     46e:	f2 01       	movw	r30, r4
     470:	23 fd       	sbrc	r18, 3
     472:	85 91       	lpm	r24, Z+
     474:	23 ff       	sbrs	r18, 3
     476:	81 91       	ld	r24, Z+
     478:	2f 01       	movw	r4, r30
     47a:	88 23       	and	r24, r24
     47c:	09 f4       	brne	.+2      	; 0x480 <vfprintf+0x46>
     47e:	b2 c1       	rjmp	.+868    	; 0x7e4 <vfprintf+0x3aa>
     480:	85 32       	cpi	r24, 0x25	; 37
     482:	39 f4       	brne	.+14     	; 0x492 <vfprintf+0x58>
     484:	23 fd       	sbrc	r18, 3
     486:	85 91       	lpm	r24, Z+
     488:	23 ff       	sbrs	r18, 3
     48a:	81 91       	ld	r24, Z+
     48c:	2f 01       	movw	r4, r30
     48e:	85 32       	cpi	r24, 0x25	; 37
     490:	29 f4       	brne	.+10     	; 0x49c <vfprintf+0x62>
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	b3 01       	movw	r22, r6
     496:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     49a:	e7 cf       	rjmp	.-50     	; 0x46a <vfprintf+0x30>
     49c:	98 2f       	mov	r25, r24
     49e:	ff 24       	eor	r15, r15
     4a0:	ee 24       	eor	r14, r14
     4a2:	99 24       	eor	r9, r9
     4a4:	ff e1       	ldi	r31, 0x1F	; 31
     4a6:	ff 15       	cp	r31, r15
     4a8:	d0 f0       	brcs	.+52     	; 0x4de <vfprintf+0xa4>
     4aa:	9b 32       	cpi	r25, 0x2B	; 43
     4ac:	69 f0       	breq	.+26     	; 0x4c8 <vfprintf+0x8e>
     4ae:	9c 32       	cpi	r25, 0x2C	; 44
     4b0:	28 f4       	brcc	.+10     	; 0x4bc <vfprintf+0x82>
     4b2:	90 32       	cpi	r25, 0x20	; 32
     4b4:	59 f0       	breq	.+22     	; 0x4cc <vfprintf+0x92>
     4b6:	93 32       	cpi	r25, 0x23	; 35
     4b8:	91 f4       	brne	.+36     	; 0x4de <vfprintf+0xa4>
     4ba:	0e c0       	rjmp	.+28     	; 0x4d8 <vfprintf+0x9e>
     4bc:	9d 32       	cpi	r25, 0x2D	; 45
     4be:	49 f0       	breq	.+18     	; 0x4d2 <vfprintf+0x98>
     4c0:	90 33       	cpi	r25, 0x30	; 48
     4c2:	69 f4       	brne	.+26     	; 0x4de <vfprintf+0xa4>
     4c4:	41 e0       	ldi	r20, 0x01	; 1
     4c6:	24 c0       	rjmp	.+72     	; 0x510 <vfprintf+0xd6>
     4c8:	52 e0       	ldi	r21, 0x02	; 2
     4ca:	f5 2a       	or	r15, r21
     4cc:	84 e0       	ldi	r24, 0x04	; 4
     4ce:	f8 2a       	or	r15, r24
     4d0:	28 c0       	rjmp	.+80     	; 0x522 <vfprintf+0xe8>
     4d2:	98 e0       	ldi	r25, 0x08	; 8
     4d4:	f9 2a       	or	r15, r25
     4d6:	25 c0       	rjmp	.+74     	; 0x522 <vfprintf+0xe8>
     4d8:	e0 e1       	ldi	r30, 0x10	; 16
     4da:	fe 2a       	or	r15, r30
     4dc:	22 c0       	rjmp	.+68     	; 0x522 <vfprintf+0xe8>
     4de:	f7 fc       	sbrc	r15, 7
     4e0:	29 c0       	rjmp	.+82     	; 0x534 <vfprintf+0xfa>
     4e2:	89 2f       	mov	r24, r25
     4e4:	80 53       	subi	r24, 0x30	; 48
     4e6:	8a 30       	cpi	r24, 0x0A	; 10
     4e8:	70 f4       	brcc	.+28     	; 0x506 <vfprintf+0xcc>
     4ea:	f6 fe       	sbrs	r15, 6
     4ec:	05 c0       	rjmp	.+10     	; 0x4f8 <vfprintf+0xbe>
     4ee:	98 9c       	mul	r9, r8
     4f0:	90 2c       	mov	r9, r0
     4f2:	11 24       	eor	r1, r1
     4f4:	98 0e       	add	r9, r24
     4f6:	15 c0       	rjmp	.+42     	; 0x522 <vfprintf+0xe8>
     4f8:	e8 9c       	mul	r14, r8
     4fa:	e0 2c       	mov	r14, r0
     4fc:	11 24       	eor	r1, r1
     4fe:	e8 0e       	add	r14, r24
     500:	f0 e2       	ldi	r31, 0x20	; 32
     502:	ff 2a       	or	r15, r31
     504:	0e c0       	rjmp	.+28     	; 0x522 <vfprintf+0xe8>
     506:	9e 32       	cpi	r25, 0x2E	; 46
     508:	29 f4       	brne	.+10     	; 0x514 <vfprintf+0xda>
     50a:	f6 fc       	sbrc	r15, 6
     50c:	6b c1       	rjmp	.+726    	; 0x7e4 <vfprintf+0x3aa>
     50e:	40 e4       	ldi	r20, 0x40	; 64
     510:	f4 2a       	or	r15, r20
     512:	07 c0       	rjmp	.+14     	; 0x522 <vfprintf+0xe8>
     514:	9c 36       	cpi	r25, 0x6C	; 108
     516:	19 f4       	brne	.+6      	; 0x51e <vfprintf+0xe4>
     518:	50 e8       	ldi	r21, 0x80	; 128
     51a:	f5 2a       	or	r15, r21
     51c:	02 c0       	rjmp	.+4      	; 0x522 <vfprintf+0xe8>
     51e:	98 36       	cpi	r25, 0x68	; 104
     520:	49 f4       	brne	.+18     	; 0x534 <vfprintf+0xfa>
     522:	f2 01       	movw	r30, r4
     524:	23 fd       	sbrc	r18, 3
     526:	95 91       	lpm	r25, Z+
     528:	23 ff       	sbrs	r18, 3
     52a:	91 91       	ld	r25, Z+
     52c:	2f 01       	movw	r4, r30
     52e:	99 23       	and	r25, r25
     530:	09 f0       	breq	.+2      	; 0x534 <vfprintf+0xfa>
     532:	b8 cf       	rjmp	.-144    	; 0x4a4 <vfprintf+0x6a>
     534:	89 2f       	mov	r24, r25
     536:	85 54       	subi	r24, 0x45	; 69
     538:	83 30       	cpi	r24, 0x03	; 3
     53a:	18 f0       	brcs	.+6      	; 0x542 <vfprintf+0x108>
     53c:	80 52       	subi	r24, 0x20	; 32
     53e:	83 30       	cpi	r24, 0x03	; 3
     540:	38 f4       	brcc	.+14     	; 0x550 <vfprintf+0x116>
     542:	44 e0       	ldi	r20, 0x04	; 4
     544:	50 e0       	ldi	r21, 0x00	; 0
     546:	a4 0e       	add	r10, r20
     548:	b5 1e       	adc	r11, r21
     54a:	5f e3       	ldi	r21, 0x3F	; 63
     54c:	59 83       	std	Y+1, r21	; 0x01
     54e:	0f c0       	rjmp	.+30     	; 0x56e <vfprintf+0x134>
     550:	93 36       	cpi	r25, 0x63	; 99
     552:	31 f0       	breq	.+12     	; 0x560 <vfprintf+0x126>
     554:	93 37       	cpi	r25, 0x73	; 115
     556:	79 f0       	breq	.+30     	; 0x576 <vfprintf+0x13c>
     558:	93 35       	cpi	r25, 0x53	; 83
     55a:	09 f0       	breq	.+2      	; 0x55e <vfprintf+0x124>
     55c:	56 c0       	rjmp	.+172    	; 0x60a <vfprintf+0x1d0>
     55e:	20 c0       	rjmp	.+64     	; 0x5a0 <vfprintf+0x166>
     560:	f5 01       	movw	r30, r10
     562:	80 81       	ld	r24, Z
     564:	89 83       	std	Y+1, r24	; 0x01
     566:	42 e0       	ldi	r20, 0x02	; 2
     568:	50 e0       	ldi	r21, 0x00	; 0
     56a:	a4 0e       	add	r10, r20
     56c:	b5 1e       	adc	r11, r21
     56e:	61 01       	movw	r12, r2
     570:	01 e0       	ldi	r16, 0x01	; 1
     572:	10 e0       	ldi	r17, 0x00	; 0
     574:	12 c0       	rjmp	.+36     	; 0x59a <vfprintf+0x160>
     576:	f5 01       	movw	r30, r10
     578:	c0 80       	ld	r12, Z
     57a:	d1 80       	ldd	r13, Z+1	; 0x01
     57c:	f6 fc       	sbrc	r15, 6
     57e:	03 c0       	rjmp	.+6      	; 0x586 <vfprintf+0x14c>
     580:	6f ef       	ldi	r22, 0xFF	; 255
     582:	7f ef       	ldi	r23, 0xFF	; 255
     584:	02 c0       	rjmp	.+4      	; 0x58a <vfprintf+0x150>
     586:	69 2d       	mov	r22, r9
     588:	70 e0       	ldi	r23, 0x00	; 0
     58a:	42 e0       	ldi	r20, 0x02	; 2
     58c:	50 e0       	ldi	r21, 0x00	; 0
     58e:	a4 0e       	add	r10, r20
     590:	b5 1e       	adc	r11, r21
     592:	c6 01       	movw	r24, r12
     594:	0e 94 05 04 	call	0x80a	; 0x80a <strnlen>
     598:	8c 01       	movw	r16, r24
     59a:	5f e7       	ldi	r21, 0x7F	; 127
     59c:	f5 22       	and	r15, r21
     59e:	14 c0       	rjmp	.+40     	; 0x5c8 <vfprintf+0x18e>
     5a0:	f5 01       	movw	r30, r10
     5a2:	c0 80       	ld	r12, Z
     5a4:	d1 80       	ldd	r13, Z+1	; 0x01
     5a6:	f6 fc       	sbrc	r15, 6
     5a8:	03 c0       	rjmp	.+6      	; 0x5b0 <vfprintf+0x176>
     5aa:	6f ef       	ldi	r22, 0xFF	; 255
     5ac:	7f ef       	ldi	r23, 0xFF	; 255
     5ae:	02 c0       	rjmp	.+4      	; 0x5b4 <vfprintf+0x17a>
     5b0:	69 2d       	mov	r22, r9
     5b2:	70 e0       	ldi	r23, 0x00	; 0
     5b4:	42 e0       	ldi	r20, 0x02	; 2
     5b6:	50 e0       	ldi	r21, 0x00	; 0
     5b8:	a4 0e       	add	r10, r20
     5ba:	b5 1e       	adc	r11, r21
     5bc:	c6 01       	movw	r24, r12
     5be:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <strnlen_P>
     5c2:	8c 01       	movw	r16, r24
     5c4:	50 e8       	ldi	r21, 0x80	; 128
     5c6:	f5 2a       	or	r15, r21
     5c8:	f3 fe       	sbrs	r15, 3
     5ca:	07 c0       	rjmp	.+14     	; 0x5da <vfprintf+0x1a0>
     5cc:	1a c0       	rjmp	.+52     	; 0x602 <vfprintf+0x1c8>
     5ce:	80 e2       	ldi	r24, 0x20	; 32
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	b3 01       	movw	r22, r6
     5d4:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     5d8:	ea 94       	dec	r14
     5da:	8e 2d       	mov	r24, r14
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	08 17       	cp	r16, r24
     5e0:	19 07       	cpc	r17, r25
     5e2:	a8 f3       	brcs	.-22     	; 0x5ce <vfprintf+0x194>
     5e4:	0e c0       	rjmp	.+28     	; 0x602 <vfprintf+0x1c8>
     5e6:	f6 01       	movw	r30, r12
     5e8:	f7 fc       	sbrc	r15, 7
     5ea:	85 91       	lpm	r24, Z+
     5ec:	f7 fe       	sbrs	r15, 7
     5ee:	81 91       	ld	r24, Z+
     5f0:	6f 01       	movw	r12, r30
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	b3 01       	movw	r22, r6
     5f6:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     5fa:	e1 10       	cpse	r14, r1
     5fc:	ea 94       	dec	r14
     5fe:	01 50       	subi	r16, 0x01	; 1
     600:	10 40       	sbci	r17, 0x00	; 0
     602:	01 15       	cp	r16, r1
     604:	11 05       	cpc	r17, r1
     606:	79 f7       	brne	.-34     	; 0x5e6 <vfprintf+0x1ac>
     608:	ea c0       	rjmp	.+468    	; 0x7de <vfprintf+0x3a4>
     60a:	94 36       	cpi	r25, 0x64	; 100
     60c:	11 f0       	breq	.+4      	; 0x612 <vfprintf+0x1d8>
     60e:	99 36       	cpi	r25, 0x69	; 105
     610:	69 f5       	brne	.+90     	; 0x66c <vfprintf+0x232>
     612:	f7 fe       	sbrs	r15, 7
     614:	08 c0       	rjmp	.+16     	; 0x626 <vfprintf+0x1ec>
     616:	f5 01       	movw	r30, r10
     618:	20 81       	ld	r18, Z
     61a:	31 81       	ldd	r19, Z+1	; 0x01
     61c:	42 81       	ldd	r20, Z+2	; 0x02
     61e:	53 81       	ldd	r21, Z+3	; 0x03
     620:	84 e0       	ldi	r24, 0x04	; 4
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	0a c0       	rjmp	.+20     	; 0x63a <vfprintf+0x200>
     626:	f5 01       	movw	r30, r10
     628:	80 81       	ld	r24, Z
     62a:	91 81       	ldd	r25, Z+1	; 0x01
     62c:	9c 01       	movw	r18, r24
     62e:	44 27       	eor	r20, r20
     630:	37 fd       	sbrc	r19, 7
     632:	40 95       	com	r20
     634:	54 2f       	mov	r21, r20
     636:	82 e0       	ldi	r24, 0x02	; 2
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	a8 0e       	add	r10, r24
     63c:	b9 1e       	adc	r11, r25
     63e:	9f e6       	ldi	r25, 0x6F	; 111
     640:	f9 22       	and	r15, r25
     642:	57 ff       	sbrs	r21, 7
     644:	09 c0       	rjmp	.+18     	; 0x658 <vfprintf+0x21e>
     646:	50 95       	com	r21
     648:	40 95       	com	r20
     64a:	30 95       	com	r19
     64c:	21 95       	neg	r18
     64e:	3f 4f       	sbci	r19, 0xFF	; 255
     650:	4f 4f       	sbci	r20, 0xFF	; 255
     652:	5f 4f       	sbci	r21, 0xFF	; 255
     654:	e0 e8       	ldi	r30, 0x80	; 128
     656:	fe 2a       	or	r15, r30
     658:	ca 01       	movw	r24, r20
     65a:	b9 01       	movw	r22, r18
     65c:	a1 01       	movw	r20, r2
     65e:	2a e0       	ldi	r18, 0x0A	; 10
     660:	30 e0       	ldi	r19, 0x00	; 0
     662:	0e 94 3c 04 	call	0x878	; 0x878 <__ultoa_invert>
     666:	d8 2e       	mov	r13, r24
     668:	d2 18       	sub	r13, r2
     66a:	40 c0       	rjmp	.+128    	; 0x6ec <vfprintf+0x2b2>
     66c:	95 37       	cpi	r25, 0x75	; 117
     66e:	29 f4       	brne	.+10     	; 0x67a <vfprintf+0x240>
     670:	1f 2d       	mov	r17, r15
     672:	1f 7e       	andi	r17, 0xEF	; 239
     674:	2a e0       	ldi	r18, 0x0A	; 10
     676:	30 e0       	ldi	r19, 0x00	; 0
     678:	1d c0       	rjmp	.+58     	; 0x6b4 <vfprintf+0x27a>
     67a:	1f 2d       	mov	r17, r15
     67c:	19 7f       	andi	r17, 0xF9	; 249
     67e:	9f 36       	cpi	r25, 0x6F	; 111
     680:	61 f0       	breq	.+24     	; 0x69a <vfprintf+0x260>
     682:	90 37       	cpi	r25, 0x70	; 112
     684:	20 f4       	brcc	.+8      	; 0x68e <vfprintf+0x254>
     686:	98 35       	cpi	r25, 0x58	; 88
     688:	09 f0       	breq	.+2      	; 0x68c <vfprintf+0x252>
     68a:	ac c0       	rjmp	.+344    	; 0x7e4 <vfprintf+0x3aa>
     68c:	0f c0       	rjmp	.+30     	; 0x6ac <vfprintf+0x272>
     68e:	90 37       	cpi	r25, 0x70	; 112
     690:	39 f0       	breq	.+14     	; 0x6a0 <vfprintf+0x266>
     692:	98 37       	cpi	r25, 0x78	; 120
     694:	09 f0       	breq	.+2      	; 0x698 <vfprintf+0x25e>
     696:	a6 c0       	rjmp	.+332    	; 0x7e4 <vfprintf+0x3aa>
     698:	04 c0       	rjmp	.+8      	; 0x6a2 <vfprintf+0x268>
     69a:	28 e0       	ldi	r18, 0x08	; 8
     69c:	30 e0       	ldi	r19, 0x00	; 0
     69e:	0a c0       	rjmp	.+20     	; 0x6b4 <vfprintf+0x27a>
     6a0:	10 61       	ori	r17, 0x10	; 16
     6a2:	14 fd       	sbrc	r17, 4
     6a4:	14 60       	ori	r17, 0x04	; 4
     6a6:	20 e1       	ldi	r18, 0x10	; 16
     6a8:	30 e0       	ldi	r19, 0x00	; 0
     6aa:	04 c0       	rjmp	.+8      	; 0x6b4 <vfprintf+0x27a>
     6ac:	14 fd       	sbrc	r17, 4
     6ae:	16 60       	ori	r17, 0x06	; 6
     6b0:	20 e1       	ldi	r18, 0x10	; 16
     6b2:	32 e0       	ldi	r19, 0x02	; 2
     6b4:	17 ff       	sbrs	r17, 7
     6b6:	08 c0       	rjmp	.+16     	; 0x6c8 <vfprintf+0x28e>
     6b8:	f5 01       	movw	r30, r10
     6ba:	60 81       	ld	r22, Z
     6bc:	71 81       	ldd	r23, Z+1	; 0x01
     6be:	82 81       	ldd	r24, Z+2	; 0x02
     6c0:	93 81       	ldd	r25, Z+3	; 0x03
     6c2:	44 e0       	ldi	r20, 0x04	; 4
     6c4:	50 e0       	ldi	r21, 0x00	; 0
     6c6:	08 c0       	rjmp	.+16     	; 0x6d8 <vfprintf+0x29e>
     6c8:	f5 01       	movw	r30, r10
     6ca:	80 81       	ld	r24, Z
     6cc:	91 81       	ldd	r25, Z+1	; 0x01
     6ce:	bc 01       	movw	r22, r24
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	42 e0       	ldi	r20, 0x02	; 2
     6d6:	50 e0       	ldi	r21, 0x00	; 0
     6d8:	a4 0e       	add	r10, r20
     6da:	b5 1e       	adc	r11, r21
     6dc:	a1 01       	movw	r20, r2
     6de:	0e 94 3c 04 	call	0x878	; 0x878 <__ultoa_invert>
     6e2:	d8 2e       	mov	r13, r24
     6e4:	d2 18       	sub	r13, r2
     6e6:	8f e7       	ldi	r24, 0x7F	; 127
     6e8:	f8 2e       	mov	r15, r24
     6ea:	f1 22       	and	r15, r17
     6ec:	f6 fe       	sbrs	r15, 6
     6ee:	0b c0       	rjmp	.+22     	; 0x706 <vfprintf+0x2cc>
     6f0:	5e ef       	ldi	r21, 0xFE	; 254
     6f2:	f5 22       	and	r15, r21
     6f4:	d9 14       	cp	r13, r9
     6f6:	38 f4       	brcc	.+14     	; 0x706 <vfprintf+0x2cc>
     6f8:	f4 fe       	sbrs	r15, 4
     6fa:	07 c0       	rjmp	.+14     	; 0x70a <vfprintf+0x2d0>
     6fc:	f2 fc       	sbrc	r15, 2
     6fe:	05 c0       	rjmp	.+10     	; 0x70a <vfprintf+0x2d0>
     700:	8f ee       	ldi	r24, 0xEF	; 239
     702:	f8 22       	and	r15, r24
     704:	02 c0       	rjmp	.+4      	; 0x70a <vfprintf+0x2d0>
     706:	1d 2d       	mov	r17, r13
     708:	01 c0       	rjmp	.+2      	; 0x70c <vfprintf+0x2d2>
     70a:	19 2d       	mov	r17, r9
     70c:	f4 fe       	sbrs	r15, 4
     70e:	0d c0       	rjmp	.+26     	; 0x72a <vfprintf+0x2f0>
     710:	fe 01       	movw	r30, r28
     712:	ed 0d       	add	r30, r13
     714:	f1 1d       	adc	r31, r1
     716:	80 81       	ld	r24, Z
     718:	80 33       	cpi	r24, 0x30	; 48
     71a:	19 f4       	brne	.+6      	; 0x722 <vfprintf+0x2e8>
     71c:	99 ee       	ldi	r25, 0xE9	; 233
     71e:	f9 22       	and	r15, r25
     720:	08 c0       	rjmp	.+16     	; 0x732 <vfprintf+0x2f8>
     722:	1f 5f       	subi	r17, 0xFF	; 255
     724:	f2 fe       	sbrs	r15, 2
     726:	05 c0       	rjmp	.+10     	; 0x732 <vfprintf+0x2f8>
     728:	03 c0       	rjmp	.+6      	; 0x730 <vfprintf+0x2f6>
     72a:	8f 2d       	mov	r24, r15
     72c:	86 78       	andi	r24, 0x86	; 134
     72e:	09 f0       	breq	.+2      	; 0x732 <vfprintf+0x2f8>
     730:	1f 5f       	subi	r17, 0xFF	; 255
     732:	0f 2d       	mov	r16, r15
     734:	f3 fc       	sbrc	r15, 3
     736:	14 c0       	rjmp	.+40     	; 0x760 <vfprintf+0x326>
     738:	f0 fe       	sbrs	r15, 0
     73a:	0f c0       	rjmp	.+30     	; 0x75a <vfprintf+0x320>
     73c:	1e 15       	cp	r17, r14
     73e:	10 f0       	brcs	.+4      	; 0x744 <vfprintf+0x30a>
     740:	9d 2c       	mov	r9, r13
     742:	0b c0       	rjmp	.+22     	; 0x75a <vfprintf+0x320>
     744:	9d 2c       	mov	r9, r13
     746:	9e 0c       	add	r9, r14
     748:	91 1a       	sub	r9, r17
     74a:	1e 2d       	mov	r17, r14
     74c:	06 c0       	rjmp	.+12     	; 0x75a <vfprintf+0x320>
     74e:	80 e2       	ldi	r24, 0x20	; 32
     750:	90 e0       	ldi	r25, 0x00	; 0
     752:	b3 01       	movw	r22, r6
     754:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     758:	1f 5f       	subi	r17, 0xFF	; 255
     75a:	1e 15       	cp	r17, r14
     75c:	c0 f3       	brcs	.-16     	; 0x74e <vfprintf+0x314>
     75e:	04 c0       	rjmp	.+8      	; 0x768 <vfprintf+0x32e>
     760:	1e 15       	cp	r17, r14
     762:	10 f4       	brcc	.+4      	; 0x768 <vfprintf+0x32e>
     764:	e1 1a       	sub	r14, r17
     766:	01 c0       	rjmp	.+2      	; 0x76a <vfprintf+0x330>
     768:	ee 24       	eor	r14, r14
     76a:	04 ff       	sbrs	r16, 4
     76c:	0f c0       	rjmp	.+30     	; 0x78c <vfprintf+0x352>
     76e:	80 e3       	ldi	r24, 0x30	; 48
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	b3 01       	movw	r22, r6
     774:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     778:	02 ff       	sbrs	r16, 2
     77a:	1d c0       	rjmp	.+58     	; 0x7b6 <vfprintf+0x37c>
     77c:	01 fd       	sbrc	r16, 1
     77e:	03 c0       	rjmp	.+6      	; 0x786 <vfprintf+0x34c>
     780:	88 e7       	ldi	r24, 0x78	; 120
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	0e c0       	rjmp	.+28     	; 0x7a2 <vfprintf+0x368>
     786:	88 e5       	ldi	r24, 0x58	; 88
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	0b c0       	rjmp	.+22     	; 0x7a2 <vfprintf+0x368>
     78c:	80 2f       	mov	r24, r16
     78e:	86 78       	andi	r24, 0x86	; 134
     790:	91 f0       	breq	.+36     	; 0x7b6 <vfprintf+0x37c>
     792:	01 ff       	sbrs	r16, 1
     794:	02 c0       	rjmp	.+4      	; 0x79a <vfprintf+0x360>
     796:	8b e2       	ldi	r24, 0x2B	; 43
     798:	01 c0       	rjmp	.+2      	; 0x79c <vfprintf+0x362>
     79a:	80 e2       	ldi	r24, 0x20	; 32
     79c:	f7 fc       	sbrc	r15, 7
     79e:	8d e2       	ldi	r24, 0x2D	; 45
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	b3 01       	movw	r22, r6
     7a4:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     7a8:	06 c0       	rjmp	.+12     	; 0x7b6 <vfprintf+0x37c>
     7aa:	80 e3       	ldi	r24, 0x30	; 48
     7ac:	90 e0       	ldi	r25, 0x00	; 0
     7ae:	b3 01       	movw	r22, r6
     7b0:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     7b4:	9a 94       	dec	r9
     7b6:	d9 14       	cp	r13, r9
     7b8:	c0 f3       	brcs	.-16     	; 0x7aa <vfprintf+0x370>
     7ba:	da 94       	dec	r13
     7bc:	f1 01       	movw	r30, r2
     7be:	ed 0d       	add	r30, r13
     7c0:	f1 1d       	adc	r31, r1
     7c2:	80 81       	ld	r24, Z
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	b3 01       	movw	r22, r6
     7c8:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     7cc:	dd 20       	and	r13, r13
     7ce:	a9 f7       	brne	.-22     	; 0x7ba <vfprintf+0x380>
     7d0:	06 c0       	rjmp	.+12     	; 0x7de <vfprintf+0x3a4>
     7d2:	80 e2       	ldi	r24, 0x20	; 32
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	b3 01       	movw	r22, r6
     7d8:	0e 94 10 04 	call	0x820	; 0x820 <fputc>
     7dc:	ea 94       	dec	r14
     7de:	ee 20       	and	r14, r14
     7e0:	c1 f7       	brne	.-16     	; 0x7d2 <vfprintf+0x398>
     7e2:	43 ce       	rjmp	.-890    	; 0x46a <vfprintf+0x30>
     7e4:	f3 01       	movw	r30, r6
     7e6:	66 81       	ldd	r22, Z+6	; 0x06
     7e8:	77 81       	ldd	r23, Z+7	; 0x07
     7ea:	cb 01       	movw	r24, r22
     7ec:	2b 96       	adiw	r28, 0x0b	; 11
     7ee:	e2 e1       	ldi	r30, 0x12	; 18
     7f0:	0c 94 dd 14 	jmp	0x29ba	; 0x29ba <__epilogue_restores__>

000007f4 <strnlen_P>:
     7f4:	fc 01       	movw	r30, r24
     7f6:	05 90       	lpm	r0, Z+
     7f8:	61 50       	subi	r22, 0x01	; 1
     7fa:	70 40       	sbci	r23, 0x00	; 0
     7fc:	01 10       	cpse	r0, r1
     7fe:	d8 f7       	brcc	.-10     	; 0x7f6 <strnlen_P+0x2>
     800:	80 95       	com	r24
     802:	90 95       	com	r25
     804:	8e 0f       	add	r24, r30
     806:	9f 1f       	adc	r25, r31
     808:	08 95       	ret

0000080a <strnlen>:
     80a:	fc 01       	movw	r30, r24
     80c:	61 50       	subi	r22, 0x01	; 1
     80e:	70 40       	sbci	r23, 0x00	; 0
     810:	01 90       	ld	r0, Z+
     812:	01 10       	cpse	r0, r1
     814:	d8 f7       	brcc	.-10     	; 0x80c <strnlen+0x2>
     816:	80 95       	com	r24
     818:	90 95       	com	r25
     81a:	8e 0f       	add	r24, r30
     81c:	9f 1f       	adc	r25, r31
     81e:	08 95       	ret

00000820 <fputc>:
     820:	0f 93       	push	r16
     822:	1f 93       	push	r17
     824:	cf 93       	push	r28
     826:	df 93       	push	r29
     828:	8c 01       	movw	r16, r24
     82a:	eb 01       	movw	r28, r22
     82c:	8b 81       	ldd	r24, Y+3	; 0x03
     82e:	81 ff       	sbrs	r24, 1
     830:	1b c0       	rjmp	.+54     	; 0x868 <__stack+0x9>
     832:	82 ff       	sbrs	r24, 2
     834:	0d c0       	rjmp	.+26     	; 0x850 <fputc+0x30>
     836:	2e 81       	ldd	r18, Y+6	; 0x06
     838:	3f 81       	ldd	r19, Y+7	; 0x07
     83a:	8c 81       	ldd	r24, Y+4	; 0x04
     83c:	9d 81       	ldd	r25, Y+5	; 0x05
     83e:	28 17       	cp	r18, r24
     840:	39 07       	cpc	r19, r25
     842:	64 f4       	brge	.+24     	; 0x85c <fputc+0x3c>
     844:	e8 81       	ld	r30, Y
     846:	f9 81       	ldd	r31, Y+1	; 0x01
     848:	01 93       	st	Z+, r16
     84a:	f9 83       	std	Y+1, r31	; 0x01
     84c:	e8 83       	st	Y, r30
     84e:	06 c0       	rjmp	.+12     	; 0x85c <fputc+0x3c>
     850:	e8 85       	ldd	r30, Y+8	; 0x08
     852:	f9 85       	ldd	r31, Y+9	; 0x09
     854:	80 2f       	mov	r24, r16
     856:	09 95       	icall
     858:	89 2b       	or	r24, r25
     85a:	31 f4       	brne	.+12     	; 0x868 <__stack+0x9>
     85c:	8e 81       	ldd	r24, Y+6	; 0x06
     85e:	9f 81       	ldd	r25, Y+7	; 0x07
     860:	01 96       	adiw	r24, 0x01	; 1
     862:	9f 83       	std	Y+7, r25	; 0x07
     864:	8e 83       	std	Y+6, r24	; 0x06
     866:	02 c0       	rjmp	.+4      	; 0x86c <__stack+0xd>
     868:	0f ef       	ldi	r16, 0xFF	; 255
     86a:	1f ef       	ldi	r17, 0xFF	; 255
     86c:	c8 01       	movw	r24, r16
     86e:	df 91       	pop	r29
     870:	cf 91       	pop	r28
     872:	1f 91       	pop	r17
     874:	0f 91       	pop	r16
     876:	08 95       	ret

00000878 <__ultoa_invert>:
     878:	fa 01       	movw	r30, r20
     87a:	aa 27       	eor	r26, r26
     87c:	28 30       	cpi	r18, 0x08	; 8
     87e:	51 f1       	breq	.+84     	; 0x8d4 <__ultoa_invert+0x5c>
     880:	20 31       	cpi	r18, 0x10	; 16
     882:	81 f1       	breq	.+96     	; 0x8e4 <__ultoa_invert+0x6c>
     884:	e8 94       	clt
     886:	6f 93       	push	r22
     888:	6e 7f       	andi	r22, 0xFE	; 254
     88a:	6e 5f       	subi	r22, 0xFE	; 254
     88c:	7f 4f       	sbci	r23, 0xFF	; 255
     88e:	8f 4f       	sbci	r24, 0xFF	; 255
     890:	9f 4f       	sbci	r25, 0xFF	; 255
     892:	af 4f       	sbci	r26, 0xFF	; 255
     894:	b1 e0       	ldi	r27, 0x01	; 1
     896:	3e d0       	rcall	.+124    	; 0x914 <__ultoa_invert+0x9c>
     898:	b4 e0       	ldi	r27, 0x04	; 4
     89a:	3c d0       	rcall	.+120    	; 0x914 <__ultoa_invert+0x9c>
     89c:	67 0f       	add	r22, r23
     89e:	78 1f       	adc	r23, r24
     8a0:	89 1f       	adc	r24, r25
     8a2:	9a 1f       	adc	r25, r26
     8a4:	a1 1d       	adc	r26, r1
     8a6:	68 0f       	add	r22, r24
     8a8:	79 1f       	adc	r23, r25
     8aa:	8a 1f       	adc	r24, r26
     8ac:	91 1d       	adc	r25, r1
     8ae:	a1 1d       	adc	r26, r1
     8b0:	6a 0f       	add	r22, r26
     8b2:	71 1d       	adc	r23, r1
     8b4:	81 1d       	adc	r24, r1
     8b6:	91 1d       	adc	r25, r1
     8b8:	a1 1d       	adc	r26, r1
     8ba:	20 d0       	rcall	.+64     	; 0x8fc <__ultoa_invert+0x84>
     8bc:	09 f4       	brne	.+2      	; 0x8c0 <__ultoa_invert+0x48>
     8be:	68 94       	set
     8c0:	3f 91       	pop	r19
     8c2:	2a e0       	ldi	r18, 0x0A	; 10
     8c4:	26 9f       	mul	r18, r22
     8c6:	11 24       	eor	r1, r1
     8c8:	30 19       	sub	r19, r0
     8ca:	30 5d       	subi	r19, 0xD0	; 208
     8cc:	31 93       	st	Z+, r19
     8ce:	de f6       	brtc	.-74     	; 0x886 <__ultoa_invert+0xe>
     8d0:	cf 01       	movw	r24, r30
     8d2:	08 95       	ret
     8d4:	46 2f       	mov	r20, r22
     8d6:	47 70       	andi	r20, 0x07	; 7
     8d8:	40 5d       	subi	r20, 0xD0	; 208
     8da:	41 93       	st	Z+, r20
     8dc:	b3 e0       	ldi	r27, 0x03	; 3
     8de:	0f d0       	rcall	.+30     	; 0x8fe <__ultoa_invert+0x86>
     8e0:	c9 f7       	brne	.-14     	; 0x8d4 <__ultoa_invert+0x5c>
     8e2:	f6 cf       	rjmp	.-20     	; 0x8d0 <__ultoa_invert+0x58>
     8e4:	46 2f       	mov	r20, r22
     8e6:	4f 70       	andi	r20, 0x0F	; 15
     8e8:	40 5d       	subi	r20, 0xD0	; 208
     8ea:	4a 33       	cpi	r20, 0x3A	; 58
     8ec:	18 f0       	brcs	.+6      	; 0x8f4 <__ultoa_invert+0x7c>
     8ee:	49 5d       	subi	r20, 0xD9	; 217
     8f0:	31 fd       	sbrc	r19, 1
     8f2:	40 52       	subi	r20, 0x20	; 32
     8f4:	41 93       	st	Z+, r20
     8f6:	02 d0       	rcall	.+4      	; 0x8fc <__ultoa_invert+0x84>
     8f8:	a9 f7       	brne	.-22     	; 0x8e4 <__ultoa_invert+0x6c>
     8fa:	ea cf       	rjmp	.-44     	; 0x8d0 <__ultoa_invert+0x58>
     8fc:	b4 e0       	ldi	r27, 0x04	; 4
     8fe:	a6 95       	lsr	r26
     900:	97 95       	ror	r25
     902:	87 95       	ror	r24
     904:	77 95       	ror	r23
     906:	67 95       	ror	r22
     908:	ba 95       	dec	r27
     90a:	c9 f7       	brne	.-14     	; 0x8fe <__ultoa_invert+0x86>
     90c:	00 97       	sbiw	r24, 0x00	; 0
     90e:	61 05       	cpc	r22, r1
     910:	71 05       	cpc	r23, r1
     912:	08 95       	ret
     914:	9b 01       	movw	r18, r22
     916:	ac 01       	movw	r20, r24
     918:	0a 2e       	mov	r0, r26
     91a:	06 94       	lsr	r0
     91c:	57 95       	ror	r21
     91e:	47 95       	ror	r20
     920:	37 95       	ror	r19
     922:	27 95       	ror	r18
     924:	ba 95       	dec	r27
     926:	c9 f7       	brne	.-14     	; 0x91a <__ultoa_invert+0xa2>
     928:	62 0f       	add	r22, r18
     92a:	73 1f       	adc	r23, r19
     92c:	84 1f       	adc	r24, r20
     92e:	95 1f       	adc	r25, r21
     930:	a0 1d       	adc	r26, r0
     932:	08 95       	ret

00000934 <delay_ms>:
uchar cmd_buf[100];

/**
 * Some basic delay function
 */
void delay_ms(unsigned short ms) {
     934:	df 93       	push	r29
     936:	cf 93       	push	r28
     938:	00 d0       	rcall	.+0      	; 0x93a <delay_ms+0x6>
     93a:	00 d0       	rcall	.+0      	; 0x93c <delay_ms+0x8>
     93c:	00 d0       	rcall	.+0      	; 0x93e <delay_ms+0xa>
     93e:	cd b7       	in	r28, 0x3d	; 61
     940:	de b7       	in	r29, 0x3e	; 62
     942:	9e 83       	std	Y+6, r25	; 0x06
     944:	8d 83       	std	Y+5, r24	; 0x05
	unsigned short outer1, outer2;
	outer1 = 200 * 12;
     946:	80 e6       	ldi	r24, 0x60	; 96
     948:	99 e0       	ldi	r25, 0x09	; 9
     94a:	9c 83       	std	Y+4, r25	; 0x04
     94c:	8b 83       	std	Y+3, r24	; 0x03
     94e:	1c c0       	rjmp	.+56     	; 0x988 <delay_ms+0x54>

	while (outer1) {
		outer2 = 100;
     950:	84 e6       	ldi	r24, 0x64	; 100
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	9a 83       	std	Y+2, r25	; 0x02
     956:	89 83       	std	Y+1, r24	; 0x01
     958:	0e c0       	rjmp	.+28     	; 0x976 <delay_ms+0x42>
		while (outer2) {
			while (ms)
				ms--;
     95a:	8d 81       	ldd	r24, Y+5	; 0x05
     95c:	9e 81       	ldd	r25, Y+6	; 0x06
     95e:	01 97       	sbiw	r24, 0x01	; 1
     960:	9e 83       	std	Y+6, r25	; 0x06
     962:	8d 83       	std	Y+5, r24	; 0x05
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
			while (ms)
     964:	8d 81       	ldd	r24, Y+5	; 0x05
     966:	9e 81       	ldd	r25, Y+6	; 0x06
     968:	00 97       	sbiw	r24, 0x00	; 0
     96a:	b9 f7       	brne	.-18     	; 0x95a <delay_ms+0x26>
				ms--;
			outer2--;
     96c:	89 81       	ldd	r24, Y+1	; 0x01
     96e:	9a 81       	ldd	r25, Y+2	; 0x02
     970:	01 97       	sbiw	r24, 0x01	; 1
     972:	9a 83       	std	Y+2, r25	; 0x02
     974:	89 83       	std	Y+1, r24	; 0x01
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
		outer2 = 100;
		while (outer2) {
     976:	89 81       	ldd	r24, Y+1	; 0x01
     978:	9a 81       	ldd	r25, Y+2	; 0x02
     97a:	00 97       	sbiw	r24, 0x00	; 0
     97c:	99 f7       	brne	.-26     	; 0x964 <delay_ms+0x30>
			while (ms)
				ms--;
			outer2--;
		}
		outer1--;
     97e:	8b 81       	ldd	r24, Y+3	; 0x03
     980:	9c 81       	ldd	r25, Y+4	; 0x04
     982:	01 97       	sbiw	r24, 0x01	; 1
     984:	9c 83       	std	Y+4, r25	; 0x04
     986:	8b 83       	std	Y+3, r24	; 0x03
 */
void delay_ms(unsigned short ms) {
	unsigned short outer1, outer2;
	outer1 = 200 * 12;

	while (outer1) {
     988:	8b 81       	ldd	r24, Y+3	; 0x03
     98a:	9c 81       	ldd	r25, Y+4	; 0x04
     98c:	00 97       	sbiw	r24, 0x00	; 0
     98e:	01 f7       	brne	.-64     	; 0x950 <delay_ms+0x1c>
				ms--;
			outer2--;
		}
		outer1--;
	}
}
     990:	26 96       	adiw	r28, 0x06	; 6
     992:	0f b6       	in	r0, 0x3f	; 63
     994:	f8 94       	cli
     996:	de bf       	out	0x3e, r29	; 62
     998:	0f be       	out	0x3f, r0	; 63
     99a:	cd bf       	out	0x3d, r28	; 61
     99c:	cf 91       	pop	r28
     99e:	df 91       	pop	r29
     9a0:	08 95       	ret

000009a2 <gpib_init>:
 * Init GPIB pins and variables.
 * \brief All signal lines not related to the controller part
 * 		are initialized with useful values.
 *		(The controller part initialization is done on gpib_controller_assert())
 */
void gpib_init(void) {
     9a2:	df 93       	push	r29
     9a4:	cf 93       	push	r28
     9a6:	cd b7       	in	r28, 0x3d	; 61
     9a8:	de b7       	in	r29, 0x3e	; 62
	// data lines - complete port A as input
	DDRA = 0x00;
     9aa:	ea e3       	ldi	r30, 0x3A	; 58
     9ac:	f0 e0       	ldi	r31, 0x00	; 0
     9ae:	10 82       	st	Z, r1

	// handshake lines - on port D , everything as input
	DDRD &= ~_BV(G_DAV); // DAV 
     9b0:	a1 e3       	ldi	r26, 0x31	; 49
     9b2:	b0 e0       	ldi	r27, 0x00	; 0
     9b4:	e1 e3       	ldi	r30, 0x31	; 49
     9b6:	f0 e0       	ldi	r31, 0x00	; 0
     9b8:	80 81       	ld	r24, Z
     9ba:	8b 7f       	andi	r24, 0xFB	; 251
     9bc:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_EOI); // EOI 
     9be:	a1 e3       	ldi	r26, 0x31	; 49
     9c0:	b0 e0       	ldi	r27, 0x00	; 0
     9c2:	e1 e3       	ldi	r30, 0x31	; 49
     9c4:	f0 e0       	ldi	r31, 0x00	; 0
     9c6:	80 81       	ld	r24, Z
     9c8:	8f 7e       	andi	r24, 0xEF	; 239
     9ca:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_SRQ); // SRQ 
     9cc:	a1 e3       	ldi	r26, 0x31	; 49
     9ce:	b0 e0       	ldi	r27, 0x00	; 0
     9d0:	e1 e3       	ldi	r30, 0x31	; 49
     9d2:	f0 e0       	ldi	r31, 0x00	; 0
     9d4:	80 81       	ld	r24, Z
     9d6:	8f 7b       	andi	r24, 0xBF	; 191
     9d8:	8c 93       	st	X, r24
	DDRD &= ~_BV(G_ATN); // ATN  
     9da:	a1 e3       	ldi	r26, 0x31	; 49
     9dc:	b0 e0       	ldi	r27, 0x00	; 0
     9de:	e1 e3       	ldi	r30, 0x31	; 49
     9e0:	f0 e0       	ldi	r31, 0x00	; 0
     9e2:	80 81       	ld	r24, Z
     9e4:	8f 77       	andi	r24, 0x7F	; 127
     9e6:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_REN); // REN  
     9e8:	a7 e3       	ldi	r26, 0x37	; 55
     9ea:	b0 e0       	ldi	r27, 0x00	; 0
     9ec:	e7 e3       	ldi	r30, 0x37	; 55
     9ee:	f0 e0       	ldi	r31, 0x00	; 0
     9f0:	80 81       	ld	r24, Z
     9f2:	8d 7f       	andi	r24, 0xFD	; 253
     9f4:	8c 93       	st	X, r24
	DDRB &= ~_BV(G_IFC); // IFC  
     9f6:	a7 e3       	ldi	r26, 0x37	; 55
     9f8:	b0 e0       	ldi	r27, 0x00	; 0
     9fa:	e7 e3       	ldi	r30, 0x37	; 55
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	8e 7f       	andi	r24, 0xFE	; 254
     a02:	8c 93       	st	X, r24

	// init handshake lines
	assign_bit(DDRD, PORTD, G_NRFD);
     a04:	a2 e3       	ldi	r26, 0x32	; 50
     a06:	b0 e0       	ldi	r27, 0x00	; 0
     a08:	e2 e3       	ldi	r30, 0x32	; 50
     a0a:	f0 e0       	ldi	r31, 0x00	; 0
     a0c:	80 81       	ld	r24, Z
     a0e:	87 7f       	andi	r24, 0xF7	; 247
     a10:	8c 93       	st	X, r24
     a12:	a1 e3       	ldi	r26, 0x31	; 49
     a14:	b0 e0       	ldi	r27, 0x00	; 0
     a16:	e1 e3       	ldi	r30, 0x31	; 49
     a18:	f0 e0       	ldi	r31, 0x00	; 0
     a1a:	80 81       	ld	r24, Z
     a1c:	88 60       	ori	r24, 0x08	; 8
     a1e:	8c 93       	st	X, r24
     a20:	a2 e3       	ldi	r26, 0x32	; 50
     a22:	b0 e0       	ldi	r27, 0x00	; 0
     a24:	e2 e3       	ldi	r30, 0x32	; 50
     a26:	f0 e0       	ldi	r31, 0x00	; 0
     a28:	80 81       	ld	r24, Z
     a2a:	87 7f       	andi	r24, 0xF7	; 247
     a2c:	8c 93       	st	X, r24
	// not ready for data now
	release_bit(DDRD, PORTD, G_NDAC);
     a2e:	a1 e3       	ldi	r26, 0x31	; 49
     a30:	b0 e0       	ldi	r27, 0x00	; 0
     a32:	e1 e3       	ldi	r30, 0x31	; 49
     a34:	f0 e0       	ldi	r31, 0x00	; 0
     a36:	80 81       	ld	r24, Z
     a38:	8f 7d       	andi	r24, 0xDF	; 223
     a3a:	8c 93       	st	X, r24
     a3c:	a2 e3       	ldi	r26, 0x32	; 50
     a3e:	b0 e0       	ldi	r27, 0x00	; 0
     a40:	e2 e3       	ldi	r30, 0x32	; 50
     a42:	f0 e0       	ldi	r31, 0x00	; 0
     a44:	80 81       	ld	r24, Z
     a46:	80 62       	ori	r24, 0x20	; 32
     a48:	8c 93       	st	X, r24
	// initially: ok so far
}
     a4a:	cf 91       	pop	r28
     a4c:	df 91       	pop	r29
     a4e:	08 95       	ret

00000a50 <gpib_receive>:
 *  \returns		On any error, 0xff is returned. in this case, the value of parameter *_byte is undefined.
 * 		Otherwise the value of the EOI signal line during read is returned. If EOI was assigned, a 0x01 is
 * 		returned. If EOI was not assigned, a 0x00 is returned. Assignment of EOI means that the talker
 * 		is sending the last character for this transmission.
 */
uchar gpib_receive(uchar* _byte) {
     a50:	df 93       	push	r29
     a52:	cf 93       	push	r28
     a54:	cd b7       	in	r28, 0x3d	; 61
     a56:	de b7       	in	r29, 0x3e	; 62
     a58:	27 97       	sbiw	r28, 0x07	; 7
     a5a:	0f b6       	in	r0, 0x3f	; 63
     a5c:	f8 94       	cli
     a5e:	de bf       	out	0x3e, r29	; 62
     a60:	0f be       	out	0x3f, r0	; 63
     a62:	cd bf       	out	0x3d, r28	; 61
     a64:	9e 83       	std	Y+6, r25	; 0x06
     a66:	8d 83       	std	Y+5, r24	; 0x05
	int timeout;
	uchar byte, eoi;

	//uart_puts("\n\rgpib_receive()\n\r");

	if (controller.talks == 1) {
     a68:	80 91 a7 03 	lds	r24, 0x03A7
     a6c:	81 30       	cpi	r24, 0x01	; 1
     a6e:	39 f4       	brne	.+14     	; 0xa7e <gpib_receive+0x2e>
		*_byte = 0xff;
     a70:	ed 81       	ldd	r30, Y+5	; 0x05
     a72:	fe 81       	ldd	r31, Y+6	; 0x06
     a74:	8f ef       	ldi	r24, 0xFF	; 255
     a76:	80 83       	st	Z, r24
		return 0xff;
     a78:	8f ef       	ldi	r24, 0xFF	; 255
     a7a:	8f 83       	std	Y+7, r24	; 0x07
     a7c:	c6 c0       	rjmp	.+396    	; 0xc0a <gpib_receive+0x1ba>
	}

	// handshake: set nrfd, means i am ready to receive some data
	release_bit(DDRD, PORTD, G_NRFD);
     a7e:	a1 e3       	ldi	r26, 0x31	; 49
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	e1 e3       	ldi	r30, 0x31	; 49
     a84:	f0 e0       	ldi	r31, 0x00	; 0
     a86:	80 81       	ld	r24, Z
     a88:	87 7f       	andi	r24, 0xF7	; 247
     a8a:	8c 93       	st	X, r24
     a8c:	a2 e3       	ldi	r26, 0x32	; 50
     a8e:	b0 e0       	ldi	r27, 0x00	; 0
     a90:	e2 e3       	ldi	r30, 0x32	; 50
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	80 81       	ld	r24, Z
     a96:	88 60       	ori	r24, 0x08	; 8
     a98:	8c 93       	st	X, r24
	assign_bit(DDRD, PORTD, G_NDAC);
     a9a:	a2 e3       	ldi	r26, 0x32	; 50
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e2 e3       	ldi	r30, 0x32	; 50
     aa0:	f0 e0       	ldi	r31, 0x00	; 0
     aa2:	80 81       	ld	r24, Z
     aa4:	8f 7d       	andi	r24, 0xDF	; 223
     aa6:	8c 93       	st	X, r24
     aa8:	a1 e3       	ldi	r26, 0x31	; 49
     aaa:	b0 e0       	ldi	r27, 0x00	; 0
     aac:	e1 e3       	ldi	r30, 0x31	; 49
     aae:	f0 e0       	ldi	r31, 0x00	; 0
     ab0:	80 81       	ld	r24, Z
     ab2:	80 62       	ori	r24, 0x20	; 32
     ab4:	8c 93       	st	X, r24
     ab6:	a2 e3       	ldi	r26, 0x32	; 50
     ab8:	b0 e0       	ldi	r27, 0x00	; 0
     aba:	e2 e3       	ldi	r30, 0x32	; 50
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	80 81       	ld	r24, Z
     ac0:	8f 7d       	andi	r24, 0xDF	; 223
     ac2:	8c 93       	st	X, r24

	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     ac4:	80 91 12 05 	lds	r24, 0x0512
     ac8:	88 2f       	mov	r24, r24
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	05 96       	adiw	r24, 0x05	; 5
     ace:	9c 83       	std	Y+4, r25	; 0x04
     ad0:	8b 83       	std	Y+3, r24	; 0x03
     ad2:	10 c0       	rjmp	.+32     	; 0xaf4 <gpib_receive+0xa4>
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     ad4:	80 91 12 05 	lds	r24, 0x0512
     ad8:	28 2f       	mov	r18, r24
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	8b 81       	ldd	r24, Y+3	; 0x03
     ade:	9c 81       	ldd	r25, Y+4	; 0x04
     ae0:	28 17       	cp	r18, r24
     ae2:	39 07       	cpc	r19, r25
     ae4:	39 f4       	brne	.+14     	; 0xaf4 <gpib_receive+0xa4>
			uart_puts("\n\rError: DAV timeout (1)\n\r");
     ae6:	80 e6       	ldi	r24, 0x60	; 96
     ae8:	90 e0       	ldi	r25, 0x00	; 0
     aea:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
			return 0xff;
     aee:	8f ef       	ldi	r24, 0xFF	; 255
     af0:	8f 83       	std	Y+7, r24	; 0x07
     af2:	8b c0       	rjmp	.+278    	; 0xc0a <gpib_receive+0x1ba>
	//gpib_info();

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while ((PIND & _BV(G_DAV)) && (s <= timeout)) {
     af4:	e0 e3       	ldi	r30, 0x30	; 48
     af6:	f0 e0       	ldi	r31, 0x00	; 0
     af8:	80 81       	ld	r24, Z
     afa:	88 2f       	mov	r24, r24
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	84 70       	andi	r24, 0x04	; 4
     b00:	90 70       	andi	r25, 0x00	; 0
     b02:	00 97       	sbiw	r24, 0x00	; 0
     b04:	49 f0       	breq	.+18     	; 0xb18 <gpib_receive+0xc8>
     b06:	80 91 12 05 	lds	r24, 0x0512
     b0a:	28 2f       	mov	r18, r24
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	8b 81       	ldd	r24, Y+3	; 0x03
     b10:	9c 81       	ldd	r25, Y+4	; 0x04
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	f4 f6       	brge	.-68     	; 0xad4 <gpib_receive+0x84>
#else
	loop_until_bit_is_clear(PIND,G_DAV);
#endif

	// handshake: clear NRFD, means i am busy now to read data
	assign_bit(DDRD, PORTD, G_NRFD);
     b18:	a2 e3       	ldi	r26, 0x32	; 50
     b1a:	b0 e0       	ldi	r27, 0x00	; 0
     b1c:	e2 e3       	ldi	r30, 0x32	; 50
     b1e:	f0 e0       	ldi	r31, 0x00	; 0
     b20:	80 81       	ld	r24, Z
     b22:	87 7f       	andi	r24, 0xF7	; 247
     b24:	8c 93       	st	X, r24
     b26:	a1 e3       	ldi	r26, 0x31	; 49
     b28:	b0 e0       	ldi	r27, 0x00	; 0
     b2a:	e1 e3       	ldi	r30, 0x31	; 49
     b2c:	f0 e0       	ldi	r31, 0x00	; 0
     b2e:	80 81       	ld	r24, Z
     b30:	88 60       	ori	r24, 0x08	; 8
     b32:	8c 93       	st	X, r24
     b34:	a2 e3       	ldi	r26, 0x32	; 50
     b36:	b0 e0       	ldi	r27, 0x00	; 0
     b38:	e2 e3       	ldi	r30, 0x32	; 50
     b3a:	f0 e0       	ldi	r31, 0x00	; 0
     b3c:	80 81       	ld	r24, Z
     b3e:	87 7f       	andi	r24, 0xF7	; 247
     b40:	8c 93       	st	X, r24
	// read data
	byte = PINA ^ 0xff;
     b42:	e9 e3       	ldi	r30, 0x39	; 57
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	80 95       	com	r24
     b4a:	8a 83       	std	Y+2, r24	; 0x02

	// handshake: set ndac, means i have completed/accepted the read
	release_bit(DDRD, PORTD, G_NDAC);
     b4c:	a1 e3       	ldi	r26, 0x31	; 49
     b4e:	b0 e0       	ldi	r27, 0x00	; 0
     b50:	e1 e3       	ldi	r30, 0x31	; 49
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	80 81       	ld	r24, Z
     b56:	8f 7d       	andi	r24, 0xDF	; 223
     b58:	8c 93       	st	X, r24
     b5a:	a2 e3       	ldi	r26, 0x32	; 50
     b5c:	b0 e0       	ldi	r27, 0x00	; 0
     b5e:	e2 e3       	ldi	r30, 0x32	; 50
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	80 81       	ld	r24, Z
     b64:	80 62       	ori	r24, 0x20	; 32
     b66:	8c 93       	st	X, r24

#ifdef WITH_TIMEOUT
	timeout = s + 5;
     b68:	80 91 12 05 	lds	r24, 0x0512
     b6c:	88 2f       	mov	r24, r24
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	05 96       	adiw	r24, 0x05	; 5
     b72:	9c 83       	std	Y+4, r25	; 0x04
     b74:	8b 83       	std	Y+3, r24	; 0x03
     b76:	10 c0       	rjmp	.+32     	; 0xb98 <gpib_receive+0x148>
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
		if (s == timeout) {
     b78:	80 91 12 05 	lds	r24, 0x0512
     b7c:	28 2f       	mov	r18, r24
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	8b 81       	ldd	r24, Y+3	; 0x03
     b82:	9c 81       	ldd	r25, Y+4	; 0x04
     b84:	28 17       	cp	r18, r24
     b86:	39 07       	cpc	r19, r25
     b88:	39 f4       	brne	.+14     	; 0xb98 <gpib_receive+0x148>
			uart_puts("\n\rError: DAV timeout (2)\n\r");
     b8a:	8b e7       	ldi	r24, 0x7B	; 123
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
			return 0xff;
     b92:	8f ef       	ldi	r24, 0xFF	; 255
     b94:	8f 83       	std	Y+7, r24	; 0x07
     b96:	39 c0       	rjmp	.+114    	; 0xc0a <gpib_receive+0x1ba>
	release_bit(DDRD, PORTD, G_NDAC);

#ifdef WITH_TIMEOUT
	timeout = s + 5;
	//gpib_info();
	while (!(PIND & _BV(G_DAV)) && (s <= timeout)) {
     b98:	e0 e3       	ldi	r30, 0x30	; 48
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	88 2f       	mov	r24, r24
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	84 70       	andi	r24, 0x04	; 4
     ba4:	90 70       	andi	r25, 0x00	; 0
     ba6:	00 97       	sbiw	r24, 0x00	; 0
     ba8:	49 f4       	brne	.+18     	; 0xbbc <gpib_receive+0x16c>
     baa:	80 91 12 05 	lds	r24, 0x0512
     bae:	28 2f       	mov	r18, r24
     bb0:	30 e0       	ldi	r19, 0x00	; 0
     bb2:	8b 81       	ldd	r24, Y+3	; 0x03
     bb4:	9c 81       	ldd	r25, Y+4	; 0x04
     bb6:	82 17       	cp	r24, r18
     bb8:	93 07       	cpc	r25, r19
     bba:	f4 f6       	brge	.-68     	; 0xb78 <gpib_receive+0x128>
	}
#else
	loop_until_bit_is_set(PIND,G_DAV);
#endif
	// handshake: clear ndac (this is a prerequisite for receive next byte)
	assign_bit(DDRD, PORTD, G_NDAC);
     bbc:	a2 e3       	ldi	r26, 0x32	; 50
     bbe:	b0 e0       	ldi	r27, 0x00	; 0
     bc0:	e2 e3       	ldi	r30, 0x32	; 50
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	8f 7d       	andi	r24, 0xDF	; 223
     bc8:	8c 93       	st	X, r24
     bca:	a1 e3       	ldi	r26, 0x31	; 49
     bcc:	b0 e0       	ldi	r27, 0x00	; 0
     bce:	e1 e3       	ldi	r30, 0x31	; 49
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	80 81       	ld	r24, Z
     bd4:	80 62       	ori	r24, 0x20	; 32
     bd6:	8c 93       	st	X, r24
     bd8:	a2 e3       	ldi	r26, 0x32	; 50
     bda:	b0 e0       	ldi	r27, 0x00	; 0
     bdc:	e2 e3       	ldi	r30, 0x32	; 50
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	80 81       	ld	r24, Z
     be2:	8f 7d       	andi	r24, 0xDF	; 223
     be4:	8c 93       	st	X, r24

	// check if last byte of transmission
	eoi = bit_is_clear(PIND, G_EOI);
     be6:	e0 e3       	ldi	r30, 0x30	; 48
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	88 2f       	mov	r24, r24
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	80 71       	andi	r24, 0x10	; 16
     bf2:	90 70       	andi	r25, 0x00	; 0
     bf4:	19 82       	std	Y+1, r1	; 0x01
     bf6:	00 97       	sbiw	r24, 0x00	; 0
     bf8:	11 f4       	brne	.+4      	; 0xbfe <gpib_receive+0x1ae>
     bfa:	81 e0       	ldi	r24, 0x01	; 1
     bfc:	89 83       	std	Y+1, r24	; 0x01

	*_byte = byte;
     bfe:	ed 81       	ldd	r30, Y+5	; 0x05
     c00:	fe 81       	ldd	r31, Y+6	; 0x06
     c02:	8a 81       	ldd	r24, Y+2	; 0x02
     c04:	80 83       	st	Z, r24

	return eoi;
     c06:	89 81       	ldd	r24, Y+1	; 0x01
     c08:	8f 83       	std	Y+7, r24	; 0x07
     c0a:	8f 81       	ldd	r24, Y+7	; 0x07
}
     c0c:	27 96       	adiw	r28, 0x07	; 7
     c0e:	0f b6       	in	r0, 0x3f	; 63
     c10:	f8 94       	cli
     c12:	de bf       	out	0x3e, r29	; 62
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	cd bf       	out	0x3d, r28	; 61
     c18:	cf 91       	pop	r28
     c1a:	df 91       	pop	r29
     c1c:	08 95       	ret

00000c1e <gpib_controller_assign>:
 * You have to change the initialization of the partner array according to your environment.
 * The partners-array is used by gpib_serial_poll() for looping over all existing devices.
 * 
 * \param address the address to be used by the controller. Usually 0x00.
 */
void gpib_controller_assign(uchar address) {
     c1e:	df 93       	push	r29
     c20:	cf 93       	push	r28
     c22:	0f 92       	push	r0
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
     c28:	89 83       	std	Y+1, r24	; 0x01
	controller.myaddress = address;
     c2a:	89 81       	ldd	r24, Y+1	; 0x01
     c2c:	80 93 a4 03 	sts	0x03A4, r24
	controller.talks = 0;
     c30:	10 92 a7 03 	sts	0x03A7, r1
	controller.partner.primary = ADDRESS_NOT_SET; // init default active partner
     c34:	8f ef       	ldi	r24, 0xFF	; 255
     c36:	80 93 a5 03 	sts	0x03A5, r24
	controller.partner.secondary = ADDRESS_NOT_SET;
     c3a:	8f ef       	ldi	r24, 0xFF	; 255
     c3c:	80 93 a6 03 	sts	0x03A6, r24
	controller.flavour = FLAVOUR_NONE;
     c40:	10 92 a8 03 	sts	0x03A8, r1
	/** clear list of partners */
	gpib_clear_partners();
     c44:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <gpib_clear_partners>
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     c48:	a8 e3       	ldi	r26, 0x38	; 56
     c4a:	b0 e0       	ldi	r27, 0x00	; 0
     c4c:	e8 e3       	ldi	r30, 0x38	; 56
     c4e:	f0 e0       	ldi	r31, 0x00	; 0
     c50:	80 81       	ld	r24, Z
     c52:	8e 7f       	andi	r24, 0xFE	; 254
     c54:	8c 93       	st	X, r24
     c56:	a7 e3       	ldi	r26, 0x37	; 55
     c58:	b0 e0       	ldi	r27, 0x00	; 0
     c5a:	e7 e3       	ldi	r30, 0x37	; 55
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	80 81       	ld	r24, Z
     c60:	81 60       	ori	r24, 0x01	; 1
     c62:	8c 93       	st	X, r24
     c64:	a8 e3       	ldi	r26, 0x38	; 56
     c66:	b0 e0       	ldi	r27, 0x00	; 0
     c68:	e8 e3       	ldi	r30, 0x38	; 56
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	80 81       	ld	r24, Z
     c6e:	8e 7f       	andi	r24, 0xFE	; 254
     c70:	8c 93       	st	X, r24
	delay_ms(200);
     c72:	88 ec       	ldi	r24, 0xC8	; 200
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	0e 94 9a 04 	call	0x934	; 0x934 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     c7a:	a7 e3       	ldi	r26, 0x37	; 55
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	e7 e3       	ldi	r30, 0x37	; 55
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	80 81       	ld	r24, Z
     c84:	8e 7f       	andi	r24, 0xFE	; 254
     c86:	8c 93       	st	X, r24
     c88:	a8 e3       	ldi	r26, 0x38	; 56
     c8a:	b0 e0       	ldi	r27, 0x00	; 0
     c8c:	e8 e3       	ldi	r30, 0x38	; 56
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	81 60       	ori	r24, 0x01	; 1
     c94:	8c 93       	st	X, r24
	// set up all devices for remote control
	assign_bit(DDRB, PORTB, G_REN);
     c96:	a8 e3       	ldi	r26, 0x38	; 56
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	e8 e3       	ldi	r30, 0x38	; 56
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	80 81       	ld	r24, Z
     ca0:	8d 7f       	andi	r24, 0xFD	; 253
     ca2:	8c 93       	st	X, r24
     ca4:	a7 e3       	ldi	r26, 0x37	; 55
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e7 e3       	ldi	r30, 0x37	; 55
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	82 60       	ori	r24, 0x02	; 2
     cb0:	8c 93       	st	X, r24
     cb2:	a8 e3       	ldi	r26, 0x38	; 56
     cb4:	b0 e0       	ldi	r27, 0x00	; 0
     cb6:	e8 e3       	ldi	r30, 0x38	; 56
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
     cbc:	8d 7f       	andi	r24, 0xFD	; 253
     cbe:	8c 93       	st	X, r24

	// DCL - device clear for all devices on bus
	cmd_buf[0] = G_CMD_DCL;
     cc0:	84 e1       	ldi	r24, 0x14	; 20
     cc2:	80 93 5d 04 	sts	0x045D, r24
	gpib_cmd(cmd_buf, 1);
     cc6:	8d e5       	ldi	r24, 0x5D	; 93
     cc8:	94 e0       	ldi	r25, 0x04	; 4
     cca:	61 e0       	ldi	r22, 0x01	; 1
     ccc:	70 e0       	ldi	r23, 0x00	; 0
     cce:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
}
     cd2:	0f 90       	pop	r0
     cd4:	cf 91       	pop	r28
     cd6:	df 91       	pop	r29
     cd8:	08 95       	ret

00000cda <gpib_controller_release>:

/**
 * Release bus 
 */
void gpib_controller_release(void) {
     cda:	df 93       	push	r29
     cdc:	cf 93       	push	r28
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
	// set up initial state of bus
	assign_bit(DDRB, PORTB, G_IFC);
     ce2:	a8 e3       	ldi	r26, 0x38	; 56
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	e8 e3       	ldi	r30, 0x38	; 56
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8e 7f       	andi	r24, 0xFE	; 254
     cee:	8c 93       	st	X, r24
     cf0:	a7 e3       	ldi	r26, 0x37	; 55
     cf2:	b0 e0       	ldi	r27, 0x00	; 0
     cf4:	e7 e3       	ldi	r30, 0x37	; 55
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	81 60       	ori	r24, 0x01	; 1
     cfc:	8c 93       	st	X, r24
     cfe:	a8 e3       	ldi	r26, 0x38	; 56
     d00:	b0 e0       	ldi	r27, 0x00	; 0
     d02:	e8 e3       	ldi	r30, 0x38	; 56
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	8e 7f       	andi	r24, 0xFE	; 254
     d0a:	8c 93       	st	X, r24
	delay_ms(200);
     d0c:	88 ec       	ldi	r24, 0xC8	; 200
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	0e 94 9a 04 	call	0x934	; 0x934 <delay_ms>
	release_bit(DDRB, PORTB, G_IFC);
     d14:	a7 e3       	ldi	r26, 0x37	; 55
     d16:	b0 e0       	ldi	r27, 0x00	; 0
     d18:	e7 e3       	ldi	r30, 0x37	; 55
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	80 81       	ld	r24, Z
     d1e:	8e 7f       	andi	r24, 0xFE	; 254
     d20:	8c 93       	st	X, r24
     d22:	a8 e3       	ldi	r26, 0x38	; 56
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	e8 e3       	ldi	r30, 0x38	; 56
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	80 81       	ld	r24, Z
     d2c:	81 60       	ori	r24, 0x01	; 1
     d2e:	8c 93       	st	X, r24
	// set up all devices for local control
	release_bit(DDRB, PORTB, G_REN);
     d30:	a7 e3       	ldi	r26, 0x37	; 55
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	e7 e3       	ldi	r30, 0x37	; 55
     d36:	f0 e0       	ldi	r31, 0x00	; 0
     d38:	80 81       	ld	r24, Z
     d3a:	8d 7f       	andi	r24, 0xFD	; 253
     d3c:	8c 93       	st	X, r24
     d3e:	a8 e3       	ldi	r26, 0x38	; 56
     d40:	b0 e0       	ldi	r27, 0x00	; 0
     d42:	e8 e3       	ldi	r30, 0x38	; 56
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	80 81       	ld	r24, Z
     d48:	82 60       	ori	r24, 0x02	; 2
     d4a:	8c 93       	st	X, r24
}
     d4c:	cf 91       	pop	r28
     d4e:	df 91       	pop	r29
     d50:	08 95       	ret

00000d52 <gpib_write>:

/**
 * Write GPIB string to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_write(uchar *bytes, int length) {
     d52:	df 93       	push	r29
     d54:	cf 93       	push	r28
     d56:	00 d0       	rcall	.+0      	; 0xd58 <gpib_write+0x6>
     d58:	00 d0       	rcall	.+0      	; 0xd5a <gpib_write+0x8>
     d5a:	cd b7       	in	r28, 0x3d	; 61
     d5c:	de b7       	in	r29, 0x3e	; 62
     d5e:	9a 83       	std	Y+2, r25	; 0x02
     d60:	89 83       	std	Y+1, r24	; 0x01
     d62:	7c 83       	std	Y+4, r23	; 0x04
     d64:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg false for ordinary strings
	return _gpib_write(bytes, length, (uchar) 0);
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	9a 81       	ldd	r25, Y+2	; 0x02
     d6a:	2b 81       	ldd	r18, Y+3	; 0x03
     d6c:	3c 81       	ldd	r19, Y+4	; 0x04
     d6e:	b9 01       	movw	r22, r18
     d70:	40 e0       	ldi	r20, 0x00	; 0
     d72:	0e 94 db 06 	call	0xdb6	; 0xdb6 <_gpib_write>
}
     d76:	0f 90       	pop	r0
     d78:	0f 90       	pop	r0
     d7a:	0f 90       	pop	r0
     d7c:	0f 90       	pop	r0
     d7e:	cf 91       	pop	r28
     d80:	df 91       	pop	r29
     d82:	08 95       	ret

00000d84 <gpib_cmd>:

/**
 * Write GPIB command to bus
 * \brief See _gpib_write() for further information.
 */
uchar gpib_cmd(uchar *bytes, int length) {
     d84:	df 93       	push	r29
     d86:	cf 93       	push	r28
     d88:	00 d0       	rcall	.+0      	; 0xd8a <gpib_cmd+0x6>
     d8a:	00 d0       	rcall	.+0      	; 0xd8c <gpib_cmd+0x8>
     d8c:	cd b7       	in	r28, 0x3d	; 61
     d8e:	de b7       	in	r29, 0x3e	; 62
     d90:	9a 83       	std	Y+2, r25	; 0x02
     d92:	89 83       	std	Y+1, r24	; 0x01
     d94:	7c 83       	std	Y+4, r23	; 0x04
     d96:	6b 83       	std	Y+3, r22	; 0x03
	// set attention arg true for commands
	return _gpib_write(bytes, length, (uchar) 1);
     d98:	89 81       	ldd	r24, Y+1	; 0x01
     d9a:	9a 81       	ldd	r25, Y+2	; 0x02
     d9c:	2b 81       	ldd	r18, Y+3	; 0x03
     d9e:	3c 81       	ldd	r19, Y+4	; 0x04
     da0:	b9 01       	movw	r22, r18
     da2:	41 e0       	ldi	r20, 0x01	; 1
     da4:	0e 94 db 06 	call	0xdb6	; 0xdb6 <_gpib_write>
}
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	0f 90       	pop	r0
     dae:	0f 90       	pop	r0
     db0:	cf 91       	pop	r28
     db2:	df 91       	pop	r29
     db4:	08 95       	ret

00000db6 <_gpib_write>:
 * \param length length of valid bytes in byte array or zero.
 * for binary data, lenght must be defined. For strings, length can be set to zero. Then the length of
 * the string is calculated internally.
 * \param attention attention tur means assign ATN signal line during write.
 */
uchar _gpib_write(uchar *bytes, int length, uchar attention) {
     db6:	df 93       	push	r29
     db8:	cf 93       	push	r28
     dba:	cd b7       	in	r28, 0x3d	; 61
     dbc:	de b7       	in	r29, 0x3e	; 62
     dbe:	cb 58       	subi	r28, 0x8B	; 139
     dc0:	d0 40       	sbci	r29, 0x00	; 0
     dc2:	0f b6       	in	r0, 0x3f	; 63
     dc4:	f8 94       	cli
     dc6:	de bf       	out	0x3e, r29	; 62
     dc8:	0f be       	out	0x3f, r0	; 63
     dca:	cd bf       	out	0x3d, r28	; 61
     dcc:	fe 01       	movw	r30, r28
     dce:	ea 57       	subi	r30, 0x7A	; 122
     dd0:	ff 4f       	sbci	r31, 0xFF	; 255
     dd2:	91 83       	std	Z+1, r25	; 0x01
     dd4:	80 83       	st	Z, r24
     dd6:	fe 01       	movw	r30, r28
     dd8:	e8 57       	subi	r30, 0x78	; 120
     dda:	ff 4f       	sbci	r31, 0xFF	; 255
     ddc:	71 83       	std	Z+1, r23	; 0x01
     dde:	60 83       	st	Z, r22
     de0:	fe 01       	movw	r30, r28
     de2:	e6 57       	subi	r30, 0x76	; 118
     de4:	ff 4f       	sbci	r31, 0xFF	; 255
     de6:	40 83       	st	Z, r20
	int timeout;
	uchar buf[128];

	// set talks state. This is used by ISR to recognize own talk
	// (controller must not talk to itself and must not take part in listener handshake when talking)
	controller.talks = 1;
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	80 93 a7 03 	sts	0x03A7, r24

	if (attention) {
     dee:	fe 01       	movw	r30, r28
     df0:	e6 57       	subi	r30, 0x76	; 118
     df2:	ff 4f       	sbci	r31, 0xFF	; 255
     df4:	80 81       	ld	r24, Z
     df6:	88 23       	and	r24, r24
     df8:	a9 f0       	breq	.+42     	; 0xe24 <_gpib_write+0x6e>
		//uart_puts("\n\rgpib_controller_write()\n\r");
		// assign ATN for commands
		assign_bit(DDRD, PORTD, G_ATN);
     dfa:	a2 e3       	ldi	r26, 0x32	; 50
     dfc:	b0 e0       	ldi	r27, 0x00	; 0
     dfe:	e2 e3       	ldi	r30, 0x32	; 50
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	80 81       	ld	r24, Z
     e04:	8f 77       	andi	r24, 0x7F	; 127
     e06:	8c 93       	st	X, r24
     e08:	a1 e3       	ldi	r26, 0x31	; 49
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	e1 e3       	ldi	r30, 0x31	; 49
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	80 68       	ori	r24, 0x80	; 128
     e14:	8c 93       	st	X, r24
     e16:	a2 e3       	ldi	r26, 0x32	; 50
     e18:	b0 e0       	ldi	r27, 0x00	; 0
     e1a:	e2 e3       	ldi	r30, 0x32	; 50
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	8f 77       	andi	r24, 0x7F	; 127
     e22:	8c 93       	st	X, r24
	}

	if (length == 0) {
     e24:	fe 01       	movw	r30, r28
     e26:	e8 57       	subi	r30, 0x78	; 120
     e28:	ff 4f       	sbci	r31, 0xFF	; 255
     e2a:	80 81       	ld	r24, Z
     e2c:	91 81       	ldd	r25, Z+1	; 0x01
     e2e:	00 97       	sbiw	r24, 0x00	; 0
     e30:	61 f4       	brne	.+24     	; 0xe4a <_gpib_write+0x94>
		// length==0 means this is a common C string, null-terminated.
		// then, length can be easily calculated
		length = strlen((char*) bytes);
     e32:	fe 01       	movw	r30, r28
     e34:	ea 57       	subi	r30, 0x7A	; 122
     e36:	ff 4f       	sbci	r31, 0xFF	; 255
     e38:	80 81       	ld	r24, Z
     e3a:	91 81       	ldd	r25, Z+1	; 0x01
     e3c:	0e 94 b6 01 	call	0x36c	; 0x36c <strlen>
     e40:	fe 01       	movw	r30, r28
     e42:	e8 57       	subi	r30, 0x78	; 120
     e44:	ff 4f       	sbci	r31, 0xFF	; 255
     e46:	91 83       	std	Z+1, r25	; 0x01
     e48:	80 83       	st	Z, r24
	}
	if (length > 1) {
     e4a:	fe 01       	movw	r30, r28
     e4c:	e8 57       	subi	r30, 0x78	; 120
     e4e:	ff 4f       	sbci	r31, 0xFF	; 255
     e50:	80 81       	ld	r24, Z
     e52:	91 81       	ldd	r25, Z+1	; 0x01
     e54:	82 30       	cpi	r24, 0x02	; 2
     e56:	91 05       	cpc	r25, r1
     e58:	8c f1       	brlt	.+98     	; 0xebc <_gpib_write+0x106>
		// for debugging print out
		for (i = 0; i < length; i++) {
     e5a:	1c 82       	std	Y+4, r1	; 0x04
     e5c:	1b 82       	std	Y+3, r1	; 0x03
     e5e:	18 c0       	rjmp	.+48     	; 0xe90 <_gpib_write+0xda>
			buf[i] = bytes[i];
     e60:	4b 81       	ldd	r20, Y+3	; 0x03
     e62:	5c 81       	ldd	r21, Y+4	; 0x04
     e64:	2b 81       	ldd	r18, Y+3	; 0x03
     e66:	3c 81       	ldd	r19, Y+4	; 0x04
     e68:	fe 01       	movw	r30, r28
     e6a:	ea 57       	subi	r30, 0x7A	; 122
     e6c:	ff 4f       	sbci	r31, 0xFF	; 255
     e6e:	80 81       	ld	r24, Z
     e70:	91 81       	ldd	r25, Z+1	; 0x01
     e72:	fc 01       	movw	r30, r24
     e74:	e2 0f       	add	r30, r18
     e76:	f3 1f       	adc	r31, r19
     e78:	20 81       	ld	r18, Z
     e7a:	ce 01       	movw	r24, r28
     e7c:	06 96       	adiw	r24, 0x06	; 6
     e7e:	fc 01       	movw	r30, r24
     e80:	e4 0f       	add	r30, r20
     e82:	f5 1f       	adc	r31, r21
     e84:	20 83       	st	Z, r18
		// then, length can be easily calculated
		length = strlen((char*) bytes);
	}
	if (length > 1) {
		// for debugging print out
		for (i = 0; i < length; i++) {
     e86:	8b 81       	ldd	r24, Y+3	; 0x03
     e88:	9c 81       	ldd	r25, Y+4	; 0x04
     e8a:	01 96       	adiw	r24, 0x01	; 1
     e8c:	9c 83       	std	Y+4, r25	; 0x04
     e8e:	8b 83       	std	Y+3, r24	; 0x03
     e90:	fe 01       	movw	r30, r28
     e92:	e8 57       	subi	r30, 0x78	; 120
     e94:	ff 4f       	sbci	r31, 0xFF	; 255
     e96:	2b 81       	ldd	r18, Y+3	; 0x03
     e98:	3c 81       	ldd	r19, Y+4	; 0x04
     e9a:	80 81       	ld	r24, Z
     e9c:	91 81       	ldd	r25, Z+1	; 0x01
     e9e:	28 17       	cp	r18, r24
     ea0:	39 07       	cpc	r19, r25
     ea2:	f4 f2       	brlt	.-68     	; 0xe60 <_gpib_write+0xaa>
			buf[i] = bytes[i];
		}
		buf[i] = '\0';
     ea4:	2b 81       	ldd	r18, Y+3	; 0x03
     ea6:	3c 81       	ldd	r19, Y+4	; 0x04
     ea8:	ce 01       	movw	r24, r28
     eaa:	06 96       	adiw	r24, 0x06	; 6
     eac:	fc 01       	movw	r30, r24
     eae:	e2 0f       	add	r30, r18
     eb0:	f3 1f       	adc	r31, r19
     eb2:	10 82       	st	Z, r1
//		bytes[length]=0x00;
//		if (length>1)
//			sprintf( buf, "gpib_write: %s\n\r", (char *)bytes );
//		else
//			sprintf( buf, "gpib_write: 0x%02x\n\r", bytes[0] );
		uart_puts((char*) buf);
     eb4:	ce 01       	movw	r24, r28
     eb6:	06 96       	adiw	r24, 0x06	; 6
     eb8:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
	}
	// release EOI during transmission
	release_bit(DDRD, PORTD, G_EOI);
     ebc:	a1 e3       	ldi	r26, 0x31	; 49
     ebe:	b0 e0       	ldi	r27, 0x00	; 0
     ec0:	e1 e3       	ldi	r30, 0x31	; 49
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	8f 7e       	andi	r24, 0xEF	; 239
     ec8:	8c 93       	st	X, r24
     eca:	a2 e3       	ldi	r26, 0x32	; 50
     ecc:	b0 e0       	ldi	r27, 0x00	; 0
     ece:	e2 e3       	ldi	r30, 0x32	; 50
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	80 61       	ori	r24, 0x10	; 16
     ed6:	8c 93       	st	X, r24
	// release DAV, data not valid anymore
	release_bit(DDRD, PORTD, G_DAV);
     ed8:	a1 e3       	ldi	r26, 0x31	; 49
     eda:	b0 e0       	ldi	r27, 0x00	; 0
     edc:	e1 e3       	ldi	r30, 0x31	; 49
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	80 81       	ld	r24, Z
     ee2:	8b 7f       	andi	r24, 0xFB	; 251
     ee4:	8c 93       	st	X, r24
     ee6:	a2 e3       	ldi	r26, 0x32	; 50
     ee8:	b0 e0       	ldi	r27, 0x00	; 0
     eea:	e2 e3       	ldi	r30, 0x32	; 50
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	84 60       	ori	r24, 0x04	; 4
     ef2:	8c 93       	st	X, r24
	// release NRFD (just to be sure)
	release_bit(DDRD, PORTD, G_NRFD);
     ef4:	a1 e3       	ldi	r26, 0x31	; 49
     ef6:	b0 e0       	ldi	r27, 0x00	; 0
     ef8:	e1 e3       	ldi	r30, 0x31	; 49
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	87 7f       	andi	r24, 0xF7	; 247
     f00:	8c 93       	st	X, r24
     f02:	a2 e3       	ldi	r26, 0x32	; 50
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	e2 e3       	ldi	r30, 0x32	; 50
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	88 60       	ori	r24, 0x08	; 8
     f0e:	8c 93       	st	X, r24

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
     f10:	1c 82       	std	Y+4, r1	; 0x04
     f12:	1b 82       	std	Y+3, r1	; 0x03
     f14:	45 c2       	rjmp	.+1162   	; 0x13a0 <_gpib_write+0x5ea>

		// put data on bus
		c = bytes[i];
     f16:	2b 81       	ldd	r18, Y+3	; 0x03
     f18:	3c 81       	ldd	r19, Y+4	; 0x04
     f1a:	fe 01       	movw	r30, r28
     f1c:	ea 57       	subi	r30, 0x7A	; 122
     f1e:	ff 4f       	sbci	r31, 0xFF	; 255
     f20:	80 81       	ld	r24, Z
     f22:	91 81       	ldd	r25, Z+1	; 0x01
     f24:	fc 01       	movw	r30, r24
     f26:	e2 0f       	add	r30, r18
     f28:	f3 1f       	adc	r31, r19
     f2a:	80 81       	ld	r24, Z
     f2c:	8d 83       	std	Y+5, r24	; 0x05
		//sprintf( buf, "char: %c\n\r", c );
		//uart_puts(buf);		

		release_bit(DDRD, PORTD, G_NDAC);
     f2e:	a1 e3       	ldi	r26, 0x31	; 49
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	e1 e3       	ldi	r30, 0x31	; 49
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	8f 7d       	andi	r24, 0xDF	; 223
     f3a:	8c 93       	st	X, r24
     f3c:	a2 e3       	ldi	r26, 0x32	; 50
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	e2 e3       	ldi	r30, 0x32	; 50
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	80 62       	ori	r24, 0x20	; 32
     f48:	8c 93       	st	X, r24
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
     f4a:	80 91 12 05 	lds	r24, 0x0512
     f4e:	88 2f       	mov	r24, r24
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	05 96       	adiw	r24, 0x05	; 5
     f54:	9a 83       	std	Y+2, r25	; 0x02
     f56:	89 83       	std	Y+1, r24	; 0x01
     f58:	14 c0       	rjmp	.+40     	; 0xf82 <_gpib_write+0x1cc>
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
			if (s == timeout) {
     f5a:	80 91 12 05 	lds	r24, 0x0512
     f5e:	28 2f       	mov	r18, r24
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	89 81       	ldd	r24, Y+1	; 0x01
     f64:	9a 81       	ldd	r25, Y+2	; 0x02
     f66:	28 17       	cp	r18, r24
     f68:	39 07       	cpc	r19, r25
     f6a:	59 f4       	brne	.+22     	; 0xf82 <_gpib_write+0x1cc>
				uart_puts("\n\rError: NDAC timeout\n\r");
     f6c:	86 e9       	ldi	r24, 0x96	; 150
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
				return 0xff;
     f74:	8f ef       	ldi	r24, 0xFF	; 255
     f76:	c5 57       	subi	r28, 0x75	; 117
     f78:	df 4f       	sbci	r29, 0xFF	; 255
     f7a:	88 83       	st	Y, r24
     f7c:	cb 58       	subi	r28, 0x8B	; 139
     f7e:	d0 40       	sbci	r29, 0x00	; 0
     f80:	35 c2       	rjmp	.+1130   	; 0x13ec <_gpib_write+0x636>
		//uart_puts("0");
		// wait for NDAC assign from all listeners
#ifdef WITH_TIMEOUT
		timeout = s + 5;
		//gpib_info();
		while ((PIND & _BV(G_NDAC)) && (s <= timeout)) {
     f82:	e0 e3       	ldi	r30, 0x30	; 48
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	80 81       	ld	r24, Z
     f88:	88 2f       	mov	r24, r24
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	80 72       	andi	r24, 0x20	; 32
     f8e:	90 70       	andi	r25, 0x00	; 0
     f90:	00 97       	sbiw	r24, 0x00	; 0
     f92:	49 f0       	breq	.+18     	; 0xfa6 <_gpib_write+0x1f0>
     f94:	80 91 12 05 	lds	r24, 0x0512
     f98:	28 2f       	mov	r18, r24
     f9a:	30 e0       	ldi	r19, 0x00	; 0
     f9c:	89 81       	ldd	r24, Y+1	; 0x01
     f9e:	9a 81       	ldd	r25, Y+2	; 0x02
     fa0:	82 17       	cp	r24, r18
     fa2:	93 07       	cpc	r25, r19
     fa4:	d4 f6       	brge	.-76     	; 0xf5a <_gpib_write+0x1a4>
		}
#else
		loop_until_bit_is_clear(PIND,G_NDAC);
#endif

		DDRA = 0x00;
     fa6:	ea e3       	ldi	r30, 0x3A	; 58
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	10 82       	st	Z, r1
		if (c & 0x01) {
     fac:	8d 81       	ldd	r24, Y+5	; 0x05
     fae:	88 2f       	mov	r24, r24
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	81 70       	andi	r24, 0x01	; 1
     fb4:	90 70       	andi	r25, 0x00	; 0
     fb6:	88 23       	and	r24, r24
     fb8:	b1 f0       	breq	.+44     	; 0xfe6 <_gpib_write+0x230>
			assign_bit(DDRA, PORTA, PA0);
     fba:	ab e3       	ldi	r26, 0x3B	; 59
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	eb e3       	ldi	r30, 0x3B	; 59
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	8e 7f       	andi	r24, 0xFE	; 254
     fc6:	8c 93       	st	X, r24
     fc8:	aa e3       	ldi	r26, 0x3A	; 58
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	ea e3       	ldi	r30, 0x3A	; 58
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	81 60       	ori	r24, 0x01	; 1
     fd4:	8c 93       	st	X, r24
     fd6:	ab e3       	ldi	r26, 0x3B	; 59
     fd8:	b0 e0       	ldi	r27, 0x00	; 0
     fda:	eb e3       	ldi	r30, 0x3B	; 59
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	8e 7f       	andi	r24, 0xFE	; 254
     fe2:	8c 93       	st	X, r24
     fe4:	0e c0       	rjmp	.+28     	; 0x1002 <_gpib_write+0x24c>
		} else {
			release_bit(DDRA, PORTA, PA0)
     fe6:	aa e3       	ldi	r26, 0x3A	; 58
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	ea e3       	ldi	r30, 0x3A	; 58
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	8e 7f       	andi	r24, 0xFE	; 254
     ff2:	8c 93       	st	X, r24
     ff4:	ab e3       	ldi	r26, 0x3B	; 59
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	eb e3       	ldi	r30, 0x3B	; 59
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	81 60       	ori	r24, 0x01	; 1
    1000:	8c 93       	st	X, r24
		}

		if (c & 0x02) {
    1002:	8d 81       	ldd	r24, Y+5	; 0x05
    1004:	88 2f       	mov	r24, r24
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	82 70       	andi	r24, 0x02	; 2
    100a:	90 70       	andi	r25, 0x00	; 0
    100c:	00 97       	sbiw	r24, 0x00	; 0
    100e:	b1 f0       	breq	.+44     	; 0x103c <_gpib_write+0x286>
			assign_bit(DDRA, PORTA, PA1)
    1010:	ab e3       	ldi	r26, 0x3B	; 59
    1012:	b0 e0       	ldi	r27, 0x00	; 0
    1014:	eb e3       	ldi	r30, 0x3B	; 59
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	8d 7f       	andi	r24, 0xFD	; 253
    101c:	8c 93       	st	X, r24
    101e:	aa e3       	ldi	r26, 0x3A	; 58
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	ea e3       	ldi	r30, 0x3A	; 58
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	82 60       	ori	r24, 0x02	; 2
    102a:	8c 93       	st	X, r24
    102c:	ab e3       	ldi	r26, 0x3B	; 59
    102e:	b0 e0       	ldi	r27, 0x00	; 0
    1030:	eb e3       	ldi	r30, 0x3B	; 59
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	8d 7f       	andi	r24, 0xFD	; 253
    1038:	8c 93       	st	X, r24
    103a:	0e c0       	rjmp	.+28     	; 0x1058 <_gpib_write+0x2a2>
		} else {
			release_bit(DDRA, PORTA, PA1);
    103c:	aa e3       	ldi	r26, 0x3A	; 58
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	ea e3       	ldi	r30, 0x3A	; 58
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	8d 7f       	andi	r24, 0xFD	; 253
    1048:	8c 93       	st	X, r24
    104a:	ab e3       	ldi	r26, 0x3B	; 59
    104c:	b0 e0       	ldi	r27, 0x00	; 0
    104e:	eb e3       	ldi	r30, 0x3B	; 59
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	82 60       	ori	r24, 0x02	; 2
    1056:	8c 93       	st	X, r24
		}

		if (c & 0x04) {
    1058:	8d 81       	ldd	r24, Y+5	; 0x05
    105a:	88 2f       	mov	r24, r24
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	84 70       	andi	r24, 0x04	; 4
    1060:	90 70       	andi	r25, 0x00	; 0
    1062:	00 97       	sbiw	r24, 0x00	; 0
    1064:	b1 f0       	breq	.+44     	; 0x1092 <_gpib_write+0x2dc>
			assign_bit(DDRA, PORTA, PA2);
    1066:	ab e3       	ldi	r26, 0x3B	; 59
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	eb e3       	ldi	r30, 0x3B	; 59
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	8b 7f       	andi	r24, 0xFB	; 251
    1072:	8c 93       	st	X, r24
    1074:	aa e3       	ldi	r26, 0x3A	; 58
    1076:	b0 e0       	ldi	r27, 0x00	; 0
    1078:	ea e3       	ldi	r30, 0x3A	; 58
    107a:	f0 e0       	ldi	r31, 0x00	; 0
    107c:	80 81       	ld	r24, Z
    107e:	84 60       	ori	r24, 0x04	; 4
    1080:	8c 93       	st	X, r24
    1082:	ab e3       	ldi	r26, 0x3B	; 59
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	eb e3       	ldi	r30, 0x3B	; 59
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	80 81       	ld	r24, Z
    108c:	8b 7f       	andi	r24, 0xFB	; 251
    108e:	8c 93       	st	X, r24
    1090:	0e c0       	rjmp	.+28     	; 0x10ae <_gpib_write+0x2f8>
		} else {
			release_bit(DDRA, PORTA, PA2);
    1092:	aa e3       	ldi	r26, 0x3A	; 58
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	ea e3       	ldi	r30, 0x3A	; 58
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	8b 7f       	andi	r24, 0xFB	; 251
    109e:	8c 93       	st	X, r24
    10a0:	ab e3       	ldi	r26, 0x3B	; 59
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	eb e3       	ldi	r30, 0x3B	; 59
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	84 60       	ori	r24, 0x04	; 4
    10ac:	8c 93       	st	X, r24
		}

		if (c & 0x08) {
    10ae:	8d 81       	ldd	r24, Y+5	; 0x05
    10b0:	88 2f       	mov	r24, r24
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	88 70       	andi	r24, 0x08	; 8
    10b6:	90 70       	andi	r25, 0x00	; 0
    10b8:	00 97       	sbiw	r24, 0x00	; 0
    10ba:	b1 f0       	breq	.+44     	; 0x10e8 <_gpib_write+0x332>
			assign_bit(DDRA, PORTA, PA3);
    10bc:	ab e3       	ldi	r26, 0x3B	; 59
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	eb e3       	ldi	r30, 0x3B	; 59
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	87 7f       	andi	r24, 0xF7	; 247
    10c8:	8c 93       	st	X, r24
    10ca:	aa e3       	ldi	r26, 0x3A	; 58
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	ea e3       	ldi	r30, 0x3A	; 58
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	88 60       	ori	r24, 0x08	; 8
    10d6:	8c 93       	st	X, r24
    10d8:	ab e3       	ldi	r26, 0x3B	; 59
    10da:	b0 e0       	ldi	r27, 0x00	; 0
    10dc:	eb e3       	ldi	r30, 0x3B	; 59
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	87 7f       	andi	r24, 0xF7	; 247
    10e4:	8c 93       	st	X, r24
    10e6:	0e c0       	rjmp	.+28     	; 0x1104 <_gpib_write+0x34e>
		} else {
			release_bit(DDRA, PORTA, PA3);
    10e8:	aa e3       	ldi	r26, 0x3A	; 58
    10ea:	b0 e0       	ldi	r27, 0x00	; 0
    10ec:	ea e3       	ldi	r30, 0x3A	; 58
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	87 7f       	andi	r24, 0xF7	; 247
    10f4:	8c 93       	st	X, r24
    10f6:	ab e3       	ldi	r26, 0x3B	; 59
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	eb e3       	ldi	r30, 0x3B	; 59
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	88 60       	ori	r24, 0x08	; 8
    1102:	8c 93       	st	X, r24
		}

		if (c & 0x10) {
    1104:	8d 81       	ldd	r24, Y+5	; 0x05
    1106:	88 2f       	mov	r24, r24
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	80 71       	andi	r24, 0x10	; 16
    110c:	90 70       	andi	r25, 0x00	; 0
    110e:	00 97       	sbiw	r24, 0x00	; 0
    1110:	b1 f0       	breq	.+44     	; 0x113e <_gpib_write+0x388>
			assign_bit(DDRA, PORTA, PA4);
    1112:	ab e3       	ldi	r26, 0x3B	; 59
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	eb e3       	ldi	r30, 0x3B	; 59
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	8f 7e       	andi	r24, 0xEF	; 239
    111e:	8c 93       	st	X, r24
    1120:	aa e3       	ldi	r26, 0x3A	; 58
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	ea e3       	ldi	r30, 0x3A	; 58
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	80 61       	ori	r24, 0x10	; 16
    112c:	8c 93       	st	X, r24
    112e:	ab e3       	ldi	r26, 0x3B	; 59
    1130:	b0 e0       	ldi	r27, 0x00	; 0
    1132:	eb e3       	ldi	r30, 0x3B	; 59
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	8f 7e       	andi	r24, 0xEF	; 239
    113a:	8c 93       	st	X, r24
    113c:	0e c0       	rjmp	.+28     	; 0x115a <_gpib_write+0x3a4>
		} else {
			release_bit(DDRA, PORTA, PA4);
    113e:	aa e3       	ldi	r26, 0x3A	; 58
    1140:	b0 e0       	ldi	r27, 0x00	; 0
    1142:	ea e3       	ldi	r30, 0x3A	; 58
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	8f 7e       	andi	r24, 0xEF	; 239
    114a:	8c 93       	st	X, r24
    114c:	ab e3       	ldi	r26, 0x3B	; 59
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	eb e3       	ldi	r30, 0x3B	; 59
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	80 61       	ori	r24, 0x10	; 16
    1158:	8c 93       	st	X, r24
		}

		if (c & 0x20) {
    115a:	8d 81       	ldd	r24, Y+5	; 0x05
    115c:	88 2f       	mov	r24, r24
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	80 72       	andi	r24, 0x20	; 32
    1162:	90 70       	andi	r25, 0x00	; 0
    1164:	00 97       	sbiw	r24, 0x00	; 0
    1166:	b1 f0       	breq	.+44     	; 0x1194 <_gpib_write+0x3de>
			assign_bit(DDRA, PORTA, PA5);
    1168:	ab e3       	ldi	r26, 0x3B	; 59
    116a:	b0 e0       	ldi	r27, 0x00	; 0
    116c:	eb e3       	ldi	r30, 0x3B	; 59
    116e:	f0 e0       	ldi	r31, 0x00	; 0
    1170:	80 81       	ld	r24, Z
    1172:	8f 7d       	andi	r24, 0xDF	; 223
    1174:	8c 93       	st	X, r24
    1176:	aa e3       	ldi	r26, 0x3A	; 58
    1178:	b0 e0       	ldi	r27, 0x00	; 0
    117a:	ea e3       	ldi	r30, 0x3A	; 58
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	80 81       	ld	r24, Z
    1180:	80 62       	ori	r24, 0x20	; 32
    1182:	8c 93       	st	X, r24
    1184:	ab e3       	ldi	r26, 0x3B	; 59
    1186:	b0 e0       	ldi	r27, 0x00	; 0
    1188:	eb e3       	ldi	r30, 0x3B	; 59
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	8f 7d       	andi	r24, 0xDF	; 223
    1190:	8c 93       	st	X, r24
    1192:	0e c0       	rjmp	.+28     	; 0x11b0 <_gpib_write+0x3fa>
		} else {
			release_bit(DDRA, PORTA, PA5);
    1194:	aa e3       	ldi	r26, 0x3A	; 58
    1196:	b0 e0       	ldi	r27, 0x00	; 0
    1198:	ea e3       	ldi	r30, 0x3A	; 58
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	80 81       	ld	r24, Z
    119e:	8f 7d       	andi	r24, 0xDF	; 223
    11a0:	8c 93       	st	X, r24
    11a2:	ab e3       	ldi	r26, 0x3B	; 59
    11a4:	b0 e0       	ldi	r27, 0x00	; 0
    11a6:	eb e3       	ldi	r30, 0x3B	; 59
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	80 81       	ld	r24, Z
    11ac:	80 62       	ori	r24, 0x20	; 32
    11ae:	8c 93       	st	X, r24
		}

		if (c & 0x40) {
    11b0:	8d 81       	ldd	r24, Y+5	; 0x05
    11b2:	88 2f       	mov	r24, r24
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	80 74       	andi	r24, 0x40	; 64
    11b8:	90 70       	andi	r25, 0x00	; 0
    11ba:	00 97       	sbiw	r24, 0x00	; 0
    11bc:	b1 f0       	breq	.+44     	; 0x11ea <_gpib_write+0x434>
			assign_bit(DDRA, PORTA, PA6);
    11be:	ab e3       	ldi	r26, 0x3B	; 59
    11c0:	b0 e0       	ldi	r27, 0x00	; 0
    11c2:	eb e3       	ldi	r30, 0x3B	; 59
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	80 81       	ld	r24, Z
    11c8:	8f 7b       	andi	r24, 0xBF	; 191
    11ca:	8c 93       	st	X, r24
    11cc:	aa e3       	ldi	r26, 0x3A	; 58
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	ea e3       	ldi	r30, 0x3A	; 58
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	80 64       	ori	r24, 0x40	; 64
    11d8:	8c 93       	st	X, r24
    11da:	ab e3       	ldi	r26, 0x3B	; 59
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	eb e3       	ldi	r30, 0x3B	; 59
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	8f 7b       	andi	r24, 0xBF	; 191
    11e6:	8c 93       	st	X, r24
    11e8:	0e c0       	rjmp	.+28     	; 0x1206 <_gpib_write+0x450>
		} else {
			release_bit(DDRA, PORTA, PA6);
    11ea:	aa e3       	ldi	r26, 0x3A	; 58
    11ec:	b0 e0       	ldi	r27, 0x00	; 0
    11ee:	ea e3       	ldi	r30, 0x3A	; 58
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	80 81       	ld	r24, Z
    11f4:	8f 7b       	andi	r24, 0xBF	; 191
    11f6:	8c 93       	st	X, r24
    11f8:	ab e3       	ldi	r26, 0x3B	; 59
    11fa:	b0 e0       	ldi	r27, 0x00	; 0
    11fc:	eb e3       	ldi	r30, 0x3B	; 59
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	80 81       	ld	r24, Z
    1202:	80 64       	ori	r24, 0x40	; 64
    1204:	8c 93       	st	X, r24
		}

		if (c & 0x80) {
    1206:	8d 81       	ldd	r24, Y+5	; 0x05
    1208:	88 23       	and	r24, r24
    120a:	b4 f4       	brge	.+44     	; 0x1238 <_gpib_write+0x482>
			assign_bit(DDRA, PORTA, PA7);
    120c:	ab e3       	ldi	r26, 0x3B	; 59
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	eb e3       	ldi	r30, 0x3B	; 59
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	8f 77       	andi	r24, 0x7F	; 127
    1218:	8c 93       	st	X, r24
    121a:	aa e3       	ldi	r26, 0x3A	; 58
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	ea e3       	ldi	r30, 0x3A	; 58
    1220:	f0 e0       	ldi	r31, 0x00	; 0
    1222:	80 81       	ld	r24, Z
    1224:	80 68       	ori	r24, 0x80	; 128
    1226:	8c 93       	st	X, r24
    1228:	ab e3       	ldi	r26, 0x3B	; 59
    122a:	b0 e0       	ldi	r27, 0x00	; 0
    122c:	eb e3       	ldi	r30, 0x3B	; 59
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	80 81       	ld	r24, Z
    1232:	8f 77       	andi	r24, 0x7F	; 127
    1234:	8c 93       	st	X, r24
    1236:	0e c0       	rjmp	.+28     	; 0x1254 <_gpib_write+0x49e>
		} else {
			release_bit(DDRA, PORTA, PA7);
    1238:	aa e3       	ldi	r26, 0x3A	; 58
    123a:	b0 e0       	ldi	r27, 0x00	; 0
    123c:	ea e3       	ldi	r30, 0x3A	; 58
    123e:	f0 e0       	ldi	r31, 0x00	; 0
    1240:	80 81       	ld	r24, Z
    1242:	8f 77       	andi	r24, 0x7F	; 127
    1244:	8c 93       	st	X, r24
    1246:	ab e3       	ldi	r26, 0x3B	; 59
    1248:	b0 e0       	ldi	r27, 0x00	; 0
    124a:	eb e3       	ldi	r30, 0x3B	; 59
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	80 81       	ld	r24, Z
    1250:	80 68       	ori	r24, 0x80	; 128
    1252:	8c 93       	st	X, r24
		}

		// wait until listeners release NRFD
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
    1254:	a1 e3       	ldi	r26, 0x31	; 49
    1256:	b0 e0       	ldi	r27, 0x00	; 0
    1258:	e1 e3       	ldi	r30, 0x31	; 49
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	87 7f       	andi	r24, 0xF7	; 247
    1260:	8c 93       	st	X, r24
    1262:	a2 e3       	ldi	r26, 0x32	; 50
    1264:	b0 e0       	ldi	r27, 0x00	; 0
    1266:	e2 e3       	ldi	r30, 0x32	; 50
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	88 60       	ori	r24, 0x08	; 8
    126e:	8c 93       	st	X, r24
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
    1270:	80 91 12 05 	lds	r24, 0x0512
    1274:	88 2f       	mov	r24, r24
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	05 96       	adiw	r24, 0x05	; 5
    127a:	9a 83       	std	Y+2, r25	; 0x02
    127c:	89 83       	std	Y+1, r24	; 0x01
    127e:	14 c0       	rjmp	.+40     	; 0x12a8 <_gpib_write+0x4f2>
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
			if (s == timeout) {
    1280:	80 91 12 05 	lds	r24, 0x0512
    1284:	28 2f       	mov	r18, r24
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	89 81       	ldd	r24, Y+1	; 0x01
    128a:	9a 81       	ldd	r25, Y+2	; 0x02
    128c:	28 17       	cp	r18, r24
    128e:	39 07       	cpc	r19, r25
    1290:	59 f4       	brne	.+22     	; 0x12a8 <_gpib_write+0x4f2>
				uart_puts("\n\rError: NRFD timeout\n\r");
    1292:	8e ea       	ldi	r24, 0xAE	; 174
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
				return 0xff;
    129a:	8f ef       	ldi	r24, 0xFF	; 255
    129c:	c5 57       	subi	r28, 0x75	; 117
    129e:	df 4f       	sbci	r29, 0xFF	; 255
    12a0:	88 83       	st	Y, r24
    12a2:	cb 58       	subi	r28, 0x8B	; 139
    12a4:	d0 40       	sbci	r29, 0x00	; 0
    12a6:	a2 c0       	rjmp	.+324    	; 0x13ec <_gpib_write+0x636>
		//uart_puts("1");
		release_bit(DDRD, PORTD, G_NRFD);
#ifdef WITH_TIMEOUT
		//gpib_info();
		timeout = s + 5;
		while (!(PIND & _BV(G_NRFD)) && (s <= timeout)) {
    12a8:	e0 e3       	ldi	r30, 0x30	; 48
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	88 2f       	mov	r24, r24
    12b0:	90 e0       	ldi	r25, 0x00	; 0
    12b2:	88 70       	andi	r24, 0x08	; 8
    12b4:	90 70       	andi	r25, 0x00	; 0
    12b6:	00 97       	sbiw	r24, 0x00	; 0
    12b8:	49 f4       	brne	.+18     	; 0x12cc <_gpib_write+0x516>
    12ba:	80 91 12 05 	lds	r24, 0x0512
    12be:	28 2f       	mov	r18, r24
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    12c2:	89 81       	ldd	r24, Y+1	; 0x01
    12c4:	9a 81       	ldd	r25, Y+2	; 0x02
    12c6:	82 17       	cp	r24, r18
    12c8:	93 07       	cpc	r25, r19
    12ca:	d4 f6       	brge	.-76     	; 0x1280 <_gpib_write+0x4ca>
#else
		loop_until_bit_is_set(PIND,G_NRFD);
#endif

		// assign EOI during transmission of only last byte
		if ((i == length - 1) && !attention) {
    12cc:	fe 01       	movw	r30, r28
    12ce:	e8 57       	subi	r30, 0x78	; 120
    12d0:	ff 4f       	sbci	r31, 0xFF	; 255
    12d2:	80 81       	ld	r24, Z
    12d4:	91 81       	ldd	r25, Z+1	; 0x01
    12d6:	9c 01       	movw	r18, r24
    12d8:	21 50       	subi	r18, 0x01	; 1
    12da:	30 40       	sbci	r19, 0x00	; 0
    12dc:	8b 81       	ldd	r24, Y+3	; 0x03
    12de:	9c 81       	ldd	r25, Y+4	; 0x04
    12e0:	28 17       	cp	r18, r24
    12e2:	39 07       	cpc	r19, r25
    12e4:	d9 f4       	brne	.+54     	; 0x131c <_gpib_write+0x566>
    12e6:	fe 01       	movw	r30, r28
    12e8:	e6 57       	subi	r30, 0x76	; 118
    12ea:	ff 4f       	sbci	r31, 0xFF	; 255
    12ec:	80 81       	ld	r24, Z
    12ee:	88 23       	and	r24, r24
    12f0:	a9 f4       	brne	.+42     	; 0x131c <_gpib_write+0x566>
			//uart_puts("\n\rE\n\r");
			assign_bit(DDRD, PORTD, G_EOI);
    12f2:	a2 e3       	ldi	r26, 0x32	; 50
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	e2 e3       	ldi	r30, 0x32	; 50
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	8f 7e       	andi	r24, 0xEF	; 239
    12fe:	8c 93       	st	X, r24
    1300:	a1 e3       	ldi	r26, 0x31	; 49
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	e1 e3       	ldi	r30, 0x31	; 49
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	80 81       	ld	r24, Z
    130a:	80 61       	ori	r24, 0x10	; 16
    130c:	8c 93       	st	X, r24
    130e:	a2 e3       	ldi	r26, 0x32	; 50
    1310:	b0 e0       	ldi	r27, 0x00	; 0
    1312:	e2 e3       	ldi	r30, 0x32	; 50
    1314:	f0 e0       	ldi	r31, 0x00	; 0
    1316:	80 81       	ld	r24, Z
    1318:	8f 7e       	andi	r24, 0xEF	; 239
    131a:	8c 93       	st	X, r24
		}

		// assign DAV, data valid for listeners
		assign_bit(DDRD, PORTD, G_DAV);
    131c:	a2 e3       	ldi	r26, 0x32	; 50
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	e2 e3       	ldi	r30, 0x32	; 50
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	8b 7f       	andi	r24, 0xFB	; 251
    1328:	8c 93       	st	X, r24
    132a:	a1 e3       	ldi	r26, 0x31	; 49
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e1 e3       	ldi	r30, 0x31	; 49
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	84 60       	ori	r24, 0x04	; 4
    1336:	8c 93       	st	X, r24
    1338:	a2 e3       	ldi	r26, 0x32	; 50
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	e2 e3       	ldi	r30, 0x32	; 50
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	80 81       	ld	r24, Z
    1342:	8b 7f       	andi	r24, 0xFB	; 251
    1344:	8c 93       	st	X, r24

		// wait for NDAC release
		//uart_puts("2");
		release_bit(DDRD, PORTD, G_NDAC);
    1346:	a1 e3       	ldi	r26, 0x31	; 49
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	e1 e3       	ldi	r30, 0x31	; 49
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	80 81       	ld	r24, Z
    1350:	8f 7d       	andi	r24, 0xDF	; 223
    1352:	8c 93       	st	X, r24
    1354:	a2 e3       	ldi	r26, 0x32	; 50
    1356:	b0 e0       	ldi	r27, 0x00	; 0
    1358:	e2 e3       	ldi	r30, 0x32	; 50
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	80 81       	ld	r24, Z
    135e:	80 62       	ori	r24, 0x20	; 32
    1360:	8c 93       	st	X, r24
		loop_until_bit_is_set(PIND, G_NDAC);
    1362:	e0 e3       	ldi	r30, 0x30	; 48
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	88 2f       	mov	r24, r24
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	80 72       	andi	r24, 0x20	; 32
    136e:	90 70       	andi	r25, 0x00	; 0
    1370:	00 97       	sbiw	r24, 0x00	; 0
    1372:	b9 f3       	breq	.-18     	; 0x1362 <_gpib_write+0x5ac>

		// release DAV, data not valid anymore
		release_bit(DDRD, PORTD, G_DAV);
    1374:	a1 e3       	ldi	r26, 0x31	; 49
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	e1 e3       	ldi	r30, 0x31	; 49
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	8b 7f       	andi	r24, 0xFB	; 251
    1380:	8c 93       	st	X, r24
    1382:	a2 e3       	ldi	r26, 0x32	; 50
    1384:	b0 e0       	ldi	r27, 0x00	; 0
    1386:	e2 e3       	ldi	r30, 0x32	; 50
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	80 81       	ld	r24, Z
    138c:	84 60       	ori	r24, 0x04	; 4
    138e:	8c 93       	st	X, r24

		// reset Port to all input
		DDRA = 0x00;
    1390:	ea e3       	ldi	r30, 0x3A	; 58
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	10 82       	st	Z, r1
	release_bit(DDRD, PORTD, G_NRFD);

	// bytes[0] = 'a'
	// bytes[1] = 'b'
	// length = 2
	for (i = 0; i < length; i++) {
    1396:	8b 81       	ldd	r24, Y+3	; 0x03
    1398:	9c 81       	ldd	r25, Y+4	; 0x04
    139a:	01 96       	adiw	r24, 0x01	; 1
    139c:	9c 83       	std	Y+4, r25	; 0x04
    139e:	8b 83       	std	Y+3, r24	; 0x03
    13a0:	fe 01       	movw	r30, r28
    13a2:	e8 57       	subi	r30, 0x78	; 120
    13a4:	ff 4f       	sbci	r31, 0xFF	; 255
    13a6:	2b 81       	ldd	r18, Y+3	; 0x03
    13a8:	3c 81       	ldd	r19, Y+4	; 0x04
    13aa:	80 81       	ld	r24, Z
    13ac:	91 81       	ldd	r25, Z+1	; 0x01
    13ae:	28 17       	cp	r18, r24
    13b0:	39 07       	cpc	r19, r25
    13b2:	0c f4       	brge	.+2      	; 0x13b6 <_gpib_write+0x600>
    13b4:	b0 cd       	rjmp	.-1184   	; 0xf16 <_gpib_write+0x160>
		DDRA = 0x00;

		//uart_puts("3\r\n");
	}

	if (attention) {
    13b6:	fe 01       	movw	r30, r28
    13b8:	e6 57       	subi	r30, 0x76	; 118
    13ba:	ff 4f       	sbci	r31, 0xFF	; 255
    13bc:	80 81       	ld	r24, Z
    13be:	88 23       	and	r24, r24
    13c0:	71 f0       	breq	.+28     	; 0x13de <_gpib_write+0x628>
		// assign ATN for commands
		release_bit(DDRD, PORTD, G_ATN);
    13c2:	a1 e3       	ldi	r26, 0x31	; 49
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	e1 e3       	ldi	r30, 0x31	; 49
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	8f 77       	andi	r24, 0x7F	; 127
    13ce:	8c 93       	st	X, r24
    13d0:	a2 e3       	ldi	r26, 0x32	; 50
    13d2:	b0 e0       	ldi	r27, 0x00	; 0
    13d4:	e2 e3       	ldi	r30, 0x32	; 50
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	80 81       	ld	r24, Z
    13da:	80 68       	ori	r24, 0x80	; 128
    13dc:	8c 93       	st	X, r24
	}

	// clear talk state.Controller does not talk anymore.
	controller.talks = 0;
    13de:	10 92 a7 03 	sts	0x03A7, r1

	return 0x00;
    13e2:	c5 57       	subi	r28, 0x75	; 117
    13e4:	df 4f       	sbci	r29, 0xFF	; 255
    13e6:	18 82       	st	Y, r1
    13e8:	cb 58       	subi	r28, 0x8B	; 139
    13ea:	d0 40       	sbci	r29, 0x00	; 0
    13ec:	c5 57       	subi	r28, 0x75	; 117
    13ee:	df 4f       	sbci	r29, 0xFF	; 255
    13f0:	88 81       	ld	r24, Y
    13f2:	cb 58       	subi	r28, 0x8B	; 139
    13f4:	d0 40       	sbci	r29, 0x00	; 0
}
    13f6:	c5 57       	subi	r28, 0x75	; 117
    13f8:	df 4f       	sbci	r29, 0xFF	; 255
    13fa:	0f b6       	in	r0, 0x3f	; 63
    13fc:	f8 94       	cli
    13fe:	de bf       	out	0x3e, r29	; 62
    1400:	0f be       	out	0x3f, r0	; 63
    1402:	cd bf       	out	0x3d, r28	; 61
    1404:	cf 91       	pop	r28
    1406:	df 91       	pop	r29
    1408:	08 95       	ret

0000140a <gpib_info>:

/**
 * print some useful info about bus state (for example value of handshake pins)
 */
void gpib_info(void) {
    140a:	af 92       	push	r10
    140c:	bf 92       	push	r11
    140e:	cf 92       	push	r12
    1410:	df 92       	push	r13
    1412:	ef 92       	push	r14
    1414:	ff 92       	push	r15
    1416:	0f 93       	push	r16
    1418:	1f 93       	push	r17
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	cd b7       	in	r28, 0x3d	; 61
    1420:	de b7       	in	r29, 0x3e	; 62
    1422:	2a 97       	sbiw	r28, 0x0a	; 10
    1424:	0f b6       	in	r0, 0x3f	; 63
    1426:	f8 94       	cli
    1428:	de bf       	out	0x3e, r29	; 62
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	cd bf       	out	0x3d, r28	; 61
	uchar dav, nrfd, ndac, eoi, atn, srq, ifc, ren;
	extern uchar buf[80];

	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    142e:	0e 94 b3 0c 	call	0x1966	; 0x1966 <gpib_get_partner_pad>
    1432:	08 2f       	mov	r16, r24
    1434:	10 e0       	ldi	r17, 0x00	; 0
    1436:	0e 94 bc 0c 	call	0x1978	; 0x1978 <gpib_get_partner_sad>
    143a:	28 2f       	mov	r18, r24
    143c:	30 e0       	ldi	r19, 0x00	; 0
    143e:	8d b7       	in	r24, 0x3d	; 61
    1440:	9e b7       	in	r25, 0x3e	; 62
    1442:	08 97       	sbiw	r24, 0x08	; 8
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	f8 94       	cli
    1448:	9e bf       	out	0x3e, r25	; 62
    144a:	0f be       	out	0x3f, r0	; 63
    144c:	8d bf       	out	0x3d, r24	; 61
    144e:	ed b7       	in	r30, 0x3d	; 61
    1450:	fe b7       	in	r31, 0x3e	; 62
    1452:	31 96       	adiw	r30, 0x01	; 1
    1454:	81 ec       	ldi	r24, 0xC1	; 193
    1456:	94 e0       	ldi	r25, 0x04	; 4
    1458:	91 83       	std	Z+1, r25	; 0x01
    145a:	80 83       	st	Z, r24
    145c:	86 ec       	ldi	r24, 0xC6	; 198
    145e:	90 e0       	ldi	r25, 0x00	; 0
    1460:	93 83       	std	Z+3, r25	; 0x03
    1462:	82 83       	std	Z+2, r24	; 0x02
    1464:	15 83       	std	Z+5, r17	; 0x05
    1466:	04 83       	std	Z+4, r16	; 0x04
    1468:	37 83       	std	Z+7, r19	; 0x07
    146a:	26 83       	std	Z+6, r18	; 0x06
    146c:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1470:	8d b7       	in	r24, 0x3d	; 61
    1472:	9e b7       	in	r25, 0x3e	; 62
    1474:	08 96       	adiw	r24, 0x08	; 8
    1476:	0f b6       	in	r0, 0x3f	; 63
    1478:	f8 94       	cli
    147a:	9e bf       	out	0x3e, r25	; 62
    147c:	0f be       	out	0x3f, r0	; 63
    147e:	8d bf       	out	0x3d, r24	; 61
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);
    1480:	81 ec       	ldi	r24, 0xC1	; 193
    1482:	94 e0       	ldi	r25, 0x04	; 4
    1484:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>

	uart_puts("Partner list\n\r");
    1488:	84 ef       	ldi	r24, 0xF4	; 244
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
	for (int i = 0; i < MAX_PARTNER; i++) {
    1490:	1a 82       	std	Y+2, r1	; 0x02
    1492:	19 82       	std	Y+1, r1	; 0x01
    1494:	49 c0       	rjmp	.+146    	; 0x1528 <gpib_info+0x11e>
		if (controller.partners[i].primary != ADDRESS_NOT_SET) {
    1496:	89 81       	ldd	r24, Y+1	; 0x01
    1498:	9a 81       	ldd	r25, Y+2	; 0x02
    149a:	88 0f       	add	r24, r24
    149c:	99 1f       	adc	r25, r25
    149e:	fc 01       	movw	r30, r24
    14a0:	e7 55       	subi	r30, 0x57	; 87
    14a2:	fc 4f       	sbci	r31, 0xFC	; 252
    14a4:	80 81       	ld	r24, Z
    14a6:	8f 3f       	cpi	r24, 0xFF	; 255
    14a8:	d1 f1       	breq	.+116    	; 0x151e <gpib_info+0x114>
			sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
    14aa:	89 81       	ldd	r24, Y+1	; 0x01
    14ac:	9a 81       	ldd	r25, Y+2	; 0x02
    14ae:	88 0f       	add	r24, r24
    14b0:	99 1f       	adc	r25, r25
    14b2:	fc 01       	movw	r30, r24
    14b4:	e7 55       	subi	r30, 0x57	; 87
    14b6:	fc 4f       	sbci	r31, 0xFC	; 252
    14b8:	80 81       	ld	r24, Z
    14ba:	48 2f       	mov	r20, r24
    14bc:	50 e0       	ldi	r21, 0x00	; 0
    14be:	89 81       	ldd	r24, Y+1	; 0x01
    14c0:	9a 81       	ldd	r25, Y+2	; 0x02
    14c2:	03 96       	adiw	r24, 0x03	; 3
    14c4:	88 0f       	add	r24, r24
    14c6:	99 1f       	adc	r25, r25
    14c8:	fc 01       	movw	r30, r24
    14ca:	ec 55       	subi	r30, 0x5C	; 92
    14cc:	fc 4f       	sbci	r31, 0xFC	; 252
    14ce:	80 81       	ld	r24, Z
    14d0:	28 2f       	mov	r18, r24
    14d2:	30 e0       	ldi	r19, 0x00	; 0
    14d4:	8d b7       	in	r24, 0x3d	; 61
    14d6:	9e b7       	in	r25, 0x3e	; 62
    14d8:	08 97       	sbiw	r24, 0x08	; 8
    14da:	0f b6       	in	r0, 0x3f	; 63
    14dc:	f8 94       	cli
    14de:	9e bf       	out	0x3e, r25	; 62
    14e0:	0f be       	out	0x3f, r0	; 63
    14e2:	8d bf       	out	0x3d, r24	; 61
    14e4:	ed b7       	in	r30, 0x3d	; 61
    14e6:	fe b7       	in	r31, 0x3e	; 62
    14e8:	31 96       	adiw	r30, 0x01	; 1
    14ea:	81 ec       	ldi	r24, 0xC1	; 193
    14ec:	94 e0       	ldi	r25, 0x04	; 4
    14ee:	91 83       	std	Z+1, r25	; 0x01
    14f0:	80 83       	st	Z, r24
    14f2:	86 ec       	ldi	r24, 0xC6	; 198
    14f4:	90 e0       	ldi	r25, 0x00	; 0
    14f6:	93 83       	std	Z+3, r25	; 0x03
    14f8:	82 83       	std	Z+2, r24	; 0x02
    14fa:	55 83       	std	Z+5, r21	; 0x05
    14fc:	44 83       	std	Z+4, r20	; 0x04
    14fe:	37 83       	std	Z+7, r19	; 0x07
    1500:	26 83       	std	Z+6, r18	; 0x06
    1502:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1506:	8d b7       	in	r24, 0x3d	; 61
    1508:	9e b7       	in	r25, 0x3e	; 62
    150a:	08 96       	adiw	r24, 0x08	; 8
    150c:	0f b6       	in	r0, 0x3f	; 63
    150e:	f8 94       	cli
    1510:	9e bf       	out	0x3e, r25	; 62
    1512:	0f be       	out	0x3f, r0	; 63
    1514:	8d bf       	out	0x3d, r24	; 61
					controller.partners[i].primary,
					controller.partners[i].secondary);
			uart_puts(buf);
    1516:	81 ec       	ldi	r24, 0xC1	; 193
    1518:	94 e0       	ldi	r25, 0x04	; 4
    151a:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
	sprintf(buf, "Partner address: primary: %u, secondary: %u\n\r",
			gpib_get_partner_pad(), gpib_get_partner_sad());
	uart_puts(buf);

	uart_puts("Partner list\n\r");
	for (int i = 0; i < MAX_PARTNER; i++) {
    151e:	89 81       	ldd	r24, Y+1	; 0x01
    1520:	9a 81       	ldd	r25, Y+2	; 0x02
    1522:	01 96       	adiw	r24, 0x01	; 1
    1524:	9a 83       	std	Y+2, r25	; 0x02
    1526:	89 83       	std	Y+1, r24	; 0x01
    1528:	89 81       	ldd	r24, Y+1	; 0x01
    152a:	9a 81       	ldd	r25, Y+2	; 0x02
    152c:	85 30       	cpi	r24, 0x05	; 5
    152e:	91 05       	cpc	r25, r1
    1530:	0c f4       	brge	.+2      	; 0x1534 <gpib_info+0x12a>
    1532:	b1 cf       	rjmp	.-158    	; 0x1496 <gpib_info+0x8c>
					controller.partners[i].secondary);
			uart_puts(buf);
		}
	}

	dav = bit_is_set(PIND, G_DAV);
    1534:	e0 e3       	ldi	r30, 0x30	; 48
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	84 70       	andi	r24, 0x04	; 4
    153c:	8a 87       	std	Y+10, r24	; 0x0a
	nrfd = bit_is_set(PIND, G_NRFD);
    153e:	e0 e3       	ldi	r30, 0x30	; 48
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	88 70       	andi	r24, 0x08	; 8
    1546:	89 87       	std	Y+9, r24	; 0x09
	ndac = bit_is_set(PIND, G_NDAC);
    1548:	e0 e3       	ldi	r30, 0x30	; 48
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	80 81       	ld	r24, Z
    154e:	80 72       	andi	r24, 0x20	; 32
    1550:	88 87       	std	Y+8, r24	; 0x08
	eoi = bit_is_set(PIND, G_EOI);
    1552:	e0 e3       	ldi	r30, 0x30	; 48
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	80 81       	ld	r24, Z
    1558:	80 71       	andi	r24, 0x10	; 16
    155a:	8f 83       	std	Y+7, r24	; 0x07
	atn = bit_is_set(PIND, G_ATN);
    155c:	e0 e3       	ldi	r30, 0x30	; 48
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	80 78       	andi	r24, 0x80	; 128
    1564:	8e 83       	std	Y+6, r24	; 0x06
	srq = bit_is_set(PIND, G_SRQ);
    1566:	e0 e3       	ldi	r30, 0x30	; 48
    1568:	f0 e0       	ldi	r31, 0x00	; 0
    156a:	80 81       	ld	r24, Z
    156c:	80 74       	andi	r24, 0x40	; 64
    156e:	8d 83       	std	Y+5, r24	; 0x05
	ifc = bit_is_set(PINB, G_IFC);
    1570:	e6 e3       	ldi	r30, 0x36	; 54
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	81 70       	andi	r24, 0x01	; 1
    1578:	8c 83       	std	Y+4, r24	; 0x04
	ren = bit_is_set(PINB, G_REN);
    157a:	e6 e3       	ldi	r30, 0x36	; 54
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	82 70       	andi	r24, 0x02	; 2
    1582:	8b 83       	std	Y+3, r24	; 0x03
	//d = PINA;
	//di = d ^ 0xff;
	if (dav == 0x00)
    1584:	8a 85       	ldd	r24, Y+10	; 0x0a
    1586:	88 23       	and	r24, r24
    1588:	19 f4       	brne	.+6      	; 0x1590 <gpib_info+0x186>
		dav = '0';
    158a:	80 e3       	ldi	r24, 0x30	; 48
    158c:	8a 87       	std	Y+10, r24	; 0x0a
    158e:	02 c0       	rjmp	.+4      	; 0x1594 <gpib_info+0x18a>
	else
		dav = '1';
    1590:	81 e3       	ldi	r24, 0x31	; 49
    1592:	8a 87       	std	Y+10, r24	; 0x0a
	if (nrfd == 0x00)
    1594:	89 85       	ldd	r24, Y+9	; 0x09
    1596:	88 23       	and	r24, r24
    1598:	19 f4       	brne	.+6      	; 0x15a0 <gpib_info+0x196>
		nrfd = '0';
    159a:	80 e3       	ldi	r24, 0x30	; 48
    159c:	89 87       	std	Y+9, r24	; 0x09
    159e:	02 c0       	rjmp	.+4      	; 0x15a4 <gpib_info+0x19a>
	else
		nrfd = '1';
    15a0:	81 e3       	ldi	r24, 0x31	; 49
    15a2:	89 87       	std	Y+9, r24	; 0x09
	if (ndac == 0x00)
    15a4:	88 85       	ldd	r24, Y+8	; 0x08
    15a6:	88 23       	and	r24, r24
    15a8:	19 f4       	brne	.+6      	; 0x15b0 <gpib_info+0x1a6>
		ndac = '0';
    15aa:	80 e3       	ldi	r24, 0x30	; 48
    15ac:	88 87       	std	Y+8, r24	; 0x08
    15ae:	02 c0       	rjmp	.+4      	; 0x15b4 <gpib_info+0x1aa>
	else
		ndac = '1';
    15b0:	81 e3       	ldi	r24, 0x31	; 49
    15b2:	88 87       	std	Y+8, r24	; 0x08
	if (eoi == 0x00)
    15b4:	8f 81       	ldd	r24, Y+7	; 0x07
    15b6:	88 23       	and	r24, r24
    15b8:	19 f4       	brne	.+6      	; 0x15c0 <gpib_info+0x1b6>
		eoi = '0';
    15ba:	80 e3       	ldi	r24, 0x30	; 48
    15bc:	8f 83       	std	Y+7, r24	; 0x07
    15be:	02 c0       	rjmp	.+4      	; 0x15c4 <gpib_info+0x1ba>
	else
		eoi = '1';
    15c0:	81 e3       	ldi	r24, 0x31	; 49
    15c2:	8f 83       	std	Y+7, r24	; 0x07
	if (atn == 0x00)
    15c4:	8e 81       	ldd	r24, Y+6	; 0x06
    15c6:	88 23       	and	r24, r24
    15c8:	19 f4       	brne	.+6      	; 0x15d0 <gpib_info+0x1c6>
		atn = '0';
    15ca:	80 e3       	ldi	r24, 0x30	; 48
    15cc:	8e 83       	std	Y+6, r24	; 0x06
    15ce:	02 c0       	rjmp	.+4      	; 0x15d4 <gpib_info+0x1ca>
	else
		atn = '1';
    15d0:	81 e3       	ldi	r24, 0x31	; 49
    15d2:	8e 83       	std	Y+6, r24	; 0x06
	if (srq == 0x00)
    15d4:	8d 81       	ldd	r24, Y+5	; 0x05
    15d6:	88 23       	and	r24, r24
    15d8:	19 f4       	brne	.+6      	; 0x15e0 <gpib_info+0x1d6>
		srq = '0';
    15da:	80 e3       	ldi	r24, 0x30	; 48
    15dc:	8d 83       	std	Y+5, r24	; 0x05
    15de:	02 c0       	rjmp	.+4      	; 0x15e4 <gpib_info+0x1da>
	else
		srq = '1';
    15e0:	81 e3       	ldi	r24, 0x31	; 49
    15e2:	8d 83       	std	Y+5, r24	; 0x05
	if (ifc == 0x00)
    15e4:	8c 81       	ldd	r24, Y+4	; 0x04
    15e6:	88 23       	and	r24, r24
    15e8:	19 f4       	brne	.+6      	; 0x15f0 <gpib_info+0x1e6>
		ifc = '0';
    15ea:	80 e3       	ldi	r24, 0x30	; 48
    15ec:	8c 83       	std	Y+4, r24	; 0x04
    15ee:	02 c0       	rjmp	.+4      	; 0x15f4 <gpib_info+0x1ea>
	else
		ifc = '1';
    15f0:	81 e3       	ldi	r24, 0x31	; 49
    15f2:	8c 83       	std	Y+4, r24	; 0x04
	if (ren == 0x00)
    15f4:	8b 81       	ldd	r24, Y+3	; 0x03
    15f6:	88 23       	and	r24, r24
    15f8:	19 f4       	brne	.+6      	; 0x1600 <gpib_info+0x1f6>
		ren = '0';
    15fa:	80 e3       	ldi	r24, 0x30	; 48
    15fc:	8b 83       	std	Y+3, r24	; 0x03
    15fe:	02 c0       	rjmp	.+4      	; 0x1604 <gpib_info+0x1fa>
	else
		ren = '1';
    1600:	81 e3       	ldi	r24, 0x31	; 49
    1602:	8b 83       	std	Y+3, r24	; 0x03

	sprintf(buf,
    1604:	8a 85       	ldd	r24, Y+10	; 0x0a
    1606:	a8 2e       	mov	r10, r24
    1608:	bb 24       	eor	r11, r11
    160a:	89 85       	ldd	r24, Y+9	; 0x09
    160c:	28 2f       	mov	r18, r24
    160e:	30 e0       	ldi	r19, 0x00	; 0
    1610:	88 85       	ldd	r24, Y+8	; 0x08
    1612:	48 2f       	mov	r20, r24
    1614:	50 e0       	ldi	r21, 0x00	; 0
    1616:	8f 81       	ldd	r24, Y+7	; 0x07
    1618:	68 2f       	mov	r22, r24
    161a:	70 e0       	ldi	r23, 0x00	; 0
    161c:	8c 81       	ldd	r24, Y+4	; 0x04
    161e:	a8 2f       	mov	r26, r24
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	8b 81       	ldd	r24, Y+3	; 0x03
    1624:	08 2f       	mov	r16, r24
    1626:	10 e0       	ldi	r17, 0x00	; 0
    1628:	8e 81       	ldd	r24, Y+6	; 0x06
    162a:	e8 2e       	mov	r14, r24
    162c:	ff 24       	eor	r15, r15
    162e:	8d 81       	ldd	r24, Y+5	; 0x05
    1630:	c8 2e       	mov	r12, r24
    1632:	dd 24       	eor	r13, r13
    1634:	8d b7       	in	r24, 0x3d	; 61
    1636:	9e b7       	in	r25, 0x3e	; 62
    1638:	44 97       	sbiw	r24, 0x14	; 20
    163a:	0f b6       	in	r0, 0x3f	; 63
    163c:	f8 94       	cli
    163e:	9e bf       	out	0x3e, r25	; 62
    1640:	0f be       	out	0x3f, r0	; 63
    1642:	8d bf       	out	0x3d, r24	; 61
    1644:	ed b7       	in	r30, 0x3d	; 61
    1646:	fe b7       	in	r31, 0x3e	; 62
    1648:	31 96       	adiw	r30, 0x01	; 1
    164a:	81 ec       	ldi	r24, 0xC1	; 193
    164c:	94 e0       	ldi	r25, 0x04	; 4
    164e:	91 83       	std	Z+1, r25	; 0x01
    1650:	80 83       	st	Z, r24
    1652:	83 e0       	ldi	r24, 0x03	; 3
    1654:	91 e0       	ldi	r25, 0x01	; 1
    1656:	93 83       	std	Z+3, r25	; 0x03
    1658:	82 83       	std	Z+2, r24	; 0x02
    165a:	b5 82       	std	Z+5, r11	; 0x05
    165c:	a4 82       	std	Z+4, r10	; 0x04
    165e:	37 83       	std	Z+7, r19	; 0x07
    1660:	26 83       	std	Z+6, r18	; 0x06
    1662:	51 87       	std	Z+9, r21	; 0x09
    1664:	40 87       	std	Z+8, r20	; 0x08
    1666:	73 87       	std	Z+11, r23	; 0x0b
    1668:	62 87       	std	Z+10, r22	; 0x0a
    166a:	b5 87       	std	Z+13, r27	; 0x0d
    166c:	a4 87       	std	Z+12, r26	; 0x0c
    166e:	17 87       	std	Z+15, r17	; 0x0f
    1670:	06 87       	std	Z+14, r16	; 0x0e
    1672:	f1 8a       	std	Z+17, r15	; 0x11
    1674:	e0 8a       	std	Z+16, r14	; 0x10
    1676:	d3 8a       	std	Z+19, r13	; 0x13
    1678:	c2 8a       	std	Z+18, r12	; 0x12
    167a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    167e:	8d b7       	in	r24, 0x3d	; 61
    1680:	9e b7       	in	r25, 0x3e	; 62
    1682:	44 96       	adiw	r24, 0x14	; 20
    1684:	0f b6       	in	r0, 0x3f	; 63
    1686:	f8 94       	cli
    1688:	9e bf       	out	0x3e, r25	; 62
    168a:	0f be       	out	0x3f, r0	; 63
    168c:	8d bf       	out	0x3d, r24	; 61
			"dav=%c,nrfd=%c,ndac=%c, eoi=%c, ifc=%c,ren=%c,atn=%c,srq=%c\n\r",
			dav, nrfd, ndac, eoi, ifc, ren, atn, srq);
	uart_puts(buf);
    168e:	81 ec       	ldi	r24, 0xC1	; 193
    1690:	94 e0       	ldi	r25, 0x04	; 4
    1692:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
}
    1696:	2a 96       	adiw	r28, 0x0a	; 10
    1698:	0f b6       	in	r0, 0x3f	; 63
    169a:	f8 94       	cli
    169c:	de bf       	out	0x3e, r29	; 62
    169e:	0f be       	out	0x3f, r0	; 63
    16a0:	cd bf       	out	0x3d, r28	; 61
    16a2:	cf 91       	pop	r28
    16a4:	df 91       	pop	r29
    16a6:	1f 91       	pop	r17
    16a8:	0f 91       	pop	r16
    16aa:	ff 90       	pop	r15
    16ac:	ef 90       	pop	r14
    16ae:	df 90       	pop	r13
    16b0:	cf 90       	pop	r12
    16b2:	bf 90       	pop	r11
    16b4:	af 90       	pop	r10
    16b6:	08 95       	ret

000016b8 <gpib_serial_poll>:
 * I haven't looked how a device with two byte address behaves.
 *
 * Secondary/primary is returned in inout parameters
 * If any emitter is found, return value is != 0.
 */
uchar gpib_serial_poll(uint8_t *primary_v, uint8_t* secondary_v) {
    16b8:	df 93       	push	r29
    16ba:	cf 93       	push	r28
    16bc:	cd b7       	in	r28, 0x3d	; 61
    16be:	de b7       	in	r29, 0x3e	; 62
    16c0:	2c 97       	sbiw	r28, 0x0c	; 12
    16c2:	0f b6       	in	r0, 0x3f	; 63
    16c4:	f8 94       	cli
    16c6:	de bf       	out	0x3e, r29	; 62
    16c8:	0f be       	out	0x3f, r0	; 63
    16ca:	cd bf       	out	0x3d, r28	; 61
    16cc:	9a 87       	std	Y+10, r25	; 0x0a
    16ce:	89 87       	std	Y+9, r24	; 0x09
    16d0:	7c 87       	std	Y+12, r23	; 0x0c
    16d2:	6b 87       	std	Y+11, r22	; 0x0b
	uchar b, e;
	uchar primary = 0, secondary = 0, found = 0, foundPhysical =
    16d4:	1e 82       	std	Y+6, r1	; 0x06
    16d6:	1d 82       	std	Y+5, r1	; 0x05
    16d8:	1c 82       	std	Y+4, r1	; 0x04
	ADDRESS_NOT_SET;
    16da:	8f ef       	ldi	r24, 0xFF	; 255
    16dc:	8b 83       	std	Y+3, r24	; 0x03
	int i;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	cmd_buf[0] = G_CMD_UNT;
    16de:	8f e5       	ldi	r24, 0x5F	; 95
    16e0:	80 93 5d 04 	sts	0x045D, r24
	gpib_cmd(cmd_buf, 1);
    16e4:	8d e5       	ldi	r24, 0x5D	; 93
    16e6:	94 e0       	ldi	r25, 0x04	; 4
    16e8:	61 e0       	ldi	r22, 0x01	; 1
    16ea:	70 e0       	ldi	r23, 0x00	; 0
    16ec:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	cmd_buf[0] = G_CMD_UNL;
    16f0:	8f e3       	ldi	r24, 0x3F	; 63
    16f2:	80 93 5d 04 	sts	0x045D, r24
	gpib_cmd(cmd_buf, 1);
    16f6:	8d e5       	ldi	r24, 0x5D	; 93
    16f8:	94 e0       	ldi	r25, 0x04	; 4
    16fa:	61 e0       	ldi	r22, 0x01	; 1
    16fc:	70 e0       	ldi	r23, 0x00	; 0
    16fe:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>

	// serial poll enable
	// effect: all devices will send status byte instead of normal data when addressed
	// as talker
	//uart_puts("before SPE\r\n");
	cmd_buf[0] = G_CMD_SPE;
    1702:	88 e1       	ldi	r24, 0x18	; 24
    1704:	80 93 5d 04 	sts	0x045D, r24
	gpib_cmd(cmd_buf, 1);
    1708:	8d e5       	ldi	r24, 0x5D	; 93
    170a:	94 e0       	ldi	r25, 0x04	; 4
    170c:	61 e0       	ldi	r22, 0x01	; 1
    170e:	70 e0       	ldi	r23, 0x00	; 0
    1710:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    1714:	1a 82       	std	Y+2, r1	; 0x02
    1716:	19 82       	std	Y+1, r1	; 0x01
    1718:	de c0       	rjmp	.+444    	; 0x18d6 <gpib_serial_poll+0x21e>
			i++) {

		// set partner to talker mode
		primary = address2TalkerAddress(controller.partners[i].primary);
    171a:	89 81       	ldd	r24, Y+1	; 0x01
    171c:	9a 81       	ldd	r25, Y+2	; 0x02
    171e:	88 0f       	add	r24, r24
    1720:	99 1f       	adc	r25, r25
    1722:	fc 01       	movw	r30, r24
    1724:	e7 55       	subi	r30, 0x57	; 87
    1726:	fc 4f       	sbci	r31, 0xFC	; 252
    1728:	80 81       	ld	r24, Z
    172a:	80 5c       	subi	r24, 0xC0	; 192
    172c:	8e 83       	std	Y+6, r24	; 0x06
		secondary = secondaryAdressToAdressByte(
    172e:	89 81       	ldd	r24, Y+1	; 0x01
    1730:	9a 81       	ldd	r25, Y+2	; 0x02
    1732:	03 96       	adiw	r24, 0x03	; 3
    1734:	88 0f       	add	r24, r24
    1736:	99 1f       	adc	r25, r25
    1738:	fc 01       	movw	r30, r24
    173a:	ec 55       	subi	r30, 0x5C	; 92
    173c:	fc 4f       	sbci	r31, 0xFC	; 252
    173e:	80 81       	ld	r24, Z
    1740:	80 66       	ori	r24, 0x60	; 96
    1742:	8d 83       	std	Y+5, r24	; 0x05
				controller.partners[i].secondary);

		cmd_buf[0] = primary;
    1744:	8e 81       	ldd	r24, Y+6	; 0x06
    1746:	80 93 5d 04 	sts	0x045D, r24
		//uart_puts("before talker address write\r\n");
		gpib_cmd(cmd_buf, 1);
    174a:	8d e5       	ldi	r24, 0x5D	; 93
    174c:	94 e0       	ldi	r25, 0x04	; 4
    174e:	61 e0       	ldi	r22, 0x01	; 1
    1750:	70 e0       	ldi	r23, 0x00	; 0
    1752:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
		//uart_puts("after talker address write\r\n");
		// handle secondary address if required
		if (secondary != ADDRESS_NOT_SET) {
    1756:	8d 81       	ldd	r24, Y+5	; 0x05
    1758:	8f 3f       	cpi	r24, 0xFF	; 255
    175a:	49 f0       	breq	.+18     	; 0x176e <gpib_serial_poll+0xb6>
			cmd_buf[0] = secondary;
    175c:	8d 81       	ldd	r24, Y+5	; 0x05
    175e:	80 93 5d 04 	sts	0x045D, r24
			//uart_puts("before talker address write\r\n");
			gpib_cmd(cmd_buf, 1);
    1762:	8d e5       	ldi	r24, 0x5D	; 93
    1764:	94 e0       	ldi	r25, 0x04	; 4
    1766:	61 e0       	ldi	r22, 0x01	; 1
    1768:	70 e0       	ldi	r23, 0x00	; 0
    176a:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
		}

		// now receive data
		//uart_puts("before status byte receive\r\n");
		e = gpib_receive(&b);
    176e:	ce 01       	movw	r24, r28
    1770:	08 96       	adiw	r24, 0x08	; 8
    1772:	0e 94 28 05 	call	0xa50	; 0xa50 <gpib_receive>
    1776:	8f 83       	std	Y+7, r24	; 0x07
		//uart_puts("after status byte receive\r\n");
		// status byte is now in b

		if (secondary != ADDRESS_NOT_SET) {
    1778:	8d 81       	ldd	r24, Y+5	; 0x05
    177a:	8f 3f       	cpi	r24, 0xFF	; 255
    177c:	81 f1       	breq	.+96     	; 0x17de <gpib_serial_poll+0x126>
			sprintf((char*) cmd_buf,
    177e:	8e 81       	ldd	r24, Y+6	; 0x06
    1780:	88 2f       	mov	r24, r24
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	bc 01       	movw	r22, r24
    1786:	60 54       	subi	r22, 0x40	; 64
    1788:	70 40       	sbci	r23, 0x00	; 0
    178a:	8d 81       	ldd	r24, Y+5	; 0x05
    178c:	28 2f       	mov	r18, r24
    178e:	30 e0       	ldi	r19, 0x00	; 0
    1790:	88 85       	ldd	r24, Y+8	; 0x08
    1792:	48 2f       	mov	r20, r24
    1794:	50 e0       	ldi	r21, 0x00	; 0
    1796:	8d b7       	in	r24, 0x3d	; 61
    1798:	9e b7       	in	r25, 0x3e	; 62
    179a:	0a 97       	sbiw	r24, 0x0a	; 10
    179c:	0f b6       	in	r0, 0x3f	; 63
    179e:	f8 94       	cli
    17a0:	9e bf       	out	0x3e, r25	; 62
    17a2:	0f be       	out	0x3f, r0	; 63
    17a4:	8d bf       	out	0x3d, r24	; 61
    17a6:	ed b7       	in	r30, 0x3d	; 61
    17a8:	fe b7       	in	r31, 0x3e	; 62
    17aa:	31 96       	adiw	r30, 0x01	; 1
    17ac:	8d e5       	ldi	r24, 0x5D	; 93
    17ae:	94 e0       	ldi	r25, 0x04	; 4
    17b0:	91 83       	std	Z+1, r25	; 0x01
    17b2:	80 83       	st	Z, r24
    17b4:	81 e4       	ldi	r24, 0x41	; 65
    17b6:	91 e0       	ldi	r25, 0x01	; 1
    17b8:	93 83       	std	Z+3, r25	; 0x03
    17ba:	82 83       	std	Z+2, r24	; 0x02
    17bc:	75 83       	std	Z+5, r23	; 0x05
    17be:	64 83       	std	Z+4, r22	; 0x04
    17c0:	37 83       	std	Z+7, r19	; 0x07
    17c2:	26 83       	std	Z+6, r18	; 0x06
    17c4:	51 87       	std	Z+9, r21	; 0x09
    17c6:	40 87       	std	Z+8, r20	; 0x08
    17c8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    17cc:	8d b7       	in	r24, 0x3d	; 61
    17ce:	9e b7       	in	r25, 0x3e	; 62
    17d0:	0a 96       	adiw	r24, 0x0a	; 10
    17d2:	0f b6       	in	r0, 0x3f	; 63
    17d4:	f8 94       	cli
    17d6:	9e bf       	out	0x3e, r25	; 62
    17d8:	0f be       	out	0x3f, r0	; 63
    17da:	8d bf       	out	0x3d, r24	; 61
    17dc:	2a c0       	rjmp	.+84     	; 0x1832 <gpib_serial_poll+0x17a>
					"Status byte from device primary=0x%02x,secondary=0x%02x (physical) = 0x%02x\n\r",
					TalkerAddress2Address(primary), secondary, b);
		} else {
			sprintf((char*) cmd_buf,
    17de:	8e 81       	ldd	r24, Y+6	; 0x06
    17e0:	88 2f       	mov	r24, r24
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	9c 01       	movw	r18, r24
    17e6:	20 54       	subi	r18, 0x40	; 64
    17e8:	30 40       	sbci	r19, 0x00	; 0
    17ea:	88 85       	ldd	r24, Y+8	; 0x08
    17ec:	48 2f       	mov	r20, r24
    17ee:	50 e0       	ldi	r21, 0x00	; 0
    17f0:	8d b7       	in	r24, 0x3d	; 61
    17f2:	9e b7       	in	r25, 0x3e	; 62
    17f4:	08 97       	sbiw	r24, 0x08	; 8
    17f6:	0f b6       	in	r0, 0x3f	; 63
    17f8:	f8 94       	cli
    17fa:	9e bf       	out	0x3e, r25	; 62
    17fc:	0f be       	out	0x3f, r0	; 63
    17fe:	8d bf       	out	0x3d, r24	; 61
    1800:	ed b7       	in	r30, 0x3d	; 61
    1802:	fe b7       	in	r31, 0x3e	; 62
    1804:	31 96       	adiw	r30, 0x01	; 1
    1806:	8d e5       	ldi	r24, 0x5D	; 93
    1808:	94 e0       	ldi	r25, 0x04	; 4
    180a:	91 83       	std	Z+1, r25	; 0x01
    180c:	80 83       	st	Z, r24
    180e:	8f e8       	ldi	r24, 0x8F	; 143
    1810:	91 e0       	ldi	r25, 0x01	; 1
    1812:	93 83       	std	Z+3, r25	; 0x03
    1814:	82 83       	std	Z+2, r24	; 0x02
    1816:	35 83       	std	Z+5, r19	; 0x05
    1818:	24 83       	std	Z+4, r18	; 0x04
    181a:	57 83       	std	Z+7, r21	; 0x07
    181c:	46 83       	std	Z+6, r20	; 0x06
    181e:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1822:	8d b7       	in	r24, 0x3d	; 61
    1824:	9e b7       	in	r25, 0x3e	; 62
    1826:	08 96       	adiw	r24, 0x08	; 8
    1828:	0f b6       	in	r0, 0x3f	; 63
    182a:	f8 94       	cli
    182c:	9e bf       	out	0x3e, r25	; 62
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	8d bf       	out	0x3d, r24	; 61
					"Status byte from device primary=0x%02x (physical) = 0x%02x\n\r",
					TalkerAddress2Address(primary), b);
		}
		uart_puts((char*) cmd_buf);
    1832:	8d e5       	ldi	r24, 0x5D	; 93
    1834:	94 e0       	ldi	r25, 0x04	; 4
    1836:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>

		// send UNT and UNL commands (unlisten and untalk)
		// effect: all talker stop talking and all listeners stop listening
		cmd_buf[0] = G_CMD_UNT;
    183a:	8f e5       	ldi	r24, 0x5F	; 95
    183c:	80 93 5d 04 	sts	0x045D, r24
		gpib_cmd(cmd_buf, 1);
    1840:	8d e5       	ldi	r24, 0x5D	; 93
    1842:	94 e0       	ldi	r25, 0x04	; 4
    1844:	61 e0       	ldi	r22, 0x01	; 1
    1846:	70 e0       	ldi	r23, 0x00	; 0
    1848:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
		cmd_buf[0] = G_CMD_UNL;
    184c:	8f e3       	ldi	r24, 0x3F	; 63
    184e:	80 93 5d 04 	sts	0x045D, r24
		gpib_cmd(cmd_buf, 1);
    1852:	8d e5       	ldi	r24, 0x5D	; 93
    1854:	94 e0       	ldi	r25, 0x04	; 4
    1856:	61 e0       	ldi	r22, 0x01	; 1
    1858:	70 e0       	ldi	r23, 0x00	; 0
    185a:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>

		if (b & (1 << 6)) {
    185e:	88 85       	ldd	r24, Y+8	; 0x08
    1860:	88 2f       	mov	r24, r24
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	80 74       	andi	r24, 0x40	; 64
    1866:	90 70       	andi	r25, 0x00	; 0
    1868:	00 97       	sbiw	r24, 0x00	; 0
    186a:	81 f1       	breq	.+96     	; 0x18cc <gpib_serial_poll+0x214>
			found = primary;
    186c:	8e 81       	ldd	r24, Y+6	; 0x06
    186e:	8c 83       	std	Y+4, r24	; 0x04
			foundPhysical = TalkerAddress2Address(found);
    1870:	8c 81       	ldd	r24, Y+4	; 0x04
    1872:	80 54       	subi	r24, 0x40	; 64
    1874:	8b 83       	std	Y+3, r24	; 0x03
			// bit 6 of status byte of SRQ emitter is 1
			// when reading status byte from emitter, he releases SRQ line (may also be tested here)
			sprintf((char*) cmd_buf,
    1876:	8b 81       	ldd	r24, Y+3	; 0x03
    1878:	28 2f       	mov	r18, r24
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	8d 81       	ldd	r24, Y+5	; 0x05
    187e:	48 2f       	mov	r20, r24
    1880:	50 e0       	ldi	r21, 0x00	; 0
    1882:	8d b7       	in	r24, 0x3d	; 61
    1884:	9e b7       	in	r25, 0x3e	; 62
    1886:	08 97       	sbiw	r24, 0x08	; 8
    1888:	0f b6       	in	r0, 0x3f	; 63
    188a:	f8 94       	cli
    188c:	9e bf       	out	0x3e, r25	; 62
    188e:	0f be       	out	0x3f, r0	; 63
    1890:	8d bf       	out	0x3d, r24	; 61
    1892:	ed b7       	in	r30, 0x3d	; 61
    1894:	fe b7       	in	r31, 0x3e	; 62
    1896:	31 96       	adiw	r30, 0x01	; 1
    1898:	8d e5       	ldi	r24, 0x5D	; 93
    189a:	94 e0       	ldi	r25, 0x04	; 4
    189c:	91 83       	std	Z+1, r25	; 0x01
    189e:	80 83       	st	Z, r24
    18a0:	8c ec       	ldi	r24, 0xCC	; 204
    18a2:	91 e0       	ldi	r25, 0x01	; 1
    18a4:	93 83       	std	Z+3, r25	; 0x03
    18a6:	82 83       	std	Z+2, r24	; 0x02
    18a8:	35 83       	std	Z+5, r19	; 0x05
    18aa:	24 83       	std	Z+4, r18	; 0x04
    18ac:	57 83       	std	Z+7, r21	; 0x07
    18ae:	46 83       	std	Z+6, r20	; 0x06
    18b0:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    18b4:	8d b7       	in	r24, 0x3d	; 61
    18b6:	9e b7       	in	r25, 0x3e	; 62
    18b8:	08 96       	adiw	r24, 0x08	; 8
    18ba:	0f b6       	in	r0, 0x3f	; 63
    18bc:	f8 94       	cli
    18be:	9e bf       	out	0x3e, r25	; 62
    18c0:	0f be       	out	0x3f, r0	; 63
    18c2:	8d bf       	out	0x3d, r24	; 61
					"SRQ emitter is device = 0x%02x (physical address), secondary = 0x%02x\n\r",
					foundPhysical, secondary);
			uart_puts((char*) cmd_buf);
    18c4:	8d e5       	ldi	r24, 0x5D	; 93
    18c6:	94 e0       	ldi	r25, 0x04	; 4
    18c8:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
			i++) {
    18cc:	89 81       	ldd	r24, Y+1	; 0x01
    18ce:	9a 81       	ldd	r25, Y+2	; 0x02
    18d0:	01 96       	adiw	r24, 0x01	; 1
    18d2:	9a 83       	std	Y+2, r25	; 0x02
    18d4:	89 83       	std	Y+1, r24	; 0x01
	cmd_buf[0] = G_CMD_SPE;
	gpib_cmd(cmd_buf, 1);
	//uart_puts("after SPE\r\n");

	// searching for SRQ emitter in a loop ...
	for (i = 0; (controller.partners[i].primary != ADDRESS_NOT_SET) && !found;
    18d6:	89 81       	ldd	r24, Y+1	; 0x01
    18d8:	9a 81       	ldd	r25, Y+2	; 0x02
    18da:	88 0f       	add	r24, r24
    18dc:	99 1f       	adc	r25, r25
    18de:	fc 01       	movw	r30, r24
    18e0:	e7 55       	subi	r30, 0x57	; 87
    18e2:	fc 4f       	sbci	r31, 0xFC	; 252
    18e4:	80 81       	ld	r24, Z
    18e6:	8f 3f       	cpi	r24, 0xFF	; 255
    18e8:	21 f0       	breq	.+8      	; 0x18f2 <gpib_serial_poll+0x23a>
    18ea:	8c 81       	ldd	r24, Y+4	; 0x04
    18ec:	88 23       	and	r24, r24
    18ee:	09 f4       	brne	.+2      	; 0x18f2 <gpib_serial_poll+0x23a>
    18f0:	14 cf       	rjmp	.-472    	; 0x171a <gpib_serial_poll+0x62>
		}
	}

	// serial poll disable
	// effect: all devices will return to normal behaviour as talker
	cmd_buf[0] = G_CMD_SPD;
    18f2:	89 e1       	ldi	r24, 0x19	; 25
    18f4:	80 93 5d 04 	sts	0x045D, r24
	//uart_puts("before SPD\r\n");
	gpib_cmd(cmd_buf, 1);
    18f8:	8d e5       	ldi	r24, 0x5D	; 93
    18fa:	94 e0       	ldi	r25, 0x04	; 4
    18fc:	61 e0       	ldi	r22, 0x01	; 1
    18fe:	70 e0       	ldi	r23, 0x00	; 0
    1900:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	//uart_puts("after SPD\r\n");

	// "return" values determined
	*primary_v = primary;
    1904:	e9 85       	ldd	r30, Y+9	; 0x09
    1906:	fa 85       	ldd	r31, Y+10	; 0x0a
    1908:	8e 81       	ldd	r24, Y+6	; 0x06
    190a:	80 83       	st	Z, r24
	*secondary_v = secondary;
    190c:	eb 85       	ldd	r30, Y+11	; 0x0b
    190e:	fc 85       	ldd	r31, Y+12	; 0x0c
    1910:	8d 81       	ldd	r24, Y+5	; 0x05
    1912:	80 83       	st	Z, r24

	return found;
    1914:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1916:	2c 96       	adiw	r28, 0x0c	; 12
    1918:	0f b6       	in	r0, 0x3f	; 63
    191a:	f8 94       	cli
    191c:	de bf       	out	0x3e, r29	; 62
    191e:	0f be       	out	0x3f, r0	; 63
    1920:	cd bf       	out	0x3d, r28	; 61
    1922:	cf 91       	pop	r28
    1924:	df 91       	pop	r29
    1926:	08 95       	ret

00001928 <gpib_set_partner_address>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_address(uchar primary, uchar secondary) {
    1928:	df 93       	push	r29
    192a:	cf 93       	push	r28
    192c:	00 d0       	rcall	.+0      	; 0x192e <gpib_set_partner_address+0x6>
    192e:	cd b7       	in	r28, 0x3d	; 61
    1930:	de b7       	in	r29, 0x3e	; 62
    1932:	89 83       	std	Y+1, r24	; 0x01
    1934:	6a 83       	std	Y+2, r22	; 0x02
	controller.partner.primary = primary;
    1936:	89 81       	ldd	r24, Y+1	; 0x01
    1938:	80 93 a5 03 	sts	0x03A5, r24
	controller.partner.secondary = secondary;
    193c:	8a 81       	ldd	r24, Y+2	; 0x02
    193e:	80 93 a6 03 	sts	0x03A6, r24
}
    1942:	0f 90       	pop	r0
    1944:	0f 90       	pop	r0
    1946:	cf 91       	pop	r28
    1948:	df 91       	pop	r29
    194a:	08 95       	ret

0000194c <gpib_set_partner_secondary>:

/**
 * Set device to be controlled.
 * \param address Address of device.
 */
void gpib_set_partner_secondary(uchar secondary) {
    194c:	df 93       	push	r29
    194e:	cf 93       	push	r28
    1950:	0f 92       	push	r0
    1952:	cd b7       	in	r28, 0x3d	; 61
    1954:	de b7       	in	r29, 0x3e	; 62
    1956:	89 83       	std	Y+1, r24	; 0x01
	controller.partner.secondary = secondary;
    1958:	89 81       	ldd	r24, Y+1	; 0x01
    195a:	80 93 a6 03 	sts	0x03A6, r24
}
    195e:	0f 90       	pop	r0
    1960:	cf 91       	pop	r28
    1962:	df 91       	pop	r29
    1964:	08 95       	ret

00001966 <gpib_get_partner_pad>:

/**
 * Get primary address of device currently controlled.
 * \returns primary address Address of device.
 */
uchar gpib_get_partner_pad(void) {
    1966:	df 93       	push	r29
    1968:	cf 93       	push	r28
    196a:	cd b7       	in	r28, 0x3d	; 61
    196c:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.primary;
    196e:	80 91 a5 03 	lds	r24, 0x03A5
}
    1972:	cf 91       	pop	r28
    1974:	df 91       	pop	r29
    1976:	08 95       	ret

00001978 <gpib_get_partner_sad>:

/**
 * Get secondary address of device currently controlled.
 * \returns secondary address Address of device.
 */
uchar gpib_get_partner_sad(void) {
    1978:	df 93       	push	r29
    197a:	cf 93       	push	r28
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
	return controller.partner.secondary;
    1980:	80 91 a6 03 	lds	r24, 0x03A6
}
    1984:	cf 91       	pop	r28
    1986:	df 91       	pop	r29
    1988:	08 95       	ret

0000198a <gpib_get_address>:

/**
 * Get controller address.
 * \returns address of controller.
 */
uchar gpib_get_address(void) {
    198a:	df 93       	push	r29
    198c:	cf 93       	push	r28
    198e:	cd b7       	in	r28, 0x3d	; 61
    1990:	de b7       	in	r29, 0x3e	; 62
	return controller.myaddress;
    1992:	80 91 a4 03 	lds	r24, 0x03A4
}
    1996:	cf 91       	pop	r28
    1998:	df 91       	pop	r29
    199a:	08 95       	ret

0000199c <gpib_set_flavour>:

void gpib_set_flavour(uchar flavour) {
    199c:	df 93       	push	r29
    199e:	cf 93       	push	r28
    19a0:	0f 92       	push	r0
    19a2:	cd b7       	in	r28, 0x3d	; 61
    19a4:	de b7       	in	r29, 0x3e	; 62
    19a6:	89 83       	std	Y+1, r24	; 0x01
	controller.flavour = flavour;
    19a8:	89 81       	ldd	r24, Y+1	; 0x01
    19aa:	80 93 a8 03 	sts	0x03A8, r24
}
    19ae:	0f 90       	pop	r0
    19b0:	cf 91       	pop	r28
    19b2:	df 91       	pop	r29
    19b4:	08 95       	ret

000019b6 <gpib_get_flavour>:

uchar gpib_get_flavour(void) {
    19b6:	df 93       	push	r29
    19b8:	cf 93       	push	r28
    19ba:	cd b7       	in	r28, 0x3d	; 61
    19bc:	de b7       	in	r29, 0x3e	; 62
	return controller.flavour;
    19be:	80 91 a8 03 	lds	r24, 0x03A8
}
    19c2:	cf 91       	pop	r28
    19c4:	df 91       	pop	r29
    19c6:	08 95       	ret

000019c8 <gpib_clear_partners>:

/**
 * Clear partners list
 */
void gpib_clear_partners() {
    19c8:	df 93       	push	r29
    19ca:	cf 93       	push	r28
    19cc:	00 d0       	rcall	.+0      	; 0x19ce <gpib_clear_partners+0x6>
    19ce:	cd b7       	in	r28, 0x3d	; 61
    19d0:	de b7       	in	r29, 0x3e	; 62
	for (int i = 0; i < MAX_PARTNER; i++) {
    19d2:	1a 82       	std	Y+2, r1	; 0x02
    19d4:	19 82       	std	Y+1, r1	; 0x01
    19d6:	0e c0       	rjmp	.+28     	; 0x19f4 <gpib_clear_partners+0x2c>
		controller.partners[i].primary = ADDRESS_NOT_SET;
    19d8:	89 81       	ldd	r24, Y+1	; 0x01
    19da:	9a 81       	ldd	r25, Y+2	; 0x02
    19dc:	88 0f       	add	r24, r24
    19de:	99 1f       	adc	r25, r25
    19e0:	fc 01       	movw	r30, r24
    19e2:	e7 55       	subi	r30, 0x57	; 87
    19e4:	fc 4f       	sbci	r31, 0xFC	; 252
    19e6:	8f ef       	ldi	r24, 0xFF	; 255
    19e8:	80 83       	st	Z, r24

/**
 * Clear partners list
 */
void gpib_clear_partners() {
	for (int i = 0; i < MAX_PARTNER; i++) {
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
    19ec:	9a 81       	ldd	r25, Y+2	; 0x02
    19ee:	01 96       	adiw	r24, 0x01	; 1
    19f0:	9a 83       	std	Y+2, r25	; 0x02
    19f2:	89 83       	std	Y+1, r24	; 0x01
    19f4:	89 81       	ldd	r24, Y+1	; 0x01
    19f6:	9a 81       	ldd	r25, Y+2	; 0x02
    19f8:	85 30       	cpi	r24, 0x05	; 5
    19fa:	91 05       	cpc	r25, r1
    19fc:	6c f3       	brlt	.-38     	; 0x19d8 <gpib_clear_partners+0x10>
		controller.partners[i].primary = ADDRESS_NOT_SET;
	}
}
    19fe:	0f 90       	pop	r0
    1a00:	0f 90       	pop	r0
    1a02:	cf 91       	pop	r28
    1a04:	df 91       	pop	r29
    1a06:	08 95       	ret

00001a08 <gpib_add_partner_address>:

/**
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
    1a08:	df 93       	push	r29
    1a0a:	cf 93       	push	r28
    1a0c:	00 d0       	rcall	.+0      	; 0x1a0e <gpib_add_partner_address+0x6>
    1a0e:	00 d0       	rcall	.+0      	; 0x1a10 <gpib_add_partner_address+0x8>
    1a10:	0f 92       	push	r0
    1a12:	cd b7       	in	r28, 0x3d	; 61
    1a14:	de b7       	in	r29, 0x3e	; 62
    1a16:	8b 83       	std	Y+3, r24	; 0x03
    1a18:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1a1a:	1a 82       	std	Y+2, r1	; 0x02
    1a1c:	19 82       	std	Y+1, r1	; 0x01
    1a1e:	05 c0       	rjmp	.+10     	; 0x1a2a <gpib_add_partner_address+0x22>
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
			i++) {
    1a20:	89 81       	ldd	r24, Y+1	; 0x01
    1a22:	9a 81       	ldd	r25, Y+2	; 0x02
    1a24:	01 96       	adiw	r24, 0x01	; 1
    1a26:	9a 83       	std	Y+2, r25	; 0x02
    1a28:	89 83       	std	Y+1, r24	; 0x01
 * Add partner to list of known devices. Only these acre scanned during a serial poll.
 */
uchar gpib_add_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER && controller.partners[i].primary != ADDRESS_NOT_SET;
    1a2a:	89 81       	ldd	r24, Y+1	; 0x01
    1a2c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a2e:	85 30       	cpi	r24, 0x05	; 5
    1a30:	91 05       	cpc	r25, r1
    1a32:	54 f4       	brge	.+20     	; 0x1a48 <gpib_add_partner_address+0x40>
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	9a 81       	ldd	r25, Y+2	; 0x02
    1a38:	88 0f       	add	r24, r24
    1a3a:	99 1f       	adc	r25, r25
    1a3c:	fc 01       	movw	r30, r24
    1a3e:	e7 55       	subi	r30, 0x57	; 87
    1a40:	fc 4f       	sbci	r31, 0xFC	; 252
    1a42:	80 81       	ld	r24, Z
    1a44:	8f 3f       	cpi	r24, 0xFF	; 255
    1a46:	61 f7       	brne	.-40     	; 0x1a20 <gpib_add_partner_address+0x18>
			i++) {
	}
	if (i == MAX_PARTNER) {
    1a48:	89 81       	ldd	r24, Y+1	; 0x01
    1a4a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a4c:	85 30       	cpi	r24, 0x05	; 5
    1a4e:	91 05       	cpc	r25, r1
    1a50:	39 f4       	brne	.+14     	; 0x1a60 <gpib_add_partner_address+0x58>
		uart_puts("Too much partners.\n\r");
    1a52:	84 e1       	ldi	r24, 0x14	; 20
    1a54:	92 e0       	ldi	r25, 0x02	; 2
    1a56:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
		return 1;
    1a5a:	81 e0       	ldi	r24, 0x01	; 1
    1a5c:	8d 83       	std	Y+5, r24	; 0x05
    1a5e:	14 c0       	rjmp	.+40     	; 0x1a88 <gpib_add_partner_address+0x80>
	}
	controller.partners[i].primary = primary;
    1a60:	89 81       	ldd	r24, Y+1	; 0x01
    1a62:	9a 81       	ldd	r25, Y+2	; 0x02
    1a64:	88 0f       	add	r24, r24
    1a66:	99 1f       	adc	r25, r25
    1a68:	fc 01       	movw	r30, r24
    1a6a:	e7 55       	subi	r30, 0x57	; 87
    1a6c:	fc 4f       	sbci	r31, 0xFC	; 252
    1a6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a70:	80 83       	st	Z, r24
	controller.partners[i].secondary = secondary;
    1a72:	89 81       	ldd	r24, Y+1	; 0x01
    1a74:	9a 81       	ldd	r25, Y+2	; 0x02
    1a76:	03 96       	adiw	r24, 0x03	; 3
    1a78:	88 0f       	add	r24, r24
    1a7a:	99 1f       	adc	r25, r25
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	ec 55       	subi	r30, 0x5C	; 92
    1a80:	fc 4f       	sbci	r31, 0xFC	; 252
    1a82:	8c 81       	ldd	r24, Y+4	; 0x04
    1a84:	80 83       	st	Z, r24
	return 0;
    1a86:	1d 82       	std	Y+5, r1	; 0x05
    1a88:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a8a:	0f 90       	pop	r0
    1a8c:	0f 90       	pop	r0
    1a8e:	0f 90       	pop	r0
    1a90:	0f 90       	pop	r0
    1a92:	0f 90       	pop	r0
    1a94:	cf 91       	pop	r28
    1a96:	df 91       	pop	r29
    1a98:	08 95       	ret

00001a9a <gpib_remove_partner_address>:

/**
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
    1a9a:	df 93       	push	r29
    1a9c:	cf 93       	push	r28
    1a9e:	00 d0       	rcall	.+0      	; 0x1aa0 <gpib_remove_partner_address+0x6>
    1aa0:	00 d0       	rcall	.+0      	; 0x1aa2 <gpib_remove_partner_address+0x8>
    1aa2:	0f 92       	push	r0
    1aa4:	cd b7       	in	r28, 0x3d	; 61
    1aa6:	de b7       	in	r29, 0x3e	; 62
    1aa8:	8b 83       	std	Y+3, r24	; 0x03
    1aaa:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	for (i = 0;
    1aac:	1a 82       	std	Y+2, r1	; 0x02
    1aae:	19 82       	std	Y+1, r1	; 0x01
    1ab0:	05 c0       	rjmp	.+10     	; 0x1abc <gpib_remove_partner_address+0x22>
			i < MAX_PARTNER
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
    1ab2:	89 81       	ldd	r24, Y+1	; 0x01
    1ab4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab6:	01 96       	adiw	r24, 0x01	; 1
    1ab8:	9a 83       	std	Y+2, r25	; 0x02
    1aba:	89 83       	std	Y+1, r24	; 0x01
 * Remove partner from list of known devices.
 */
uchar gpib_remove_partner_address(uchar primary, uchar secondary) {
	int i;
	for (i = 0;
			i < MAX_PARTNER
    1abc:	89 81       	ldd	r24, Y+1	; 0x01
    1abe:	9a 81       	ldd	r25, Y+2	; 0x02
    1ac0:	85 30       	cpi	r24, 0x05	; 5
    1ac2:	91 05       	cpc	r25, r1
    1ac4:	bc f4       	brge	.+46     	; 0x1af4 <gpib_remove_partner_address+0x5a>
    1ac6:	89 81       	ldd	r24, Y+1	; 0x01
    1ac8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	fc 01       	movw	r30, r24
    1ad0:	e7 55       	subi	r30, 0x57	; 87
    1ad2:	fc 4f       	sbci	r31, 0xFC	; 252
    1ad4:	90 81       	ld	r25, Z
    1ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad8:	98 17       	cp	r25, r24
    1ada:	59 f7       	brne	.-42     	; 0x1ab2 <gpib_remove_partner_address+0x18>
    1adc:	89 81       	ldd	r24, Y+1	; 0x01
    1ade:	9a 81       	ldd	r25, Y+2	; 0x02
    1ae0:	03 96       	adiw	r24, 0x03	; 3
    1ae2:	88 0f       	add	r24, r24
    1ae4:	99 1f       	adc	r25, r25
    1ae6:	fc 01       	movw	r30, r24
    1ae8:	ec 55       	subi	r30, 0x5C	; 92
    1aea:	fc 4f       	sbci	r31, 0xFC	; 252
    1aec:	90 81       	ld	r25, Z
    1aee:	8c 81       	ldd	r24, Y+4	; 0x04
    1af0:	98 17       	cp	r25, r24
    1af2:	f9 f6       	brne	.-66     	; 0x1ab2 <gpib_remove_partner_address+0x18>
					&& (controller.partners[i].primary != primary
							|| controller.partners[i].secondary != secondary);
			i++) {
	}
	if (i == MAX_PARTNER) {
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
    1af6:	9a 81       	ldd	r25, Y+2	; 0x02
    1af8:	85 30       	cpi	r24, 0x05	; 5
    1afa:	91 05       	cpc	r25, r1
    1afc:	39 f4       	brne	.+14     	; 0x1b0c <gpib_remove_partner_address+0x72>
		uart_puts("Partner unknown.\n\r");
    1afe:	89 e2       	ldi	r24, 0x29	; 41
    1b00:	92 e0       	ldi	r25, 0x02	; 2
    1b02:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
		return 1;
    1b06:	81 e0       	ldi	r24, 0x01	; 1
    1b08:	8d 83       	std	Y+5, r24	; 0x05
    1b0a:	14 c0       	rjmp	.+40     	; 0x1b34 <gpib_remove_partner_address+0x9a>
	}
	controller.partners[i].primary = ADDRESS_NOT_SET;
    1b0c:	89 81       	ldd	r24, Y+1	; 0x01
    1b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b10:	88 0f       	add	r24, r24
    1b12:	99 1f       	adc	r25, r25
    1b14:	fc 01       	movw	r30, r24
    1b16:	e7 55       	subi	r30, 0x57	; 87
    1b18:	fc 4f       	sbci	r31, 0xFC	; 252
    1b1a:	8f ef       	ldi	r24, 0xFF	; 255
    1b1c:	80 83       	st	Z, r24
	controller.partners[i].secondary = ADDRESS_NOT_SET;
    1b1e:	89 81       	ldd	r24, Y+1	; 0x01
    1b20:	9a 81       	ldd	r25, Y+2	; 0x02
    1b22:	03 96       	adiw	r24, 0x03	; 3
    1b24:	88 0f       	add	r24, r24
    1b26:	99 1f       	adc	r25, r25
    1b28:	fc 01       	movw	r30, r24
    1b2a:	ec 55       	subi	r30, 0x5C	; 92
    1b2c:	fc 4f       	sbci	r31, 0xFC	; 252
    1b2e:	8f ef       	ldi	r24, 0xFF	; 255
    1b30:	80 83       	st	Z, r24
	return 0;
    1b32:	1d 82       	std	Y+5, r1	; 0x05
    1b34:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1b36:	0f 90       	pop	r0
    1b38:	0f 90       	pop	r0
    1b3a:	0f 90       	pop	r0
    1b3c:	0f 90       	pop	r0
    1b3e:	0f 90       	pop	r0
    1b40:	cf 91       	pop	r28
    1b42:	df 91       	pop	r29
    1b44:	08 95       	ret

00001b46 <stringToTwoUchars>:

/**
 * Read two integers from string like "45 56" or one integer. In latter case
 * the second integer is initialized with a special value.
 */
void stringToTwoUchars(char *string, uchar *a, uchar *b) {
    1b46:	df 93       	push	r29
    1b48:	cf 93       	push	r28
    1b4a:	cd b7       	in	r28, 0x3d	; 61
    1b4c:	de b7       	in	r29, 0x3e	; 62
    1b4e:	28 97       	sbiw	r28, 0x08	; 8
    1b50:	0f b6       	in	r0, 0x3f	; 63
    1b52:	f8 94       	cli
    1b54:	de bf       	out	0x3e, r29	; 62
    1b56:	0f be       	out	0x3f, r0	; 63
    1b58:	cd bf       	out	0x3d, r28	; 61
    1b5a:	9c 83       	std	Y+4, r25	; 0x04
    1b5c:	8b 83       	std	Y+3, r24	; 0x03
    1b5e:	7e 83       	std	Y+6, r23	; 0x06
    1b60:	6d 83       	std	Y+5, r22	; 0x05
    1b62:	58 87       	std	Y+8, r21	; 0x08
    1b64:	4f 83       	std	Y+7, r20	; 0x07
	char *token = strtok(string, " ");
    1b66:	8b 81       	ldd	r24, Y+3	; 0x03
    1b68:	9c 81       	ldd	r25, Y+4	; 0x04
    1b6a:	2c e3       	ldi	r18, 0x3C	; 60
    1b6c:	32 e0       	ldi	r19, 0x02	; 2
    1b6e:	b9 01       	movw	r22, r18
    1b70:	0e 94 a6 01 	call	0x34c	; 0x34c <strtok>
    1b74:	9a 83       	std	Y+2, r25	; 0x02
    1b76:	89 83       	std	Y+1, r24	; 0x01
	*a = atoi((char*) token);
    1b78:	89 81       	ldd	r24, Y+1	; 0x01
    1b7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b7c:	0e 94 88 01 	call	0x310	; 0x310 <atoi>
    1b80:	ed 81       	ldd	r30, Y+5	; 0x05
    1b82:	fe 81       	ldd	r31, Y+6	; 0x06
    1b84:	80 83       	st	Z, r24
	token = strtok(NULL, " ");
    1b86:	2c e3       	ldi	r18, 0x3C	; 60
    1b88:	32 e0       	ldi	r19, 0x02	; 2
    1b8a:	80 e0       	ldi	r24, 0x00	; 0
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	b9 01       	movw	r22, r18
    1b90:	0e 94 a6 01 	call	0x34c	; 0x34c <strtok>
    1b94:	9a 83       	std	Y+2, r25	; 0x02
    1b96:	89 83       	std	Y+1, r24	; 0x01
	if (token != NULL) {
    1b98:	89 81       	ldd	r24, Y+1	; 0x01
    1b9a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b9c:	00 97       	sbiw	r24, 0x00	; 0
    1b9e:	41 f0       	breq	.+16     	; 0x1bb0 <stringToTwoUchars+0x6a>
		*b = atoi((char*) token);
    1ba0:	89 81       	ldd	r24, Y+1	; 0x01
    1ba2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ba4:	0e 94 88 01 	call	0x310	; 0x310 <atoi>
    1ba8:	ef 81       	ldd	r30, Y+7	; 0x07
    1baa:	f8 85       	ldd	r31, Y+8	; 0x08
    1bac:	80 83       	st	Z, r24
    1bae:	04 c0       	rjmp	.+8      	; 0x1bb8 <stringToTwoUchars+0x72>
	} else {
		*b = ADDRESS_NOT_SET;
    1bb0:	ef 81       	ldd	r30, Y+7	; 0x07
    1bb2:	f8 85       	ldd	r31, Y+8	; 0x08
    1bb4:	8f ef       	ldi	r24, 0xFF	; 255
    1bb6:	80 83       	st	Z, r24
	}
}
    1bb8:	28 96       	adiw	r28, 0x08	; 8
    1bba:	0f b6       	in	r0, 0x3f	; 63
    1bbc:	f8 94       	cli
    1bbe:	de bf       	out	0x3e, r29	; 62
    1bc0:	0f be       	out	0x3f, r0	; 63
    1bc2:	cd bf       	out	0x3d, r28	; 61
    1bc4:	cf 91       	pop	r28
    1bc6:	df 91       	pop	r29
    1bc8:	08 95       	ret

00001bca <check_errors>:

void check_errors() {
    1bca:	df 93       	push	r29
    1bcc:	cf 93       	push	r28
    1bce:	00 d0       	rcall	.+0      	; 0x1bd0 <check_errors+0x6>
    1bd0:	cd b7       	in	r28, 0x3d	; 61
    1bd2:	de b7       	in	r29, 0x3e	; 62
	char *error_cmd = "SYST:ERR?";
    1bd4:	8e e3       	ldi	r24, 0x3E	; 62
    1bd6:	92 e0       	ldi	r25, 0x02	; 2
    1bd8:	9a 83       	std	Y+2, r25	; 0x02
    1bda:	89 83       	std	Y+1, r24	; 0x01
	send_command(error_cmd, SEND_FULL_CMD);
    1bdc:	89 81       	ldd	r24, Y+1	; 0x01
    1bde:	9a 81       	ldd	r25, Y+2	; 0x02
    1be0:	62 e0       	ldi	r22, 0x02	; 2
    1be2:	0e 94 7d 0f 	call	0x1efa	; 0x1efa <send_command>
	receiveAnswer();
    1be6:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <receiveAnswer>

}
    1bea:	0f 90       	pop	r0
    1bec:	0f 90       	pop	r0
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	08 95       	ret

00001bf4 <handle_internal_commands>:
/**
 * Handles builtin commands.
 */
void handle_internal_commands(uchar *commandString) {
    1bf4:	df 93       	push	r29
    1bf6:	cf 93       	push	r28
    1bf8:	00 d0       	rcall	.+0      	; 0x1bfa <handle_internal_commands+0x6>
    1bfa:	00 d0       	rcall	.+0      	; 0x1bfc <handle_internal_commands+0x8>
    1bfc:	00 d0       	rcall	.+0      	; 0x1bfe <handle_internal_commands+0xa>
    1bfe:	cd b7       	in	r28, 0x3d	; 61
    1c00:	de b7       	in	r29, 0x3e	; 62
    1c02:	9c 83       	std	Y+4, r25	; 0x04
    1c04:	8b 83       	std	Y+3, r24	; 0x03
	uchar val, val1;

	switch (buf[1]) {
    1c06:	80 91 c2 04 	lds	r24, 0x04C2
    1c0a:	28 2f       	mov	r18, r24
    1c0c:	30 e0       	ldi	r19, 0x00	; 0
    1c0e:	3e 83       	std	Y+6, r19	; 0x06
    1c10:	2d 83       	std	Y+5, r18	; 0x05
    1c12:	8d 81       	ldd	r24, Y+5	; 0x05
    1c14:	9e 81       	ldd	r25, Y+6	; 0x06
    1c16:	88 36       	cpi	r24, 0x68	; 104
    1c18:	91 05       	cpc	r25, r1
    1c1a:	09 f4       	brne	.+2      	; 0x1c1e <handle_internal_commands+0x2a>
    1c1c:	30 c1       	rjmp	.+608    	; 0x1e7e <handle_internal_commands+0x28a>
    1c1e:	2d 81       	ldd	r18, Y+5	; 0x05
    1c20:	3e 81       	ldd	r19, Y+6	; 0x06
    1c22:	29 36       	cpi	r18, 0x69	; 105
    1c24:	31 05       	cpc	r19, r1
    1c26:	f4 f4       	brge	.+60     	; 0x1c64 <handle_internal_commands+0x70>
    1c28:	8d 81       	ldd	r24, Y+5	; 0x05
    1c2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c2c:	81 36       	cpi	r24, 0x61	; 97
    1c2e:	91 05       	cpc	r25, r1
    1c30:	61 f1       	breq	.+88     	; 0x1c8a <handle_internal_commands+0x96>
    1c32:	2d 81       	ldd	r18, Y+5	; 0x05
    1c34:	3e 81       	ldd	r19, Y+6	; 0x06
    1c36:	22 36       	cpi	r18, 0x62	; 98
    1c38:	31 05       	cpc	r19, r1
    1c3a:	6c f4       	brge	.+26     	; 0x1c56 <handle_internal_commands+0x62>
    1c3c:	8d 81       	ldd	r24, Y+5	; 0x05
    1c3e:	9e 81       	ldd	r25, Y+6	; 0x06
    1c40:	8b 32       	cpi	r24, 0x2B	; 43
    1c42:	91 05       	cpc	r25, r1
    1c44:	09 f4       	brne	.+2      	; 0x1c48 <handle_internal_commands+0x54>
    1c46:	88 c0       	rjmp	.+272    	; 0x1d58 <handle_internal_commands+0x164>
    1c48:	2d 81       	ldd	r18, Y+5	; 0x05
    1c4a:	3e 81       	ldd	r19, Y+6	; 0x06
    1c4c:	2d 32       	cpi	r18, 0x2D	; 45
    1c4e:	31 05       	cpc	r19, r1
    1c50:	09 f4       	brne	.+2      	; 0x1c54 <handle_internal_commands+0x60>
    1c52:	bf c0       	rjmp	.+382    	; 0x1dd2 <handle_internal_commands+0x1de>
    1c54:	43 c1       	rjmp	.+646    	; 0x1edc <handle_internal_commands+0x2e8>
    1c56:	8d 81       	ldd	r24, Y+5	; 0x05
    1c58:	9e 81       	ldd	r25, Y+6	; 0x06
    1c5a:	85 36       	cpi	r24, 0x65	; 101
    1c5c:	91 05       	cpc	r25, r1
    1c5e:	09 f4       	brne	.+2      	; 0x1c62 <handle_internal_commands+0x6e>
    1c60:	36 c1       	rjmp	.+620    	; 0x1ece <handle_internal_commands+0x2da>
    1c62:	3c c1       	rjmp	.+632    	; 0x1edc <handle_internal_commands+0x2e8>
    1c64:	2d 81       	ldd	r18, Y+5	; 0x05
    1c66:	3e 81       	ldd	r19, Y+6	; 0x06
    1c68:	23 37       	cpi	r18, 0x73	; 115
    1c6a:	31 05       	cpc	r19, r1
    1c6c:	09 f4       	brne	.+2      	; 0x1c70 <handle_internal_commands+0x7c>
    1c6e:	4a c0       	rjmp	.+148    	; 0x1d04 <handle_internal_commands+0x110>
    1c70:	8d 81       	ldd	r24, Y+5	; 0x05
    1c72:	9e 81       	ldd	r25, Y+6	; 0x06
    1c74:	88 37       	cpi	r24, 0x78	; 120
    1c76:	91 05       	cpc	r25, r1
    1c78:	09 f4       	brne	.+2      	; 0x1c7c <handle_internal_commands+0x88>
    1c7a:	e8 c0       	rjmp	.+464    	; 0x1e4c <handle_internal_commands+0x258>
    1c7c:	2d 81       	ldd	r18, Y+5	; 0x05
    1c7e:	3e 81       	ldd	r19, Y+6	; 0x06
    1c80:	29 36       	cpi	r18, 0x69	; 105
    1c82:	31 05       	cpc	r19, r1
    1c84:	09 f4       	brne	.+2      	; 0x1c88 <handle_internal_commands+0x94>
    1c86:	fe c0       	rjmp	.+508    	; 0x1e84 <handle_internal_commands+0x290>
    1c88:	29 c1       	rjmp	.+594    	; 0x1edc <handle_internal_commands+0x2e8>
	case 'a':
		/* set partner primary+secondary address */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1c8a:	83 ec       	ldi	r24, 0xC3	; 195
    1c8c:	94 e0       	ldi	r25, 0x04	; 4
    1c8e:	ae 01       	movw	r20, r28
    1c90:	4e 5f       	subi	r20, 0xFE	; 254
    1c92:	5f 4f       	sbci	r21, 0xFF	; 255
    1c94:	9e 01       	movw	r18, r28
    1c96:	2f 5f       	subi	r18, 0xFF	; 255
    1c98:	3f 4f       	sbci	r19, 0xFF	; 255
    1c9a:	b9 01       	movw	r22, r18
    1c9c:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <stringToTwoUchars>
		sprintf(buf, "Set partner address, primary: %u , secondary: %u\n\r",
    1ca0:	89 81       	ldd	r24, Y+1	; 0x01
    1ca2:	28 2f       	mov	r18, r24
    1ca4:	30 e0       	ldi	r19, 0x00	; 0
    1ca6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca8:	48 2f       	mov	r20, r24
    1caa:	50 e0       	ldi	r21, 0x00	; 0
    1cac:	8d b7       	in	r24, 0x3d	; 61
    1cae:	9e b7       	in	r25, 0x3e	; 62
    1cb0:	08 97       	sbiw	r24, 0x08	; 8
    1cb2:	0f b6       	in	r0, 0x3f	; 63
    1cb4:	f8 94       	cli
    1cb6:	9e bf       	out	0x3e, r25	; 62
    1cb8:	0f be       	out	0x3f, r0	; 63
    1cba:	8d bf       	out	0x3d, r24	; 61
    1cbc:	ed b7       	in	r30, 0x3d	; 61
    1cbe:	fe b7       	in	r31, 0x3e	; 62
    1cc0:	31 96       	adiw	r30, 0x01	; 1
    1cc2:	81 ec       	ldi	r24, 0xC1	; 193
    1cc4:	94 e0       	ldi	r25, 0x04	; 4
    1cc6:	91 83       	std	Z+1, r25	; 0x01
    1cc8:	80 83       	st	Z, r24
    1cca:	88 e4       	ldi	r24, 0x48	; 72
    1ccc:	92 e0       	ldi	r25, 0x02	; 2
    1cce:	93 83       	std	Z+3, r25	; 0x03
    1cd0:	82 83       	std	Z+2, r24	; 0x02
    1cd2:	35 83       	std	Z+5, r19	; 0x05
    1cd4:	24 83       	std	Z+4, r18	; 0x04
    1cd6:	57 83       	std	Z+7, r21	; 0x07
    1cd8:	46 83       	std	Z+6, r20	; 0x06
    1cda:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1cde:	2d b7       	in	r18, 0x3d	; 61
    1ce0:	3e b7       	in	r19, 0x3e	; 62
    1ce2:	28 5f       	subi	r18, 0xF8	; 248
    1ce4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ce6:	0f b6       	in	r0, 0x3f	; 63
    1ce8:	f8 94       	cli
    1cea:	3e bf       	out	0x3e, r19	; 62
    1cec:	0f be       	out	0x3f, r0	; 63
    1cee:	2d bf       	out	0x3d, r18	; 61
				val, val1);
		uart_puts(buf);
    1cf0:	81 ec       	ldi	r24, 0xC1	; 193
    1cf2:	94 e0       	ldi	r25, 0x04	; 4
    1cf4:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
		gpib_set_partner_address(val, val1);
    1cf8:	89 81       	ldd	r24, Y+1	; 0x01
    1cfa:	9a 81       	ldd	r25, Y+2	; 0x02
    1cfc:	69 2f       	mov	r22, r25
    1cfe:	0e 94 94 0c 	call	0x1928	; 0x1928 <gpib_set_partner_address>
    1d02:	f2 c0       	rjmp	.+484    	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	case 's':
		/* set partner secondary address */
		val = atoi((char*) (&(buf[2])));
    1d04:	83 ec       	ldi	r24, 0xC3	; 195
    1d06:	94 e0       	ldi	r25, 0x04	; 4
    1d08:	0e 94 88 01 	call	0x310	; 0x310 <atoi>
    1d0c:	89 83       	std	Y+1, r24	; 0x01
		sprintf(buf, "Set partner secondary address to %u\n\r", val);
    1d0e:	89 81       	ldd	r24, Y+1	; 0x01
    1d10:	28 2f       	mov	r18, r24
    1d12:	30 e0       	ldi	r19, 0x00	; 0
    1d14:	00 d0       	rcall	.+0      	; 0x1d16 <handle_internal_commands+0x122>
    1d16:	00 d0       	rcall	.+0      	; 0x1d18 <handle_internal_commands+0x124>
    1d18:	00 d0       	rcall	.+0      	; 0x1d1a <handle_internal_commands+0x126>
    1d1a:	ed b7       	in	r30, 0x3d	; 61
    1d1c:	fe b7       	in	r31, 0x3e	; 62
    1d1e:	31 96       	adiw	r30, 0x01	; 1
    1d20:	81 ec       	ldi	r24, 0xC1	; 193
    1d22:	94 e0       	ldi	r25, 0x04	; 4
    1d24:	91 83       	std	Z+1, r25	; 0x01
    1d26:	80 83       	st	Z, r24
    1d28:	8b e7       	ldi	r24, 0x7B	; 123
    1d2a:	92 e0       	ldi	r25, 0x02	; 2
    1d2c:	93 83       	std	Z+3, r25	; 0x03
    1d2e:	82 83       	std	Z+2, r24	; 0x02
    1d30:	35 83       	std	Z+5, r19	; 0x05
    1d32:	24 83       	std	Z+4, r18	; 0x04
    1d34:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1d38:	8d b7       	in	r24, 0x3d	; 61
    1d3a:	9e b7       	in	r25, 0x3e	; 62
    1d3c:	06 96       	adiw	r24, 0x06	; 6
    1d3e:	0f b6       	in	r0, 0x3f	; 63
    1d40:	f8 94       	cli
    1d42:	9e bf       	out	0x3e, r25	; 62
    1d44:	0f be       	out	0x3f, r0	; 63
    1d46:	8d bf       	out	0x3d, r24	; 61
		uart_puts(buf);
    1d48:	81 ec       	ldi	r24, 0xC1	; 193
    1d4a:	94 e0       	ldi	r25, 0x04	; 4
    1d4c:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
		gpib_set_partner_secondary(val);
    1d50:	89 81       	ldd	r24, Y+1	; 0x01
    1d52:	0e 94 a6 0c 	call	0x194c	; 0x194c <gpib_set_partner_secondary>
    1d56:	c8 c0       	rjmp	.+400    	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	case '+':
		/* add device */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1d58:	83 ec       	ldi	r24, 0xC3	; 195
    1d5a:	94 e0       	ldi	r25, 0x04	; 4
    1d5c:	ae 01       	movw	r20, r28
    1d5e:	4e 5f       	subi	r20, 0xFE	; 254
    1d60:	5f 4f       	sbci	r21, 0xFF	; 255
    1d62:	9e 01       	movw	r18, r28
    1d64:	2f 5f       	subi	r18, 0xFF	; 255
    1d66:	3f 4f       	sbci	r19, 0xFF	; 255
    1d68:	b9 01       	movw	r22, r18
    1d6a:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <stringToTwoUchars>
		sprintf(buf, "Add device, primary: %u , secondary: %u\n\r", val, val1);
    1d6e:	89 81       	ldd	r24, Y+1	; 0x01
    1d70:	28 2f       	mov	r18, r24
    1d72:	30 e0       	ldi	r19, 0x00	; 0
    1d74:	8a 81       	ldd	r24, Y+2	; 0x02
    1d76:	48 2f       	mov	r20, r24
    1d78:	50 e0       	ldi	r21, 0x00	; 0
    1d7a:	8d b7       	in	r24, 0x3d	; 61
    1d7c:	9e b7       	in	r25, 0x3e	; 62
    1d7e:	08 97       	sbiw	r24, 0x08	; 8
    1d80:	0f b6       	in	r0, 0x3f	; 63
    1d82:	f8 94       	cli
    1d84:	9e bf       	out	0x3e, r25	; 62
    1d86:	0f be       	out	0x3f, r0	; 63
    1d88:	8d bf       	out	0x3d, r24	; 61
    1d8a:	ed b7       	in	r30, 0x3d	; 61
    1d8c:	fe b7       	in	r31, 0x3e	; 62
    1d8e:	31 96       	adiw	r30, 0x01	; 1
    1d90:	81 ec       	ldi	r24, 0xC1	; 193
    1d92:	94 e0       	ldi	r25, 0x04	; 4
    1d94:	91 83       	std	Z+1, r25	; 0x01
    1d96:	80 83       	st	Z, r24
    1d98:	81 ea       	ldi	r24, 0xA1	; 161
    1d9a:	92 e0       	ldi	r25, 0x02	; 2
    1d9c:	93 83       	std	Z+3, r25	; 0x03
    1d9e:	82 83       	std	Z+2, r24	; 0x02
    1da0:	35 83       	std	Z+5, r19	; 0x05
    1da2:	24 83       	std	Z+4, r18	; 0x04
    1da4:	57 83       	std	Z+7, r21	; 0x07
    1da6:	46 83       	std	Z+6, r20	; 0x06
    1da8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1dac:	2d b7       	in	r18, 0x3d	; 61
    1dae:	3e b7       	in	r19, 0x3e	; 62
    1db0:	28 5f       	subi	r18, 0xF8	; 248
    1db2:	3f 4f       	sbci	r19, 0xFF	; 255
    1db4:	0f b6       	in	r0, 0x3f	; 63
    1db6:	f8 94       	cli
    1db8:	3e bf       	out	0x3e, r19	; 62
    1dba:	0f be       	out	0x3f, r0	; 63
    1dbc:	2d bf       	out	0x3d, r18	; 61
		uart_puts(buf);
    1dbe:	81 ec       	ldi	r24, 0xC1	; 193
    1dc0:	94 e0       	ldi	r25, 0x04	; 4
    1dc2:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
		gpib_add_partner_address(val, val1);
    1dc6:	89 81       	ldd	r24, Y+1	; 0x01
    1dc8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dca:	69 2f       	mov	r22, r25
    1dcc:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <gpib_add_partner_address>
    1dd0:	8b c0       	rjmp	.+278    	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	case '-':
		/* add device */
		stringToTwoUchars((char*) (&(buf[2])), &val, &val1);
    1dd2:	83 ec       	ldi	r24, 0xC3	; 195
    1dd4:	94 e0       	ldi	r25, 0x04	; 4
    1dd6:	ae 01       	movw	r20, r28
    1dd8:	4e 5f       	subi	r20, 0xFE	; 254
    1dda:	5f 4f       	sbci	r21, 0xFF	; 255
    1ddc:	9e 01       	movw	r18, r28
    1dde:	2f 5f       	subi	r18, 0xFF	; 255
    1de0:	3f 4f       	sbci	r19, 0xFF	; 255
    1de2:	b9 01       	movw	r22, r18
    1de4:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <stringToTwoUchars>
		sprintf(buf, "Remove device, primary: %u , secondary: %u\n\r", val,
    1de8:	89 81       	ldd	r24, Y+1	; 0x01
    1dea:	28 2f       	mov	r18, r24
    1dec:	30 e0       	ldi	r19, 0x00	; 0
    1dee:	8a 81       	ldd	r24, Y+2	; 0x02
    1df0:	48 2f       	mov	r20, r24
    1df2:	50 e0       	ldi	r21, 0x00	; 0
    1df4:	8d b7       	in	r24, 0x3d	; 61
    1df6:	9e b7       	in	r25, 0x3e	; 62
    1df8:	08 97       	sbiw	r24, 0x08	; 8
    1dfa:	0f b6       	in	r0, 0x3f	; 63
    1dfc:	f8 94       	cli
    1dfe:	9e bf       	out	0x3e, r25	; 62
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	8d bf       	out	0x3d, r24	; 61
    1e04:	ed b7       	in	r30, 0x3d	; 61
    1e06:	fe b7       	in	r31, 0x3e	; 62
    1e08:	31 96       	adiw	r30, 0x01	; 1
    1e0a:	81 ec       	ldi	r24, 0xC1	; 193
    1e0c:	94 e0       	ldi	r25, 0x04	; 4
    1e0e:	91 83       	std	Z+1, r25	; 0x01
    1e10:	80 83       	st	Z, r24
    1e12:	8b ec       	ldi	r24, 0xCB	; 203
    1e14:	92 e0       	ldi	r25, 0x02	; 2
    1e16:	93 83       	std	Z+3, r25	; 0x03
    1e18:	82 83       	std	Z+2, r24	; 0x02
    1e1a:	35 83       	std	Z+5, r19	; 0x05
    1e1c:	24 83       	std	Z+4, r18	; 0x04
    1e1e:	57 83       	std	Z+7, r21	; 0x07
    1e20:	46 83       	std	Z+6, r20	; 0x06
    1e22:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1e26:	2d b7       	in	r18, 0x3d	; 61
    1e28:	3e b7       	in	r19, 0x3e	; 62
    1e2a:	28 5f       	subi	r18, 0xF8	; 248
    1e2c:	3f 4f       	sbci	r19, 0xFF	; 255
    1e2e:	0f b6       	in	r0, 0x3f	; 63
    1e30:	f8 94       	cli
    1e32:	3e bf       	out	0x3e, r19	; 62
    1e34:	0f be       	out	0x3f, r0	; 63
    1e36:	2d bf       	out	0x3d, r18	; 61
				val1);
		uart_puts(buf);
    1e38:	81 ec       	ldi	r24, 0xC1	; 193
    1e3a:	94 e0       	ldi	r25, 0x04	; 4
    1e3c:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
		gpib_remove_partner_address(val, val1);
    1e40:	89 81       	ldd	r24, Y+1	; 0x01
    1e42:	9a 81       	ldd	r25, Y+2	; 0x02
    1e44:	69 2f       	mov	r22, r25
    1e46:	0e 94 4d 0d 	call	0x1a9a	; 0x1a9a <gpib_remove_partner_address>
    1e4a:	4e c0       	rjmp	.+156    	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	case 'x':
		/* Xon/Xoff flow control */
		if (!xonXoffMode) {
    1e4c:	80 91 9e 03 	lds	r24, 0x039E
    1e50:	88 23       	and	r24, r24
    1e52:	59 f4       	brne	.+22     	; 0x1e6a <handle_internal_commands+0x276>
			xonXoffMode = 1;
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	80 93 9e 03 	sts	0x039E, r24
			uart_set_flow_control(FLOWCONTROL_XONXOFF);
    1e5a:	81 e0       	ldi	r24, 0x01	; 1
    1e5c:	0e 94 ec 12 	call	0x25d8	; 0x25d8 <uart_set_flow_control>
			uart_puts_P("xon/xoff flowcontrol on\n\r");
    1e60:	80 e9       	ldi	r24, 0x90	; 144
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
    1e68:	3f c0       	rjmp	.+126    	; 0x1ee8 <handle_internal_commands+0x2f4>
		} else {
			xonXoffMode = 0;
    1e6a:	10 92 9e 03 	sts	0x039E, r1
			uart_set_flow_control(FLOWCONTROL_NONE);
    1e6e:	80 e0       	ldi	r24, 0x00	; 0
    1e70:	0e 94 ec 12 	call	0x25d8	; 0x25d8 <uart_set_flow_control>
			uart_puts_P("xon/xoff flowcontrol off\n\r");
    1e74:	85 e7       	ldi	r24, 0x75	; 117
    1e76:	90 e0       	ldi	r25, 0x00	; 0
    1e78:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
    1e7c:	35 c0       	rjmp	.+106    	; 0x1ee8 <handle_internal_commands+0x2f4>
		}
		break;
	case 'h':
		/* print some usage infos */
		printHelp();
    1e7e:	0e 94 63 12 	call	0x24c6	; 0x24c6 <printHelp>
    1e82:	32 c0       	rjmp	.+100    	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	case 'i':
		gpib_info();
    1e84:	0e 94 05 0a 	call	0x140a	; 0x140a <gpib_info>
		sprintf(buf, "Xon/Xoff flow control: %u\n\r", xonXoffMode);
    1e88:	80 91 9e 03 	lds	r24, 0x039E
    1e8c:	28 2f       	mov	r18, r24
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	00 d0       	rcall	.+0      	; 0x1e92 <handle_internal_commands+0x29e>
    1e92:	00 d0       	rcall	.+0      	; 0x1e94 <handle_internal_commands+0x2a0>
    1e94:	00 d0       	rcall	.+0      	; 0x1e96 <handle_internal_commands+0x2a2>
    1e96:	ed b7       	in	r30, 0x3d	; 61
    1e98:	fe b7       	in	r31, 0x3e	; 62
    1e9a:	31 96       	adiw	r30, 0x01	; 1
    1e9c:	81 ec       	ldi	r24, 0xC1	; 193
    1e9e:	94 e0       	ldi	r25, 0x04	; 4
    1ea0:	91 83       	std	Z+1, r25	; 0x01
    1ea2:	80 83       	st	Z, r24
    1ea4:	88 ef       	ldi	r24, 0xF8	; 248
    1ea6:	92 e0       	ldi	r25, 0x02	; 2
    1ea8:	93 83       	std	Z+3, r25	; 0x03
    1eaa:	82 83       	std	Z+2, r24	; 0x02
    1eac:	35 83       	std	Z+5, r19	; 0x05
    1eae:	24 83       	std	Z+4, r18	; 0x04
    1eb0:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    1eb4:	8d b7       	in	r24, 0x3d	; 61
    1eb6:	9e b7       	in	r25, 0x3e	; 62
    1eb8:	06 96       	adiw	r24, 0x06	; 6
    1eba:	0f b6       	in	r0, 0x3f	; 63
    1ebc:	f8 94       	cli
    1ebe:	9e bf       	out	0x3e, r25	; 62
    1ec0:	0f be       	out	0x3f, r0	; 63
    1ec2:	8d bf       	out	0x3d, r24	; 61
		uart_puts(buf);
    1ec4:	81 ec       	ldi	r24, 0xC1	; 193
    1ec6:	94 e0       	ldi	r25, 0x04	; 4
    1ec8:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
    1ecc:	0d c0       	rjmp	.+26     	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	case 'e':
		uart_puts_P("Check errors\n\r");
    1ece:	86 e6       	ldi	r24, 0x66	; 102
    1ed0:	90 e0       	ldi	r25, 0x00	; 0
    1ed2:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
		check_errors();
    1ed6:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <check_errors>
    1eda:	06 c0       	rjmp	.+12     	; 0x1ee8 <handle_internal_commands+0x2f4>
		break;
	default:
		uart_puts_P("unknown command\n\r");
    1edc:	84 e5       	ldi	r24, 0x54	; 84
    1ede:	90 e0       	ldi	r25, 0x00	; 0
    1ee0:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
		printHelp();
    1ee4:	0e 94 63 12 	call	0x24c6	; 0x24c6 <printHelp>
		break;
	}
}
    1ee8:	26 96       	adiw	r28, 0x06	; 6
    1eea:	0f b6       	in	r0, 0x3f	; 63
    1eec:	f8 94       	cli
    1eee:	de bf       	out	0x3e, r29	; 62
    1ef0:	0f be       	out	0x3f, r0	; 63
    1ef2:	cd bf       	out	0x3d, r28	; 61
    1ef4:	cf 91       	pop	r28
    1ef6:	df 91       	pop	r29
    1ef8:	08 95       	ret

00001efa <send_command>:
 * Sends a command.
 * Mode is SEND_FULL_CMD or SEND_PART
 *
 * Returns 1 if command is a query, 0 otherwise.
 */
uchar send_command(uchar *commandString, uchar mode) {
    1efa:	df 93       	push	r29
    1efc:	cf 93       	push	r28
    1efe:	cd b7       	in	r28, 0x3d	; 61
    1f00:	de b7       	in	r29, 0x3e	; 62
    1f02:	2c 97       	sbiw	r28, 0x0c	; 12
    1f04:	0f b6       	in	r0, 0x3f	; 63
    1f06:	f8 94       	cli
    1f08:	de bf       	out	0x3e, r29	; 62
    1f0a:	0f be       	out	0x3f, r0	; 63
    1f0c:	cd bf       	out	0x3d, r28	; 61
    1f0e:	9b 87       	std	Y+11, r25	; 0x0b
    1f10:	8a 87       	std	Y+10, r24	; 0x0a
    1f12:	6c 87       	std	Y+12, r22	; 0x0c
	uchar controlString[8];
	uchar is_query;

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
    1f14:	8f e5       	ldi	r24, 0x5F	; 95
    1f16:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1f18:	ce 01       	movw	r24, r28
    1f1a:	02 96       	adiw	r24, 0x02	; 2
    1f1c:	61 e0       	ldi	r22, 0x01	; 1
    1f1e:	70 e0       	ldi	r23, 0x00	; 0
    1f20:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1f24:	8f e3       	ldi	r24, 0x3F	; 63
    1f26:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1f28:	ce 01       	movw	r24, r28
    1f2a:	02 96       	adiw	r24, 0x02	; 2
    1f2c:	61 e0       	ldi	r22, 0x01	; 1
    1f2e:	70 e0       	ldi	r23, 0x00	; 0
    1f30:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>

	// set device to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_partner_pad());
    1f34:	0e 94 b3 0c 	call	0x1966	; 0x1966 <gpib_get_partner_pad>
    1f38:	80 5e       	subi	r24, 0xE0	; 224
    1f3a:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1f3c:	ce 01       	movw	r24, r28
    1f3e:	02 96       	adiw	r24, 0x02	; 2
    1f40:	61 e0       	ldi	r22, 0x01	; 1
    1f42:	70 e0       	ldi	r23, 0x00	; 0
    1f44:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	// send secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    1f48:	0e 94 bc 0c 	call	0x1978	; 0x1978 <gpib_get_partner_sad>
    1f4c:	8f 3f       	cpi	r24, 0xFF	; 255
    1f4e:	51 f0       	breq	.+20     	; 0x1f64 <send_command+0x6a>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
    1f50:	0e 94 bc 0c 	call	0x1978	; 0x1978 <gpib_get_partner_sad>
    1f54:	80 66       	ori	r24, 0x60	; 96
    1f56:	8a 83       	std	Y+2, r24	; 0x02
		gpib_cmd(controlString, 1);
    1f58:	ce 01       	movw	r24, r28
    1f5a:	02 96       	adiw	r24, 0x02	; 2
    1f5c:	61 e0       	ldi	r22, 0x01	; 1
    1f5e:	70 e0       	ldi	r23, 0x00	; 0
    1f60:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	}

	// set myself (controller) to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_address());
    1f64:	0e 94 c5 0c 	call	0x198a	; 0x198a <gpib_get_address>
    1f68:	80 5c       	subi	r24, 0xC0	; 192
    1f6a:	8a 83       	std	Y+2, r24	; 0x02
	gpib_cmd(controlString, 1);
    1f6c:	ce 01       	movw	r24, r28
    1f6e:	02 96       	adiw	r24, 0x02	; 2
    1f70:	61 e0       	ldi	r22, 0x01	; 1
    1f72:	70 e0       	ldi	r23, 0x00	; 0
    1f74:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	//uart_puts("\n\rcommand: ");
	//uart_puts((char*) commandString);
	//uart_puts("\n\r");
	// gpib bus write
	// put out command to listeners
	if (mode==SEND_FULL_CMD) {
    1f78:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f7a:	82 30       	cpi	r24, 0x02	; 2
    1f7c:	39 f4       	brne	.+14     	; 0x1f8c <send_command+0x92>
		// full cmd , we have C string where length can be calculated by gpib_write()
		gpib_write(commandString, 0);
    1f7e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1f80:	9b 85       	ldd	r25, Y+11	; 0x0b
    1f82:	60 e0       	ldi	r22, 0x00	; 0
    1f84:	70 e0       	ldi	r23, 0x00	; 0
    1f86:	0e 94 a9 06 	call	0xd52	; 0xd52 <gpib_write>
    1f8a:	06 c0       	rjmp	.+12     	; 0x1f98 <send_command+0x9e>
	} else {
		// partial command, we must give length value; buffer is full.
		gpib_write(commandString, COMMAND_INPUT_BUFFER_SIZE-1);
    1f8c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1f8e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1f90:	6f e4       	ldi	r22, 0x4F	; 79
    1f92:	70 e0       	ldi	r23, 0x00	; 0
    1f94:	0e 94 a9 06 	call	0xd52	; 0xd52 <gpib_write>
	}

	// check if query or command only
	if (strchr((char*) commandString, '?') != NULL) {
    1f98:	8a 85       	ldd	r24, Y+10	; 0x0a
    1f9a:	9b 85       	ldd	r25, Y+11	; 0x0b
    1f9c:	6f e3       	ldi	r22, 0x3F	; 63
    1f9e:	70 e0       	ldi	r23, 0x00	; 0
    1fa0:	0e 94 ab 01 	call	0x356	; 0x356 <strchr>
    1fa4:	00 97       	sbiw	r24, 0x00	; 0
    1fa6:	19 f0       	breq	.+6      	; 0x1fae <send_command+0xb4>
		//uart_puts("Query. Will check for answer.\n\r");
		is_query = 1;
    1fa8:	81 e0       	ldi	r24, 0x01	; 1
    1faa:	89 83       	std	Y+1, r24	; 0x01
    1fac:	01 c0       	rjmp	.+2      	; 0x1fb0 <send_command+0xb6>
	} else {
		//uart_puts("Command only.\n\r");
		is_query = 0;
    1fae:	19 82       	std	Y+1, r1	; 0x01
	}
	return is_query;
    1fb0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fb2:	2c 96       	adiw	r28, 0x0c	; 12
    1fb4:	0f b6       	in	r0, 0x3f	; 63
    1fb6:	f8 94       	cli
    1fb8:	de bf       	out	0x3e, r29	; 62
    1fba:	0f be       	out	0x3f, r0	; 63
    1fbc:	cd bf       	out	0x3d, r28	; 61
    1fbe:	cf 91       	pop	r28
    1fc0:	df 91       	pop	r29
    1fc2:	08 95       	ret

00001fc4 <receiveAnswer>:
uint8_t linebreak=80;

/**
 * Receives answer after command was sent.
 */
void receiveAnswer() {
    1fc4:	df 93       	push	r29
    1fc6:	cf 93       	push	r28
    1fc8:	cd b7       	in	r28, 0x3d	; 61
    1fca:	de b7       	in	r29, 0x3e	; 62
    1fcc:	2c 97       	sbiw	r28, 0x0c	; 12
    1fce:	0f b6       	in	r0, 0x3f	; 63
    1fd0:	f8 94       	cli
    1fd2:	de bf       	out	0x3e, r29	; 62
    1fd4:	0f be       	out	0x3f, r0	; 63
    1fd6:	cd bf       	out	0x3d, r28	; 61
	uchar controlString[8];
	uchar b, e;
	uchar colptr=0;
    1fd8:	19 82       	std	Y+1, r1	; 0x01

	// UNT and UNL
	controlString[0] = G_CMD_UNT;
    1fda:	8f e5       	ldi	r24, 0x5F	; 95
    1fdc:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
    1fde:	ce 01       	movw	r24, r28
    1fe0:	03 96       	adiw	r24, 0x03	; 3
    1fe2:	61 e0       	ldi	r22, 0x01	; 1
    1fe4:	70 e0       	ldi	r23, 0x00	; 0
    1fe6:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    1fea:	8f e3       	ldi	r24, 0x3F	; 63
    1fec:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
    1fee:	ce 01       	movw	r24, r28
    1ff0:	03 96       	adiw	r24, 0x03	; 3
    1ff2:	61 e0       	ldi	r22, 0x01	; 1
    1ff4:	70 e0       	ldi	r23, 0x00	; 0
    1ff6:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>

	// set myself (controller) to listener mode
	controlString[0] = address2ListenerAddress(gpib_get_address());
    1ffa:	0e 94 c5 0c 	call	0x198a	; 0x198a <gpib_get_address>
    1ffe:	80 5e       	subi	r24, 0xE0	; 224
    2000:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
    2002:	ce 01       	movw	r24, r28
    2004:	03 96       	adiw	r24, 0x03	; 3
    2006:	61 e0       	ldi	r22, 0x01	; 1
    2008:	70 e0       	ldi	r23, 0x00	; 0
    200a:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>

	// set device to talker mode
	controlString[0] = address2TalkerAddress(gpib_get_partner_pad());
    200e:	0e 94 b3 0c 	call	0x1966	; 0x1966 <gpib_get_partner_pad>
    2012:	80 5c       	subi	r24, 0xC0	; 192
    2014:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
    2016:	ce 01       	movw	r24, r28
    2018:	03 96       	adiw	r24, 0x03	; 3
    201a:	61 e0       	ldi	r22, 0x01	; 1
    201c:	70 e0       	ldi	r23, 0x00	; 0
    201e:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	// secondary address if required
	if (gpib_get_partner_sad() != ADDRESS_NOT_SET) {
    2022:	0e 94 bc 0c 	call	0x1978	; 0x1978 <gpib_get_partner_sad>
    2026:	8f 3f       	cpi	r24, 0xFF	; 255
    2028:	51 f0       	breq	.+20     	; 0x203e <receiveAnswer+0x7a>
		controlString[0] = secondaryAdressToAdressByte(gpib_get_partner_sad());
    202a:	0e 94 bc 0c 	call	0x1978	; 0x1978 <gpib_get_partner_sad>
    202e:	80 66       	ori	r24, 0x60	; 96
    2030:	8b 83       	std	Y+3, r24	; 0x03
		gpib_cmd(controlString, 1);
    2032:	ce 01       	movw	r24, r28
    2034:	03 96       	adiw	r24, 0x03	; 3
    2036:	61 e0       	ldi	r22, 0x01	; 1
    2038:	70 e0       	ldi	r23, 0x00	; 0
    203a:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	}

	// read the answer until EOI is detected (then e becomes true)
	do {
		// gpib bus receive
		e = gpib_receive(&b);
    203e:	ce 01       	movw	r24, r28
    2040:	0b 96       	adiw	r24, 0x0b	; 11
    2042:	0e 94 28 05 	call	0xa50	; 0xa50 <gpib_receive>
    2046:	8a 83       	std	Y+2, r24	; 0x02
		// write out character
		uart_putc(b);
    2048:	8b 85       	ldd	r24, Y+11	; 0x0b
    204a:	0e 94 55 14 	call	0x28aa	; 0x28aa <uart_putc>
		if (linebreak && (colptr++==linebreak)) {
    204e:	80 91 a0 03 	lds	r24, 0x03A0
    2052:	88 23       	and	r24, r24
    2054:	99 f0       	breq	.+38     	; 0x207c <receiveAnswer+0xb8>
    2056:	90 91 a0 03 	lds	r25, 0x03A0
    205a:	1c 86       	std	Y+12, r1	; 0x0c
    205c:	89 81       	ldd	r24, Y+1	; 0x01
    205e:	89 17       	cp	r24, r25
    2060:	11 f4       	brne	.+4      	; 0x2066 <receiveAnswer+0xa2>
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	8c 87       	std	Y+12, r24	; 0x0c
    2066:	89 81       	ldd	r24, Y+1	; 0x01
    2068:	8f 5f       	subi	r24, 0xFF	; 255
    206a:	89 83       	std	Y+1, r24	; 0x01
    206c:	8c 85       	ldd	r24, Y+12	; 0x0c
    206e:	88 23       	and	r24, r24
    2070:	29 f0       	breq	.+10     	; 0x207c <receiveAnswer+0xb8>
			uart_puts_P("\n\r");
    2072:	8a ea       	ldi	r24, 0xAA	; 170
    2074:	90 e0       	ldi	r25, 0x00	; 0
    2076:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
			colptr=0;
    207a:	19 82       	std	Y+1, r1	; 0x01
		}
		//sprintf((char*)buf,"%02x - %c\n\r", b, b);
		//uart_puts((char*)buf);
	} while (!e);
    207c:	8a 81       	ldd	r24, Y+2	; 0x02
    207e:	88 23       	and	r24, r24
    2080:	f1 f2       	breq	.-68     	; 0x203e <receiveAnswer+0x7a>

	// send UNT and UNL commands (unlisten and untalk)
	// effect: all talker stop talking and all listeners stop listening
	controlString[0] = G_CMD_UNT;
    2082:	8f e5       	ldi	r24, 0x5F	; 95
    2084:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
    2086:	ce 01       	movw	r24, r28
    2088:	03 96       	adiw	r24, 0x03	; 3
    208a:	61 e0       	ldi	r22, 0x01	; 1
    208c:	70 e0       	ldi	r23, 0x00	; 0
    208e:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
	controlString[0] = G_CMD_UNL;
    2092:	8f e3       	ldi	r24, 0x3F	; 63
    2094:	8b 83       	std	Y+3, r24	; 0x03
	gpib_cmd(controlString, 1);
    2096:	ce 01       	movw	r24, r28
    2098:	03 96       	adiw	r24, 0x03	; 3
    209a:	61 e0       	ldi	r22, 0x01	; 1
    209c:	70 e0       	ldi	r23, 0x00	; 0
    209e:	0e 94 c2 06 	call	0xd84	; 0xd84 <gpib_cmd>
}
    20a2:	2c 96       	adiw	r28, 0x0c	; 12
    20a4:	0f b6       	in	r0, 0x3f	; 63
    20a6:	f8 94       	cli
    20a8:	de bf       	out	0x3e, r29	; 62
    20aa:	0f be       	out	0x3f, r0	; 63
    20ac:	cd bf       	out	0x3d, r28	; 61
    20ae:	cf 91       	pop	r28
    20b0:	df 91       	pop	r29
    20b2:	08 95       	ret

000020b4 <srq_occured>:

/**
 * Check if a SRQ occured
 */
uchar srq_occured(int* old_time) {
    20b4:	df 93       	push	r29
    20b6:	cf 93       	push	r28
    20b8:	00 d0       	rcall	.+0      	; 0x20ba <srq_occured+0x6>
    20ba:	0f 92       	push	r0
    20bc:	cd b7       	in	r28, 0x3d	; 61
    20be:	de b7       	in	r29, 0x3e	; 62
    20c0:	9b 83       	std	Y+3, r25	; 0x03
    20c2:	8a 83       	std	Y+2, r24	; 0x02
	uchar srq = 0;
    20c4:	19 82       	std	Y+1, r1	; 0x01
	if (*old_time == 0) {
    20c6:	ea 81       	ldd	r30, Y+2	; 0x02
    20c8:	fb 81       	ldd	r31, Y+3	; 0x03
    20ca:	80 81       	ld	r24, Z
    20cc:	91 81       	ldd	r25, Z+1	; 0x01
    20ce:	00 97       	sbiw	r24, 0x00	; 0
    20d0:	49 f4       	brne	.+18     	; 0x20e4 <srq_occured+0x30>
		// old_time value initialization on first call with value s
		*old_time = s;
    20d2:	80 91 12 05 	lds	r24, 0x0512
    20d6:	88 2f       	mov	r24, r24
    20d8:	90 e0       	ldi	r25, 0x00	; 0
    20da:	ea 81       	ldd	r30, Y+2	; 0x02
    20dc:	fb 81       	ldd	r31, Y+3	; 0x03
    20de:	91 83       	std	Z+1, r25	; 0x01
    20e0:	80 83       	st	Z, r24
    20e2:	1e c0       	rjmp	.+60     	; 0x2120 <srq_occured+0x6c>
	} else {
		if (s > *old_time) {
    20e4:	80 91 12 05 	lds	r24, 0x0512
    20e8:	28 2f       	mov	r18, r24
    20ea:	30 e0       	ldi	r19, 0x00	; 0
    20ec:	ea 81       	ldd	r30, Y+2	; 0x02
    20ee:	fb 81       	ldd	r31, Y+3	; 0x03
    20f0:	80 81       	ld	r24, Z
    20f2:	91 81       	ldd	r25, Z+1	; 0x01
    20f4:	82 17       	cp	r24, r18
    20f6:	93 07       	cpc	r25, r19
    20f8:	9c f4       	brge	.+38     	; 0x2120 <srq_occured+0x6c>
			// some time has passed - check if srq was set
			srq = bit_is_clear(PIND, G_SRQ);
    20fa:	e0 e3       	ldi	r30, 0x30	; 48
    20fc:	f0 e0       	ldi	r31, 0x00	; 0
    20fe:	80 81       	ld	r24, Z
    2100:	88 2f       	mov	r24, r24
    2102:	90 e0       	ldi	r25, 0x00	; 0
    2104:	80 74       	andi	r24, 0x40	; 64
    2106:	90 70       	andi	r25, 0x00	; 0
    2108:	19 82       	std	Y+1, r1	; 0x01
    210a:	00 97       	sbiw	r24, 0x00	; 0
    210c:	11 f4       	brne	.+4      	; 0x2112 <srq_occured+0x5e>
    210e:	81 e0       	ldi	r24, 0x01	; 1
    2110:	89 83       	std	Y+1, r24	; 0x01
			if (srq)
    2112:	89 81       	ldd	r24, Y+1	; 0x01
    2114:	88 23       	and	r24, r24
    2116:	21 f0       	breq	.+8      	; 0x2120 <srq_occured+0x6c>
				uart_puts_P("\n\rSRQ detected.\n\r");
    2118:	8d ea       	ldi	r24, 0xAD	; 173
    211a:	90 e0       	ldi	r25, 0x00	; 0
    211c:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
		}
	}
	return srq;
    2120:	89 81       	ldd	r24, Y+1	; 0x01
}
    2122:	0f 90       	pop	r0
    2124:	0f 90       	pop	r0
    2126:	0f 90       	pop	r0
    2128:	cf 91       	pop	r28
    212a:	df 91       	pop	r29
    212c:	08 95       	ret

0000212e <handle_srq>:

/**
 * Handles SRQs by doing serial poll
 *
 */
uchar handle_srq(uchar *buf, int *buf_ptr) {
    212e:	df 93       	push	r29
    2130:	cf 93       	push	r28
    2132:	cd b7       	in	r28, 0x3d	; 61
    2134:	de b7       	in	r29, 0x3e	; 62
    2136:	28 97       	sbiw	r28, 0x08	; 8
    2138:	0f b6       	in	r0, 0x3f	; 63
    213a:	f8 94       	cli
    213c:	de bf       	out	0x3e, r29	; 62
    213e:	0f be       	out	0x3f, r0	; 63
    2140:	cd bf       	out	0x3d, r28	; 61
    2142:	9d 83       	std	Y+5, r25	; 0x05
    2144:	8c 83       	std	Y+4, r24	; 0x04
    2146:	7f 83       	std	Y+7, r23	; 0x07
    2148:	6e 83       	std	Y+6, r22	; 0x06
	uchar command_ready = 0;
    214a:	19 82       	std	Y+1, r1	; 0x01
	uint8_t primary, secondary;

	if (!gpib_serial_poll(&primary, &secondary)) {
    214c:	ce 01       	movw	r24, r28
    214e:	02 96       	adiw	r24, 0x02	; 2
    2150:	9e 01       	movw	r18, r28
    2152:	2d 5f       	subi	r18, 0xFD	; 253
    2154:	3f 4f       	sbci	r19, 0xFF	; 255
    2156:	b9 01       	movw	r22, r18
    2158:	0e 94 5c 0b 	call	0x16b8	; 0x16b8 <gpib_serial_poll>
    215c:	88 23       	and	r24, r24
    215e:	69 f4       	brne	.+26     	; 0x217a <handle_srq+0x4c>
		uart_puts_P(
    2160:	8a ed       	ldi	r24, 0xDA	; 218
    2162:	90 e0       	ldi	r25, 0x00	; 0
    2164:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
				"\n\rSRQ emitter is not in list of known devices. SRQ Ignored.\n\r");
		uart_puts_P("\n\rSRQs are disabled now.\n\r");
    2168:	8f eb       	ldi	r24, 0xBF	; 191
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
		srq_enabled = 0;
    2170:	10 92 9f 03 	sts	0x039F, r1
		return command_ready;
    2174:	89 81       	ldd	r24, Y+1	; 0x01
    2176:	88 87       	std	Y+8, r24	; 0x08
    2178:	3a c0       	rjmp	.+116    	; 0x21ee <handle_srq+0xc0>
	}
	gpib_set_partner_address(primary, secondary);
    217a:	8a 81       	ldd	r24, Y+2	; 0x02
    217c:	9b 81       	ldd	r25, Y+3	; 0x03
    217e:	69 2f       	mov	r22, r25
    2180:	0e 94 94 0c 	call	0x1928	; 0x1928 <gpib_set_partner_address>

	if (gpib_get_flavour() == FLAVOUR_TEK) {
    2184:	0e 94 db 0c 	call	0x19b6	; 0x19b6 <gpib_get_flavour>
    2188:	81 30       	cpi	r24, 0x01	; 1
    218a:	79 f5       	brne	.+94     	; 0x21ea <handle_srq+0xbc>
		// Tek: check status for reason
		buf[0] = 'E';
    218c:	ec 81       	ldd	r30, Y+4	; 0x04
    218e:	fd 81       	ldd	r31, Y+5	; 0x05
    2190:	85 e4       	ldi	r24, 0x45	; 69
    2192:	80 83       	st	Z, r24
		buf[1] = 'V';
    2194:	8c 81       	ldd	r24, Y+4	; 0x04
    2196:	9d 81       	ldd	r25, Y+5	; 0x05
    2198:	fc 01       	movw	r30, r24
    219a:	31 96       	adiw	r30, 0x01	; 1
    219c:	86 e5       	ldi	r24, 0x56	; 86
    219e:	80 83       	st	Z, r24
		buf[2] = 'E';
    21a0:	8c 81       	ldd	r24, Y+4	; 0x04
    21a2:	9d 81       	ldd	r25, Y+5	; 0x05
    21a4:	fc 01       	movw	r30, r24
    21a6:	32 96       	adiw	r30, 0x02	; 2
    21a8:	85 e4       	ldi	r24, 0x45	; 69
    21aa:	80 83       	st	Z, r24
		buf[3] = 'N';
    21ac:	8c 81       	ldd	r24, Y+4	; 0x04
    21ae:	9d 81       	ldd	r25, Y+5	; 0x05
    21b0:	fc 01       	movw	r30, r24
    21b2:	33 96       	adiw	r30, 0x03	; 3
    21b4:	8e e4       	ldi	r24, 0x4E	; 78
    21b6:	80 83       	st	Z, r24
		buf[4] = 'T';
    21b8:	8c 81       	ldd	r24, Y+4	; 0x04
    21ba:	9d 81       	ldd	r25, Y+5	; 0x05
    21bc:	fc 01       	movw	r30, r24
    21be:	34 96       	adiw	r30, 0x04	; 4
    21c0:	84 e5       	ldi	r24, 0x54	; 84
    21c2:	80 83       	st	Z, r24
		buf[5] = '?';
    21c4:	8c 81       	ldd	r24, Y+4	; 0x04
    21c6:	9d 81       	ldd	r25, Y+5	; 0x05
    21c8:	fc 01       	movw	r30, r24
    21ca:	35 96       	adiw	r30, 0x05	; 5
    21cc:	8f e3       	ldi	r24, 0x3F	; 63
    21ce:	80 83       	st	Z, r24
		buf[6] = '\0';
    21d0:	8c 81       	ldd	r24, Y+4	; 0x04
    21d2:	9d 81       	ldd	r25, Y+5	; 0x05
    21d4:	fc 01       	movw	r30, r24
    21d6:	36 96       	adiw	r30, 0x06	; 6
    21d8:	10 82       	st	Z, r1
		*buf_ptr = 6;
    21da:	ee 81       	ldd	r30, Y+6	; 0x06
    21dc:	ff 81       	ldd	r31, Y+7	; 0x07
    21de:	86 e0       	ldi	r24, 0x06	; 6
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	91 83       	std	Z+1, r25	; 0x01
    21e4:	80 83       	st	Z, r24
		command_ready = 1;
    21e6:	81 e0       	ldi	r24, 0x01	; 1
    21e8:	89 83       	std	Y+1, r24	; 0x01
	}
	return command_ready;
    21ea:	89 81       	ldd	r24, Y+1	; 0x01
    21ec:	88 87       	std	Y+8, r24	; 0x08
    21ee:	88 85       	ldd	r24, Y+8	; 0x08
}
    21f0:	28 96       	adiw	r28, 0x08	; 8
    21f2:	0f b6       	in	r0, 0x3f	; 63
    21f4:	f8 94       	cli
    21f6:	de bf       	out	0x3e, r29	; 62
    21f8:	0f be       	out	0x3f, r0	; 63
    21fa:	cd bf       	out	0x3d, r28	; 61
    21fc:	cf 91       	pop	r28
    21fe:	df 91       	pop	r29
    2200:	08 95       	ret

00002202 <main>:
 * \brief Implementation of GPIB controller. Reads a command from RS232, sends it via bus.
 * If The command contains a '?', an answer from the device is expected and read in. The
 * answer then is printed out. If an SRQ occured, a serial poll is initiated.
 * 
 */
int main(void) {
    2202:	df 93       	push	r29
    2204:	cf 93       	push	r28
    2206:	00 d0       	rcall	.+0      	; 0x2208 <main+0x6>
    2208:	00 d0       	rcall	.+0      	; 0x220a <main+0x8>
    220a:	0f 92       	push	r0
    220c:	cd b7       	in	r28, 0x3d	; 61
    220e:	de b7       	in	r29, 0x3e	; 62
	int old_time = 0;
    2210:	1d 82       	std	Y+5, r1	; 0x05
    2212:	1c 82       	std	Y+4, r1	; 0x04
	uchar is_query = 0;
    2214:	1b 82       	std	Y+3, r1	; 0x03
	uchar command_ready = 0;
    2216:	1a 82       	std	Y+2, r1	; 0x02
	uchar do_prompt = 1;
    2218:	81 e0       	ldi	r24, 0x01	; 1
    221a:	89 83       	std	Y+1, r24	; 0x01

	/*
	 *  Initialize UART library, pass baudrate and avr cpu clock 
	 *  with the macro UART_BAUD_SELECT()
	 */DI();
    221c:	8c e0       	ldi	r24, 0x0C	; 12
    221e:	90 e0       	ldi	r25, 0x00	; 0
    2220:	0e 94 cb 13 	call	0x2796	; 0x2796 <uart_init>

	/*
	 * now enable interrupt, since UART and TIMER library is interrupt controlled
	 */sei();
    2224:	78 94       	sei

	/** print some usage infos */
	printHelp();
    2226:	0e 94 63 12 	call	0x24c6	; 0x24c6 <printHelp>
	/*
	 * WRITE: Controller talks and listens
	 */

	// init timer for timeout detection
	timer16_init();
    222a:	0e 94 cc 12 	call	0x2598	; 0x2598 <timer16_init>

	// init gpib lines
	gpib_init();
    222e:	0e 94 d1 04 	call	0x9a2	; 0x9a2 <gpib_init>
	// init controller part - assign bus 
	gpib_controller_assign(0x00);
    2232:	80 e0       	ldi	r24, 0x00	; 0
    2234:	0e 94 0f 06 	call	0xc1e	; 0xc1e <gpib_controller_assign>
	 * 3. if command was a query, read the answer from device (become listener and set device to talker)
	 * 	4. check if SRQ occured and handle that
	 */
	for (;;) {

		if (do_prompt) {
    2238:	89 81       	ldd	r24, Y+1	; 0x01
    223a:	88 23       	and	r24, r24
    223c:	29 f0       	breq	.+10     	; 0x2248 <main+0x46>
			uart_puts("> ");
    223e:	84 e1       	ldi	r24, 0x14	; 20
    2240:	93 e0       	ldi	r25, 0x03	; 3
    2242:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
			do_prompt = 0;
    2246:	19 82       	std	Y+1, r1	; 0x01
		}
		// input processing via rs232
		// command_ready may already been set by SRQ that occurred before
		if (!command_ready)
    2248:	8a 81       	ldd	r24, Y+2	; 0x02
    224a:	88 23       	and	r24, r24
    224c:	19 f4       	brne	.+6      	; 0x2254 <main+0x52>
			command_ready = input_process();
    224e:	0e 94 32 12 	call	0x2464	; 0x2464 <input_process>
    2252:	8a 83       	std	Y+2, r24	; 0x02

		if (command_ready) {
    2254:	8a 81       	ldd	r24, Y+2	; 0x02
    2256:	88 23       	and	r24, r24
    2258:	21 f0       	breq	.+8      	; 0x2262 <main+0x60>
			uart_puts_P("\n\r");
    225a:	8e e4       	ldi	r24, 0x4E	; 78
    225c:	91 e0       	ldi	r25, 0x01	; 1
    225e:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
		}

		// check for internal commands
		if (command_ready && buf[0] == '.') {
    2262:	8a 81       	ldd	r24, Y+2	; 0x02
    2264:	88 23       	and	r24, r24
    2266:	81 f0       	breq	.+32     	; 0x2288 <main+0x86>
    2268:	80 91 c1 04 	lds	r24, 0x04C1
    226c:	8e 32       	cpi	r24, 0x2E	; 46
    226e:	61 f4       	brne	.+24     	; 0x2288 <main+0x86>
			// all internal cmds start with a '.'
			//uart_puts("\n\rInternal command: ");
			//uart_puts((char*) buf);
			//uart_puts("\n\r");
			handle_internal_commands(buf);
    2270:	81 ec       	ldi	r24, 0xC1	; 193
    2272:	94 e0       	ldi	r25, 0x04	; 4
    2274:	0e 94 fa 0d 	call	0x1bf4	; 0x1bf4 <handle_internal_commands>
			// reset local vars for command string reading
			buf_ptr = 0;
    2278:	10 92 b4 03 	sts	0x03B4, r1
    227c:	10 92 b3 03 	sts	0x03B3, r1
			command_ready = 0;
    2280:	1a 82       	std	Y+2, r1	; 0x02
			do_prompt = 1;
    2282:	81 e0       	ldi	r24, 0x01	; 1
    2284:	89 83       	std	Y+1, r24	; 0x01
			is_query = 0;
    2286:	1b 82       	std	Y+3, r1	; 0x03
		}

		// GPIB command. Check if a partner was defined.
		if (command_ready && (gpib_get_partner_pad() == ADDRESS_NOT_SET)) {
    2288:	8a 81       	ldd	r24, Y+2	; 0x02
    228a:	88 23       	and	r24, r24
    228c:	79 f0       	breq	.+30     	; 0x22ac <main+0xaa>
    228e:	0e 94 b3 0c 	call	0x1966	; 0x1966 <gpib_get_partner_pad>
    2292:	8f 3f       	cpi	r24, 0xFF	; 255
    2294:	59 f4       	brne	.+22     	; 0x22ac <main+0xaa>
			uart_puts_P("Device address is not set. Can not send command.\n\r");
    2296:	8b e1       	ldi	r24, 0x1B	; 27
    2298:	91 e0       	ldi	r25, 0x01	; 1
    229a:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
			// reset local vars for command string reading
			command_ready = 0;
    229e:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    22a0:	10 92 b4 03 	sts	0x03B4, r1
    22a4:	10 92 b3 03 	sts	0x03B3, r1
			do_prompt = 1;
    22a8:	81 e0       	ldi	r24, 0x01	; 1
    22aa:	89 83       	std	Y+1, r24	; 0x01
		}

		// GPIB command and valid partner. Send the command.
		if (command_ready) {
    22ac:	8a 81       	ldd	r24, Y+2	; 0x02
    22ae:	88 23       	and	r24, r24
    22b0:	69 f0       	breq	.+26     	; 0x22cc <main+0xca>
			//uart_puts("\n\rGPIB command: ");
			//uart_puts((char*) buf);
			//uart_puts("\n\r");
			is_query = send_command(buf, SEND_FULL_CMD);
    22b2:	81 ec       	ldi	r24, 0xC1	; 193
    22b4:	94 e0       	ldi	r25, 0x04	; 4
    22b6:	62 e0       	ldi	r22, 0x02	; 2
    22b8:	0e 94 7d 0f 	call	0x1efa	; 0x1efa <send_command>
    22bc:	8b 83       	std	Y+3, r24	; 0x03
			// reset local vars for command string reading
			command_ready = 0;
    22be:	1a 82       	std	Y+2, r1	; 0x02
			buf_ptr = 0;
    22c0:	10 92 b4 03 	sts	0x03B4, r1
    22c4:	10 92 b3 03 	sts	0x03B3, r1
			do_prompt = 1;
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	89 83       	std	Y+1, r24	; 0x01
		}

		// if we sent a query, read the answer
		if (is_query) {
    22cc:	8b 81       	ldd	r24, Y+3	; 0x03
    22ce:	88 23       	and	r24, r24
    22d0:	49 f0       	breq	.+18     	; 0x22e4 <main+0xe2>
			receiveAnswer();
    22d2:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <receiveAnswer>
			// reset for next command
			is_query = 0;
    22d6:	1b 82       	std	Y+3, r1	; 0x03
			// some devices do not send cr,lf at command end, so create it always itself
			uart_puts_P("\n\r");
    22d8:	88 e1       	ldi	r24, 0x18	; 24
    22da:	91 e0       	ldi	r25, 0x01	; 1
    22dc:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
			do_prompt = 1;
    22e0:	81 e0       	ldi	r24, 0x01	; 1
    22e2:	89 83       	std	Y+1, r24	; 0x01
		}

		// SRQ detection - do this every time when time value s has changed
		// s is incremented every second. So we check once a second.
		if (srq_enabled && srq_occured(&old_time)) {
    22e4:	80 91 9f 03 	lds	r24, 0x039F
    22e8:	88 23       	and	r24, r24
    22ea:	09 f4       	brne	.+2      	; 0x22ee <main+0xec>
    22ec:	a5 cf       	rjmp	.-182    	; 0x2238 <main+0x36>
    22ee:	ce 01       	movw	r24, r28
    22f0:	04 96       	adiw	r24, 0x04	; 4
    22f2:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <srq_occured>
    22f6:	88 23       	and	r24, r24
    22f8:	09 f4       	brne	.+2      	; 0x22fc <main+0xfa>
    22fa:	9e cf       	rjmp	.-196    	; 0x2238 <main+0x36>
			command_ready = handle_srq(buf, &buf_ptr);
    22fc:	81 ec       	ldi	r24, 0xC1	; 193
    22fe:	94 e0       	ldi	r25, 0x04	; 4
    2300:	23 eb       	ldi	r18, 0xB3	; 179
    2302:	33 e0       	ldi	r19, 0x03	; 3
    2304:	b9 01       	movw	r22, r18
    2306:	0e 94 97 10 	call	0x212e	; 0x212e <handle_srq>
    230a:	8a 83       	std	Y+2, r24	; 0x02
    230c:	95 cf       	rjmp	.-214    	; 0x2238 <main+0x36>

0000230e <input_char>:

/**
 * Reads in character into parameter c. Checks for errors and prints them out.
 * Returns 0 if there is no char to read, 1 if there was a char read in.
 */
uchar input_char(uchar *ch) {
    230e:	df 93       	push	r29
    2310:	cf 93       	push	r28
    2312:	00 d0       	rcall	.+0      	; 0x2314 <input_char+0x6>
    2314:	00 d0       	rcall	.+0      	; 0x2316 <input_char+0x8>
    2316:	0f 92       	push	r0
    2318:	cd b7       	in	r28, 0x3d	; 61
    231a:	de b7       	in	r29, 0x3e	; 62
    231c:	9c 83       	std	Y+4, r25	; 0x04
    231e:	8b 83       	std	Y+3, r24	; 0x03
	 * uart_getc() returns in the lower byte the received character and
	 * in the higher byte (bitmask) the last receive error
	 * UART_NO_DATA is returned when no data is available.
	 *
	 */
	c = uart_getc();
    2320:	0e 94 ff 13 	call	0x27fe	; 0x27fe <uart_getc>
    2324:	9a 83       	std	Y+2, r25	; 0x02
    2326:	89 83       	std	Y+1, r24	; 0x01
	if (c & UART_NO_DATA) {
    2328:	89 81       	ldd	r24, Y+1	; 0x01
    232a:	9a 81       	ldd	r25, Y+2	; 0x02
    232c:	80 70       	andi	r24, 0x00	; 0
    232e:	91 70       	andi	r25, 0x01	; 1
    2330:	00 97       	sbiw	r24, 0x00	; 0
    2332:	11 f0       	breq	.+4      	; 0x2338 <input_char+0x2a>
		// no data available from UART
		return 0;
    2334:	1d 82       	std	Y+5, r1	; 0x05
    2336:	24 c0       	rjmp	.+72     	; 0x2380 <input_char+0x72>
	}
	// make uchar from character in int value
	*ch = (uchar) c;
    2338:	89 81       	ldd	r24, Y+1	; 0x01
    233a:	eb 81       	ldd	r30, Y+3	; 0x03
    233c:	fc 81       	ldd	r31, Y+4	; 0x04
    233e:	80 83       	st	Z, r24

	/*
	 * new data available from UART
	 * check for Frame or Overrun error
	 */
	if (c & UART_FRAME_ERROR) {
    2340:	89 81       	ldd	r24, Y+1	; 0x01
    2342:	9a 81       	ldd	r25, Y+2	; 0x02
    2344:	80 70       	andi	r24, 0x00	; 0
    2346:	98 70       	andi	r25, 0x08	; 8
    2348:	00 97       	sbiw	r24, 0x00	; 0
    234a:	21 f0       	breq	.+8      	; 0x2354 <input_char+0x46>
		/* Framing Error detected, i.e no stop bit detected */
		uart_puts_P("UART Frame Error: ");
    234c:	8e e7       	ldi	r24, 0x7E	; 126
    234e:	91 e0       	ldi	r25, 0x01	; 1
    2350:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	}
	if (c & UART_OVERRUN_ERROR) {
    2354:	89 81       	ldd	r24, Y+1	; 0x01
    2356:	9a 81       	ldd	r25, Y+2	; 0x02
    2358:	80 70       	andi	r24, 0x00	; 0
    235a:	94 70       	andi	r25, 0x04	; 4
    235c:	00 97       	sbiw	r24, 0x00	; 0
    235e:	21 f0       	breq	.+8      	; 0x2368 <input_char+0x5a>
		/*
		 * Overrun, a character already present in the UART UDR register was
		 * not read by the interrupt handler before the next character arrived,
		 * one or more received characters have been dropped
		 */
		uart_puts_P("UART Overrun Error: ");
    2360:	89 e6       	ldi	r24, 0x69	; 105
    2362:	91 e0       	ldi	r25, 0x01	; 1
    2364:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	}
	if (c & UART_BUFFER_OVERFLOW) {
    2368:	89 81       	ldd	r24, Y+1	; 0x01
    236a:	9a 81       	ldd	r25, Y+2	; 0x02
    236c:	80 70       	andi	r24, 0x00	; 0
    236e:	92 70       	andi	r25, 0x02	; 2
    2370:	00 97       	sbiw	r24, 0x00	; 0
    2372:	21 f0       	breq	.+8      	; 0x237c <input_char+0x6e>
		/*
		 * We are not reading the receive buffer fast enough,
		 * one or more received character have been dropped
		 */
		uart_puts_P("Buffer overflow error: ");
    2374:	81 e5       	ldi	r24, 0x51	; 81
    2376:	91 e0       	ldi	r25, 0x01	; 1
    2378:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	}
	return 1;
    237c:	81 e0       	ldi	r24, 0x01	; 1
    237e:	8d 83       	std	Y+5, r24	; 0x05
    2380:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2382:	0f 90       	pop	r0
    2384:	0f 90       	pop	r0
    2386:	0f 90       	pop	r0
    2388:	0f 90       	pop	r0
    238a:	0f 90       	pop	r0
    238c:	cf 91       	pop	r28
    238e:	df 91       	pop	r29
    2390:	08 95       	ret

00002392 <process_char>:
 * a) xon/xoff mode forward buffer to GPIB
 * b) no flow control: prints error message that input buffer is full.
 *
 * Returns 1 if command end is detected, 0 otherwise.
 */
uchar process_char(uchar ch) {
    2392:	df 93       	push	r29
    2394:	cf 93       	push	r28
    2396:	00 d0       	rcall	.+0      	; 0x2398 <process_char+0x6>
    2398:	cd b7       	in	r28, 0x3d	; 61
    239a:	de b7       	in	r29, 0x3e	; 62
    239c:	8a 83       	std	Y+2, r24	; 0x02
	uchar ret = 0;
    239e:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * send received character back depending on global flag
	 */
	if (rs232_remote_echo) {
    23a0:	80 91 9d 03 	lds	r24, 0x039D
    23a4:	88 23       	and	r24, r24
    23a6:	19 f0       	breq	.+6      	; 0x23ae <process_char+0x1c>
		uart_putc((unsigned char) ch);
    23a8:	8a 81       	ldd	r24, Y+2	; 0x02
    23aa:	0e 94 55 14 	call	0x28aa	; 0x28aa <uart_putc>
	}

	// if input buffer is not full, add char
	if (buf_ptr < COMMAND_INPUT_BUFFER_SIZE - 1) {
    23ae:	80 91 b3 03 	lds	r24, 0x03B3
    23b2:	90 91 b4 03 	lds	r25, 0x03B4
    23b6:	8f 34       	cpi	r24, 0x4F	; 79
    23b8:	91 05       	cpc	r25, r1
    23ba:	bc f4       	brge	.+46     	; 0x23ea <process_char+0x58>
		buf[buf_ptr++] = ch;
    23bc:	20 91 b3 03 	lds	r18, 0x03B3
    23c0:	30 91 b4 03 	lds	r19, 0x03B4
    23c4:	f9 01       	movw	r30, r18
    23c6:	ef 53       	subi	r30, 0x3F	; 63
    23c8:	fb 4f       	sbci	r31, 0xFB	; 251
    23ca:	8a 81       	ldd	r24, Y+2	; 0x02
    23cc:	80 83       	st	Z, r24
    23ce:	c9 01       	movw	r24, r18
    23d0:	01 96       	adiw	r24, 0x01	; 1
    23d2:	90 93 b4 03 	sts	0x03B4, r25
    23d6:	80 93 b3 03 	sts	0x03B3, r24
		buf[buf_ptr] = '\0';
    23da:	80 91 b3 03 	lds	r24, 0x03B3
    23de:	90 91 b4 03 	lds	r25, 0x03B4
    23e2:	fc 01       	movw	r30, r24
    23e4:	ef 53       	subi	r30, 0x3F	; 63
    23e6:	fb 4f       	sbci	r31, 0xFB	; 251
    23e8:	10 82       	st	Z, r1
	}

	// if command ends or buffer is full ...
	if (ch == ASCII_CODE_CR || buf_ptr >= COMMAND_INPUT_BUFFER_SIZE - 1) {
    23ea:	8a 81       	ldd	r24, Y+2	; 0x02
    23ec:	8d 30       	cpi	r24, 0x0D	; 13
    23ee:	39 f0       	breq	.+14     	; 0x23fe <process_char+0x6c>
    23f0:	80 91 b3 03 	lds	r24, 0x03B3
    23f4:	90 91 b4 03 	lds	r25, 0x03B4
    23f8:	8f 34       	cpi	r24, 0x4F	; 79
    23fa:	91 05       	cpc	r25, r1
    23fc:	6c f1       	brlt	.+90     	; 0x2458 <process_char+0xc6>

		if (ch == ASCII_CODE_CR) {
    23fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2400:	8d 30       	cpi	r24, 0x0D	; 13
    2402:	a1 f4       	brne	.+40     	; 0x242c <process_char+0x9a>
			// adjust string terminator
			buf[--buf_ptr] = '\0';
    2404:	80 91 b3 03 	lds	r24, 0x03B3
    2408:	90 91 b4 03 	lds	r25, 0x03B4
    240c:	01 97       	sbiw	r24, 0x01	; 1
    240e:	90 93 b4 03 	sts	0x03B4, r25
    2412:	80 93 b3 03 	sts	0x03B3, r24
    2416:	80 91 b3 03 	lds	r24, 0x03B3
    241a:	90 91 b4 03 	lds	r25, 0x03B4
    241e:	fc 01       	movw	r30, r24
    2420:	ef 53       	subi	r30, 0x3F	; 63
    2422:	fb 4f       	sbci	r31, 0xFB	; 251
    2424:	10 82       	st	Z, r1
			// let calling function send last command part (or command itself)
			ret = 1;
    2426:	81 e0       	ldi	r24, 0x01	; 1
    2428:	89 83       	std	Y+1, r24	; 0x01
    242a:	16 c0       	rjmp	.+44     	; 0x2458 <process_char+0xc6>
		} else {
			if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
    242c:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <uart_get_flow_control>
    2430:	81 30       	cpi	r24, 0x01	; 1
    2432:	51 f4       	brne	.+20     	; 0x2448 <process_char+0xb6>
				// send intermediate part of command.
				send_command(buf, SEND_PART);
    2434:	81 ec       	ldi	r24, 0xC1	; 193
    2436:	94 e0       	ldi	r25, 0x04	; 4
    2438:	61 e0       	ldi	r22, 0x01	; 1
    243a:	0e 94 7d 0f 	call	0x1efa	; 0x1efa <send_command>
				buf_ptr = 0;
    243e:	10 92 b4 03 	sts	0x03B4, r1
    2442:	10 92 b3 03 	sts	0x03B3, r1
    2446:	08 c0       	rjmp	.+16     	; 0x2458 <process_char+0xc6>
			} else {
				// send intermediate part of command.
				uart_puts_P("Command overflow.");
    2448:	81 e9       	ldi	r24, 0x91	; 145
    244a:	91 e0       	ldi	r25, 0x01	; 1
    244c:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
				buf_ptr = 0;
    2450:	10 92 b4 03 	sts	0x03B4, r1
    2454:	10 92 b3 03 	sts	0x03B3, r1
			}
		}
	}
	return ret;
    2458:	89 81       	ldd	r24, Y+1	; 0x01
}
    245a:	0f 90       	pop	r0
    245c:	0f 90       	pop	r0
    245e:	cf 91       	pop	r28
    2460:	df 91       	pop	r29
    2462:	08 95       	ret

00002464 <input_process>:
 * This approach handles small single line commands (needing no flow control) and large
 * multi-line commands if flow control is xon/xoff.
 *
 * \returns The character read in
 */
uchar input_process(void) {
    2464:	df 93       	push	r29
    2466:	cf 93       	push	r28
    2468:	00 d0       	rcall	.+0      	; 0x246a <input_process+0x6>
    246a:	0f 92       	push	r0
    246c:	cd b7       	in	r28, 0x3d	; 61
    246e:	de b7       	in	r29, 0x3e	; 62
	uchar ch, ret = 0;
    2470:	19 82       	std	Y+1, r1	; 0x01

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
    2472:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <uart_get_flow_control>
    2476:	81 30       	cpi	r24, 0x01	; 1
    2478:	89 f4       	brne	.+34     	; 0x249c <input_process+0x38>
    247a:	0c c0       	rjmp	.+24     	; 0x2494 <input_process+0x30>
		while (!ret) {
			// if nothing can be read in, return
			if (!input_char(&ch)) {
    247c:	ce 01       	movw	r24, r28
    247e:	02 96       	adiw	r24, 0x02	; 2
    2480:	0e 94 87 11 	call	0x230e	; 0x230e <input_char>
    2484:	88 23       	and	r24, r24
    2486:	11 f4       	brne	.+4      	; 0x248c <input_process+0x28>
				return 0;
    2488:	1b 82       	std	Y+3, r1	; 0x03
    248a:	16 c0       	rjmp	.+44     	; 0x24b8 <input_process+0x54>
			}
			ret = process_char(ch);
    248c:	8a 81       	ldd	r24, Y+2	; 0x02
    248e:	0e 94 c9 11 	call	0x2392	; 0x2392 <process_char>
    2492:	89 83       	std	Y+1, r24	; 0x01
 */
uchar input_process(void) {
	uchar ch, ret = 0;

	if (uart_get_flow_control() == FLOWCONTROL_XONXOFF) {
		while (!ret) {
    2494:	89 81       	ldd	r24, Y+1	; 0x01
    2496:	88 23       	and	r24, r24
    2498:	89 f3       	breq	.-30     	; 0x247c <input_process+0x18>
    249a:	0c c0       	rjmp	.+24     	; 0x24b4 <input_process+0x50>
			}
			ret = process_char(ch);
		}
	} else {
		// if nothing can be read in, return
		if (!input_char(&ch)) {
    249c:	ce 01       	movw	r24, r28
    249e:	02 96       	adiw	r24, 0x02	; 2
    24a0:	0e 94 87 11 	call	0x230e	; 0x230e <input_char>
    24a4:	88 23       	and	r24, r24
    24a6:	11 f4       	brne	.+4      	; 0x24ac <input_process+0x48>
			return 0;
    24a8:	1b 82       	std	Y+3, r1	; 0x03
    24aa:	06 c0       	rjmp	.+12     	; 0x24b8 <input_process+0x54>
		}
		ret = process_char(ch);
    24ac:	8a 81       	ldd	r24, Y+2	; 0x02
    24ae:	0e 94 c9 11 	call	0x2392	; 0x2392 <process_char>
    24b2:	89 83       	std	Y+1, r24	; 0x01
	}
	return ret;
    24b4:	89 81       	ldd	r24, Y+1	; 0x01
    24b6:	8b 83       	std	Y+3, r24	; 0x03
    24b8:	8b 81       	ldd	r24, Y+3	; 0x03
}
    24ba:	0f 90       	pop	r0
    24bc:	0f 90       	pop	r0
    24be:	0f 90       	pop	r0
    24c0:	cf 91       	pop	r28
    24c2:	df 91       	pop	r29
    24c4:	08 95       	ret

000024c6 <printHelp>:

void printHelp() {
    24c6:	df 93       	push	r29
    24c8:	cf 93       	push	r28
    24ca:	cd b7       	in	r28, 0x3d	; 61
    24cc:	de b7       	in	r29, 0x3e	; 62
#ifdef WRITE
	sprintf(buf,
    24ce:	00 d0       	rcall	.+0      	; 0x24d0 <printHelp+0xa>
    24d0:	00 d0       	rcall	.+0      	; 0x24d2 <printHelp+0xc>
    24d2:	00 d0       	rcall	.+0      	; 0x24d4 <printHelp+0xe>
    24d4:	ed b7       	in	r30, 0x3d	; 61
    24d6:	fe b7       	in	r31, 0x3e	; 62
    24d8:	31 96       	adiw	r30, 0x01	; 1
    24da:	81 ec       	ldi	r24, 0xC1	; 193
    24dc:	94 e0       	ldi	r25, 0x04	; 4
    24de:	91 83       	std	Z+1, r25	; 0x01
    24e0:	80 83       	st	Z, r24
    24e2:	87 e1       	ldi	r24, 0x17	; 23
    24e4:	93 e0       	ldi	r25, 0x03	; 3
    24e6:	93 83       	std	Z+3, r25	; 0x03
    24e8:	82 83       	std	Z+2, r24	; 0x02
    24ea:	8f e4       	ldi	r24, 0x4F	; 79
    24ec:	93 e0       	ldi	r25, 0x03	; 3
    24ee:	95 83       	std	Z+5, r25	; 0x05
    24f0:	84 83       	std	Z+4, r24	; 0x04
    24f2:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <sprintf>
    24f6:	8d b7       	in	r24, 0x3d	; 61
    24f8:	9e b7       	in	r25, 0x3e	; 62
    24fa:	06 96       	adiw	r24, 0x06	; 6
    24fc:	0f b6       	in	r0, 0x3f	; 63
    24fe:	f8 94       	cli
    2500:	9e bf       	out	0x3e, r25	; 62
    2502:	0f be       	out	0x3f, r0	; 63
    2504:	8d bf       	out	0x3d, r24	; 61
			"\n\rGPIB Controller (Rev.%s) (c) spurtikus.de 2008-2015\n\r",
			REVISION);
	uart_puts(buf);
    2506:	81 ec       	ldi	r24, 0xC1	; 193
    2508:	94 e0       	ldi	r25, 0x04	; 4
    250a:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
#else
	uart_puts("\n\rGPIB Listener Only (Rev.%s) (c) spurtikus.de 2008-2015\n\r", REVISION);
	uart_puts(buf);
#endif
	uart_puts_P("Internal commands:\n\r");
    250e:	8d eb       	ldi	r24, 0xBD	; 189
    2510:	92 e0       	ldi	r25, 0x02	; 2
    2512:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	uart_puts(
    2516:	83 e5       	ldi	r24, 0x53	; 83
    2518:	93 e0       	ldi	r25, 0x03	; 3
    251a:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <uart_puts>
			".a <primary> [<secondary>] - set prim./second. address of remote device\n\r");
	uart_puts_P(".s <secondary> - set secondary address of remote device\n\r");
    251e:	83 e8       	ldi	r24, 0x83	; 131
    2520:	92 e0       	ldi	r25, 0x02	; 2
    2522:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	uart_puts_P(
    2526:	83 e4       	ldi	r24, 0x43	; 67
    2528:	92 e0       	ldi	r25, 0x02	; 2
    252a:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
			".+ <n> - add partner device address to list of known devices.\n\r");
	uart_puts_P(
    252e:	8e ef       	ldi	r24, 0xFE	; 254
    2530:	91 e0       	ldi	r25, 0x01	; 1
    2532:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
			".- <n> - remove partner device address from list of known devices.\n\r");
	uart_puts_P(".x - toggle Xon/Xoff flow control.\n\r");
    2536:	89 ed       	ldi	r24, 0xD9	; 217
    2538:	91 e0       	ldi	r25, 0x01	; 1
    253a:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	uart_puts_P(".h - print help.\n\r");
    253e:	86 ec       	ldi	r24, 0xC6	; 198
    2540:	91 e0       	ldi	r25, 0x01	; 1
    2542:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
	uart_puts_P(".i - dump info about GPIB lines.\n\r");
    2546:	83 ea       	ldi	r24, 0xA3	; 163
    2548:	91 e0       	ldi	r25, 0x01	; 1
    254a:	0e 94 99 14 	call	0x2932	; 0x2932 <uart_puts_p>
}
    254e:	cf 91       	pop	r28
    2550:	df 91       	pop	r29
    2552:	08 95       	ret

00002554 <__vector_7>:

/**
 * Interrupt Service Routine - do not call directly
 *  This routine is called when the Timer Value TCNT1 reaches the Output Compare Register Value OCR1A
 */ 
ISR(TIMER1_COMPA_vect) {
    2554:	1f 92       	push	r1
    2556:	0f 92       	push	r0
    2558:	0f b6       	in	r0, 0x3f	; 63
    255a:	0f 92       	push	r0
    255c:	11 24       	eor	r1, r1
    255e:	8f 93       	push	r24
    2560:	df 93       	push	r29
    2562:	cf 93       	push	r28
    2564:	cd b7       	in	r28, 0x3d	; 61
    2566:	de b7       	in	r29, 0x3e	; 62
#if XTAL_CPU % DEBOUNCE
	OCR1A = XTAL_CPU / DEBOUNCE - 1;
#endif
	if (--timer==0) {
    2568:	80 91 11 05 	lds	r24, 0x0511
    256c:	81 50       	subi	r24, 0x01	; 1
    256e:	80 93 11 05 	sts	0x0511, r24
    2572:	80 91 11 05 	lds	r24, 0x0511
    2576:	88 23       	and	r24, r24
    2578:	39 f4       	brne	.+14     	; 0x2588 <__vector_7+0x34>
		timer=(uint8_t) DEBOUNCE;
    257a:	10 92 11 05 	sts	0x0511, r1
		s++;
    257e:	80 91 12 05 	lds	r24, 0x0512
    2582:	8f 5f       	subi	r24, 0xFF	; 255
    2584:	80 93 12 05 	sts	0x0512, r24
#if XTAL_CPU % DEBOUNCE
		OCR1A = XTAL_CPU / DEBOUNCE + XTAL_CPU % DEBOUNCE - 1;
#endif
	}
}
    2588:	cf 91       	pop	r28
    258a:	df 91       	pop	r29
    258c:	8f 91       	pop	r24
    258e:	0f 90       	pop	r0
    2590:	0f be       	out	0x3f, r0	; 63
    2592:	0f 90       	pop	r0
    2594:	1f 90       	pop	r1
    2596:	18 95       	reti

00002598 <timer16_init>:
/**
 * Timer initialisation.
 *  \brief initializes all registers ands sets second value 's' to zero. Timer is immediately
 * started.
 */ 
void timer16_init( void ) {
    2598:	df 93       	push	r29
    259a:	cf 93       	push	r28
    259c:	cd b7       	in	r28, 0x3d	; 61
    259e:	de b7       	in	r29, 0x3e	; 62

	// OCR1A=XTAL/DEBOUNCE-1 -> Bei Erreichen dieses Wertes (31249) wird die ISR besucht
	// die ISR wird also alle 1/256s aufgerufen. Wenn man dort also bis 256 hochzählt, ist genau
	// 1 Sekunde um! 256 ist der Wert der Variable timer und wird über das define DEBOUNCE festgelegt

	TCCR1B = (1<<CS10) ^ (1<<WGM12);	// Prescaler of 1 | CTC mode
    25a0:	ee e4       	ldi	r30, 0x4E	; 78
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	89 e0       	ldi	r24, 0x09	; 9
    25a6:	80 83       	st	Z, r24
	OCR1A  = F_CPU/DEBOUNCE-1;		// Output compare register value 
    25a8:	ea e4       	ldi	r30, 0x4A	; 74
    25aa:	f0 e0       	ldi	r31, 0x00	; 0
    25ac:	81 e1       	ldi	r24, 0x11	; 17
    25ae:	9a e7       	ldi	r25, 0x7A	; 122
    25b0:	91 83       	std	Z+1, r25	; 0x01
    25b2:	80 83       	st	Z, r24
	TCNT1 = 0; // Start value for timer register
    25b4:	ec e4       	ldi	r30, 0x4C	; 76
    25b6:	f0 e0       	ldi	r31, 0x00	; 0
    25b8:	11 82       	std	Z+1, r1	; 0x01
    25ba:	10 82       	st	Z, r1
	s=0; // Initialize second value (s) to zero
    25bc:	10 92 12 05 	sts	0x0512, r1
	timer = (uint8_t)DEBOUNCE; 
    25c0:	10 92 11 05 	sts	0x0511, r1
	TIMSK |= (1<<OCIE1A);		// activate timer interrupts which starts timer run
    25c4:	a9 e5       	ldi	r26, 0x59	; 89
    25c6:	b0 e0       	ldi	r27, 0x00	; 0
    25c8:	e9 e5       	ldi	r30, 0x59	; 89
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	80 81       	ld	r24, Z
    25ce:	80 61       	ori	r24, 0x10	; 16
    25d0:	8c 93       	st	X, r24
}
    25d2:	cf 91       	pop	r28
    25d4:	df 91       	pop	r29
    25d6:	08 95       	ret

000025d8 <uart_set_flow_control>:
/** number of chars in rx buffer */
static volatile unsigned char chars_in_rx_buffer = 0;

void SendOutOfBand(unsigned char c);

void uart_set_flow_control(unsigned char _flowControl) {
    25d8:	df 93       	push	r29
    25da:	cf 93       	push	r28
    25dc:	0f 92       	push	r0
    25de:	cd b7       	in	r28, 0x3d	; 61
    25e0:	de b7       	in	r29, 0x3e	; 62
    25e2:	89 83       	std	Y+1, r24	; 0x01
	flowControl = _flowControl;
    25e4:	89 81       	ldd	r24, Y+1	; 0x01
    25e6:	80 93 a1 03 	sts	0x03A1, r24
}
    25ea:	0f 90       	pop	r0
    25ec:	cf 91       	pop	r28
    25ee:	df 91       	pop	r29
    25f0:	08 95       	ret

000025f2 <uart_get_flow_control>:

unsigned char uart_get_flow_control() {
    25f2:	df 93       	push	r29
    25f4:	cf 93       	push	r28
    25f6:	cd b7       	in	r28, 0x3d	; 61
    25f8:	de b7       	in	r29, 0x3e	; 62
	return flowControl;
    25fa:	80 91 a1 03 	lds	r24, 0x03A1
}
    25fe:	cf 91       	pop	r28
    2600:	df 91       	pop	r29
    2602:	08 95       	ret

00002604 <__vector_13>:
SIGNAL(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
 Function: UART Receive Complete interrupt
 Purpose:  called when the UART has received a character
 **************************************************************************/
{
    2604:	1f 92       	push	r1
    2606:	0f 92       	push	r0
    2608:	0f b6       	in	r0, 0x3f	; 63
    260a:	0f 92       	push	r0
    260c:	11 24       	eor	r1, r1
    260e:	2f 93       	push	r18
    2610:	3f 93       	push	r19
    2612:	4f 93       	push	r20
    2614:	5f 93       	push	r21
    2616:	6f 93       	push	r22
    2618:	7f 93       	push	r23
    261a:	8f 93       	push	r24
    261c:	9f 93       	push	r25
    261e:	af 93       	push	r26
    2620:	bf 93       	push	r27
    2622:	ef 93       	push	r30
    2624:	ff 93       	push	r31
    2626:	df 93       	push	r29
    2628:	cf 93       	push	r28
    262a:	00 d0       	rcall	.+0      	; 0x262c <__vector_13+0x28>
    262c:	00 d0       	rcall	.+0      	; 0x262e <__vector_13+0x2a>
    262e:	cd b7       	in	r28, 0x3d	; 61
    2630:	de b7       	in	r29, 0x3e	; 62
	unsigned char data;
	unsigned char usr;
	unsigned char lastRxError;

	/* read UART status register and UART data register */
	usr = UART0_STATUS;
    2632:	eb e2       	ldi	r30, 0x2B	; 43
    2634:	f0 e0       	ldi	r31, 0x00	; 0
    2636:	80 81       	ld	r24, Z
    2638:	8a 83       	std	Y+2, r24	; 0x02
	data = UART0_DATA;
    263a:	ec e2       	ldi	r30, 0x2C	; 44
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	80 81       	ld	r24, Z
    2640:	8b 83       	std	Y+3, r24	; 0x03

	/* */
#if defined( AT90_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
	lastRxError = (usr & (_BV(FE) | _BV(DOR)));
    2642:	8a 81       	ldd	r24, Y+2	; 0x02
    2644:	88 71       	andi	r24, 0x18	; 24
    2646:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
	lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif

	/* calculate buffer index */
	tmphead = (UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    2648:	80 91 5a 04 	lds	r24, 0x045A
    264c:	8f 5f       	subi	r24, 0xFF	; 255
    264e:	8f 77       	andi	r24, 0x7F	; 127
    2650:	8c 83       	std	Y+4, r24	; 0x04

	if (tmphead == UART_RxTail) {
    2652:	90 91 5b 04 	lds	r25, 0x045B
    2656:	8c 81       	ldd	r24, Y+4	; 0x04
    2658:	89 17       	cp	r24, r25
    265a:	19 f4       	brne	.+6      	; 0x2662 <__vector_13+0x5e>
		/* error: receive buffer overflow */
		lastRxError = UART_BUFFER_OVERFLOW >> 8;
    265c:	82 e0       	ldi	r24, 0x02	; 2
    265e:	89 83       	std	Y+1, r24	; 0x01
    2660:	10 c0       	rjmp	.+32     	; 0x2682 <__vector_13+0x7e>
	} else {
		/* store new index */
		UART_RxHead = tmphead;
    2662:	8c 81       	ldd	r24, Y+4	; 0x04
    2664:	80 93 5a 04 	sts	0x045A, r24
		/* store received data in buffer */
		UART_RxBuf[tmphead] = data;
    2668:	8c 81       	ldd	r24, Y+4	; 0x04
    266a:	88 2f       	mov	r24, r24
    266c:	90 e0       	ldi	r25, 0x00	; 0
    266e:	fc 01       	movw	r30, r24
    2670:	e8 52       	subi	r30, 0x28	; 40
    2672:	fc 4f       	sbci	r31, 0xFC	; 252
    2674:	8b 81       	ldd	r24, Y+3	; 0x03
    2676:	80 83       	st	Z, r24
		chars_in_rx_buffer++;
    2678:	80 91 b7 03 	lds	r24, 0x03B7
    267c:	8f 5f       	subi	r24, 0xFF	; 255
    267e:	80 93 b7 03 	sts	0x03B7, r24
	}

	if (flowControl == FLOWCONTROL_XONXOFF
    2682:	80 91 a1 03 	lds	r24, 0x03A1
    2686:	81 30       	cpi	r24, 0x01	; 1
    2688:	99 f4       	brne	.+38     	; 0x26b0 <__vector_13+0xac>
    268a:	80 91 b7 03 	lds	r24, 0x03B7
    268e:	81 36       	cpi	r24, 0x61	; 97
    2690:	78 f0       	brcs	.+30     	; 0x26b0 <__vector_13+0xac>
			&& chars_in_rx_buffer > UART_RX_BUFFER_MAX_MARK) {
		/* immediately send XOFF */
		oob_event = 1;
    2692:	81 e0       	ldi	r24, 0x01	; 1
    2694:	80 93 b5 03 	sts	0x03B5, r24
		if (!after_xoff_sent) {
    2698:	80 91 b6 03 	lds	r24, 0x03B6
    269c:	88 23       	and	r24, r24
    269e:	31 f4       	brne	.+12     	; 0x26ac <__vector_13+0xa8>
			SendOutOfBand(XOFF);
    26a0:	83 e1       	ldi	r24, 0x13	; 19
    26a2:	0e 94 72 13 	call	0x26e4	; 0x26e4 <SendOutOfBand>
			after_xoff_sent = 1;
    26a6:	81 e0       	ldi	r24, 0x01	; 1
    26a8:	80 93 b6 03 	sts	0x03B6, r24
		}
		oob_event = 0;
    26ac:	10 92 b5 03 	sts	0x03B5, r1
	}

	UART_LastRxError = lastRxError;
    26b0:	89 81       	ldd	r24, Y+1	; 0x01
    26b2:	80 93 5c 04 	sts	0x045C, r24
}
    26b6:	0f 90       	pop	r0
    26b8:	0f 90       	pop	r0
    26ba:	0f 90       	pop	r0
    26bc:	0f 90       	pop	r0
    26be:	cf 91       	pop	r28
    26c0:	df 91       	pop	r29
    26c2:	ff 91       	pop	r31
    26c4:	ef 91       	pop	r30
    26c6:	bf 91       	pop	r27
    26c8:	af 91       	pop	r26
    26ca:	9f 91       	pop	r25
    26cc:	8f 91       	pop	r24
    26ce:	7f 91       	pop	r23
    26d0:	6f 91       	pop	r22
    26d2:	5f 91       	pop	r21
    26d4:	4f 91       	pop	r20
    26d6:	3f 91       	pop	r19
    26d8:	2f 91       	pop	r18
    26da:	0f 90       	pop	r0
    26dc:	0f be       	out	0x3f, r0	; 63
    26de:	0f 90       	pop	r0
    26e0:	1f 90       	pop	r1
    26e2:	18 95       	reti

000026e4 <SendOutOfBand>:

void SendOutOfBand(unsigned char c) {
    26e4:	df 93       	push	r29
    26e6:	cf 93       	push	r28
    26e8:	0f 92       	push	r0
    26ea:	cd b7       	in	r28, 0x3d	; 61
    26ec:	de b7       	in	r29, 0x3e	; 62
    26ee:	89 83       	std	Y+1, r24	; 0x01
	while (!(UCSRA & (1 << UDRE)))
    26f0:	eb e2       	ldi	r30, 0x2B	; 43
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	80 81       	ld	r24, Z
    26f6:	88 2f       	mov	r24, r24
    26f8:	90 e0       	ldi	r25, 0x00	; 0
    26fa:	80 72       	andi	r24, 0x20	; 32
    26fc:	90 70       	andi	r25, 0x00	; 0
    26fe:	00 97       	sbiw	r24, 0x00	; 0
    2700:	b9 f3       	breq	.-18     	; 0x26f0 <SendOutOfBand+0xc>
		;
	UDR = c;
    2702:	ec e2       	ldi	r30, 0x2C	; 44
    2704:	f0 e0       	ldi	r31, 0x00	; 0
    2706:	89 81       	ldd	r24, Y+1	; 0x01
    2708:	80 83       	st	Z, r24
}
    270a:	0f 90       	pop	r0
    270c:	cf 91       	pop	r28
    270e:	df 91       	pop	r29
    2710:	08 95       	ret

00002712 <__vector_14>:
SIGNAL(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
 Function: UART Data Register Empty interrupt
 Purpose:  called when the UART is ready to transmit the next byte
 **************************************************************************/
{
    2712:	1f 92       	push	r1
    2714:	0f 92       	push	r0
    2716:	0f b6       	in	r0, 0x3f	; 63
    2718:	0f 92       	push	r0
    271a:	11 24       	eor	r1, r1
    271c:	8f 93       	push	r24
    271e:	9f 93       	push	r25
    2720:	af 93       	push	r26
    2722:	bf 93       	push	r27
    2724:	ef 93       	push	r30
    2726:	ff 93       	push	r31
    2728:	df 93       	push	r29
    272a:	cf 93       	push	r28
    272c:	0f 92       	push	r0
    272e:	cd b7       	in	r28, 0x3d	; 61
    2730:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;

	if (oob_event) {
    2732:	80 91 b5 03 	lds	r24, 0x03B5
    2736:	88 23       	and	r24, r24
    2738:	01 f5       	brne	.+64     	; 0x277a <__vector_14+0x68>
		/* suppress transmitting during oob handling */
		return;
	}
	if (UART_TxHead != UART_TxTail) {
    273a:	90 91 58 04 	lds	r25, 0x0458
    273e:	80 91 59 04 	lds	r24, 0x0459
    2742:	98 17       	cp	r25, r24
    2744:	99 f0       	breq	.+38     	; 0x276c <__vector_14+0x5a>
		/* calculate and store new buffer index */
		tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    2746:	80 91 59 04 	lds	r24, 0x0459
    274a:	8f 5f       	subi	r24, 0xFF	; 255
    274c:	8f 71       	andi	r24, 0x1F	; 31
    274e:	89 83       	std	Y+1, r24	; 0x01
		UART_TxTail = tmptail;
    2750:	89 81       	ldd	r24, Y+1	; 0x01
    2752:	80 93 59 04 	sts	0x0459, r24
		/* get one byte from buffer and write it to UART */
		UART0_DATA = UART_TxBuf[tmptail]; /* start transmission */
    2756:	ac e2       	ldi	r26, 0x2C	; 44
    2758:	b0 e0       	ldi	r27, 0x00	; 0
    275a:	89 81       	ldd	r24, Y+1	; 0x01
    275c:	88 2f       	mov	r24, r24
    275e:	90 e0       	ldi	r25, 0x00	; 0
    2760:	fc 01       	movw	r30, r24
    2762:	e8 54       	subi	r30, 0x48	; 72
    2764:	fc 4f       	sbci	r31, 0xFC	; 252
    2766:	80 81       	ld	r24, Z
    2768:	8c 93       	st	X, r24
    276a:	07 c0       	rjmp	.+14     	; 0x277a <__vector_14+0x68>
	} else {
		/* tx buffer empty, disable UDRE interrupt */
		UART0_CONTROL &= ~_BV(UART0_UDRIE);
    276c:	aa e2       	ldi	r26, 0x2A	; 42
    276e:	b0 e0       	ldi	r27, 0x00	; 0
    2770:	ea e2       	ldi	r30, 0x2A	; 42
    2772:	f0 e0       	ldi	r31, 0x00	; 0
    2774:	80 81       	ld	r24, Z
    2776:	8f 7d       	andi	r24, 0xDF	; 223
    2778:	8c 93       	st	X, r24
	}
}
    277a:	0f 90       	pop	r0
    277c:	cf 91       	pop	r28
    277e:	df 91       	pop	r29
    2780:	ff 91       	pop	r31
    2782:	ef 91       	pop	r30
    2784:	bf 91       	pop	r27
    2786:	af 91       	pop	r26
    2788:	9f 91       	pop	r25
    278a:	8f 91       	pop	r24
    278c:	0f 90       	pop	r0
    278e:	0f be       	out	0x3f, r0	; 63
    2790:	0f 90       	pop	r0
    2792:	1f 90       	pop	r1
    2794:	18 95       	reti

00002796 <uart_init>:
 Function: uart_init()
 Purpose:  initialize UART and set baudrate
 Input:    baudrate using macro UART_BAUD_SELECT()
 Returns:  none
 **************************************************************************/
void uart_init(unsigned int baudrate) {
    2796:	df 93       	push	r29
    2798:	cf 93       	push	r28
    279a:	00 d0       	rcall	.+0      	; 0x279c <uart_init+0x6>
    279c:	cd b7       	in	r28, 0x3d	; 61
    279e:	de b7       	in	r29, 0x3e	; 62
    27a0:	9a 83       	std	Y+2, r25	; 0x02
    27a2:	89 83       	std	Y+1, r24	; 0x01
	UART_TxHead = 0;
    27a4:	10 92 58 04 	sts	0x0458, r1
	UART_TxTail = 0;
    27a8:	10 92 59 04 	sts	0x0459, r1
	UART_RxHead = 0;
    27ac:	10 92 5a 04 	sts	0x045A, r1
	UART_RxTail = 0;
    27b0:	10 92 5b 04 	sts	0x045B, r1
	/* enable UART receiver and transmmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
	/* Set baud rate */
	if (baudrate & 0x8000) {
    27b4:	89 81       	ldd	r24, Y+1	; 0x01
    27b6:	9a 81       	ldd	r25, Y+2	; 0x02
    27b8:	99 23       	and	r25, r25
    27ba:	4c f4       	brge	.+18     	; 0x27ce <uart_init+0x38>
		UART0_STATUS = (1 << U2X);  //Enable 2x speed
    27bc:	eb e2       	ldi	r30, 0x2B	; 43
    27be:	f0 e0       	ldi	r31, 0x00	; 0
    27c0:	82 e0       	ldi	r24, 0x02	; 2
    27c2:	80 83       	st	Z, r24
		baudrate &= ~0x8000;
    27c4:	89 81       	ldd	r24, Y+1	; 0x01
    27c6:	9a 81       	ldd	r25, Y+2	; 0x02
    27c8:	9f 77       	andi	r25, 0x7F	; 127
    27ca:	9a 83       	std	Y+2, r25	; 0x02
    27cc:	89 83       	std	Y+1, r24	; 0x01
	}
	UBRRH = (unsigned char) (baudrate >> 8);
    27ce:	e0 e4       	ldi	r30, 0x40	; 64
    27d0:	f0 e0       	ldi	r31, 0x00	; 0
    27d2:	89 81       	ldd	r24, Y+1	; 0x01
    27d4:	9a 81       	ldd	r25, Y+2	; 0x02
    27d6:	89 2f       	mov	r24, r25
    27d8:	99 27       	eor	r25, r25
    27da:	80 83       	st	Z, r24
	UBRRL = (unsigned char) baudrate;
    27dc:	e9 e2       	ldi	r30, 0x29	; 41
    27de:	f0 e0       	ldi	r31, 0x00	; 0
    27e0:	89 81       	ldd	r24, Y+1	; 0x01
    27e2:	80 83       	st	Z, r24

	/* Enable USART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE) | (1 << RXEN) | (1 << TXEN);
    27e4:	ea e2       	ldi	r30, 0x2A	; 42
    27e6:	f0 e0       	ldi	r31, 0x00	; 0
    27e8:	88 e9       	ldi	r24, 0x98	; 152
    27ea:	80 83       	st	Z, r24

	/* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL
	UCSRC = (1 << URSEL) | (3 << UCSZ0);
    27ec:	e0 e4       	ldi	r30, 0x40	; 64
    27ee:	f0 e0       	ldi	r31, 0x00	; 0
    27f0:	86 e8       	ldi	r24, 0x86	; 134
    27f2:	80 83       	st	Z, r24
	/* Enable UART receiver and transmitter and receive complete interrupt */
	UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    27f4:	0f 90       	pop	r0
    27f6:	0f 90       	pop	r0
    27f8:	cf 91       	pop	r28
    27fa:	df 91       	pop	r29
    27fc:	08 95       	ret

000027fe <uart_getc>:
 Function: uart_getc()
 Purpose:  return byte from ringbuffer
 Returns:  lower byte:  received byte from ringbuffer
 higher byte: last receive error
 **************************************************************************/
unsigned int uart_getc(void) {
    27fe:	df 93       	push	r29
    2800:	cf 93       	push	r28
    2802:	00 d0       	rcall	.+0      	; 0x2804 <uart_getc+0x6>
    2804:	00 d0       	rcall	.+0      	; 0x2806 <uart_getc+0x8>
    2806:	cd b7       	in	r28, 0x3d	; 61
    2808:	de b7       	in	r29, 0x3e	; 62
	unsigned char tmptail;
	unsigned char data;

	if (UART_RxHead == UART_RxTail) {
    280a:	90 91 5a 04 	lds	r25, 0x045A
    280e:	80 91 5b 04 	lds	r24, 0x045B
    2812:	98 17       	cp	r25, r24
    2814:	29 f4       	brne	.+10     	; 0x2820 <uart_getc+0x22>
		return UART_NO_DATA; /* no data available */
    2816:	80 e0       	ldi	r24, 0x00	; 0
    2818:	91 e0       	ldi	r25, 0x01	; 1
    281a:	9c 83       	std	Y+4, r25	; 0x04
    281c:	8b 83       	std	Y+3, r24	; 0x03
    281e:	3c c0       	rjmp	.+120    	; 0x2898 <uart_getc+0x9a>
	}

	/* calculate /store buffer index */
	tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    2820:	80 91 5b 04 	lds	r24, 0x045B
    2824:	8f 5f       	subi	r24, 0xFF	; 255
    2826:	8f 77       	andi	r24, 0x7F	; 127
    2828:	8a 83       	std	Y+2, r24	; 0x02
	UART_RxTail = tmptail;
    282a:	8a 81       	ldd	r24, Y+2	; 0x02
    282c:	80 93 5b 04 	sts	0x045B, r24

	/* get data from receive buffer */
	data = UART_RxBuf[tmptail];
    2830:	8a 81       	ldd	r24, Y+2	; 0x02
    2832:	88 2f       	mov	r24, r24
    2834:	90 e0       	ldi	r25, 0x00	; 0
    2836:	fc 01       	movw	r30, r24
    2838:	e8 52       	subi	r30, 0x28	; 40
    283a:	fc 4f       	sbci	r31, 0xFC	; 252
    283c:	80 81       	ld	r24, Z
    283e:	89 83       	std	Y+1, r24	; 0x01
	if (chars_in_rx_buffer > 0) {
    2840:	80 91 b7 03 	lds	r24, 0x03B7
    2844:	88 23       	and	r24, r24
    2846:	29 f0       	breq	.+10     	; 0x2852 <uart_getc+0x54>
		chars_in_rx_buffer--;
    2848:	80 91 b7 03 	lds	r24, 0x03B7
    284c:	81 50       	subi	r24, 0x01	; 1
    284e:	80 93 b7 03 	sts	0x03B7, r24
	}
	if ((flowControl == FLOWCONTROL_XONXOFF) && after_xoff_sent) {
    2852:	80 91 a1 03 	lds	r24, 0x03A1
    2856:	81 30       	cpi	r24, 0x01	; 1
    2858:	91 f4       	brne	.+36     	; 0x287e <uart_getc+0x80>
    285a:	80 91 b6 03 	lds	r24, 0x03B6
    285e:	88 23       	and	r24, r24
    2860:	71 f0       	breq	.+28     	; 0x287e <uart_getc+0x80>
		if (chars_in_rx_buffer <= UART_RX_BUFFER_MIN_MARK) {
    2862:	80 91 b7 03 	lds	r24, 0x03B7
    2866:	81 31       	cpi	r24, 0x11	; 17
    2868:	50 f4       	brcc	.+20     	; 0x287e <uart_getc+0x80>
			/* immediately send XON */
			oob_event = 1;
    286a:	81 e0       	ldi	r24, 0x01	; 1
    286c:	80 93 b5 03 	sts	0x03B5, r24
			SendOutOfBand(XON);
    2870:	81 e1       	ldi	r24, 0x11	; 17
    2872:	0e 94 72 13 	call	0x26e4	; 0x26e4 <SendOutOfBand>
			after_xoff_sent = 0;
    2876:	10 92 b6 03 	sts	0x03B6, r1
			oob_event = 0;
    287a:	10 92 b5 03 	sts	0x03B5, r1
		}
	}

	return (UART_LastRxError << 8) + data;
    287e:	80 91 5c 04 	lds	r24, 0x045C
    2882:	88 2f       	mov	r24, r24
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	38 2f       	mov	r19, r24
    2888:	22 27       	eor	r18, r18
    288a:	89 81       	ldd	r24, Y+1	; 0x01
    288c:	88 2f       	mov	r24, r24
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	82 0f       	add	r24, r18
    2892:	93 1f       	adc	r25, r19
    2894:	9c 83       	std	Y+4, r25	; 0x04
    2896:	8b 83       	std	Y+3, r24	; 0x03
    2898:	8b 81       	ldd	r24, Y+3	; 0x03
    289a:	9c 81       	ldd	r25, Y+4	; 0x04

}/* uart_getc */
    289c:	0f 90       	pop	r0
    289e:	0f 90       	pop	r0
    28a0:	0f 90       	pop	r0
    28a2:	0f 90       	pop	r0
    28a4:	cf 91       	pop	r28
    28a6:	df 91       	pop	r29
    28a8:	08 95       	ret

000028aa <uart_putc>:
 Function: uart_putc()
 Purpose:  write byte to ringbuffer for transmitting via UART
 Input:    byte to be transmitted
 Returns:  none
 **************************************************************************/
void uart_putc(unsigned char data) {
    28aa:	df 93       	push	r29
    28ac:	cf 93       	push	r28
    28ae:	00 d0       	rcall	.+0      	; 0x28b0 <uart_putc+0x6>
    28b0:	cd b7       	in	r28, 0x3d	; 61
    28b2:	de b7       	in	r29, 0x3e	; 62
    28b4:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char tmphead;

	tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    28b6:	80 91 58 04 	lds	r24, 0x0458
    28ba:	8f 5f       	subi	r24, 0xFF	; 255
    28bc:	8f 71       	andi	r24, 0x1F	; 31
    28be:	89 83       	std	Y+1, r24	; 0x01

	while (tmphead == UART_TxTail) {
    28c0:	90 91 59 04 	lds	r25, 0x0459
    28c4:	89 81       	ldd	r24, Y+1	; 0x01
    28c6:	89 17       	cp	r24, r25
    28c8:	d9 f3       	breq	.-10     	; 0x28c0 <uart_putc+0x16>
		;/* wait for free space in buffer */
	}

	UART_TxBuf[tmphead] = data;
    28ca:	89 81       	ldd	r24, Y+1	; 0x01
    28cc:	88 2f       	mov	r24, r24
    28ce:	90 e0       	ldi	r25, 0x00	; 0
    28d0:	fc 01       	movw	r30, r24
    28d2:	e8 54       	subi	r30, 0x48	; 72
    28d4:	fc 4f       	sbci	r31, 0xFC	; 252
    28d6:	8a 81       	ldd	r24, Y+2	; 0x02
    28d8:	80 83       	st	Z, r24
	UART_TxHead = tmphead;
    28da:	89 81       	ldd	r24, Y+1	; 0x01
    28dc:	80 93 58 04 	sts	0x0458, r24

	/* enable UDRE interrupt */
	UART0_CONTROL |= _BV(UART0_UDRIE);
    28e0:	aa e2       	ldi	r26, 0x2A	; 42
    28e2:	b0 e0       	ldi	r27, 0x00	; 0
    28e4:	ea e2       	ldi	r30, 0x2A	; 42
    28e6:	f0 e0       	ldi	r31, 0x00	; 0
    28e8:	80 81       	ld	r24, Z
    28ea:	80 62       	ori	r24, 0x20	; 32
    28ec:	8c 93       	st	X, r24

}/* uart_putc */
    28ee:	0f 90       	pop	r0
    28f0:	0f 90       	pop	r0
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <uart_puts>:
 Function: uart_puts()
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
    28f8:	df 93       	push	r29
    28fa:	cf 93       	push	r28
    28fc:	00 d0       	rcall	.+0      	; 0x28fe <uart_puts+0x6>
    28fe:	cd b7       	in	r28, 0x3d	; 61
    2900:	de b7       	in	r29, 0x3e	; 62
    2902:	9a 83       	std	Y+2, r25	; 0x02
    2904:	89 83       	std	Y+1, r24	; 0x01
    2906:	0b c0       	rjmp	.+22     	; 0x291e <uart_puts+0x26>
	while (*s)
		uart_putc(*s++);
    2908:	e9 81       	ldd	r30, Y+1	; 0x01
    290a:	fa 81       	ldd	r31, Y+2	; 0x02
    290c:	20 81       	ld	r18, Z
    290e:	89 81       	ldd	r24, Y+1	; 0x01
    2910:	9a 81       	ldd	r25, Y+2	; 0x02
    2912:	01 96       	adiw	r24, 0x01	; 1
    2914:	9a 83       	std	Y+2, r25	; 0x02
    2916:	89 83       	std	Y+1, r24	; 0x01
    2918:	82 2f       	mov	r24, r18
    291a:	0e 94 55 14 	call	0x28aa	; 0x28aa <uart_putc>
 Purpose:  transmit string to UART
 Input:    string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts(const char *s) {
	while (*s)
    291e:	e9 81       	ldd	r30, Y+1	; 0x01
    2920:	fa 81       	ldd	r31, Y+2	; 0x02
    2922:	80 81       	ld	r24, Z
    2924:	88 23       	and	r24, r24
    2926:	81 f7       	brne	.-32     	; 0x2908 <uart_puts+0x10>
		uart_putc(*s++);

}/* uart_puts */
    2928:	0f 90       	pop	r0
    292a:	0f 90       	pop	r0
    292c:	cf 91       	pop	r28
    292e:	df 91       	pop	r29
    2930:	08 95       	ret

00002932 <uart_puts_p>:
 Function: uart_puts_p()
 Purpose:  transmit string from program memory to UART
 Input:    program memory string to be transmitted
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
    2932:	df 93       	push	r29
    2934:	cf 93       	push	r28
    2936:	00 d0       	rcall	.+0      	; 0x2938 <uart_puts_p+0x6>
    2938:	00 d0       	rcall	.+0      	; 0x293a <uart_puts_p+0x8>
    293a:	00 d0       	rcall	.+0      	; 0x293c <uart_puts_p+0xa>
    293c:	cd b7       	in	r28, 0x3d	; 61
    293e:	de b7       	in	r29, 0x3e	; 62
    2940:	9d 83       	std	Y+5, r25	; 0x05
    2942:	8c 83       	std	Y+4, r24	; 0x04
    2944:	03 c0       	rjmp	.+6      	; 0x294c <uart_puts_p+0x1a>
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
		uart_putc(c);
    2946:	8e 81       	ldd	r24, Y+6	; 0x06
    2948:	0e 94 55 14 	call	0x28aa	; 0x28aa <uart_putc>
 Returns:  none
 **************************************************************************/
void uart_puts_p(const char *progmem_s) {
	register char c;

	while ((c = pgm_read_byte(progmem_s++)))
    294c:	8c 81       	ldd	r24, Y+4	; 0x04
    294e:	9d 81       	ldd	r25, Y+5	; 0x05
    2950:	9b 83       	std	Y+3, r25	; 0x03
    2952:	8a 83       	std	Y+2, r24	; 0x02
    2954:	8c 81       	ldd	r24, Y+4	; 0x04
    2956:	9d 81       	ldd	r25, Y+5	; 0x05
    2958:	01 96       	adiw	r24, 0x01	; 1
    295a:	9d 83       	std	Y+5, r25	; 0x05
    295c:	8c 83       	std	Y+4, r24	; 0x04
    295e:	ea 81       	ldd	r30, Y+2	; 0x02
    2960:	fb 81       	ldd	r31, Y+3	; 0x03
    2962:	84 91       	lpm	r24, Z+
    2964:	89 83       	std	Y+1, r24	; 0x01
    2966:	89 81       	ldd	r24, Y+1	; 0x01
    2968:	8e 83       	std	Y+6, r24	; 0x06
    296a:	8e 81       	ldd	r24, Y+6	; 0x06
    296c:	88 23       	and	r24, r24
    296e:	59 f7       	brne	.-42     	; 0x2946 <uart_puts_p+0x14>
		uart_putc(c);

}/* uart_puts_p */
    2970:	26 96       	adiw	r28, 0x06	; 6
    2972:	0f b6       	in	r0, 0x3f	; 63
    2974:	f8 94       	cli
    2976:	de bf       	out	0x3e, r29	; 62
    2978:	0f be       	out	0x3f, r0	; 63
    297a:	cd bf       	out	0x3d, r28	; 61
    297c:	cf 91       	pop	r28
    297e:	df 91       	pop	r29
    2980:	08 95       	ret

00002982 <__prologue_saves__>:
    2982:	2f 92       	push	r2
    2984:	3f 92       	push	r3
    2986:	4f 92       	push	r4
    2988:	5f 92       	push	r5
    298a:	6f 92       	push	r6
    298c:	7f 92       	push	r7
    298e:	8f 92       	push	r8
    2990:	9f 92       	push	r9
    2992:	af 92       	push	r10
    2994:	bf 92       	push	r11
    2996:	cf 92       	push	r12
    2998:	df 92       	push	r13
    299a:	ef 92       	push	r14
    299c:	ff 92       	push	r15
    299e:	0f 93       	push	r16
    29a0:	1f 93       	push	r17
    29a2:	cf 93       	push	r28
    29a4:	df 93       	push	r29
    29a6:	cd b7       	in	r28, 0x3d	; 61
    29a8:	de b7       	in	r29, 0x3e	; 62
    29aa:	ca 1b       	sub	r28, r26
    29ac:	db 0b       	sbc	r29, r27
    29ae:	0f b6       	in	r0, 0x3f	; 63
    29b0:	f8 94       	cli
    29b2:	de bf       	out	0x3e, r29	; 62
    29b4:	0f be       	out	0x3f, r0	; 63
    29b6:	cd bf       	out	0x3d, r28	; 61
    29b8:	09 94       	ijmp

000029ba <__epilogue_restores__>:
    29ba:	2a 88       	ldd	r2, Y+18	; 0x12
    29bc:	39 88       	ldd	r3, Y+17	; 0x11
    29be:	48 88       	ldd	r4, Y+16	; 0x10
    29c0:	5f 84       	ldd	r5, Y+15	; 0x0f
    29c2:	6e 84       	ldd	r6, Y+14	; 0x0e
    29c4:	7d 84       	ldd	r7, Y+13	; 0x0d
    29c6:	8c 84       	ldd	r8, Y+12	; 0x0c
    29c8:	9b 84       	ldd	r9, Y+11	; 0x0b
    29ca:	aa 84       	ldd	r10, Y+10	; 0x0a
    29cc:	b9 84       	ldd	r11, Y+9	; 0x09
    29ce:	c8 84       	ldd	r12, Y+8	; 0x08
    29d0:	df 80       	ldd	r13, Y+7	; 0x07
    29d2:	ee 80       	ldd	r14, Y+6	; 0x06
    29d4:	fd 80       	ldd	r15, Y+5	; 0x05
    29d6:	0c 81       	ldd	r16, Y+4	; 0x04
    29d8:	1b 81       	ldd	r17, Y+3	; 0x03
    29da:	aa 81       	ldd	r26, Y+2	; 0x02
    29dc:	b9 81       	ldd	r27, Y+1	; 0x01
    29de:	ce 0f       	add	r28, r30
    29e0:	d1 1d       	adc	r29, r1
    29e2:	0f b6       	in	r0, 0x3f	; 63
    29e4:	f8 94       	cli
    29e6:	de bf       	out	0x3e, r29	; 62
    29e8:	0f be       	out	0x3f, r0	; 63
    29ea:	cd bf       	out	0x3d, r28	; 61
    29ec:	ed 01       	movw	r28, r26
    29ee:	08 95       	ret

000029f0 <_exit>:
    29f0:	f8 94       	cli

000029f2 <__stop_program>:
    29f2:	ff cf       	rjmp	.-2      	; 0x29f2 <__stop_program>
