#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 31 05:40:24 2019
# Process ID: 10304
# Current directory: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1
# Command line: vivado.exe -log TopModule.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TopModule.tcl -notrace
# Log file: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule.vdi
# Journal file: D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
Command: link_design -top TopModule -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.dcp' for cell 'u_ClockController'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/frameBuffer/frameBuffer.dcp' for cell 'u_frameBuffer'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/initialFrame/initialFrame.dcp' for cell 'u_initial_frame'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/oddr_xCLK/oddr_xCLK.dcp' for cell 'u_oddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/divider/divider.dcp' for cell 'u_BrightestPoint/u_divider_x'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/map_divider/map_divider.dcp' for cell 'u_locationMapper_x/u_divider'
INFO: [Project 1-454] Reading design checkpoint 'd:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'u_locationMapper_x/u_multiplier'
INFO: [Netlist 29-17] Analyzing 1189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_board.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_board.xdc] for cell 'u_ClockController/inst'
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc] for cell 'u_ClockController/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.547 ; gain = 571.605
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController.xdc] for cell 'u_ClockController/inst'
Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_camera_data[*]' matched to 'port' objects. [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:129]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_camera_data[*]' matched to 'port' objects. [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:130]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_camera_HREF' matched to 'port' objects. [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:131]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_camera_HREF' matched to 'port' objects. [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:132]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_camera_pclk' matched to 'clock' objects. [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:133]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-2] Deriving generated clocks [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:133]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'i_camera_pclk' matched to 'clock' objects. [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc:134]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_late.xdc] for cell 'u_ClockController/inst'
Finished Parsing XDC File [d:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.srcs/sources_1/ip/ClockController/ClockController_late.xdc] for cell 'u_ClockController/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1240.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1240.895 ; gain = 958.359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.826 . Memory (MB): peak = 1240.895 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10e9a878f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1249.793 ; gain = 8.898

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14e76c1ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 181 cells and removed 191 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1004b585b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1338.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 412 cells and removed 1111 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dd29973c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2824 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_ClockController/inst/clk_out1_ClockController_BUFG_inst to drive 0 load(s) on clock net u_ClockController/inst/clk_out1_ClockController_BUFG
INFO: [Opt 31-194] Inserted BUFG u_ClockController/inst/clk_out2_ClockController_BUFG_inst to drive 0 load(s) on clock net u_ClockController/inst/clk_out2_ClockController_BUFG
INFO: [Opt 31-194] Inserted BUFG u_ClockController/inst/clk_out3_ClockController_BUFG_inst to drive 0 load(s) on clock net u_ClockController/inst/clk_out3_ClockController_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11d99cc9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.520 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2147d8172

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20d920992

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             181  |             191  |                                              1  |
|  Constant propagation         |             412  |            1111  |                                              0  |
|  Sweep                        |               8  |            2824  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1338.520 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 165485f5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.520 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-7.205 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 20 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 0 Total Ports: 64
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 2dadd173

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1665.324 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2dadd173

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.324 ; gain = 326.805

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 153c3fab4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1665.324 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 153c3fab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1665.324 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 153c3fab4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.324 ; gain = 424.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1665.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopModule_drc_opted.rpt -pb TopModule_drc_opted.pb -rpx TopModule_drc_opted.rpx
Command: report_drc -file TopModule_drc_opted.rpt -pb TopModule_drc_opted.pb -rpx TopModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5d1da2e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1665.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 62604f7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 117e764b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 117e764b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 117e764b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cd0a3d10

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1534afcc1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19bb879b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19bb879b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ad2d5861

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1035c7dd0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135df6070

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 893d819f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d38a4a5c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e49e82d2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dd8c9f53

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 7afcc5b8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 7afcc5b8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ec77f792

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ec77f792

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.136. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f3b0632b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f3b0632b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f3b0632b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f3b0632b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 150447cc0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 150447cc0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
Ending Placer Task | Checksum: cfe488d9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1665.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.792 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TopModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_placed.rpt -pb TopModule_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1665.324 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c84e7abd ConstDB: 0 ShapeSum: 7960e1c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1450cb9d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1665.324 ; gain = 0.000
Post Restoration Checksum: NetGraph: e523b776 NumContArr: 5fe9025e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1450cb9d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1450cb9d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1450cb9d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.324 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 193764638

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.060 | TNS=-0.060 | WHS=-3.856 | THS=-148.282|

Phase 2 Router Initialization | Checksum: 17a066b6c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9672e417

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d1d511b5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18b0d407c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 18b0d407c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18b0d407c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b0d407c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 18b0d407c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1530a43

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.151  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 125a94a80

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 125a94a80

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.94451 %
  Global Horizontal Routing Utilization  = 2.43233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bf32d32a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bf32d32a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aaa52282

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1665.324 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.151  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aaa52282

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1665.324 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1665.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1665.324 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1665.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopModule_drc_routed.rpt -pb TopModule_drc_routed.pb -rpx TopModule_drc_routed.rpx
Command: report_drc -file TopModule_drc_routed.rpt -pb TopModule_drc_routed.pb -rpx TopModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TopModule_methodology_drc_routed.rpt -pb TopModule_methodology_drc_routed.pb -rpx TopModule_methodology_drc_routed.rpx
Command: report_methodology -file TopModule_methodology_drc_routed.rpt -pb TopModule_methodology_drc_routed.pb -rpx TopModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/TopModule_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TopModule_power_routed.rpt -pb TopModule_power_summary_routed.pb -rpx TopModule_power_routed.rpx
Command: report_power -file TopModule_power_routed.rpt -pb TopModule_power_summary_routed.pb -rpx TopModule_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TopModule_route_status.rpt -pb TopModule_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TopModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TopModule_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TopModule_bus_skew_routed.rpt -pb TopModule_bus_skew_routed.pb -rpx TopModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TopModule.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopModule.bit...
Writing bitstream ./TopModule.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Desktop/EE102/Project/VHDL/FinalProject/FinalProject.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec 31 05:42:48 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2149.711 ; gain = 413.441
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 05:42:48 2019...
