Running in Lattice mode


Starting:    C:\lscc\diamond\3.4_x64\synpbase\win64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.4_x64\synpbase
Hostname:    SCHNEIDER
Date:        Fri Sep 20 16:17:15 2019
Version:     J-2014.09L

Arguments:   -product synplify_pro  -batch FPGA_code_FPGA_code_synplify.tcl
ProductType: synplify_pro





Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\backup\FPGA_code_FPGA_code.srr

log file: "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr"



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srf

log file: "C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr"



Running proj_1|FPGA_code


Running: Compile on proj_1|FPGA_code


Running: Compile Process on proj_1|FPGA_code


Running: Compile Input on proj_1|FPGA_code

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_comp.srs to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:05s


Running: Multi-srs Generator on proj_1|FPGA_code

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_comp.srs to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_mult.srs to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srs

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srf

Complete: Compile Process on proj_1|FPGA_code


Running: Pre-mapping on proj_1|FPGA_code

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.fse to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|FPGA_code


Running: Map on proj_1|FPGA_code


Running: Map & Optimize on proj_1|FPGA_code

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\synwork\FPGA_code_FPGA_code_m.srm to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:30s

Complete: Map on proj_1|FPGA_code

Copied C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srr to C:\lscc\diamond\Project\FPGA P&S\FPGA_code\FPGA_code_FPGA_code.srf

Complete: Logic Synthesis on proj_1|FPGA_code

TCL script complete: "FPGA_code_FPGA_code_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\lscc\diamond\Project\FPGA P&S\FPGA_code\proj_1.prj

batch mode default:no

