Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 17 04:00:50 2023
| Host         : LAPTOP-D5M397KF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3445)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1681)
5. checking no_input_delay (8)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3445)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_bc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_bg/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_bm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_by/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_gc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_gm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_gy/nextFlag_reg[1]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: CR/cr_mc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rb/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rg/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_ry/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wb/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wg/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wr/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wy/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_yc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_ym/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: collisionFlag_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: u1/clk_d_reg/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[1]_rep__0/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[2]_rep__0/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[3]_rep__0/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[4]_rep__0/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[5]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[6]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[7]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[8]/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: x1/segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1681)
---------------------------------------------------
 There are 1681 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.724      -90.479                     14                  259        0.074        0.000                      0                  259        4.500        0.000                       0                   191  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.724      -90.479                     14                  259        0.074        0.000                      0                  259        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -6.724ns,  Total Violation      -90.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.724ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 6.550ns (39.434%)  route 10.060ns (60.566%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.582    20.559    x1/dig4[3]_i_5_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.683 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.857    21.541    x1/dig4[3]_i_3_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I3_O)        0.124    21.665 r  x1/dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    21.665    x1/dig4[2]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  x1/dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.418    14.759    x1/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  x1/dig4_reg[2]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.031    14.941    x1/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -21.665    
  -------------------------------------------------------------------
                         slack                                 -6.724    

Slack (VIOLATED) :        -6.621ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.505ns  (logic 6.550ns (39.685%)  route 9.955ns (60.315%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.517    19.576    x1/dig3[3]_i_20_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.124    19.700 r  x1/dig3[3]_i_22/O
                         net (fo=1, routed)           0.961    20.662    x1/dig3[3]_i_22_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.786 r  x1/dig3[3]_i_10/O
                         net (fo=5, routed)           0.650    21.436    x1/dig3[3]_i_10_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.560 r  x1/dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    21.560    x1/dig4[0]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  x1/dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.418    14.759    x1/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  x1/dig4_reg[0]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.029    14.939    x1/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -21.560    
  -------------------------------------------------------------------
                         slack                                 -6.621    

Slack (VIOLATED) :        -6.618ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.505ns  (logic 6.550ns (39.685%)  route 9.955ns (60.315%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.724    20.701    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    20.825 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.611    21.436    x1/dig3[3]_i_11_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I4_O)        0.124    21.560 r  x1/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    21.560    x1/p_1_in[2]
    SLICE_X39Y74         FDRE                                         r  x1/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.418    14.759    x1/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  x1/dig3_reg[2]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X39Y74         FDRE (Setup_fdre_C_D)        0.032    14.942    x1/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -21.560    
  -------------------------------------------------------------------
                         slack                                 -6.618    

Slack (VIOLATED) :        -6.591ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.527ns  (logic 6.550ns (39.632%)  route 9.977ns (60.368%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.724    20.701    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    20.825 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.633    21.458    x1/dig3[3]_i_11_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.582 r  x1/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    21.582    x1/p_1_in[3]
    SLICE_X38Y73         FDRE                                         r  x1/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420    14.761    x1/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  x1/dig3_reg[3]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)        0.079    14.991    x1/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                 -6.591    

Slack (VIOLATED) :        -6.568ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.503ns  (logic 6.550ns (39.690%)  route 9.953ns (60.310%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.517    19.576    x1/dig3[3]_i_20_n_0
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.124    19.700 r  x1/dig3[3]_i_22/O
                         net (fo=1, routed)           0.961    20.662    x1/dig3[3]_i_22_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.124    20.786 r  x1/dig3[3]_i_10/O
                         net (fo=5, routed)           0.648    21.434    x1/dig3[3]_i_10_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.558 r  x1/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    21.558    x1/p_1_in[0]
    SLICE_X38Y73         FDRE                                         r  x1/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420    14.761    x1/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  x1/dig3_reg[0]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X38Y73         FDRE (Setup_fdre_C_D)        0.077    14.989    x1/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -21.558    
  -------------------------------------------------------------------
                         slack                                 -6.568    

Slack (VIOLATED) :        -6.551ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 6.550ns (39.846%)  route 9.888ns (60.153%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.582    20.559    x1/dig4[3]_i_5_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.683 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.685    21.369    x1/dig4[3]_i_3_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.493 r  x1/dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    21.493    x1/dig4[3]_i_1_n_0
    SLICE_X37Y75         FDRE                                         r  x1/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.418    14.759    x1/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  x1/dig4_reg[3]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.032    14.942    x1/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -21.493    
  -------------------------------------------------------------------
                         slack                                 -6.551    

Slack (VIOLATED) :        -6.512ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.399ns  (logic 6.550ns (39.941%)  route 9.849ns (60.059%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.724    20.701    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    20.825 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.505    21.330    x1/dig3[3]_i_11_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.454 r  x1/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    21.454    x1/p_1_in[1]
    SLICE_X36Y74         FDRE                                         r  x1/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.418    14.759    x1/clk_IBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  x1/dig3_reg[1]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X36Y74         FDRE (Setup_fdre_C_D)        0.032    14.942    x1/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -21.454    
  -------------------------------------------------------------------
                         slack                                 -6.512    

Slack (VIOLATED) :        -6.499ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.456ns  (logic 6.550ns (39.804%)  route 9.906ns (60.196%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.582    20.559    x1/dig4[3]_i_5_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.683 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.703    21.386    x1/dig4[3]_i_3_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    21.510 r  x1/dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    21.510    x1/dig5[0]_i_1_n_0
    SLICE_X35Y75         FDRE                                         r  x1/dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.417    14.758    x1/clk_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  x1/dig5_reg[0]/C
                         clock pessimism              0.258    15.016    
                         clock uncertainty           -0.035    14.981    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.031    15.012    x1/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -21.510    
  -------------------------------------------------------------------
                         slack                                 -6.499    

Slack (VIOLATED) :        -6.483ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 6.550ns (39.836%)  route 9.893ns (60.164%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.582    20.559    x1/dig4[3]_i_5_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.683 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.690    21.373    x1/dig4[3]_i_3_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.497 r  x1/dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    21.497    x1/dig4[1]_i_1_n_0
    SLICE_X35Y76         FDRE                                         r  x1/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.419    14.760    x1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  x1/dig4_reg[1]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.032    15.015    x1/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 -6.483    

Slack (VIOLATED) :        -6.412ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.372ns  (logic 6.550ns (40.008%)  route 9.822ns (59.992%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.862     7.131    x1/data[5]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.805 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.805    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.919    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.471     8.724    x1/dig3_reg[0]_i_56_n_6
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.303     9.027 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.027    x1/dig3[0]_i_59_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.560 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.009     9.569    x1/dig3_reg[0]_i_44_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.884 r  x1/dig3_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.639    10.523    x1/dig3_reg[0]_i_47_n_4
    SLICE_X31Y75         LUT3 (Prop_lut3_I0_O)        0.332    10.855 r  x1/dig3[3]_i_61/O
                         net (fo=2, routed)           0.587    11.442    x1/dig3[3]_i_61_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I2_O)        0.332    11.774 r  x1/dig3[3]_i_65/O
                         net (fo=1, routed)           0.000    11.774    x1/dig3[3]_i_65_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.306 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.306    x1/dig3_reg[3]_i_48_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.420 r  x1/dig5_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.420    x1/dig5_reg[3]_i_14_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.754 r  x1/dig5_reg[3]_i_15/O[1]
                         net (fo=9, routed)           0.985    13.739    x1/dig5_reg[3]_i_15_n_6
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.303    14.042 r  x1/dig4[3]_i_12/O
                         net (fo=3, routed)           0.443    14.486    x1/dig4[3]_i_12_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124    14.610 r  x1/dig4[3]_i_10/O
                         net (fo=6, routed)           0.860    15.470    x1/dig4[3]_i_10_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.594 r  x1/dig3[3]_i_46/O
                         net (fo=7, routed)           0.649    16.243    x1/dig3[3]_i_46_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    16.988    x1/dig3[3]_i_38_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I5_O)        0.124    17.112 r  x1/dig3[3]_i_33/O
                         net (fo=7, routed)           0.984    18.095    x1/dig3[3]_i_33_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.219 r  x1/dig3[3]_i_24/O
                         net (fo=7, routed)           0.716    18.935    x1/dig3[3]_i_24_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.059 r  x1/dig3[3]_i_20/O
                         net (fo=8, routed)           0.795    19.854    x1/dig3[3]_i_20_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.978 r  x1/dig4[3]_i_5/O
                         net (fo=6, routed)           0.582    20.559    x1/dig4[3]_i_5_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    20.683 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.619    21.302    x1/dig4[3]_i_3_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.124    21.426 r  x1/dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    21.426    x1/dig5[3]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  x1/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420    14.761    x1/clk_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  x1/dig5_reg[3]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.031    15.015    x1/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.426    
  -------------------------------------------------------------------
                         slack                                 -6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 x1/Vry_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.932%)  route 0.258ns (58.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.549     1.432    x1/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  x1/Vry_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  x1/Vry_reg[3]/Q
                         net (fo=8, routed)           0.258     1.831    x1/Vry[3]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  x1/right_i_1/O
                         net (fo=1, routed)           0.000     1.876    x1/right0
    SLICE_X35Y71         FDRE                                         r  x1/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.817     1.944    x1/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  x1/right_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.107     1.802    x1/right_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 x1/Vry_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/downright_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.932%)  route 0.258ns (58.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.549     1.432    x1/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  x1/Vry_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  x1/Vry_reg[3]/Q
                         net (fo=8, routed)           0.258     1.831    x1/Vry[3]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  x1/downright_i_1/O
                         net (fo=1, routed)           0.000     1.876    x1/downright0
    SLICE_X35Y71         FDRE                                         r  x1/downright_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.817     1.944    x1/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  x1/downright_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.092     1.787    x1/downright_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 x1/Vry_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/downleft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.395%)  route 0.263ns (58.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.549     1.432    x1/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  x1/Vry_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  x1/Vry_reg[3]/Q
                         net (fo=8, routed)           0.263     1.837    x1/Vry[3]
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  x1/downleft_i_1/O
                         net (fo=1, routed)           0.000     1.882    x1/downleft0
    SLICE_X35Y71         FDRE                                         r  x1/downleft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.817     1.944    x1/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  x1/downleft_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.091     1.786    x1/downleft_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 x1/Vrx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/upleft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.878%)  route 0.318ns (63.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.551     1.434    x1/clk_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  x1/Vrx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  x1/Vrx_reg[3]/Q
                         net (fo=7, routed)           0.318     1.894    x1/Vrx[3]
    SLICE_X35Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.939 r  x1/upleft_i_1/O
                         net (fo=1, routed)           0.000     1.939    x1/upleft0
    SLICE_X35Y71         FDRE                                         r  x1/upleft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.817     1.944    x1/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  x1/upleft_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.092     1.787    x1/upleft_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 x1/Vry_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/upright_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.960%)  route 0.105ns (36.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.551     1.434    x1/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  x1/Vry_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  x1/Vry_reg[2]/Q
                         net (fo=8, routed)           0.105     1.680    x1/Vry[2]
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.725 r  x1/upright_i_1/O
                         net (fo=1, routed)           0.000     1.725    x1/upright0
    SLICE_X36Y71         FDRE                                         r  x1/upright_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.817     1.945    x1/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  x1/upright_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092     1.539    x1/upright_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x1/Vrx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.957%)  route 0.378ns (67.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.551     1.434    x1/clk_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  x1/Vrx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  x1/Vrx_reg[2]/Q
                         net (fo=7, routed)           0.378     1.954    x1/Vrx[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  x1/left_i_1/O
                         net (fo=1, routed)           0.000     1.999    x1/left0
    SLICE_X35Y71         FDRE                                         r  x1/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.817     1.944    x1/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  x1/left_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.092     1.787    x1/left_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CR/cr_ym/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_ym/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.559     1.442    CR/cr_ym/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  CR/cr_ym/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  CR/cr_ym/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.137     1.743    CR/cr_ym/nextFlag_reg_n_0_[0]
    SLICE_X38Y35         LUT3 (Prop_lut3_I1_O)        0.044     1.787 r  CR/cr_ym/nextFlag[1]_i_1__17/O
                         net (fo=1, routed)           0.000     1.787    CR/cr_ym/nextFlag[1]_i_1__17_n_0
    SLICE_X38Y35         FDRE                                         r  CR/cr_ym/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.827     1.954    CR/cr_ym/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  CR/cr_ym/nextFlag_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.131     1.573    CR/cr_ym/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CR/cr_ry/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_ry/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    CR/cr_ry/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  CR/cr_ry/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CR/cr_ry/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.137     1.746    CR/cr_ry/nextFlag_reg_n_0_[0]
    SLICE_X30Y40         LUT3 (Prop_lut3_I1_O)        0.044     1.790 r  CR/cr_ry/nextFlag[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.790    CR/cr_ry/nextFlag[1]_i_1__7_n_0
    SLICE_X30Y40         FDRE                                         r  CR/cr_ry/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.831     1.958    CR/cr_ry/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  CR/cr_ry/nextFlag_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.131     1.576    CR/cr_ry/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CR/cr_ym/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_ym/nextFlag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.559     1.442    CR/cr_ym/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  CR/cr_ym/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  CR/cr_ym/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.137     1.743    CR/cr_ym/nextFlag_reg_n_0_[0]
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  CR/cr_ym/nextFlag[0]_i_1__17/O
                         net (fo=1, routed)           0.000     1.788    CR/cr_ym/nextFlag[0]_i_1__17_n_0
    SLICE_X38Y35         FDRE                                         r  CR/cr_ym/nextFlag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.827     1.954    CR/cr_ym/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  CR/cr_ym/nextFlag_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121     1.563    CR/cr_ym/nextFlag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CR/cr_ry/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_ry/nextFlag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    CR/cr_ry/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  CR/cr_ry/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  CR/cr_ry/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.137     1.746    CR/cr_ry/nextFlag_reg_n_0_[0]
    SLICE_X30Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.791 r  CR/cr_ry/nextFlag[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.791    CR/cr_ry/nextFlag[0]_i_1__7_n_0
    SLICE_X30Y40         FDRE                                         r  CR/cr_ry/nextFlag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.831     1.958    CR/cr_ry/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  CR/cr_ry/nextFlag_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.121     1.566    CR/cr_ry/nextFlag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      x1/XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y34   CR/cr_bc/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y34   CR/cr_bc/nextFlag_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y34   CR/cr_by/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y34   CR/cr_by/nextFlag_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y34   CR/cr_gy/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X36Y34   CR/cr_gy/nextFlag_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y40   CR/cr_ry/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y40   CR/cr_ry/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_wg/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_wg/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_wy/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_wy/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_rb/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_rb/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_wb/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y41   CR/cr_wb/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y44   CR/cr_mc/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y44   CR/cr_mc/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y34   CR/cr_bc/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y34   CR/cr_bc/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y34   CR/cr_by/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y34   CR/cr_by/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y34   CR/cr_gy/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y34   CR/cr_gy/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y35   CR/cr_yc/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y35   CR/cr_yc/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y35   CR/cr_gm/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y35   CR/cr_gm/nextFlag_reg[1]/C



