FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011}
"PAGE_NUMBER" = 1;
0"NC";
1"VTHRESH<3>";
2"VTHRESH<2>";
3"VTHRESH<1>";
4"VTHRESH<0>";
5"VREF";
6"A1";
7"SDA";
8"SCL";
9"A0";
10"UN$1$AD5665R$I63$VOUTD";
11"UN$1$AD5665R$I63$VOUTC";
12"UN$1$AD5665R$I63$VOUTB";
13"UN$1$AD5665R$I63$VOUTA";
14"P3V3\g";
15"GND_SIGNAL\g";
16"GND_SIGNAL\g";
17"P3V3\g";
18"GND_SIGNAL\g";
19"GND_SIGNAL\g";
20"M5V\g";
21"P5V\g";
%"INPORT"
"1","(-2350,1225)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-2350,1375)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-2350,1325)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-2350,1175)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"OUTPORT"
"1","(3500,2100)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OUTPORT"
"1","(3500,300)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(3500,900)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(3500,1500)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,2050)","0","fmc_tlu_v1_lib","I29";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"fmc_tlu_v1_lib";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"4;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"13;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"5;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,250)","0","fmc_tlu_v1_lib","I30";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"1;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"10;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"5;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,850)","0","fmc_tlu_v1_lib","I31";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"2;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"11;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"5;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,1450)","0","fmc_tlu_v1_lib","I32";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"3;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"12;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"5;
%"P5V"
"1","(-3100,-1050)","0","cnpower","I43";
;
HDL_POWER"P5V"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"21;
%"M5V"
"1","(-3350,-1700)","0","cnpower","I44";
;
HDL_POWER"M5V"
SIZE"1B"
BODY_TYPE"plumbing"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
vhdl_init"0"20;
%"GND_SIGNAL"
"1","(-2900,-1650)","0","standard","I46";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"19;
%"GND_SIGNAL"
"1","(-1650,-1800)","0","standard","I47";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"18;
%"CAPCERSMDCL2"
"1","(-1500,-1500)","1","cnpassive","I50";
;
$LOCATION"C6"
CDS_LOCATION"C6"
$SEC"1"
CDS_SEC"1"
VALUE"1UF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603";
"B <SIZE-1..0>\NAC"
$PN"2"17;
"A <SIZE-1..0>\NAC"
$PN"1"18;
%"CAPCERSMDCL2"
"1","(-3100,-1250)","1","cnpassive","I51";
;
$LOCATION"C2"
CDS_LOCATION"C2"
$SEC"1"
CDS_SEC"1"
VALUE"1UF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603";
"B <SIZE-1..0>\NAC"
$PN"2"21;
"A <SIZE-1..0>\NAC"
$PN"1"19;
%"CAPCERSMDCL2"
"1","(-3100,-1650)","1","cnpassive","I52";
;
$LOCATION"C3"
CDS_LOCATION"C3"
$SEC"1"
CDS_SEC"1"
VALUE"1UF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603";
"B <SIZE-1..0>\NAC"
$PN"2"19;
"A <SIZE-1..0>\NAC"
$PN"1"20;
%"CAPCERSMDCL2"
"1","(-1750,-1500)","1","cnpassive","I53";
;
$LOCATION"C5"
CDS_LOCATION"C5"
$SEC"1"
CDS_SEC"1"
VALUE"100NF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603";
"B <SIZE-1..0>\NAC"
$PN"2"17;
"A <SIZE-1..0>\NAC"
$PN"1"18;
%"OUTPORT"
"1","(3500,2350)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"P3V3"
"1","(-1600,-1200)","0","cnpower","I62";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"17;
%"AD5665R"
"1","(-1450,1250)","0","cnlinear","I63";
;
$LOCATION"IC1"
CDS_LOCATION"IC1"
$SEC"1"
CDS_SEC"1"
POWER_GROUP"VDD=P3V3;GND=GND_SIGNAL"
PACK_TYPE"TSSOP"
TYPE"AD5665RBRUZ-1"
CDS_LIB"cnlinear"
CDS_LMAN_SYM_OUTLINE"-275,175,275,-175";
"VREFIN/VREFOUT"
$PN"7"5;
"VOUTA"
$PN"4"13;
"ADDR1"
$PN"2"9;
"ADDR2"
$PN"8"6;
"SDA"
$PN"13"7;
"SCL"
$PN"14"8;
"LDAC* \B"
$PN"1"16;
"CLR* \B"
$PN"9"14;
"POR"
$PN"6"14;
"VOUTB"
$PN"11"12;
"VOUTD"
$PN"10"10;
"VOUTC"
$PN"5"11;
%"GND_SIGNAL"
"1","(-1950,700)","0","standard","I64";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"16;
%"P3V3"
"1","(-2050,1100)","0","cnpower","I65";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"14;
%"CAPCERSMDCL2"
"1","(-1450,550)","1","cnpassive","I66";
;
$LOCATION"C4"
CDS_LOCATION"C4"
$SEC"1"
CDS_SEC"1"
VALUE"100NF"
VOLTAGE"16V"
PACK_TYPE"0603"
CDS_LIB"cnpassive"
SIZE"1";
"B <SIZE-1..0>\NAC"
$PN"2"5;
"A <SIZE-1..0>\NAC"
$PN"1"15;
%"GND_SIGNAL"
"1","(-1500,350)","0","standard","I67";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"15;
END.
