<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu_stbuf.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu_stbuf.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">61</td>
            <td class="headerCovTableEntry">76</td>
            <td class="headerCovTableEntryMed">80.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : // Owner:</a>
<a name="21"><span class="lineNum">      21 </span>            : // Function: Store Buffer</a>
<a name="22"><span class="lineNum">      22 </span>            : // Comments: Dual writes and single drain</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : //</a>
<a name="25"><span class="lineNum">      25 </span>            : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</a>
<a name="26"><span class="lineNum">      26 </span>            : //</a>
<a name="27"><span class="lineNum">      27 </span>            : // //********************************************************************************</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : module el2_lsu_stbuf</a>
<a name="31"><span class="lineNum">      31 </span>            : import el2_pkg::*;</a>
<a name="32"><span class="lineNum">      32 </span>            : #(</a>
<a name="33"><span class="lineNum">      33 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            :  )</a>
<a name="35"><span class="lineNum">      35 </span>            : (</a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">   79593483 :    input logic                           clk,                         // core clock</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">        161 :    input logic                           rst_l,                       // reset</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">   79593483 :    input logic                           lsu_stbuf_c1_clk,            // stbuf clock</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">   79593483 :    input logic                           lsu_free_c2_clk,             // free clk</span></a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            :    // Store Buffer input</a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">     256848 :    input logic                           store_stbuf_reqvld_r,        // core instruction goes to stbuf</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">    1972879 :    input logic                           lsu_commit_r,                // lsu commits</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">    1966994 :    input logic                           dec_lsu_valid_raw_d,         // Speculative decode valid</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">        340 :    input logic [pt.DCCM_DATA_WIDTH-1:0]  store_data_hi_r,             // merged data from the dccm for stores. This is used for fwding</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">      77598 :    input logic [pt.DCCM_DATA_WIDTH-1:0]  store_data_lo_r,             // merged data from the dccm for stores. This is used for fwding</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">        540 :    input logic [pt.DCCM_DATA_WIDTH-1:0]  store_datafn_hi_r,           // merged data from the dccm for stores</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">      77598 :    input logic [pt.DCCM_DATA_WIDTH-1:0]  store_datafn_lo_r,           // merged data from the dccm for stores</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            :    // Store Buffer output</a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">     256364 :    output logic                          stbuf_reqvld_any,            // stbuf is draining</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :    output logic                          stbuf_reqvld_flushed_any,    // Top entry is flushed</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">      18506 :    output logic [pt.LSU_SB_BITS-1:0]     stbuf_addr_any,              // address</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">       7372 :    output logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_data_any,              // stbuf data</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">     260730 :    input  logic                          lsu_stbuf_commit_any,        // pop the stbuf as it commite</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">       9990 :    output logic                          lsu_stbuf_full_any,          // stbuf is full</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">     256526 :    output logic                          lsu_stbuf_empty_any,         // stbuf is empty</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">     256848 :    output logic                          ldst_stbuf_reqvld_r,         // needed for clocking</span></a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">     385512 :    input logic [pt.LSU_SB_BITS-1:0]      lsu_addr_d,                  // lsu address D-stage</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">     463826 :    input logic [31:0]                    lsu_addr_m,                  // lsu address M-stage</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">     463791 :    input logic [31:0]                    lsu_addr_r,                  // lsu address R-stage</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">     923126 :    input logic [pt.LSU_SB_BITS-1:0]      end_addr_d,                  // lsu end address D-stage - needed to check unaligned</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">     463926 :    input logic [31:0]                    end_addr_m,                  // lsu end address M-stage - needed to check unaligned</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">     463891 :    input logic [31:0]                    end_addr_r,                  // lsu end address R-stage - needed to check unaligned</span></a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">       8748 :    input logic                           ldst_dual_d, ldst_dual_m, ldst_dual_r,</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">     607110 :    input logic                           addr_in_dccm_m,              // address is in dccm</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">     607110 :    input logic                           addr_in_dccm_r,              // address is in dccm</span></a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            :    // Forwarding signals</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">     607118 :    input logic                           lsu_cmpen_m,                 // needed for forwarding stbuf - load</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">     434310 :    input el2_lsu_pkt_t                  lsu_pkt_m,                   // LSU packet M-stage</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">     434292 :    input el2_lsu_pkt_t                  lsu_pkt_r,                   // LSU packet R-stage</span></a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">       4882 :    output logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_fwddata_hi_m,          // stbuf data</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">       4882 :    output logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_fwddata_lo_m,          // stbuf data</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">       4300 :    output logic [pt.DCCM_BYTE_WIDTH-1:0] stbuf_fwdbyteen_hi_m,        // stbuf data</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">       4300 :    output logic [pt.DCCM_BYTE_WIDTH-1:0] stbuf_fwdbyteen_lo_m,        // stbuf data</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">    1005280 :    input  logic       scan_mode                                       // Scan mode</span></a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : );</a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :    localparam DEPTH      = pt.LSU_STBUF_DEPTH;</a>
<a name="90"><span class="lineNum">      90 </span>            :    localparam DATA_WIDTH = pt.DCCM_DATA_WIDTH;</a>
<a name="91"><span class="lineNum">      91 </span>            :    localparam BYTE_WIDTH = pt.DCCM_BYTE_WIDTH;</a>
<a name="92"><span class="lineNum">      92 </span>            :    localparam DEPTH_LOG2 = $clog2(DEPTH);</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            :    // These are the fields in the store queue</a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">      84600 :    logic [DEPTH-1:0]                     stbuf_vld;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :    logic [DEPTH-1:0]                     stbuf_dma_kill;</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">       1518 :    logic [DEPTH-1:0][pt.LSU_SB_BITS-1:0] stbuf_addr;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">      72356 :    logic [DEPTH-1:0][BYTE_WIDTH-1:0]     stbuf_byteen;</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">       2704 :    logic [DEPTH-1:0][DATA_WIDTH-1:0]     stbuf_data;</span></a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">      84644 :    logic [DEPTH-1:0]                     sel_lo;</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">      84600 :    logic [DEPTH-1:0]                     stbuf_wr_en;</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :    logic [DEPTH-1:0]                     stbuf_dma_kill_en;</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">      84600 :    logic [DEPTH-1:0]                     stbuf_reset;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">     577002 :    logic [DEPTH-1:0][pt.LSU_SB_BITS-1:0] stbuf_addrin;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">      14060 :    logic [DEPTH-1:0][DATA_WIDTH-1:0]     stbuf_datain;</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">      72360 :    logic [DEPTH-1:0][BYTE_WIDTH-1:0]     stbuf_byteenin;</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :    logic [7:0]             store_byteen_ext_r;</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :    logic [BYTE_WIDTH-1:0]  store_byteen_hi_r;</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">     600144 :    logic [BYTE_WIDTH-1:0]  store_byteen_lo_r;</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">     256648 :    logic                   WrPtrEn, RdPtrEn;</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">      84604 :    logic [DEPTH_LOG2-1:0]  WrPtr, RdPtr;</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">      84608 :    logic [DEPTH_LOG2-1:0]  NxtWrPtr, NxtRdPtr;</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">      84608 :    logic [DEPTH_LOG2-1:0]  WrPtrPlus1, WrPtrPlus2, RdPtrPlus1;</span></a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :    logic                   dual_stbuf_write_r;</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">     256848 :    logic                   isdccmst_m, isdccmst_r;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :    logic [3:0]             stbuf_numvld_any, stbuf_specvld_any;</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    logic [1:0]             stbuf_specvld_m, stbuf_specvld_r;</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">     584598 :    logic [pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] cmpaddr_hi_m, cmpaddr_lo_m;</span></a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            :    // variables to detect matching from the store queue</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">       3560 :    logic [DEPTH-1:0]                 stbuf_match_hi, stbuf_match_lo;</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">       1008 :    logic [DEPTH-1:0][BYTE_WIDTH-1:0] stbuf_fwdbyteenvec_hi, stbuf_fwdbyteenvec_lo;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">       4098 :    logic [DATA_WIDTH-1:0]            stbuf_fwddata_hi_pre_m, stbuf_fwddata_lo_pre_m;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">       4076 :    logic [BYTE_WIDTH-1:0]            stbuf_fwdbyteen_hi_pre_m, stbuf_fwdbyteen_lo_pre_m;</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :    // logic to detect matching from the pipe - needed for store - load forwarding</a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :    logic [BYTE_WIDTH-1:0]  ld_byte_rhit_lo_lo, ld_byte_rhit_hi_lo, ld_byte_rhit_lo_hi, ld_byte_rhit_hi_hi;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :    logic                   ld_addr_rhit_lo_lo, ld_addr_rhit_hi_lo, ld_addr_rhit_lo_hi, ld_addr_rhit_hi_hi;</span></a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        224 :    logic [BYTE_WIDTH-1:0]  ld_byte_hit_lo, ld_byte_rhit_lo;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">        224 :    logic [BYTE_WIDTH-1:0]  ld_byte_hit_hi, ld_byte_rhit_hi;</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :    logic [BYTE_WIDTH-1:0]  ldst_byteen_hi_r;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">     550874 :    logic [BYTE_WIDTH-1:0]  ldst_byteen_lo_r;</span></a>
<a name="141"><span class="lineNum">     141 </span>            :    // byte_en flowing down</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :    logic [7:0]             ldst_byteen_r;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :    logic [7:0]             ldst_byteen_ext_r;</span></a>
<a name="144"><span class="lineNum">     144 </span>            :    // fwd data through the pipe</a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">        188 :    logic [31:0]       ld_fwddata_rpipe_lo;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">        188 :    logic [31:0]       ld_fwddata_rpipe_hi;</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :    // coalescing signals</a>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :    logic [DEPTH-1:0]      store_matchvec_lo_r, store_matchvec_hi_r;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :    logic                  store_coalesce_lo_r, store_coalesce_hi_r;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :    //----------------------------------------</a>
<a name="153"><span class="lineNum">     153 </span>            :    // Logic starts here</a>
<a name="154"><span class="lineNum">     154 </span>            :    //----------------------------------------</a>
<a name="155"><span class="lineNum">     155 </span>            :    // Create high/low byte enables</a>
<a name="156"><span class="lineNum">     156 </span>            :    assign store_byteen_ext_r[7:0]           = ldst_byteen_r[7:0] &lt;&lt; lsu_addr_r[1:0];</a>
<a name="157"><span class="lineNum">     157 </span>            :    assign store_byteen_hi_r[BYTE_WIDTH-1:0] = store_byteen_ext_r[7:4] &amp; {4{lsu_pkt_r.store}};</a>
<a name="158"><span class="lineNum">     158 </span>            :    assign store_byteen_lo_r[BYTE_WIDTH-1:0] = store_byteen_ext_r[3:0] &amp; {4{lsu_pkt_r.store}};</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :    assign RdPtrPlus1[DEPTH_LOG2-1:0]     = RdPtr[DEPTH_LOG2-1:0] + 1'b1;</a>
<a name="161"><span class="lineNum">     161 </span>            :    assign WrPtrPlus1[DEPTH_LOG2-1:0]     = WrPtr[DEPTH_LOG2-1:0] + 1'b1;</a>
<a name="162"><span class="lineNum">     162 </span>            :    assign WrPtrPlus2[DEPTH_LOG2-1:0]     = WrPtr[DEPTH_LOG2-1:0] + 2'b10;</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            :    // ecc error on both hi/lo</a>
<a name="165"><span class="lineNum">     165 </span>            :    assign dual_stbuf_write_r   = ldst_dual_r &amp; store_stbuf_reqvld_r;</a>
<a name="166"><span class="lineNum">     166 </span>            :    assign ldst_stbuf_reqvld_r  = ((lsu_commit_r | lsu_pkt_r.dma) &amp; store_stbuf_reqvld_r);</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span>            :   // Store Buffer coalescing</a>
<a name="169"><span class="lineNum">     169 </span>            :    for (genvar i=0; i&lt;DEPTH; i++) begin: FindMatchEntry</a>
<a name="170"><span class="lineNum">     170 </span>            :        assign store_matchvec_lo_r[i] = (stbuf_addr[i][pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] == lsu_addr_r[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)]) &amp; stbuf_vld[i] &amp; ~stbuf_dma_kill[i] &amp; ~stbuf_reset[i];</a>
<a name="171"><span class="lineNum">     171 </span>            :        assign store_matchvec_hi_r[i] = (stbuf_addr[i][pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] == end_addr_r[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)]) &amp; stbuf_vld[i] &amp; ~stbuf_dma_kill[i] &amp; dual_stbuf_write_r &amp; ~stbuf_reset[i];</a>
<a name="172"><span class="lineNum">     172 </span>            :    end: FindMatchEntry</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            :    assign store_coalesce_lo_r = |store_matchvec_lo_r[DEPTH-1:0];</a>
<a name="175"><span class="lineNum">     175 </span>            :    assign store_coalesce_hi_r = |store_matchvec_hi_r[DEPTH-1:0];</a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            :    if (pt.DCCM_ENABLE == 1) begin: Gen_dccm_enable</a>
<a name="179"><span class="lineNum">     179 </span>            :       // Allocate new in this entry if :</a>
<a name="180"><span class="lineNum">     180 </span>            :       // 1. wrptr, single allocate, lo did not coalesce</a>
<a name="181"><span class="lineNum">     181 </span>            :       // 2. wrptr, double allocate, lo ^ hi coalesced</a>
<a name="182"><span class="lineNum">     182 </span>            :       // 3. wrptr + 1, double alloacte, niether lo or hi coalesced</a>
<a name="183"><span class="lineNum">     183 </span>            :       // Also update if there is a hi or a lo coalesce to this entry</a>
<a name="184"><span class="lineNum">     184 </span>            :       // Store Buffer instantiation</a>
<a name="185"><span class="lineNum">     185 </span>            :       for (genvar i=0; i&lt;DEPTH; i++) begin: GenStBuf</a>
<a name="186"><span class="lineNum">     186 </span>            :          assign stbuf_wr_en[i] = ldst_stbuf_reqvld_r &amp; (</a>
<a name="187"><span class="lineNum">     187 </span>            :                                    ( (i == WrPtr[DEPTH_LOG2-1:0])      &amp;  ~store_coalesce_lo_r)   |                                                    // Allocate : new Lo</a>
<a name="188"><span class="lineNum">     188 </span>            :                                    ( (i == WrPtr[DEPTH_LOG2-1:0])      &amp;  dual_stbuf_write_r &amp; ~store_coalesce_hi_r) |                               // Allocate : only 1 new Write Either</a>
<a name="189"><span class="lineNum">     189 </span>            :                                    ( (i == WrPtrPlus1[DEPTH_LOG2-1:0]) &amp;  dual_stbuf_write_r &amp; ~(store_coalesce_lo_r | store_coalesce_hi_r)) |     // Allocate2 : 2 new so Write Hi</a>
<a name="190"><span class="lineNum">     190 </span>            :                                    store_matchvec_lo_r[i] | store_matchvec_hi_r[i]);                                                                 // Coalesced Write Lo or Hi</a>
<a name="191"><span class="lineNum">     191 </span>            :          assign stbuf_reset[i] = (lsu_stbuf_commit_any | stbuf_reqvld_flushed_any) &amp; (i == RdPtr[DEPTH_LOG2-1:0]);</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :          // Mux select for start/end address</a>
<a name="194"><span class="lineNum">     194 </span>            :          assign sel_lo[i]                         = ((~ldst_dual_r | store_stbuf_reqvld_r) &amp; (i == WrPtr[DEPTH_LOG2-1:0]) &amp; ~store_coalesce_lo_r) |   // lo allocated new entry</a>
<a name="195"><span class="lineNum">     195 </span>            :                                                     store_matchvec_lo_r[i];                                                                                                           // lo coalesced in to this entry</a>
<a name="196"><span class="lineNum">     196 </span>            :          assign stbuf_addrin[i][pt.LSU_SB_BITS-1:0]  = sel_lo[i] ? lsu_addr_r[pt.LSU_SB_BITS-1:0]       : end_addr_r[pt.LSU_SB_BITS-1:0];</a>
<a name="197"><span class="lineNum">     197 </span>            :          assign stbuf_byteenin[i][BYTE_WIDTH-1:0] = sel_lo[i] ? (stbuf_byteen[i][BYTE_WIDTH-1:0] | store_byteen_lo_r[BYTE_WIDTH-1:0])          : (stbuf_byteen[i][BYTE_WIDTH-1:0] | store_byteen_hi_r[BYTE_WIDTH-1:0]);</a>
<a name="198"><span class="lineNum">     198 </span>            :          assign stbuf_datain[i][7:0]              = sel_lo[i] ? ((~stbuf_byteen[i][0] | store_byteen_lo_r[0]) ? store_datafn_lo_r[7:0]   : stbuf_data[i][7:0])    :</a>
<a name="199"><span class="lineNum">     199 </span>            :                                                                 ((~stbuf_byteen[i][0] | store_byteen_hi_r[0]) ? store_datafn_hi_r[7:0]   : stbuf_data[i][7:0]);</a>
<a name="200"><span class="lineNum">     200 </span>            :          assign stbuf_datain[i][15:8]             = sel_lo[i] ? ((~stbuf_byteen[i][1] | store_byteen_lo_r[1]) ? store_datafn_lo_r[15:8]  : stbuf_data[i][15:8])    :</a>
<a name="201"><span class="lineNum">     201 </span>            :                                                                 ((~stbuf_byteen[i][1] | store_byteen_hi_r[1]) ? store_datafn_hi_r[15:8]  : stbuf_data[i][15:8]);</a>
<a name="202"><span class="lineNum">     202 </span>            :          assign stbuf_datain[i][23:16]            = sel_lo[i] ? ((~stbuf_byteen[i][2] | store_byteen_lo_r[2]) ? store_datafn_lo_r[23:16] : stbuf_data[i][23:16])    :</a>
<a name="203"><span class="lineNum">     203 </span>            :                                                                 ((~stbuf_byteen[i][2] | store_byteen_hi_r[2]) ? store_datafn_hi_r[23:16] : stbuf_data[i][23:16]);</a>
<a name="204"><span class="lineNum">     204 </span>            :          assign stbuf_datain[i][31:24]            = sel_lo[i] ? ((~stbuf_byteen[i][3] | store_byteen_lo_r[3]) ? store_datafn_lo_r[31:24] : stbuf_data[i][31:24])    :</a>
<a name="205"><span class="lineNum">     205 </span>            :                                                                 ((~stbuf_byteen[i][3] | store_byteen_hi_r[3]) ? store_datafn_hi_r[31:24] : stbuf_data[i][31:24]);</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :          rvdffsc #(.WIDTH(1))              stbuf_vldff         (.din(1'b1),                                .dout(stbuf_vld[i]),                      .en(stbuf_wr_en[i]), .clear(stbuf_reset[i]), .clk(lsu_free_c2_clk), .*);</a>
<a name="208"><span class="lineNum">     208 </span>            :          rvdffsc #(.WIDTH(1))              stbuf_killff        (.din(1'b1),                                .dout(stbuf_dma_kill[i]),                 .en(stbuf_dma_kill_en[i]), .clear(stbuf_reset[i]), .clk(lsu_free_c2_clk), .*);</a>
<a name="209"><span class="lineNum">     209 </span>            :          rvdffe  #(.WIDTH(pt.LSU_SB_BITS)) stbuf_addrff        (.din(stbuf_addrin[i][pt.LSU_SB_BITS-1:0]), .dout(stbuf_addr[i][pt.LSU_SB_BITS-1:0]), .en(stbuf_wr_en[i]), .*);</a>
<a name="210"><span class="lineNum">     210 </span>            :          rvdffsc #(.WIDTH(BYTE_WIDTH))     stbuf_byteenff      (.din(stbuf_byteenin[i][BYTE_WIDTH-1:0]),   .dout(stbuf_byteen[i][BYTE_WIDTH-1:0]),   .en(stbuf_wr_en[i]), .clear(stbuf_reset[i]), .clk(lsu_stbuf_c1_clk), .*);</a>
<a name="211"><span class="lineNum">     211 </span>            :          rvdffe  #(.WIDTH(DATA_WIDTH))     stbuf_dataff        (.din(stbuf_datain[i][DATA_WIDTH-1:0]),     .dout(stbuf_data[i][DATA_WIDTH-1:0]),     .en(stbuf_wr_en[i]), .*);</a>
<a name="212"><span class="lineNum">     212 </span>            :       end</a>
<a name="213"><span class="lineNum">     213 </span>            :    end else begin: Gen_dccm_disable</a>
<a name="214"><span class="lineNum">     214 </span>            :       assign stbuf_wr_en[DEPTH-1:0] = '0;</a>
<a name="215"><span class="lineNum">     215 </span>            :       assign stbuf_reset[DEPTH-1:0] = '0;</a>
<a name="216"><span class="lineNum">     216 </span>            :       assign stbuf_vld[DEPTH-1:0]   = '0;</a>
<a name="217"><span class="lineNum">     217 </span>            :       assign stbuf_dma_kill[DEPTH-1:0] = '0;</a>
<a name="218"><span class="lineNum">     218 </span>            :       assign stbuf_addr[DEPTH-1:0]  = '0;</a>
<a name="219"><span class="lineNum">     219 </span>            :       assign stbuf_byteen[DEPTH-1:0] = '0;</a>
<a name="220"><span class="lineNum">     220 </span>            :       assign stbuf_data[DEPTH-1:0]   = '0;</a>
<a name="221"><span class="lineNum">     221 </span>            :    end</a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            :    // Store Buffer drain logic</a>
<a name="224"><span class="lineNum">     224 </span>            :    assign stbuf_reqvld_flushed_any            = stbuf_vld[RdPtr] &amp; stbuf_dma_kill[RdPtr];</a>
<a name="225"><span class="lineNum">     225 </span>            :    assign stbuf_reqvld_any                    = stbuf_vld[RdPtr] &amp; ~stbuf_dma_kill[RdPtr] &amp; ~(|stbuf_dma_kill_en[DEPTH-1:0]);  // Don't drain if some kill bit is being set this cycle</a>
<a name="226"><span class="lineNum">     226 </span>            :    assign stbuf_addr_any[pt.LSU_SB_BITS-1:0]  = stbuf_addr[RdPtr][pt.LSU_SB_BITS-1:0];</a>
<a name="227"><span class="lineNum">     227 </span>            :    assign stbuf_data_any[DATA_WIDTH-1:0]      = stbuf_data[RdPtr][DATA_WIDTH-1:0];</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :    // Update the RdPtr/WrPtr logic</a>
<a name="230"><span class="lineNum">     230 </span>            :    // Need to revert the WrPtr for flush cases. Also revert the pipe WrPtrs</a>
<a name="231"><span class="lineNum">     231 </span>            :    assign WrPtrEn                  = (ldst_stbuf_reqvld_r  &amp; ~dual_stbuf_write_r &amp; ~(store_coalesce_hi_r | store_coalesce_lo_r))  |  // writing 1 and did not coalesce</a>
<a name="232"><span class="lineNum">     232 </span>            :                                      (ldst_stbuf_reqvld_r  &amp;  dual_stbuf_write_r &amp; ~(store_coalesce_hi_r &amp; store_coalesce_lo_r));    // writing 2 and atleast 1 did not coalesce</a>
<a name="233"><span class="lineNum">     233 </span>            :    assign NxtWrPtr[DEPTH_LOG2-1:0] = (ldst_stbuf_reqvld_r &amp; dual_stbuf_write_r &amp; ~(store_coalesce_hi_r | store_coalesce_lo_r)) ? WrPtrPlus2[DEPTH_LOG2-1:0] : WrPtrPlus1[DEPTH_LOG2-1:0];</a>
<a name="234"><span class="lineNum">     234 </span>            :    assign RdPtrEn                  = lsu_stbuf_commit_any | stbuf_reqvld_flushed_any;</a>
<a name="235"><span class="lineNum">     235 </span>            :    assign NxtRdPtr[DEPTH_LOG2-1:0] = RdPtrPlus1[DEPTH_LOG2-1:0];</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :    always_comb begin</a>
<a name="238"><span class="lineNum">     238 </span>            :       stbuf_numvld_any[3:0] = '0;</a>
<a name="239"><span class="lineNum">     239 </span>            :       for (int i=0; i&lt;DEPTH; i++) begin</a>
<a name="240"><span class="lineNum">     240 </span>            :          stbuf_numvld_any[3:0] += {3'b0, stbuf_vld[i]};</a>
<a name="241"><span class="lineNum">     241 </span>            :       end</a>
<a name="242"><span class="lineNum">     242 </span>            :    end</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :     // These go to store buffer to detect full</a>
<a name="245"><span class="lineNum">     245 </span>            :    assign isdccmst_m = lsu_pkt_m.valid &amp; lsu_pkt_m.store &amp; addr_in_dccm_m &amp; ~lsu_pkt_m.dma;</a>
<a name="246"><span class="lineNum">     246 </span>            :    assign isdccmst_r = lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; addr_in_dccm_r &amp; ~lsu_pkt_r.dma;</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            :    assign stbuf_specvld_m[1:0] = {1'b0,isdccmst_m} &lt;&lt; (isdccmst_m &amp; ldst_dual_m);</a>
<a name="249"><span class="lineNum">     249 </span>            :    assign stbuf_specvld_r[1:0] = {1'b0,isdccmst_r} &lt;&lt; (isdccmst_r &amp; ldst_dual_r);</a>
<a name="250"><span class="lineNum">     250 </span>            :    assign stbuf_specvld_any[3:0] = stbuf_numvld_any[3:0] +  {2'b0, stbuf_specvld_m[1:0]} + {2'b0, stbuf_specvld_r[1:0]};</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            :    assign lsu_stbuf_full_any  = (~ldst_dual_d &amp; dec_lsu_valid_raw_d) ? (stbuf_specvld_any[3:0] &gt;= DEPTH) : (stbuf_specvld_any[3:0] &gt;= (DEPTH-1));</a>
<a name="253"><span class="lineNum">     253 </span>            :    assign lsu_stbuf_empty_any = (stbuf_numvld_any[3:0] == 4'b0);</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            :    // Load forwarding logic from the store queue</a>
<a name="256"><span class="lineNum">     256 </span>            :    assign cmpaddr_hi_m[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] = end_addr_m[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)];</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            :    assign cmpaddr_lo_m[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] = lsu_addr_m[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)];</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :    always_comb begin: GenLdFwd</a>
<a name="261"><span class="lineNum">     261 </span>            :       stbuf_fwdbyteen_hi_pre_m[BYTE_WIDTH-1:0]   = '0;</a>
<a name="262"><span class="lineNum">     262 </span>            :       stbuf_fwdbyteen_lo_pre_m[BYTE_WIDTH-1:0]   = '0;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :       for (int i=0; i&lt;DEPTH; i++) begin</a>
<a name="265"><span class="lineNum">     265 </span>            :          stbuf_match_hi[i] = (stbuf_addr[i][pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] == cmpaddr_hi_m[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)]) &amp; stbuf_vld[i] &amp; ~stbuf_dma_kill[i] &amp; addr_in_dccm_m;</a>
<a name="266"><span class="lineNum">     266 </span>            :          stbuf_match_lo[i] = (stbuf_addr[i][pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)] == cmpaddr_lo_m[pt.LSU_SB_BITS-1:$clog2(BYTE_WIDTH)]) &amp; stbuf_vld[i] &amp; ~stbuf_dma_kill[i] &amp; addr_in_dccm_m;</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :          // Kill the store buffer entry if there is a dma store since it already updated the dccm</a>
<a name="269"><span class="lineNum">     269 </span>            :          stbuf_dma_kill_en[i] = (stbuf_match_hi[i] | stbuf_match_lo[i]) &amp; lsu_pkt_m.valid &amp; lsu_pkt_m.dma &amp; lsu_pkt_m.store;</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            :          for (int j=0; j&lt;BYTE_WIDTH; j++) begin</a>
<a name="272"><span class="lineNum">     272 </span>            :             stbuf_fwdbyteenvec_hi[i][j] = stbuf_match_hi[i] &amp; stbuf_byteen[i][j] &amp; stbuf_vld[i];</a>
<a name="273"><span class="lineNum">     273 </span>            :             stbuf_fwdbyteen_hi_pre_m[j]  |= stbuf_fwdbyteenvec_hi[i][j];</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            :             stbuf_fwdbyteenvec_lo[i][j] = stbuf_match_lo[i] &amp; stbuf_byteen[i][j] &amp; stbuf_vld[i];</a>
<a name="276"><span class="lineNum">     276 </span>            :             stbuf_fwdbyteen_lo_pre_m[j]  |= stbuf_fwdbyteenvec_lo[i][j];</a>
<a name="277"><span class="lineNum">     277 </span>            :          end</a>
<a name="278"><span class="lineNum">     278 </span>            :       end</a>
<a name="279"><span class="lineNum">     279 </span>            :    end // block: GenLdFwd</a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span>            :    always_comb begin: GenLdData</a>
<a name="282"><span class="lineNum">     282 </span>            :       stbuf_fwddata_hi_pre_m[31:0]   = '0;</a>
<a name="283"><span class="lineNum">     283 </span>            :       stbuf_fwddata_lo_pre_m[31:0]   = '0;</a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            :       for (int i=0; i&lt;DEPTH; i++) begin</a>
<a name="286"><span class="lineNum">     286 </span>            :          stbuf_fwddata_hi_pre_m[31:0] |= {32{stbuf_match_hi[i]}} &amp; stbuf_data[i][31:0];</a>
<a name="287"><span class="lineNum">     287 </span>            :          stbuf_fwddata_lo_pre_m[31:0] |= {32{stbuf_match_lo[i]}} &amp; stbuf_data[i][31:0];</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            :       end</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :    end // block: GenLdData</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :    // Create Hi/Lo signals - needed for the pipe forwarding</a>
<a name="294"><span class="lineNum">     294 </span>            :    assign ldst_byteen_r[7:0] =  ({8{lsu_pkt_r.by}}    &amp; 8'b0000_0001) |</a>
<a name="295"><span class="lineNum">     295 </span>            :                                  ({8{lsu_pkt_r.half}}  &amp; 8'b0000_0011) |</a>
<a name="296"><span class="lineNum">     296 </span>            :                                  ({8{lsu_pkt_r.word}}  &amp; 8'b0000_1111) |</a>
<a name="297"><span class="lineNum">     297 </span>            :                                  ({8{lsu_pkt_r.dword}} &amp; 8'b1111_1111);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :    assign ldst_byteen_ext_r[7:0] = ldst_byteen_r[7:0] &lt;&lt; lsu_addr_r[1:0];</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :    assign ldst_byteen_hi_r[3:0]   = ldst_byteen_ext_r[7:4];</a>
<a name="302"><span class="lineNum">     302 </span>            :    assign ldst_byteen_lo_r[3:0]   = ldst_byteen_ext_r[3:0];</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :    assign ld_addr_rhit_lo_lo = (lsu_addr_m[31:2] == lsu_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; ~lsu_pkt_r.dma;</a>
<a name="305"><span class="lineNum">     305 </span>            :    assign ld_addr_rhit_lo_hi = (end_addr_m[31:2] == lsu_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; ~lsu_pkt_r.dma;</a>
<a name="306"><span class="lineNum">     306 </span>            :    assign ld_addr_rhit_hi_lo = (lsu_addr_m[31:2] == end_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; ~lsu_pkt_r.dma &amp; dual_stbuf_write_r;</a>
<a name="307"><span class="lineNum">     307 </span>            :    assign ld_addr_rhit_hi_hi = (end_addr_m[31:2] == end_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; ~lsu_pkt_r.dma &amp; dual_stbuf_write_r;</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :    for (genvar i=0; i&lt;BYTE_WIDTH; i++) begin</a>
<a name="310"><span class="lineNum">     310 </span>            :       assign ld_byte_rhit_lo_lo[i] = ld_addr_rhit_lo_lo &amp; ldst_byteen_lo_r[i];</a>
<a name="311"><span class="lineNum">     311 </span>            :       assign ld_byte_rhit_lo_hi[i] = ld_addr_rhit_lo_hi &amp; ldst_byteen_lo_r[i];</a>
<a name="312"><span class="lineNum">     312 </span>            :       assign ld_byte_rhit_hi_lo[i] = ld_addr_rhit_hi_lo &amp; ldst_byteen_hi_r[i];</a>
<a name="313"><span class="lineNum">     313 </span>            :       assign ld_byte_rhit_hi_hi[i] = ld_addr_rhit_hi_hi &amp; ldst_byteen_hi_r[i];</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :       assign ld_byte_rhit_lo[i] = ld_byte_rhit_lo_lo[i] | ld_byte_rhit_hi_lo[i];</a>
<a name="316"><span class="lineNum">     316 </span>            :       assign ld_byte_rhit_hi[i] = ld_byte_rhit_lo_hi[i] | ld_byte_rhit_hi_hi[i];</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :        assign ld_fwddata_rpipe_lo[(8*i)+7:(8*i)] = ({8{ld_byte_rhit_lo_lo[i]}} &amp; store_data_lo_r[(8*i)+7:(8*i)]) |</a>
<a name="319"><span class="lineNum">     319 </span>            :                                                      ({8{ld_byte_rhit_hi_lo[i]}} &amp; store_data_hi_r[(8*i)+7:(8*i)]);</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :        assign ld_fwddata_rpipe_hi[(8*i)+7:(8*i)] = ({8{ld_byte_rhit_lo_hi[i]}} &amp; store_data_lo_r[(8*i)+7:(8*i)]) |</a>
<a name="322"><span class="lineNum">     322 </span>            :                                                      ({8{ld_byte_rhit_hi_hi[i]}} &amp; store_data_hi_r[(8*i)+7:(8*i)]);</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            :       assign ld_byte_hit_lo[i] = ld_byte_rhit_lo_lo[i] | ld_byte_rhit_hi_lo[i];</a>
<a name="325"><span class="lineNum">     325 </span>            :       assign ld_byte_hit_hi[i] = ld_byte_rhit_lo_hi[i] | ld_byte_rhit_hi_hi[i];</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            :       assign stbuf_fwdbyteen_hi_m[i] = ld_byte_hit_hi[i] | stbuf_fwdbyteen_hi_pre_m[i];</a>
<a name="328"><span class="lineNum">     328 </span>            :       assign stbuf_fwdbyteen_lo_m[i] = ld_byte_hit_lo[i] | stbuf_fwdbyteen_lo_pre_m[i];</a>
<a name="329"><span class="lineNum">     329 </span>            :       // // Pipe vs Store Queue priority</a>
<a name="330"><span class="lineNum">     330 </span>            :       assign stbuf_fwddata_lo_m[(8*i)+7:(8*i)] = ld_byte_rhit_lo[i]    ? ld_fwddata_rpipe_lo[(8*i)+7:(8*i)] : stbuf_fwddata_lo_pre_m[(8*i)+7:(8*i)];</a>
<a name="331"><span class="lineNum">     331 </span>            :       // // Pipe vs Store Queue priority</a>
<a name="332"><span class="lineNum">     332 </span>            :       assign stbuf_fwddata_hi_m[(8*i)+7:(8*i)] = ld_byte_rhit_hi[i]    ? ld_fwddata_rpipe_hi[(8*i)+7:(8*i)] : stbuf_fwddata_hi_pre_m[(8*i)+7:(8*i)];</a>
<a name="333"><span class="lineNum">     333 </span>            :    end</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :    // Flops</a>
<a name="336"><span class="lineNum">     336 </span>            :    rvdffs #(.WIDTH(DEPTH_LOG2)) WrPtrff (.din(NxtWrPtr[DEPTH_LOG2-1:0]), .dout(WrPtr[DEPTH_LOG2-1:0]), .en(WrPtrEn), .clk(lsu_stbuf_c1_clk), .*);</a>
<a name="337"><span class="lineNum">     337 </span>            :    rvdffs #(.WIDTH(DEPTH_LOG2)) RdPtrff (.din(NxtRdPtr[DEPTH_LOG2-1:0]), .dout(RdPtr[DEPTH_LOG2-1:0]), .en(RdPtrEn), .clk(lsu_stbuf_c1_clk), .*);</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            :    assert_stbuf_overflow: assert #0 (stbuf_specvld_any[2:0] &lt;= DEPTH);</a>
<a name="342"><span class="lineNum">     342 </span>            :    property stbuf_wren_store_dccm;</a>
<a name="343"><span class="lineNum">     343 </span>            :       @(posedge clk)  disable iff(~rst_l) (|stbuf_wr_en[DEPTH-1:0]) |-&gt; (lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; addr_in_dccm_r);</a>
<a name="344"><span class="lineNum">     344 </span>            :    endproperty</a>
<a name="345"><span class="lineNum">     345 </span>            :    assert_stbuf_wren_store_dccm: assert property (stbuf_wren_store_dccm) else</a>
<a name="346"><span class="lineNum">     346 </span>            :       $display(&quot;Illegal store buffer write&quot;);</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            : `endif</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            : endmodule</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
