// Seed: 3485442264
`resetall
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input reg id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    output logic id_12,
    input id_13,
    input logic id_14,
    input id_15,
    output logic id_16,
    input id_17,
    output id_18,
    input reg id_19,
    input id_20,
    output id_21,
    input logic id_22
);
  logic id_23 = 1;
  assign id_21 = id_9;
  logic id_24 = 1 == 1'h0;
  reg   id_25;
  logic id_26;
  always @(1'h0 - 1 or posedge (id_11)) id_24 = id_13;
  logic id_27 = 1;
  logic id_28;
  logic id_29;
  type_51(
      id_20, id_5
  );
  string id_30 = "";
  logic  id_31;
  always @(id_29 or id_7 or id_6 or posedge 1) begin
    #1;
  end
  logic id_32;
  type_55(
      id_14, 1, id_31
  );
  assign id_18 = 1;
  logic id_33;
  always @(posedge id_10) begin
    id_25 <= id_5;
  end
  always @(*) id_25 = id_19;
  logic id_34, id_35 = (1);
endmodule
