<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>JP Testing: SPI</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">JP Testing
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SPI.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI<div class="ingroups"><a class="el" href="group__Peripherals.html">Peripherals</a> &raquo; <a class="el" href="group__Auxilliary.html">Auxilliary</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac015fcc23c0188e07727022cb742da3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#gac015fcc23c0188e07727022cb742da3b">AUX_SPI0_CNTL0_ADDR</a>&#160;&#160;&#160;(0x20215080)</td></tr>
<tr class="memdesc:gac015fcc23c0188e07727022cb742da3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 1 Control register 0, 32 bits.  <a href="group__SPI.html#gac015fcc23c0188e07727022cb742da3b">More...</a><br /></td></tr>
<tr class="separator:gac015fcc23c0188e07727022cb742da3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4cdf59ae699e8e598ac84dc6f98e65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#gaa4cdf59ae699e8e598ac84dc6f98e65e">AUX_SPI0_CNTL1_ADDR</a>&#160;&#160;&#160;(0x20215084)</td></tr>
<tr class="memdesc:gaa4cdf59ae699e8e598ac84dc6f98e65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 1 Control register 1, 8 bits.  <a href="group__SPI.html#gaa4cdf59ae699e8e598ac84dc6f98e65e">More...</a><br /></td></tr>
<tr class="separator:gaa4cdf59ae699e8e598ac84dc6f98e65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7630890159506d96bfeb196837c2efba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga7630890159506d96bfeb196837c2efba">AUX_SPI0_STAT_ADDR</a>&#160;&#160;&#160;(0x20215088)</td></tr>
<tr class="memdesc:ga7630890159506d96bfeb196837c2efba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 Status, 32 bits.  <a href="group__SPI.html#ga7630890159506d96bfeb196837c2efba">More...</a><br /></td></tr>
<tr class="separator:ga7630890159506d96bfeb196837c2efba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd1ea2cfa82c89ef664ce216453987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga9ffd1ea2cfa82c89ef664ce216453987">AUX_SPI0_IO_ADDR</a>&#160;&#160;&#160;(0x20215090)</td></tr>
<tr class="memdesc:ga9ffd1ea2cfa82c89ef664ce216453987"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 Data, 32 bits.  <a href="group__SPI.html#ga9ffd1ea2cfa82c89ef664ce216453987">More...</a><br /></td></tr>
<tr class="separator:ga9ffd1ea2cfa82c89ef664ce216453987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee919a849467dd94432c2852c391374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#gaaee919a849467dd94432c2852c391374">AUX_SPI0_PEEK_ADDR</a>&#160;&#160;&#160;(0x20215094)</td></tr>
<tr class="memdesc:gaaee919a849467dd94432c2852c391374"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 Peek, 16 bits.  <a href="group__SPI.html#gaaee919a849467dd94432c2852c391374">More...</a><br /></td></tr>
<tr class="separator:gaaee919a849467dd94432c2852c391374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653371033335ebe3d90109699e4e1c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga653371033335ebe3d90109699e4e1c82">AUX_SPI1_CNTL0_ADDR</a>&#160;&#160;&#160;(0x202150C0)</td></tr>
<tr class="memdesc:ga653371033335ebe3d90109699e4e1c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Control register 0, 32 bits.  <a href="group__SPI.html#ga653371033335ebe3d90109699e4e1c82">More...</a><br /></td></tr>
<tr class="separator:ga653371033335ebe3d90109699e4e1c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a714d2ba5e76210a13d3078f87fdfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga2a714d2ba5e76210a13d3078f87fdfd5">AUX_SPI1_CNTL1_ADDR</a>&#160;&#160;&#160;(0x202150C4)</td></tr>
<tr class="memdesc:ga2a714d2ba5e76210a13d3078f87fdfd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Control register 1, 8 bits.  <a href="group__SPI.html#ga2a714d2ba5e76210a13d3078f87fdfd5">More...</a><br /></td></tr>
<tr class="separator:ga2a714d2ba5e76210a13d3078f87fdfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cdf7d5e580feb11441cebbf94d2c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga35cdf7d5e580feb11441cebbf94d2c1f">AUX_SPI1_STAT_ADDR</a>&#160;&#160;&#160;(0x202150C8)</td></tr>
<tr class="memdesc:ga35cdf7d5e580feb11441cebbf94d2c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Status, 32 bits.  <a href="group__SPI.html#ga35cdf7d5e580feb11441cebbf94d2c1f">More...</a><br /></td></tr>
<tr class="separator:ga35cdf7d5e580feb11441cebbf94d2c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb3a1149e04695c91eba8c907254d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga1cb3a1149e04695c91eba8c907254d62">AUX_SPI1_IO_ADDR</a>&#160;&#160;&#160;(0x202150D0)</td></tr>
<tr class="memdesc:ga1cb3a1149e04695c91eba8c907254d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Data, 32 bits.  <a href="group__SPI.html#ga1cb3a1149e04695c91eba8c907254d62">More...</a><br /></td></tr>
<tr class="separator:ga1cb3a1149e04695c91eba8c907254d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f35d0db4cc890579d44879d06967f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI.html#ga4f35d0db4cc890579d44879d06967f6c">AUX_SPI1_PEEK_ADDR</a>&#160;&#160;&#160;(0x202150D4)</td></tr>
<tr class="memdesc:ga4f35d0db4cc890579d44879d06967f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 Peek, 16 bits.  <a href="group__SPI.html#ga4f35d0db4cc890579d44879d06967f6c">More...</a><br /></td></tr>
<tr class="separator:ga4f35d0db4cc890579d44879d06967f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac015fcc23c0188e07727022cb742da3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac015fcc23c0188e07727022cb742da3b">&#9670;&nbsp;</a></span>AUX_SPI0_CNTL0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_CNTL0_ADDR&#160;&#160;&#160;(0x20215080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 1 Control register 0, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00174">174</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="gaa4cdf59ae699e8e598ac84dc6f98e65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4cdf59ae699e8e598ac84dc6f98e65e">&#9670;&nbsp;</a></span>AUX_SPI0_CNTL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_CNTL1_ADDR&#160;&#160;&#160;(0x20215084)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI 1 Control register 1, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00177">177</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga9ffd1ea2cfa82c89ef664ce216453987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffd1ea2cfa82c89ef664ce216453987">&#9670;&nbsp;</a></span>AUX_SPI0_IO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_IO_ADDR&#160;&#160;&#160;(0x20215090)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 Data, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00183">183</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="gaaee919a849467dd94432c2852c391374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaee919a849467dd94432c2852c391374">&#9670;&nbsp;</a></span>AUX_SPI0_PEEK_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_PEEK_ADDR&#160;&#160;&#160;(0x20215094)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 Peek, 16 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00186">186</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga7630890159506d96bfeb196837c2efba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7630890159506d96bfeb196837c2efba">&#9670;&nbsp;</a></span>AUX_SPI0_STAT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI0_STAT_ADDR&#160;&#160;&#160;(0x20215088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI1 Status, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00180">180</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga653371033335ebe3d90109699e4e1c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653371033335ebe3d90109699e4e1c82">&#9670;&nbsp;</a></span>AUX_SPI1_CNTL0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_CNTL0_ADDR&#160;&#160;&#160;(0x202150C0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Control register 0, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00189">189</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga2a714d2ba5e76210a13d3078f87fdfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a714d2ba5e76210a13d3078f87fdfd5">&#9670;&nbsp;</a></span>AUX_SPI1_CNTL1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_CNTL1_ADDR&#160;&#160;&#160;(0x202150C4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Control register 1, 8 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00192">192</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga1cb3a1149e04695c91eba8c907254d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb3a1149e04695c91eba8c907254d62">&#9670;&nbsp;</a></span>AUX_SPI1_IO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_IO_ADDR&#160;&#160;&#160;(0x202150D0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Data, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00198">198</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga4f35d0db4cc890579d44879d06967f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f35d0db4cc890579d44879d06967f6c">&#9670;&nbsp;</a></span>AUX_SPI1_PEEK_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_PEEK_ADDR&#160;&#160;&#160;(0x202150D4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Peek, 16 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00201">201</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
<a id="ga35cdf7d5e580feb11441cebbf94d2c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cdf7d5e580feb11441cebbf94d2c1f">&#9670;&nbsp;</a></span>AUX_SPI1_STAT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SPI1_STAT_ADDR&#160;&#160;&#160;(0x202150C8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI2 Status, 32 bits. </p>
<dl class="section note"><dt>Note</dt><dd>(Peacock): This needs to be verified </dd></dl>

<p class="definition">Definition at line <a class="el" href="BCM2835_8h_source.html#l00195">195</a> of file <a class="el" href="BCM2835_8h_source.html">BCM2835.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
