{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447145348796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447145348811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 09:49:08 2015 " "Processing started: Tue Nov 10 09:49:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447145348811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447145348811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcdCounter -c bcdCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcdCounter -c bcdCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447145348811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447145349968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdcounter-Behaviour " "Found design unit 1: bcdcounter-Behaviour" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447145375009 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdcounter " "Found entity 1: bcdcounter" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447145375009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447145375009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdDecoder-Behaviour " "Found design unit 1: bcdDecoder-Behaviour" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447145375009 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdDecoder " "Found entity 1: bcdDecoder" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447145375009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447145375009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcdDecoder " "Elaborating entity \"bcdDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447145375149 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"a_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"b_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"c_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"d_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "e_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"e_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"f_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_seg bcdDecoder.vhd(61) " "VHDL Process Statement warning at bcdDecoder.vhd(61): inferring latch(es) for signal or variable \"g_seg\", which holds its previous value in one or more paths through the process" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_seg bcdDecoder.vhd(61) " "Inferred latch for \"g_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_seg bcdDecoder.vhd(61) " "Inferred latch for \"f_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_seg bcdDecoder.vhd(61) " "Inferred latch for \"e_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_seg bcdDecoder.vhd(61) " "Inferred latch for \"d_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_seg bcdDecoder.vhd(61) " "Inferred latch for \"c_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_seg bcdDecoder.vhd(61) " "Inferred latch for \"b_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375165 "|bcdDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_seg bcdDecoder.vhd(61) " "Inferred latch for \"a_seg\" at bcdDecoder.vhd(61)" {  } { { "bcdDecoder.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375181 "|bcdDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdcounter bcdcounter:countDec " "Elaborating entity \"bcdcounter\" for hierarchy \"bcdcounter:countDec\"" {  } { { "bcdDecoder.vhd" "countDec" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdDecoder.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447145375243 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b0_cod bcdCounter.vhd(61) " "VHDL Process Statement warning at bcdCounter.vhd(61): inferring latch(es) for signal or variable \"b0_cod\", which holds its previous value in one or more paths through the process" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375259 "|bcdDecoder|bcdcounter:countDec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1_cod bcdCounter.vhd(61) " "VHDL Process Statement warning at bcdCounter.vhd(61): inferring latch(es) for signal or variable \"b1_cod\", which holds its previous value in one or more paths through the process" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375259 "|bcdDecoder|bcdcounter:countDec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2_cod bcdCounter.vhd(61) " "VHDL Process Statement warning at bcdCounter.vhd(61): inferring latch(es) for signal or variable \"b2_cod\", which holds its previous value in one or more paths through the process" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375259 "|bcdDecoder|bcdcounter:countDec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b3_cod bcdCounter.vhd(61) " "VHDL Process Statement warning at bcdCounter.vhd(61): inferring latch(es) for signal or variable \"b3_cod\", which holds its previous value in one or more paths through the process" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1447145375259 "|bcdDecoder|bcdcounter:countDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b3_cod bcdCounter.vhd(61) " "Inferred latch for \"b3_cod\" at bcdCounter.vhd(61)" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375274 "|bcdDecoder|bcdcounter:countDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2_cod bcdCounter.vhd(61) " "Inferred latch for \"b2_cod\" at bcdCounter.vhd(61)" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375274 "|bcdDecoder|bcdcounter:countDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1_cod bcdCounter.vhd(61) " "Inferred latch for \"b1_cod\" at bcdCounter.vhd(61)" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375274 "|bcdDecoder|bcdcounter:countDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b0_cod bcdCounter.vhd(61) " "Inferred latch for \"b0_cod\" at bcdCounter.vhd(61)" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1447145375274 "|bcdDecoder|bcdcounter:countDec"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdcounter:countDec\|b1_cod " "Latch bcdcounter:countDec\|b1_cod has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcdcounter:countDec\|countBcd\[31\] " "Ports D and ENA on the latch are fed by the same signal bcdcounter:countDec\|countBcd\[31\]" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447145377134 ""}  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447145377134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdcounter:countDec\|b0_cod " "Latch bcdcounter:countDec\|b0_cod has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcdcounter:countDec\|countBcd\[31\] " "Ports D and ENA on the latch are fed by the same signal bcdcounter:countDec\|countBcd\[31\]" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447145377134 ""}  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447145377134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdcounter:countDec\|b2_cod " "Latch bcdcounter:countDec\|b2_cod has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcdcounter:countDec\|countBcd\[31\] " "Ports D and ENA on the latch are fed by the same signal bcdcounter:countDec\|countBcd\[31\]" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447145377134 ""}  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447145377134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcdcounter:countDec\|b3_cod " "Latch bcdcounter:countDec\|b3_cod has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcdcounter:countDec\|countBcd\[31\] " "Ports D and ENA on the latch are fed by the same signal bcdcounter:countDec\|countBcd\[31\]" {  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1447145377134 ""}  } { { "bcdCounter.vhd" "" { Text "C:/Users/Steve/Desktop/4-Hochschule_Offenburg/Semestre 7/VHDL/Projekt/01_Projektaufgabe1/15_11_10_Steve_Wagner_175309_BcdCounter/bcdCounter.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1447145377134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1447145377650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447145379718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447145379718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447145380532 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447145380532 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447145380532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447145380532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447145380688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 09:49:40 2015 " "Processing ended: Tue Nov 10 09:49:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447145380688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447145380688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447145380688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447145380688 ""}
