/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:30 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_RMX0_IO_H__
#define BCHP_XPT_RMX0_IO_H__

/***************************************************************************
 *XPT_RMX0_IO - XPT RMX0 I/O Control Registers
 ***************************************************************************/
#define BCHP_XPT_RMX0_IO_FORMAT                  0x02200800 /* [RW][32] RMX Format Register */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL            0x02200804 /* [RW][32] RMX Output Clk/Sync/Valid Delay Register */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL            0x02200808 /* [RW][32] RMX Output Data Delay Register */
#define BCHP_XPT_RMX0_IO_PKT_DLY_CNT             0x0220080c /* [RW][32] RMX Packet Delay Control Register */
#define BCHP_XPT_RMX0_IO_TV_STATUS               0x02200820 /* [RW][32] TV Status */

/***************************************************************************
 *FORMAT - RMX Format Register
 ***************************************************************************/
/* XPT_RMX0_IO :: FORMAT :: reserved0 [31:17] */
#define BCHP_XPT_RMX0_IO_FORMAT_reserved0_MASK                     0xfffe0000
#define BCHP_XPT_RMX0_IO_FORMAT_reserved0_SHIFT                    17

/* XPT_RMX0_IO :: FORMAT :: RMX_PAUSE_EN [16:16] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_PAUSE_EN_MASK                  0x00010000
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_PAUSE_EN_SHIFT                 16
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_PAUSE_EN_DEFAULT               0x00000000

/* XPT_RMX0_IO :: FORMAT :: reserved1 [15:15] */
#define BCHP_XPT_RMX0_IO_FORMAT_reserved1_MASK                     0x00008000
#define BCHP_XPT_RMX0_IO_FORMAT_reserved1_SHIFT                    15

/* XPT_RMX0_IO :: FORMAT :: RMXP_ONLY_RATE [14:13] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ONLY_RATE_MASK                0x00006000
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ONLY_RATE_SHIFT               13
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ONLY_RATE_DEFAULT             0x00000003

/* XPT_RMX0_IO :: FORMAT :: RMXP_ONLY_EN [12:12] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ONLY_EN_MASK                  0x00001000
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ONLY_EN_SHIFT                 12
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ONLY_EN_DEFAULT               0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMXP_INVERT_VALID [11:11] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_VALID_MASK             0x00000800
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_VALID_SHIFT            11
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_VALID_DEFAULT          0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMXP_INVERT_SYNC [10:10] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_SYNC_MASK              0x00000400
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_SYNC_SHIFT             10
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_SYNC_DEFAULT           0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMXP_INVERT_CLK [09:09] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_CLK_MASK               0x00000200
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_CLK_SHIFT              9
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_INVERT_CLK_DEFAULT            0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMXP_ENABLE [08:08] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ENABLE_MASK                   0x00000100
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ENABLE_SHIFT                  8
#define BCHP_XPT_RMX0_IO_FORMAT_RMXP_ENABLE_DEFAULT                0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_GATE_SYNC_CLK [07:07] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_GATE_SYNC_CLK_MASK             0x00000080
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_GATE_SYNC_CLK_SHIFT            7
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_GATE_SYNC_CLK_DEFAULT          0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_TIMESTAMP_BF_SYNC [06:06] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_TIMESTAMP_BF_SYNC_MASK         0x00000040
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_TIMESTAMP_BF_SYNC_SHIFT        6
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_TIMESTAMP_BF_SYNC_DEFAULT      0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_CLK_NRUN_EN [05:05] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_CLK_NRUN_EN_MASK               0x00000020
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_CLK_NRUN_EN_SHIFT              5
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_CLK_NRUN_EN_DEFAULT            0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_INVERT_VALID [04:04] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_VALID_MASK              0x00000010
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_VALID_SHIFT             4
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_VALID_DEFAULT           0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_INVERT_SYNC [03:03] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_SYNC_MASK               0x00000008
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_SYNC_SHIFT              3
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_SYNC_DEFAULT            0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_INVERT_CLK [02:02] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_CLK_MASK                0x00000004
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_CLK_SHIFT               2
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_INVERT_CLK_DEFAULT             0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_BYTE_SYNC [01:01] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_BYTE_SYNC_MASK                 0x00000002
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_BYTE_SYNC_SHIFT                1
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_BYTE_SYNC_DEFAULT              0x00000000

/* XPT_RMX0_IO :: FORMAT :: RMX_MUTE [00:00] */
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_MUTE_MASK                      0x00000001
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_MUTE_SHIFT                     0
#define BCHP_XPT_RMX0_IO_FORMAT_RMX_MUTE_DEFAULT                   0x00000000

/***************************************************************************
 *MISC_DLY_SEL - RMX Output Clk/Sync/Valid Delay Register
 ***************************************************************************/
/* XPT_RMX0_IO :: MISC_DLY_SEL :: reserved0 [31:28] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_reserved0_MASK               0xf0000000
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_reserved0_SHIFT              28

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMXP_VALID_DLY_SEL [27:24] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_VALID_DLY_SEL_MASK      0x0f000000
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_VALID_DLY_SEL_SHIFT     24
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_VALID_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMXP_SYNC_DLY_SEL [23:20] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_SYNC_DLY_SEL_MASK       0x00f00000
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_SYNC_DLY_SEL_SHIFT      20
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_SYNC_DLY_SEL_DEFAULT    0x00000008

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMXP_CLK_DLY_SEL [19:16] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_CLK_DLY_SEL_MASK        0x000f0000
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_CLK_DLY_SEL_SHIFT       16
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMXP_CLK_DLY_SEL_DEFAULT     0x00000008

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMX_VALID_DLY_SEL [15:12] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_VALID_DLY_SEL_MASK       0x0000f000
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_VALID_DLY_SEL_SHIFT      12
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_VALID_DLY_SEL_DEFAULT    0x00000008

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMX_DATA_DLY_SEL [11:08] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_DATA_DLY_SEL_MASK        0x00000f00
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_DATA_DLY_SEL_SHIFT       8
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_DATA_DLY_SEL_DEFAULT     0x00000008

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMX_SYNC_DLY_SEL [07:04] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_SYNC_DLY_SEL_MASK        0x000000f0
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_SYNC_DLY_SEL_SHIFT       4
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_SYNC_DLY_SEL_DEFAULT     0x00000008

/* XPT_RMX0_IO :: MISC_DLY_SEL :: RMX_CLK_DLY_SEL [03:00] */
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_CLK_DLY_SEL_MASK         0x0000000f
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_CLK_DLY_SEL_SHIFT        0
#define BCHP_XPT_RMX0_IO_MISC_DLY_SEL_RMX_CLK_DLY_SEL_DEFAULT      0x00000008

/***************************************************************************
 *DATA_DLY_SEL - RMX Output Data Delay Register
 ***************************************************************************/
/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA7_DLY_SEL [31:28] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA7_DLY_SEL_MASK      0xf0000000
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA7_DLY_SEL_SHIFT     28
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA7_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA6_DLY_SEL [27:24] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA6_DLY_SEL_MASK      0x0f000000
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA6_DLY_SEL_SHIFT     24
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA6_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA5_DLY_SEL [23:20] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA5_DLY_SEL_MASK      0x00f00000
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA5_DLY_SEL_SHIFT     20
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA5_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA4_DLY_SEL [19:16] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA4_DLY_SEL_MASK      0x000f0000
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA4_DLY_SEL_SHIFT     16
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA4_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA3_DLY_SEL [15:12] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA3_DLY_SEL_MASK      0x0000f000
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA3_DLY_SEL_SHIFT     12
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA3_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA2_DLY_SEL [11:08] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA2_DLY_SEL_MASK      0x00000f00
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA2_DLY_SEL_SHIFT     8
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA2_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA1_DLY_SEL [07:04] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA1_DLY_SEL_MASK      0x000000f0
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA1_DLY_SEL_SHIFT     4
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA1_DLY_SEL_DEFAULT   0x00000008

/* XPT_RMX0_IO :: DATA_DLY_SEL :: RMXP_DATA0_DLY_SEL [03:00] */
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA0_DLY_SEL_MASK      0x0000000f
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA0_DLY_SEL_SHIFT     0
#define BCHP_XPT_RMX0_IO_DATA_DLY_SEL_RMXP_DATA0_DLY_SEL_DEFAULT   0x00000008

/***************************************************************************
 *PKT_DLY_CNT - RMX Packet Delay Control Register
 ***************************************************************************/
/* XPT_RMX0_IO :: PKT_DLY_CNT :: reserved0 [31:09] */
#define BCHP_XPT_RMX0_IO_PKT_DLY_CNT_reserved0_MASK                0xfffffe00
#define BCHP_XPT_RMX0_IO_PKT_DLY_CNT_reserved0_SHIFT               9

/* XPT_RMX0_IO :: PKT_DLY_CNT :: RMX_PKT_DLY_CNT [08:00] */
#define BCHP_XPT_RMX0_IO_PKT_DLY_CNT_RMX_PKT_DLY_CNT_MASK          0x000001ff
#define BCHP_XPT_RMX0_IO_PKT_DLY_CNT_RMX_PKT_DLY_CNT_SHIFT         0
#define BCHP_XPT_RMX0_IO_PKT_DLY_CNT_RMX_PKT_DLY_CNT_DEFAULT       0x00000000

/***************************************************************************
 *TV_STATUS - TV Status
 ***************************************************************************/
/* XPT_RMX0_IO :: TV_STATUS :: reserved0 [31:09] */
#define BCHP_XPT_RMX0_IO_TV_STATUS_reserved0_MASK                  0xfffffe00
#define BCHP_XPT_RMX0_IO_TV_STATUS_reserved0_SHIFT                 9

/* XPT_RMX0_IO :: TV_STATUS :: ARM_CLK_EN [08:08] */
#define BCHP_XPT_RMX0_IO_TV_STATUS_ARM_CLK_EN_MASK                 0x00000100
#define BCHP_XPT_RMX0_IO_TV_STATUS_ARM_CLK_EN_SHIFT                8
#define BCHP_XPT_RMX0_IO_TV_STATUS_ARM_CLK_EN_DEFAULT              0x00000000

/* XPT_RMX0_IO :: TV_STATUS :: reserved1 [07:00] */
#define BCHP_XPT_RMX0_IO_TV_STATUS_reserved1_MASK                  0x000000ff
#define BCHP_XPT_RMX0_IO_TV_STATUS_reserved1_SHIFT                 0

#endif /* #ifndef BCHP_XPT_RMX0_IO_H__ */

/* End of File */
