[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7559       tick       3536053       1557068       1503814       3536053 
      2   7559       tick       5311354       2438834       2414611       5311354 
      3   7559       tick       5300311       2435330       2417373       5300311 
      4   7559       tick       5291093       2429411       2409779       5291093 
      5   7559       tick       5321668       2440812       2419106       5321668 
      6   7559       tick       5314540       2437482       2421286       5314540 
      7   7559       tick       5311047       2435621       2419761       5311047 
      8   7559       tick       5315343       2438835       2422751       5315343 
      9   7559       tick       5315835       2439077       2419537       5315835 
     10   7559       tick       5300898       2433228       2417448       5300898 
     11   7559       tick       5309167       2436900       2419736       5309167 
     12   7559       tick       5307200       2437586       2419560       5307200 
     13   7559       tick       5297485       2432530       2405521       5297485 
     14   7559       tick       5293294       2430866       2389277       5293294 
     15   7559       tick       5299858       2433445       2388751       5299858 
     16   7559       tick       5301118       2434395       2392570       5301118 
     17   7559       tick       5288572       2430569       2400743       5288572 
     18   7559       tick       5288713       2430614       2414187       5288713 
     19   7559       exit       4652830       2137198       2112380       4652830 
