#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 23 13:10:22 2019
# Process ID: 14964
# Current directory: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent436 C:\Users\hnd00\OneDrive\Github\TFE4141\tfe4141_rsa_integration_kit_2019\Exponentiation\Exponentiation\Exponentiation.xpr
# Log file: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/vivado.log
# Journal file: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation'
INFO: [Project 1-313] Project file moved from 'C:/Users/Henrik/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/testbench/exponentiation_tb.vhd', nor could it be found using path 'C:/Users/Henrik/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/testbench/exponentiation_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 685.148 ; gain = 35.941
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
import_files -norecurse {C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/src/modexp.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/src/monpro.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/src/multicore.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/testbench_modexp.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/testbench_multicore.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/Testbench.vhd C:/Users/hnd00/OneDrive/Github/TFE4141/vhdl/sim/testbench_monpro.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd
remove_files  C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd
WARNING: [Vivado 12-818] No files matched 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/source/exponentiation.vhd'
export_ip_user_files -of_objects  [get_files C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/testbench/exponentiation_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/testbench/exponentiation_tb.vhd
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exponentiation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Exponentiation_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modexp'
ERROR: [VRFC 10-2935] 'monpro' is already declared in this region [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:40]
ERROR: [VRFC 10-3782] unit 'arch' ignored due to previous errors [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: Exponentiation
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.484 ; gain = 176.684
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] monpro is already declared in this region [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:40]
INFO: [Synth 8-2810] unit arch ignored due to previous errors [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.207 ; gain = 235.406
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: Exponentiation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.207 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'Exponentiation' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.207 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: Exponentiation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.207 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'Exponentiation' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.207 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top Testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: Exponentiation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Exponentiation' [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/multicore.vhd:16]
	Parameter number_of_cores bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'modexp' declared at 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:6' bound to instance 'uut' of component 'modexp' [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/multicore.vhd:50]
INFO: [Synth 8-638] synthesizing module 'modexp' [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:15]
INFO: [Synth 8-3491] module 'monpro' declared at 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/monpro.vhd:5' bound to instance 'uut' of component 'monpro' [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:40]
INFO: [Synth 8-638] synthesizing module 'monpro' [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/monpro.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/monpro.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element S_reg was removed.  [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/monpro.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'monpro' (1#1) [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/monpro.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'modexp' (2#1) [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:15]
INFO: [Synth 8-3491] module 'modexp' declared at 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd:6' bound to instance 'uut' of component 'modexp' [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/multicore.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Exponentiation' (3#1) [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/multicore.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1231.785 ; gain = 0.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.223 ; gain = 15.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.223 ; gain = 15.016
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Master_constraints/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Master_constraints/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1387.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1411.719 ; gain = 180.512
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1411.719 ; gain = 180.512
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modexp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monpro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sources_1/imports/src/multicore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Exponentiation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_modexp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_multicore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_multicore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim/xsim.dir/Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim/xsim.dir/Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 23 13:30:02 2019. For additional details about this file, please refer to the WebTalk help file at C:/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.316 ; gain = 17.516
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 23 13:30:02 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1411.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
ERROR: File .\testvectors\monpro_test_vector.txt is not open. Cannot call endfile on it
Time: 22 ns  Iteration: 0  Process: /Testbench/testbench_monpro_1/monpro_pro
  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd

HDL Line: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd:119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1413.641 ; gain = 1.922
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1413.641 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
ERROR: File C:\Users\hnd00\OneDrive\Github\TFE4141\tfe4141_rsa_integration_kit_2019\Exponentiation\Exponentiation\Exponentiation.srcs\sim_1\imports\sim\testvectors\monpro_test_vector.txt is not open. Cannot call endfile on it
Time: 22 ns  Iteration: 0  Process: /Testbench/testbench_monpro_1/monpro_pro
  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd

HDL Line: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd:119
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1413.641 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
ERROR: File C:\Users\hnd00\OneDrive\Github\TFE4141\tfe4141_rsa_integration_kit_2019\Exponentiation\Exponentiation\Exponentiation.srcs\sim_1\imports\sim\testvectors\monpro_test_vector.txt is not open. Cannot call endfile on it
Time: 22 ns  Iteration: 0  Process: /Testbench/testbench_monpro_1/monpro_pro
  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd

HDL Line: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd:119
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1413.641 ; gain = 0.000
run all
ERROR: File .\testvectors\monpro_output_results.txt error. Cannot write to it
Time: 6216 ns  Iteration: 1  Process: /Testbench/testbench_monpro_1/monpro_pro
  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd

HDL Line: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd:158
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.641 ; gain = 0.000
run all
add_wave {{/Testbench/testbench_monpro_1/mon_pro_test}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.781 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.781 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_modexp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_multicore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_multicore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1438.680 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_modexp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_multicore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_multicore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_monpro'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_monpro [testbench_monpro_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1438.680 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture arch of entity xil_defaultlib.modexp [modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_modexp [testbench_modexp_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.680 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
Note: read from files
Time: 0 ps  Iteration: 0  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1438.680 ; gain = 0.000
run all
Note: read from files
Time: 2368308 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 4798776 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 7179516 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 9498096 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 11934780 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 14327952 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 16683828 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 19077 us  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 21476388 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 23807400 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 26262732 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 28718064 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 31129884 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 33579 us  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 35997036 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 38433720 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 40963644 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 43257360 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 45631884 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 47981544 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 50269044 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 52631136 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 54980796 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 57392616 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 59785788 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 62172744 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 64528620 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 66890712 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 69308748 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 71739216 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 74151036 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 76525560 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 78980892 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 81454872 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 83785884 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 86135544 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 88628172 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 91127016 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 93439380 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 95869848 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 98256804 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 100600248 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 103043148 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 105330648 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 107692740 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 110135640 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 112603404 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 114965496 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 117315156 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 119758056 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 122200956 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 124594128 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 126974868 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 129293448 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 131655540 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 134036280 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 136485396 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 138872352 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 141178500 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 143553024 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 145908900 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 148320720 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 150689028 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 153057336 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 155438076 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 157930704 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 160305228 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 162723264 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 165135084 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 167571768 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 169946292 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 172358112 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 174738852 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 177138240 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 179537628 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 181955664 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 184299108 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 186611472 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 189048156 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 191453760 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 193753692 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 196146864 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 198496524 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 200926992 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 203444484 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 205819008 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 208212180 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 210611568 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 213029604 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 215472504 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 217828380 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 220221552 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 222571212 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 224964384 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 227351340 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 229676136 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 232025796 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 234400320 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
Note: read from files
Time: 236749980 ns  Iteration: 2  Process: /Testbench/modexp_test/modexp_test_process  File: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/testbench_modexp.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:01:58 . Memory (MB): peak = 1438.680 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.srcs/sim_1/imports/sim/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.sim/sim_1/behav/xsim'
"xelab -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 261f82b552004845bb9b5c8d23af859e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.monpro [monpro_default]
Compiling architecture arch of entity xil_defaultlib.modexp [modexp_default]
Compiling architecture arch of entity xil_defaultlib.Exponentiation [\Exponentiation(number_of_cores=...]
Compiling architecture behavioral of entity xil_defaultlib.testbench_multicore [testbench_multicore_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1438.680 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1438.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 1438.680 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Sat Nov 23 13:53:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/hnd00/OneDrive/Github/TFE4141/tfe4141_rsa_integration_kit_2019/Exponentiation/Exponentiation/Exponentiation.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.680 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 14:02:34 2019...
