{"vcs1":{"timestamp_begin":1681760667.687702754, "rt":3.73, "ut":2.10, "st":0.68}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681760667.330277245}
{"VCS_COMP_START_TIME": 1681760667.330277245}
{"VCS_COMP_END_TIME": 1681760671.478185294}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337048}}
