name: tsmc_n65_gen
description: "TSMC 65nm CMOS General Purpose Logic/MS_RF (extracted from T-N65-CL-DR-001)"
rules:
  # Metal Layer Rules
  layer_metal1_min_width: 0.09
  layer_metal1_min_spacing: 0.09
  layer_metal2_to_metal7_min_width: 0.1
  layer_metal2_to_metal7_min_spacing: 0.1
  layer_metal5_to_metal7_thick_min_width: 0.2
  layer_metal5_to_metal7_thick_min_spacing: 0.2
  layer_metal3_to_metal9_ultra_thick_min_width: 0.4
  layer_metal3_to_metal9_ultra_thick_min_spacing: 0.4
  layer_metal6_to_metal9_redistribution_min_width: 0.5
  layer_metal6_to_metal9_redistribution_min_spacing: 0.5
  layer_metal4_to_metal9_cmn_min_width: 2.0
  layer_metal4_to_metal9_cmn_min_spacing: 2.0
  
  # Via Rules
  via_standard_min_size: 0.10
  via_standard_min_spacing: 0.10
  via_thick_min_size: 0.2
  via_thick_min_spacing: 0.2
  via_ultra_thick_min_size: 0.36
  via_ultra_thick_min_spacing: 0.36
  via_redistribution_min_size: 0.46
  via_redistribution_min_spacing: 0.46
  via_cmn_min_size: 0.36
  via_cmn_min_spacing: 0.36
  via_flipchip_min_size: 3
  via_flipchip_min_spacing: 3
  
  # AP and AP-MD Rules
  ap_md_interconnection_width: 3
  ap_interconnection_width: 3

layers:
  # Process Layers
  active: {number: 120, datatype: 0}  # OD
  poly: {number: 130, datatype: 0}    # PO
  contact: {number: 156, datatype: 0}  # CO
  
  # Metal Layers - Standard
  metal1: {number: 360, datatype: 0}  # M1
  metal2: {number: 380, datatype: 0}
  metal3: {number: 381, datatype: 0}
  metal4: {number: 384, datatype: 0}
  metal5: {number: 385, datatype: 0}
  metal6: {number: 386, datatype: 0}
  metal7: {number: 387, datatype: 0}
  
  # Metal Layers - Thick (My)
  metal5_thick: {number: 385, datatype: 20}
  metal6_thick: {number: 386, datatype: 20}
  metal7_thick: {number: 387, datatype: 20}
  
  # Metal Layers - Ultra Thick (Mz)
  metal3_ultra: {number: 381, datatype: 40}
  metal4_ultra: {number: 384, datatype: 40}
  metal5_ultra: {number: 385, datatype: 40}
  metal6_ultra: {number: 386, datatype: 40}
  metal7_ultra: {number: 387, datatype: 40}
  metal8_ultra: {number: 388, datatype: 40}
  metal9_ultra: {number: 389, datatype: 40}
  
  # Metal Layers - Redistribution (Mr)
  metal6_rdl: {number: 386, datatype: 80}
  metal7_rdl: {number: 387, datatype: 80}
  metal8_rdl: {number: 388, datatype: 80}
  metal9_rdl: {number: 389, datatype: 80}
  
  # Metal Layers - Common Mode (Mu)
  metal4_cmn: {number: 384, datatype: 0}
  metal5_cmn: {number: 385, datatype: 0}
  metal6_cmn: {number: 386, datatype: 0}
  metal7_cmn: {number: 387, datatype: 0}
  metal8_cmn: {number: 388, datatype: 0}
  metal9_cmn: {number: 389, datatype: 0}
  
  # Via Layers - Standard
  via1: {number: 378, datatype: 0}
  via2: {number: 379, datatype: 0}
  via3: {number: 373, datatype: 0}
  via4: {number: 374, datatype: 0}
  via5: {number: 375, datatype: 0}
  via6: {number: 376, datatype: 0}
  
  # Via Layers - Thick (VIAy)
  via2_thick: {number: 379, datatype: 20}
  via3_thick: {number: 373, datatype: 20}
  via4_thick: {number: 374, datatype: 20}
  via5_thick: {number: 375, datatype: 20}
  via6_thick: {number: 376, datatype: 20}
  via7_thick: {number: 377, datatype: 20}
  via8_thick: {number: 372, datatype: 20}
  
  # Via Layers - Ultra Thick (VIAz)
  via2_ultra: {number: 379, datatype: 40}
  via3_ultra: {number: 373, datatype: 40}
  via4_ultra: {number: 374, datatype: 40}
  via5_ultra: {number: 375, datatype: 40}
  via6_ultra: {number: 376, datatype: 40}
  via7_ultra: {number: 377, datatype: 40}
  via8_ultra: {number: 372, datatype: 40}
  
  # Via Layers - Redistribution (VIAr)
  via5_rdl: {number: 375, datatype: 80}
  via6_rdl: {number: 376, datatype: 80}
  via7_rdl: {number: 377, datatype: 80}
  via8_rdl: {number: 372, datatype: 80}
  
  # Special Layers
  ap: {number: 307, datatype: 74}
  ap_md: {number: 309, datatype: 74}
  rv: {number: 306, datatype: 0}  # For flip chip