// Seed: 2057500447
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    output wire id_9,
    input wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output tri id_15,
    output tri0 id_16
);
  assign id_15 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1
    , id_4,
    output tri1  id_2
);
  always id_1 <= #id_0 1 == id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2
  );
endmodule
