INFO: [VRFC 10-163] Analyzing VHDL file "E:/EN525.742_Project_3/project_3.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dds_compiler_0
