<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6441496 - Structure of stacked integrated circuits - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Structure of stacked integrated circuits"><meta name="DC.contributor" content="Wen Chuan Chen" scheme="inventor"><meta name="DC.contributor" content="Kuo Feng Peng" scheme="inventor"><meta name="DC.contributor" content="Jichen Wu" scheme="inventor"><meta name="DC.contributor" content="Chia Jung Chang" scheme="inventor"><meta name="DC.contributor" content="Wen Chuan Chen" scheme="assignee"><meta name="DC.contributor" content="Kuo Feng Peng" scheme="assignee"><meta name="DC.contributor" content="Jichen Wu" scheme="assignee"><meta name="DC.contributor" content="Chia Jung Chang" scheme="assignee"><meta name="DC.date" content="2001-1-23" scheme="dateSubmitted"><meta name="DC.description" content="The structure of stacked integrated circuits includes a substrate, a lower integrated circuit, a plurality of wirings, an adhesive layer, and an upper integrated circuit. The substrate has a first surface formed with signal input terminals, and a second surface formed with signal output terminals. The lower integrated circuit has a first surface and a second surface. The first surface is adhered to the first surface of the substrate while the second surface is formed with a plurality of bonding pads. The wirings have first ends and second ends. The first ends are electrically connected to the bonding pads of the lower integrated circuit while the second ends are electrically connected to the signal input terminals of the substrate. The adhesive layer is coated on the second surface of the lower integrated circuit and includes adhesive agent and filling elements. The upper integrated circuit is stacked above the second surface of the lower integrated circuit with the adhesive layer inserted between the upper and lower integrated circuit. The lower integrated circuit is adhered to the upper integrated circuit by the adhesive agent. A predetermined gap is formed between the lower and upper integrated circuit by the filling elements. According to this structure, the wirings located under the lower integrated circuit are free from being pressed and damaged by the upper integrated circuit when stacking a plurality of integrated circuits. Thus, the stacking processes can be facilitated and the manufacturing costs can also be lowered."><meta name="DC.date" content="2002-8-27" scheme="issued"><meta name="DC.relation" content="US:6097097" scheme="references"><meta name="DC.relation" content="US:6333562" scheme="references"><meta name="citation_patent_number" content="US:6441496"><meta name="citation_patent_application_number" content="US:09/768,987"><link rel="canonical" href="http://www.google.com/patents/US6441496"/><meta property="og:url" content="http://www.google.com/patents/US6441496"/><meta name="title" content="Patent US6441496 - Structure of stacked integrated circuits"/><meta name="description" content="The structure of stacked integrated circuits includes a substrate, a lower integrated circuit, a plurality of wirings, an adhesive layer, and an upper integrated circuit. The substrate has a first surface formed with signal input terminals, and a second surface formed with signal output terminals. The lower integrated circuit has a first surface and a second surface. The first surface is adhered to the first surface of the substrate while the second surface is formed with a plurality of bonding pads. The wirings have first ends and second ends. The first ends are electrically connected to the bonding pads of the lower integrated circuit while the second ends are electrically connected to the signal input terminals of the substrate. The adhesive layer is coated on the second surface of the lower integrated circuit and includes adhesive agent and filling elements. The upper integrated circuit is stacked above the second surface of the lower integrated circuit with the adhesive layer inserted between the upper and lower integrated circuit. The lower integrated circuit is adhered to the upper integrated circuit by the adhesive agent. A predetermined gap is formed between the lower and upper integrated circuit by the filling elements. According to this structure, the wirings located under the lower integrated circuit are free from being pressed and damaged by the upper integrated circuit when stacking a plurality of integrated circuits. Thus, the stacking processes can be facilitated and the manufacturing costs can also be lowered."/><meta property="og:title" content="Patent US6441496 - Structure of stacked integrated circuits"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("3ZPtU6WQFJOosQS7_YDADw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("IRL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("3ZPtU6WQFJOosQS7_YDADw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("IRL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6441496?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6441496"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=wf5bBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6441496&amp;usg=AFQjCNHXnPId_omiEmw2wXvRXmVm-GiG6w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6441496.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6441496.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20020096780"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6441496"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6441496" style="display:none"><span itemprop="description">The structure of stacked integrated circuits includes a substrate, a lower integrated circuit, a plurality of wirings, an adhesive layer, and an upper integrated circuit. The substrate has a first surface formed with signal input terminals, and a second surface formed with signal output terminals. The...</span><span itemprop="url">http://www.google.com/patents/US6441496?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6441496 - Structure of stacked integrated circuits</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6441496 - Structure of stacked integrated circuits" title="Patent US6441496 - Structure of stacked integrated circuits"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6441496 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/768,987</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 27, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 23, 2001</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 22, 2000</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20020096780">US20020096780</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09768987, </span><span class="patent-bibdata-value">768987, </span><span class="patent-bibdata-value">US 6441496 B1, </span><span class="patent-bibdata-value">US 6441496B1, </span><span class="patent-bibdata-value">US-B1-6441496, </span><span class="patent-bibdata-value">US6441496 B1, </span><span class="patent-bibdata-value">US6441496B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Wen+Chuan+Chen%22">Wen Chuan Chen</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Kuo+Feng+Peng%22">Kuo Feng Peng</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jichen+Wu%22">Jichen Wu</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Chia+Jung+Chang%22">Chia Jung Chang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Wen+Chuan+Chen%22">Wen Chuan Chen</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Kuo+Feng+Peng%22">Kuo Feng Peng</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Jichen+Wu%22">Jichen Wu</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Chia+Jung+Chang%22">Chia Jung Chang</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6441496.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6441496.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6441496.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (44),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (31),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6441496&usg=AFQjCNF-SzDpkyGwRSjWu9p9R_HsgWeW5g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6441496&usg=AFQjCNGTZzERMvXu4Hut4AHfhcnuZILCUw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6441496B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHaJ7voiDMeZtdELZocC-n822HDGA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54978930" lang="EN" load-source="patent-office">Structure of stacked integrated circuits</invention-title></span><br><span class="patent-number">US 6441496 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50371207" lang="EN" load-source="patent-office"> <div class="abstract">The structure of stacked integrated circuits includes a substrate, a lower integrated circuit, a plurality of wirings, an adhesive layer, and an upper integrated circuit. The substrate has a first surface formed with signal input terminals, and a second surface formed with signal output terminals. The lower integrated circuit has a first surface and a second surface. The first surface is adhered to the first surface of the substrate while the second surface is formed with a plurality of bonding pads. The wirings have first ends and second ends. The first ends are electrically connected to the bonding pads of the lower integrated circuit while the second ends are electrically connected to the signal input terminals of the substrate. The adhesive layer is coated on the second surface of the lower integrated circuit and includes adhesive agent and filling elements. The upper integrated circuit is stacked above the second surface of the lower integrated circuit with the adhesive layer inserted between the upper and lower integrated circuit. The lower integrated circuit is adhered to the upper integrated circuit by the adhesive agent. A predetermined gap is formed between the lower and upper integrated circuit by the filling elements. According to this structure, the wirings located under the lower integrated circuit are free from being pressed and damaged by the upper integrated circuit when stacking a plurality of integrated circuits. Thus, the stacking processes can be facilitated and the manufacturing costs can also be lowered.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(2)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6441496B1/US06441496-20020827-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6441496B1/US06441496-20020827-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6441496B1/US06441496-20020827-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6441496B1/US06441496-20020827-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(6)</span></span></div><div class="patent-text"><div mxw-id="PCLM8349115" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6441496-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A structure of stacked integrated circuits, comprising:</div>
      <div class="claim-text">a substrate having a first surface formed with signal input terminals, and a second surface formed with signal output terminals; </div>
      <div class="claim-text">a lower integrated circuit having a first surface and a second surface, the first surface of the lower integrated circuit being adhered to the first surface of the substrate, the second surface of the lower integrated circuit being formed with a plurality of bonding pads; </div>
      <div class="claim-text">a plurality of wirings having first ends and second ends, the first ends being electrically connected to the bonding pads of the lower integrated circuit and the second ends being electrically connected to the signal input terminals of the substrate; </div>
      <div class="claim-text">an adhesive layer coated on the second surface of the lower integrated circuit, the adhesive layer including adhesive agent and filling elements; and </div>
      <div class="claim-text">an upper integrated circuit stacked above the second surface of the lower integrated circuit with the adhesive layer inserted between the upper and lower integrated circuits, wherein the lower integrated circuit is adhered to the upper integrated circuit by the adhesive agent, and a predetermined gap is formed between the lower and upper integrated circuits by the filling elements. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6441496-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The structure of stacked integrated circuits according to <claim-ref idref="US-6441496-B1-CLM-00001">claim 1</claim-ref>, wherein the signal output terminals of the substrate are metallic balls arranged in the form of a ball grid array (BGA).</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6441496-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The structure of stacked integrated circuits according to <claim-ref idref="US-6441496-B1-CLM-00001">claim 1</claim-ref>, wherein the plurality of wirings are electrically connected to an edge of the second surface of the lower integrated circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6441496-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The structure of stacked integrated circuits according to <claim-ref idref="US-6441496-B1-CLM-00003">claim 3</claim-ref>, wherein the plurality of wirings are electrically connected to the lower integrated circuit by way of wedge bonding.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6441496-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The structure of stacked integrated circuits according to <claim-ref idref="US-6441496-B1-CLM-00001">claim 1</claim-ref>, wherein the adhesive layer is coated on the central portion of the second surface of the lower integrated circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6441496-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The structure of stacked integrated circuits according to <claim-ref idref="US-6441496-B1-CLM-00001">claim 1</claim-ref>, wherein the adhesive layer is coated on the periphery of the second surface of the lower integrated circuit.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53625507" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The invention relates to a structure of stacked integrated circuits and method for manufacturing the same, in particular, to a structure of stacked integrated circuits in which integrated circuits can be effectively stacked so as to facilitate the manufacturing processes.</p>
    <p>2. Description of the Related Art</p>
    <p>In the current technological field, every product needs to be light, thin, and small. Therefore, it is preferable that the integrated circuit has a small volume in order to meet the demands of the products. In the prior art, even if the volumes of integrated circuits are small, they only can be electrically connected to the circuit board in parallel. Because the area of the circuit board is limited, it is not possible to increase the number of the integrated circuits mounted on the circuit board. Therefore, it is difficult to make the products small, thin, and light.</p>
    <p>To meet the demands of manufacturing small, thin, and light products, a lot of integrated circuits can Se stacked. However, when stacking a lot of integrated circuits. the upper integrated circuit will contact and press the wirings of the lower integrated circuit. In this case, the signal transmission to or from the lower integrated circuit is easily influenced.</p>
    <p>Referring to FIG. 1, a structure of stacked integrated circuits includes a substrate <b>10</b>, a lower integrated circuit <b>12</b>, an upper integrated circuit <b>14</b>, a plurality of wirings <b>16</b> and <b>17</b>, and an isolation layer <b>18</b>. The lower integrated circuit <b>12</b> is located on the substrate <b>10</b>. The isolation layer <b>18</b> is located on the lower integrated circuit <b>12</b>. The upper integrated circuit <b>14</b> is stacked on the isolation layer <b>18</b>. That is, the upper integrated circuit <b>14</b> is stacked above the lower integrated circuit <b>12</b> with the isolation layer <b>18</b> interposed between the integrated circuits <b>12</b> and <b>14</b>. Thus, a proper gap <b>20</b> is formed between the lower integrated circuit <b>12</b> and the upper integrated circuit <b>14</b>. According to this structure, the plurality of wirings <b>17</b> can be electrically connected to the edge of the lower integrated circuit <b>12</b>. Furthermore, the plurality of wirings <b>17</b> connecting the substrate <b>10</b> to the lower integrated circuit <b>12</b> are free from being pressed when stacking the upper integrated circuit <b>14</b> above the lower integrated circuit <b>12</b>.</p>
    <p>However, the above-mentioned structure has the disadvantages described hereinbelow. During the manufacturing processes, the isolation layer <b>18</b> has to be manufactured in advance, and then, it is adhered to the lower integrated circuit <b>12</b>. Thereafter, the upper integrated circuit <b>14</b> has to be adhered on the isolation layer <b>18</b>. As a result, the manufacturing processes are complicated, and the manufacturing costs are high.</p>
    <p>To solve the above-mentioned problems, it is necessary for the invention to provide a structure of stacked integrated circuits in order to improve the stacking processes of the integrated circuits, facilitate the manufacturing processes. and lower down the manufacturing costs.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>It is therefore an object of the invention to provide a structure of stacked integrated circuits and method for manufacturing the same in order to effectively stack the integrated circuits and increase the manufacturing speed.</p>
    <p>It is therefore another object of the invention to provide a structure of stacked integrated circuits and method for manufacturing the same in which the stacking processes can be simplified because an isolation layer can be simultaneously formed on the integrated circuit when coating the adhesive layer.</p>
    <p>It is therefore still another object of the invention to provide a structure of stacked integrated circuits and method for manufacturing the same in which the adhesive layer and isolation layer can be formed simultaneously by a general coater. Thus, no other apparatus should be prepared for manufacturing the stacked integrated circuits.</p>
    <p>According to one aspect of the invention, a structure of stacked integrated circuits includes a substrate, a lower integrated circuit, a plurality of wirings, an adhesive layer, and an upper integrated circuit. The substrate has a first surface formed with signal input terminals, and a second surface formed with signal output terminals. The lower integrated circuit has a first surface and a second surface. The first surface of the lower integrated circuit is adhered to the first surface of the substrate while the second surface of the lower integrated circuit is formed with a plurality of bonding pads. The wirings have first ends and second ends. The first ends are electrically connected to the bonding pads of the lower integrated circuit while the second ends are electrically connected to the signal input terminals of the substrate. The adhesive layer is coated on the second surface of the lower integrated circuit and includes adhesive agent and filling elements. The upper integrated circuit is stacked above the second surface of the lower integrated circuit with the adhesive layer inserted between the upper and lower integrated circuits. The lower integrated circuit is adhered to the upper integrated circuit by the adhesive agent. A predetermined gap is formed between the lower and upper integrated circuits by the filling elements.</p>
    <p>According to this structure, the lower integrated circuit is free from being pressed and damaged by the upper integrated circuit when stacking a plurality of integrated circuits. Thus, the stacking processes can be facilitated and the manufacturing costs can also be lowered.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a cross-sectional view showing a conventional structure of stacked integrated circuits.</p>
    <p>FIG. 2 is a cross-sectional view showing a structure of stacked integrated circuits in accordance one embodiment of the invention.</p>
    <p>FIG. 3 is a schematic illustration showing the structure of stacked integrated circuits of the invention.</p>
    <p>FIG. 4 is a schematic illustration showing the structure of stacked integrated circuits in accordance with another embodiment of the invention.</p>
    <heading>DETAIL DESCRIPTION OF THE INVENTION</heading> <p>Referring to FIG. 2, the structure of stacked integrated circuits according to the invention includes a substrate <b>24</b>, a lower integrated circuit <b>32</b>, a plurality of wirings <b>40</b>, an adhesive layer <b>42</b>, and an upper integrated circuit <b>48</b>.</p>
    <p>The substrate <b>24</b> has a first surface <b>26</b> and a second surface <b>28</b>. The first surface <b>26</b> is formed with signal input terminals <b>29</b> for transmitting the signals from the integrated circuit to the substrate <b>24</b>. The second surface <b>29</b> is formed with signal output terminals <b>30</b> for transmitting the signals from the integrated circuit to the circuit board (not shown). The signal output terminals <b>30</b> can be connected to a plurality of metallic balls <b>30</b> arranged in the form of a ball grid array (BGA).</p>
    <p>The lower integrated circuit <b>32</b> has a first surface <b>34</b> and a second surface <b>36</b>. The first surface <b>34</b> is adhered onto the first surface <b>26</b> of the substrate <b>24</b>. The second surface <b>36</b> is formed with a plurality of bonding pads <b>38</b> for electrically connecting to the substrate <b>24</b>.</p>
    <p>First ends of the plurality of wirings <b>40</b> are electrically connected to the bonding pads <b>38</b> of then lower integrated circuit <b>32</b>, while second ends of the plurality of wirings <b>40</b> a re electrically connected to the signal input terminals <b>29</b> of the substrate <b>24</b>, respectively. Thus, the signals from the lower integrated circuit <b>32</b> can be transmitted to the substrate <b>24</b>.</p>
    <p>The adhesive layer <b>42</b> is coated on the second surface <b>36</b> of the lower integrated circuit <b>32</b>. The adhesive layer <b>42</b> consists of adhesive agent <b>44</b> and filling elements <b>46</b>. The adhesive agent <b>44</b> and the filling elements <b>46</b> are mixed together and can be coated onto the second surfaced <b>36</b> of the lower integrated circuit <b>32</b> using a general coater. The adhesive layer ,<b>42</b> is unevenly coated on the second surface <b>36</b> of the lower integrated circuit <b>32</b>, as shown in FIG. <b>3</b>.</p>
    <p>Referring again to FIG. 2, the upper integrated circuit <b>48</b> is stacked on the second surface <b>36</b> of the lower integrated circuit <b>32</b> and is bonded or adhered to the lower integrated circuit <b>32</b> by the adhesive agent <b>44</b>. At this time, the uneven adhesive layer <b>42</b> is pressed and flattened. A gap <b>50</b> is formed between the lower integrated circuit <b>32</b> and the upper integrated circuit <b>48</b> by using the filling elements <b>46</b>. The bonding pads <b>38</b> to which the plurality of wirings <b>40</b> connect to are located within the gap <b>50</b>. The wirings <b>40</b> may be connected to the lower integrated circuit <b>32</b> by way of, for example, wedge bonding. Thus, the wirings <b>40</b> is free from being pressed by the upper integrated circuit <b>48</b> when stacking the upper integrated circuit <b>48</b> above the lower integrated circuit <b>32</b>. In this embodiment, the adhesive layer is coated on the central portion of the second surface of the lower integrated circuit.</p>
    <p>Referring to FIG. 4, the adhesive layer <b>42</b> may also be coated at the periphery or four comers or periphery of the second surface <b>36</b> of the lower integrated circuit <b>32</b>. In this case, a stable contact surface between the upper integrated circuit <b>48</b> and the lower integrated circuit <b>32</b> can be obtained.</p>
    <p>The structure of the stacked integrated circuits of the invention and method for manufacturing the same have the following advantages.</p>
    <p>1. A gap <b>50</b> between the upper integrated circuit <b>48</b> and the lower integrated circuit <b>32</b> can be easily formed by using the adhesive layer <b>42</b> consisting of the adhesive agent <b>44</b> and the filling element <b>46</b>. Thus, the wirings <b>40</b> located inside the gap <b>50</b> is free from being pressed and damaged by the upper integrated circuit <b>48</b>.</p>
    <p>2. The stacking processes can be simplified by coating the adhesive agent <b>44</b> and the filling element <b>46</b> onto the lower integrated circuit <b>32</b> at the same time.</p>
    <p>3. The manufacturing costs can be lowered because the adhesive layer <b>42</b> can be coated by a general coater. The apparatus for bonding the isolation layer <b>18</b> is no longer needed.</p>
    <p>While the invention has been described by way of example and in terms of preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6097097">US6097097</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 20, 1997</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor device face-down bonded with pillars</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6333562">US6333562</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 13, 2000</td><td class="patent-data-table-td patent-date-value">Dec 25, 2001</td><td class="patent-data-table-td ">Advanced Semiconductor Engineering, Inc.</td><td class="patent-data-table-td ">Multichip module having stacked chip arrangement</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710455">US6710455</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 30, 2002</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Space-efficient; printed circuits; logic modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6822336">US6822336</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 26, 2002</td><td class="patent-data-table-td patent-date-value">Nov 23, 2004</td><td class="patent-data-table-td ">Nec Electronics Corporation</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6902951">US6902951</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2003</td><td class="patent-data-table-td patent-date-value">Jun 7, 2005</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Electronic device configured as a multichip module, leadframe, panel with leadframe positions, and method for producing the electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6982485">US6982485</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 13, 2002</td><td class="patent-data-table-td patent-date-value">Jan 3, 2006</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Stacking structure for semiconductor chips and a semiconductor package using it</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7253511">US7253511</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2004</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7288434">US7288434</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2006</td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method for making semiconductor multi-package module having inverted second package and including additional die or package stacked on second package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7306971">US7306971</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2004</td><td class="patent-data-table-td patent-date-value">Dec 11, 2007</td><td class="patent-data-table-td ">Chippac Inc.</td><td class="patent-data-table-td ">Semiconductor chip packaging method with individually placed film adhesive pieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7351610">US7351610</a></td><td class="patent-data-table-td patent-date-value">Jan 12, 2007</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method of fabricating a semiconductor multi-package module having a second package substrate with an exposed metal layer wire bonded to a first package substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7358115">US7358115</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td patent-date-value">Apr 15, 2008</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method of fabricating a semiconductor assembly including chip scale package and second substrate with exposed substrate surfaces on upper and lower sides</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7364946">US7364946</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2007</td><td class="patent-data-table-td patent-date-value">Apr 29, 2008</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method of fabricating a semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7372141">US7372141</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2006</td><td class="patent-data-table-td patent-date-value">May 13, 2008</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7394147">US7394147</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2005</td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td ">Orient Semiconductor Electronics, Limited</td><td class="patent-data-table-td ">Semiconductor package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7394148">US7394148</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 2006</td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Module having stacked chip scale semiconductor packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7429786">US7429786</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2006</td><td class="patent-data-table-td patent-date-value">Sep 30, 2008</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Semiconductor package including second substrate and having exposed substrate surfaces on upper and lower sides</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7429787">US7429787</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2006</td><td class="patent-data-table-td patent-date-value">Sep 30, 2008</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Semiconductor assembly including chip scale package and second substrate with exposed surfaces on upper and lower sides</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7443037">US7443037</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 2006</td><td class="patent-data-table-td patent-date-value">Oct 28, 2008</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Stacked integrated circuit package system with connection protection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7525199">US7525199</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 2004</td><td class="patent-data-table-td patent-date-value">Apr 28, 2009</td><td class="patent-data-table-td ">Sun Microsystems, Inc</td><td class="patent-data-table-td ">Packaging for proximity communication positioned integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7582960">US7582960</a></td><td class="patent-data-table-td patent-date-value">May 5, 2006</td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Multiple chip package module including die stacked over encapsulated package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7645634">US7645634</a></td><td class="patent-data-table-td patent-date-value">May 22, 2008</td><td class="patent-data-table-td patent-date-value">Jan 12, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Method of fabricating module having stacked chip scale semiconductor packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7652376">US7652376</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 2008</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Integrated circuit package system including stacked die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7674652">US7674652</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2005</td><td class="patent-data-table-td patent-date-value">Mar 9, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of forming an integrated circuit package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7682873">US7682873</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 2006</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7687313">US7687313</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td patent-date-value">Mar 30, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Method of fabricating a semiconductor multi package module having an inverted package stacked over ball grid array (BGA) package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7687315">US7687315</a></td><td class="patent-data-table-td patent-date-value">Mar 10, 2008</td><td class="patent-data-table-td patent-date-value">Mar 30, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Stacked integrated circuit package system and method of manufacture therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7692279">US7692279</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 2007</td><td class="patent-data-table-td patent-date-value">Apr 6, 2010</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7732254">US7732254</a></td><td class="patent-data-table-td patent-date-value">May 3, 2007</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7749807">US7749807</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2007</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7750482">US7750482</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2006</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Integrated circuit package system including zero fillet resin</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7768125">US7768125</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 2006</td><td class="patent-data-table-td patent-date-value">Aug 3, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Multi-chip package system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7829382">US7829382</a></td><td class="patent-data-table-td patent-date-value">Feb 3, 2010</td><td class="patent-data-table-td patent-date-value">Nov 9, 2010</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method for making semiconductor multipackage module including die and inverted land grid array package stacked over ball grid array package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7855100">US7855100</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2008</td><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Integrated circuit package system with an encapsulant cavity and method of fabrication thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7906853">US7906853</a></td><td class="patent-data-table-td patent-date-value">Sep 6, 2007</td><td class="patent-data-table-td patent-date-value">Mar 15, 2011</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Package structure for multiple die stack</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7935572">US7935572</a></td><td class="patent-data-table-td patent-date-value">Apr 26, 2010</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8021924">US8021924</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2010</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Encapsulant cavity integrated circuit package system and method of fabrication thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8030134">US8030134</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2006</td><td class="patent-data-table-td patent-date-value">Oct 4, 2011</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Stacked semiconductor package having adhesive/spacer structure and insulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8101459">US8101459</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 29, 2004</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8115269">US8115269</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2010</td><td class="patent-data-table-td patent-date-value">Feb 14, 2012</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Integrated circuit package having reduced interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8143100">US8143100</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2007</td><td class="patent-data-table-td patent-date-value">Mar 27, 2012</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Method of fabricating a semiconductor multi-package module having wire bond interconnect between stacked packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8309397">US8309397</a></td><td class="patent-data-table-td patent-date-value">Sep 19, 2011</td><td class="patent-data-table-td patent-date-value">Nov 13, 2012</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8552551">US8552551</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 20, 2005</td><td class="patent-data-table-td patent-date-value">Oct 8, 2013</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Adhesive/spacer island structure for stacking over wire bonded die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8623704">US8623704</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 2006</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">Chippac, Inc.</td><td class="patent-data-table-td ">Adhesive/spacer island structure for multiple die package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8704349">US8704349</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Stats Chippac Ltd.</td><td class="patent-data-table-td ">Integrated circuit package system with exposed interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2005117092A2?cl=en">WO2005117092A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 20, 2005</td><td class="patent-data-table-td patent-date-value">Dec 8, 2005</td><td class="patent-data-table-td ">Chippac Inc</td><td class="patent-data-table-td ">Stacked semiconductor package having adhesive/spacer structure and insulation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2005117111A2?cl=en">WO2005117111A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 20, 2005</td><td class="patent-data-table-td patent-date-value">Dec 8, 2005</td><td class="patent-data-table-td ">Chippac Inc</td><td class="patent-data-table-td ">Adhesive/spacer island structure for multiple die package</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S777000">257/777</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S686000">257/686</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21505">257/E21.505</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S783000">257/783</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S723000">257/723</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE25013">257/E25.013</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0025065000">H01L25/065</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021580000">H01L21/58</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/83139">H01L2224/83139</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01033">H01L2924/01033</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/06575">H01L2225/06575</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/32145">H01L2224/32145</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/8319">H01L2224/8319</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2225/0651">H01L2225/0651</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/83">H01L24/83</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/73265">H01L2224/73265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/15311">H01L2924/15311</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L25/0657">H01L25/0657</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48091">H01L2224/48091</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01075">H01L2924/01075</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/32">H01L24/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/29">H01L24/29</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/14">H01L2924/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/8385">H01L2224/8385</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/48227">H01L2224/48227</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=wf5bBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/07802">H01L2924/07802</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L24/28</span>, <span class="nested-value">H01L24/83</span>, <span class="nested-value">H01L24/32</span>, <span class="nested-value">H01L24/29</span>, <span class="nested-value">H01L25/065S</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Apr 4, 2014</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 8, 2011</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 6, 2010</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">7</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 6, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060125</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 29, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 23, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KINGPAK TECHNOLOGY INC., TAIWAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, WEN CHUAN;PENG, KUO FENG;WU, JICHEN;AND OTHERS;REEL/FRAME:011522/0208</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20001208</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KINGPAK TECHNOLOGY INC. NO. 84, TAIHO RD., CHUPEI</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KINGPAK TECHNOLOGY INC. NO. 84, TAIHO RD., CHUPEIH</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, WEN CHUAN /AR;REEL/FRAME:011522/0208</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U30rILdjc7p6H3tBpLaurhVwQOmyw\u0026id=wf5bBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U20qPsP-zRSpTWjcUkNzAbEsYqh_g\u0026id=wf5bBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1weCNLjLVT21WrGyP3F-RhB0_jyg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Structure_of_stacked_integrated_circuits.pdf?id=wf5bBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0AcawF1Uj5ljywrMZyzOik36jrnw"},"sample_url":"http://www.google.com/patents/reader?id=wf5bBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>