
ledblink.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bd2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ba  00800060  00000bd2  00000c46  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001a5  0080011a  00000c8c  00000d00  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00000d00  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000001c2  00000000  00000000  00000d40  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000072d  00000000  00000000  00000f02  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002ec  00000000  00000000  0000162f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000791  00000000  00000000  0000191b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000130  00000000  00000000  000020ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000028d  00000000  00000000  000021dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000310  00000000  00000000  00002469  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000a8  00000000  00000000  00002779  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	6a c2       	rjmp	.+1236   	; 0x4e0 <__vector_5>
   c:	44 c2       	rjmp	.+1160   	; 0x496 <__vector_6>
   e:	9a c2       	rjmp	.+1332   	; 0x544 <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	25 c0       	rjmp	.+74     	; 0x5e <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	00 c1       	rjmp	.+512    	; 0x218 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e2 ed       	ldi	r30, 0xD2	; 210
  3a:	fb e0       	ldi	r31, 0x0B	; 11
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	aa 31       	cpi	r26, 0x1A	; 26
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	12 e0       	ldi	r17, 0x02	; 2
  4a:	aa e1       	ldi	r26, 0x1A	; 26
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	af 3b       	cpi	r26, 0xBF	; 191
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	0c d0       	rcall	.+24     	; 0x72 <main>
  5a:	b9 c5       	rjmp	.+2930   	; 0xbce <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <__vector_9>:



// Timer 0 overflow interrupt service routine
ISR(TIMER0_OVF_vect) 
{
  5e:	1f 92       	push	r1
  60:	0f 92       	push	r0
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	0f 92       	push	r0
  66:	11 24       	eor	r1, r1
		slowcount=0;
	}	else {
			slowcount++;
	}
*/
}
  68:	0f 90       	pop	r0
  6a:	0f be       	out	0x3f, r0	; 63
  6c:	0f 90       	pop	r0
  6e:	1f 90       	pop	r1
  70:	18 95       	reti

00000072 <main>:

// Declare your global variables here

void main(void)
{
  72:	cf 92       	push	r12
  74:	df 92       	push	r13
  76:	ef 92       	push	r14
  78:	ff 92       	push	r15
  7a:	0f 93       	push	r16
  7c:	1f 93       	push	r17
  7e:	cf 93       	push	r28
  80:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
  82:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
  84:	84 e0       	ldi	r24, 0x04	; 4
  86:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
  88:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
  8a:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
  8c:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
  8e:	82 ee       	ldi	r24, 0xE2	; 226
  90:	81 bb       	out	0x11, r24	; 17

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 1,800 kHz
TCCR0=0x05;
  92:	85 e0       	ldi	r24, 0x05	; 5
  94:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
  96:	12 be       	out	0x32, r1	; 50
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
  98:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
  9a:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
  9c:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
  9e:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
  a0:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
  a2:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
  a4:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
  a6:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
  a8:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
  aa:	18 bc       	out	0x28, r1	; 40
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
  ac:	12 bc       	out	0x22, r1	; 34
TCCR2=0x00;
  ae:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
  b0:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
  b2:	13 bc       	out	0x23, r1	; 35

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
  b4:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
  b6:	81 e0       	ldi	r24, 0x01	; 1
  b8:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
  ba:	80 e8       	ldi	r24, 0x80	; 128
  bc:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
  be:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
  c0:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
  c2:	88 e1       	ldi	r24, 0x18	; 24
  c4:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
  c6:	86 e8       	ldi	r24, 0x86	; 134
  c8:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
  ca:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
  cc:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
  ce:	8b e0       	ldi	r24, 0x0B	; 11
  d0:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
  d2:	78 94       	sei
//set_dest();
init_uart();
  d4:	86 d1       	rcall	.+780    	; 0x3e2 <init_uart>
uartSW_init(); //software uart
  d6:	8e d1       	rcall	.+796    	; 0x3f4 <uartSW_init>
//		_delay_ms(1000);
//		sprintf(tempstring, "Nachricht mit ein paar mehr zeichen nur mal so zum test und dann war da ja noch das Hello, world! %ld \r\n", count);
//		uart_puts(tempstring);
//		uartSW_putc(uart_getc());
		//PORTD=PIND+(1<<5);
		uartSW_puts(&schildbuffer[showslot][0]);
  d8:	94 e6       	ldi	r25, 0x64	; 100
  da:	c9 2e       	mov	r12, r25
  dc:	d1 2c       	mov	r13, r1
		if(slotsused!=0) showslot=(showslot+1)%slotsused;
//		uartSW_puts("boing\r\n");
		sprintf(tempstring, "overwriteslot=%d;showslot=%d;slotsused=%d; \r\n", overwriteslot, showslot, slotsused);
  de:	80 e6       	ldi	r24, 0x60	; 96
  e0:	e8 2e       	mov	r14, r24
  e2:	80 e0       	ldi	r24, 0x00	; 0
  e4:	f8 2e       	mov	r15, r24
  e6:	0b e5       	ldi	r16, 0x5B	; 91
  e8:	12 e0       	ldi	r17, 0x02	; 2
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  ea:	ce e2       	ldi	r28, 0x2E	; 46
  ec:	d0 e0       	ldi	r29, 0x00	; 0
//		_delay_ms(1000);
//		sprintf(tempstring, "Nachricht mit ein paar mehr zeichen nur mal so zum test und dann war da ja noch das Hello, world! %ld \r\n", count);
//		uart_puts(tempstring);
//		uartSW_putc(uart_getc());
		//PORTD=PIND+(1<<5);
		uartSW_puts(&schildbuffer[showslot][0]);
  ee:	80 91 4e 02 	lds	r24, 0x024E
  f2:	90 91 4f 02 	lds	r25, 0x024F
  f6:	9c 01       	movw	r18, r24
  f8:	2c 9d       	mul	r18, r12
  fa:	c0 01       	movw	r24, r0
  fc:	2d 9d       	mul	r18, r13
  fe:	90 0d       	add	r25, r0
 100:	3c 9d       	mul	r19, r12
 102:	90 0d       	add	r25, r0
 104:	11 24       	eor	r1, r1
 106:	80 5e       	subi	r24, 0xE0	; 224
 108:	9e 4f       	sbci	r25, 0xFE	; 254
 10a:	a6 d1       	rcall	.+844    	; 0x458 <uartSW_puts>
		if(slotsused!=0) showslot=(showslot+1)%slotsused;
 10c:	20 91 50 02 	lds	r18, 0x0250
 110:	30 91 51 02 	lds	r19, 0x0251
 114:	21 15       	cp	r18, r1
 116:	31 05       	cpc	r19, r1
 118:	59 f0       	breq	.+22     	; 0x130 <main+0xbe>
 11a:	80 91 4e 02 	lds	r24, 0x024E
 11e:	90 91 4f 02 	lds	r25, 0x024F
 122:	01 96       	adiw	r24, 0x01	; 1
 124:	b9 01       	movw	r22, r18
 126:	f5 d4       	rcall	.+2538   	; 0xb12 <__divmodhi4>
 128:	90 93 4f 02 	sts	0x024F, r25
 12c:	80 93 4e 02 	sts	0x024E, r24
//		uartSW_puts("boing\r\n");
		sprintf(tempstring, "overwriteslot=%d;showslot=%d;slotsused=%d; \r\n", overwriteslot, showslot, slotsused);
 130:	3f 93       	push	r19
 132:	2f 93       	push	r18
 134:	80 91 4e 02 	lds	r24, 0x024E
 138:	90 91 4f 02 	lds	r25, 0x024F
 13c:	9f 93       	push	r25
 13e:	8f 93       	push	r24
 140:	80 91 4c 02 	lds	r24, 0x024C
 144:	90 91 4d 02 	lds	r25, 0x024D
 148:	9f 93       	push	r25
 14a:	8f 93       	push	r24
 14c:	ff 92       	push	r15
 14e:	ef 92       	push	r14
 150:	1f 93       	push	r17
 152:	0f 93       	push	r16
 154:	4e d2       	rcall	.+1180   	; 0x5f2 <sprintf>
 156:	80 e1       	ldi	r24, 0x10	; 16
 158:	97 e2       	ldi	r25, 0x27	; 39
 15a:	2d b7       	in	r18, 0x3d	; 61
 15c:	3e b7       	in	r19, 0x3e	; 62
 15e:	26 5f       	subi	r18, 0xF6	; 246
 160:	3f 4f       	sbci	r19, 0xFF	; 255
 162:	0f b6       	in	r0, 0x3f	; 63
 164:	f8 94       	cli
 166:	3e bf       	out	0x3e, r19	; 62
 168:	0f be       	out	0x3f, r0	; 63
 16a:	2d bf       	out	0x3d, r18	; 61
 16c:	fe 01       	movw	r30, r28
 16e:	31 97       	sbiw	r30, 0x01	; 1
 170:	f1 f7       	brne	.-4      	; 0x16e <main+0xfc>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 172:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 174:	d9 f7       	brne	.-10     	; 0x16c <main+0xfa>
		_delay_ms(1000);		
		//uartSW_putc('F');
		uartSW_puts(tempstring);
 176:	8b e5       	ldi	r24, 0x5B	; 91
 178:	92 e0       	ldi	r25, 0x02	; 2
 17a:	6e d1       	rcall	.+732    	; 0x458 <uartSW_puts>
 17c:	b8 cf       	rjmp	.-144    	; 0xee <main+0x7c>

0000017e <set_dest>:
	
	*/
} 


void set_dest(uint32_t destlow, uint32_t desthigh){
 17e:	8f 92       	push	r8
 180:	9f 92       	push	r9
 182:	af 92       	push	r10
 184:	bf 92       	push	r11
 186:	cf 92       	push	r12
 188:	df 92       	push	r13
 18a:	ef 92       	push	r14
 18c:	ff 92       	push	r15
 18e:	0f 93       	push	r16
 190:	1f 93       	push	r17
 192:	6b 01       	movw	r12, r22
 194:	7c 01       	movw	r14, r24
 196:	49 01       	movw	r8, r18
 198:	5a 01       	movw	r10, r20
 19a:	00 e0       	ldi	r16, 0x00	; 0
 19c:	14 e2       	ldi	r17, 0x24	; 36
 19e:	c8 01       	movw	r24, r16
 1a0:	01 97       	sbiw	r24, 0x01	; 1
 1a2:	f1 f7       	brne	.-4      	; 0x1a0 <set_dest+0x22>
//uint32_t desthigh;
char dat;
//	destlow=0x4001CF13;
//	desthigh=0x13A200;
	_delay_ms(20);
	sprintf(tempstring, "+++");
 1a4:	6e e8       	ldi	r22, 0x8E	; 142
 1a6:	70 e0       	ldi	r23, 0x00	; 0
 1a8:	8b e5       	ldi	r24, 0x5B	; 91
 1aa:	92 e0       	ldi	r25, 0x02	; 2
 1ac:	1b d2       	rcall	.+1078   	; 0x5e4 <strcpy>
	uart_puts(tempstring);
 1ae:	8b e5       	ldi	r24, 0x5B	; 91
 1b0:	92 e0       	ldi	r25, 0x02	; 2
 1b2:	ed d0       	rcall	.+474    	; 0x38e <uart_puts>
 1b4:	c8 01       	movw	r24, r16
 1b6:	01 97       	sbiw	r24, 0x01	; 1
 1b8:	f1 f7       	brne	.-4      	; 0x1b6 <set_dest+0x38>
 1ba:	01 c0       	rjmp	.+2      	; 0x1be <set_dest+0x40>
	_delay_ms(20);
	while((dat=uart_getc())!='\r') uartSW_putc(dat);	
 1bc:	33 d1       	rcall	.+614    	; 0x424 <uartSW_putc>
 1be:	f1 d0       	rcall	.+482    	; 0x3a2 <uart_getc>
 1c0:	8d 30       	cpi	r24, 0x0D	; 13
 1c2:	e1 f7       	brne	.-8      	; 0x1bc <set_dest+0x3e>
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
 1c4:	ff 92       	push	r15
 1c6:	ef 92       	push	r14
 1c8:	df 92       	push	r13
 1ca:	cf 92       	push	r12
 1cc:	bf 92       	push	r11
 1ce:	af 92       	push	r10
 1d0:	9f 92       	push	r9
 1d2:	8f 92       	push	r8
 1d4:	82 e9       	ldi	r24, 0x92	; 146
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	9f 93       	push	r25
 1da:	8f 93       	push	r24
 1dc:	0b e5       	ldi	r16, 0x5B	; 91
 1de:	12 e0       	ldi	r17, 0x02	; 2
 1e0:	1f 93       	push	r17
 1e2:	0f 93       	push	r16
 1e4:	06 d2       	rcall	.+1036   	; 0x5f2 <sprintf>
	uart_puts(tempstring);
 1e6:	c8 01       	movw	r24, r16
 1e8:	d2 d0       	rcall	.+420    	; 0x38e <uart_puts>
 1ea:	80 e0       	ldi	r24, 0x00	; 0
 1ec:	92 e1       	ldi	r25, 0x12	; 18
 1ee:	01 97       	sbiw	r24, 0x01	; 1
 1f0:	f1 f7       	brne	.-4      	; 0x1ee <set_dest+0x70>
 1f2:	8d b7       	in	r24, 0x3d	; 61
 1f4:	9e b7       	in	r25, 0x3e	; 62
 1f6:	0c 96       	adiw	r24, 0x0c	; 12
 1f8:	0f b6       	in	r0, 0x3f	; 63
 1fa:	f8 94       	cli
 1fc:	9e bf       	out	0x3e, r25	; 62
 1fe:	0f be       	out	0x3f, r0	; 63
 200:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
 202:	1f 91       	pop	r17
 204:	0f 91       	pop	r16
 206:	ff 90       	pop	r15
 208:	ef 90       	pop	r14
 20a:	df 90       	pop	r13
 20c:	cf 90       	pop	r12
 20e:	bf 90       	pop	r11
 210:	af 90       	pop	r10
 212:	9f 90       	pop	r9
 214:	8f 90       	pop	r8
 216:	08 95       	ret

00000218 <__vector_11>:
int	 compare=0;
int SCHILDIDBYTES=4;


ISR(USART_RXC_vect)
{
 218:	1f 92       	push	r1
 21a:	0f 92       	push	r0
 21c:	0f b6       	in	r0, 0x3f	; 63
 21e:	0f 92       	push	r0
 220:	11 24       	eor	r1, r1
 222:	cf 92       	push	r12
 224:	df 92       	push	r13
 226:	ef 92       	push	r14
 228:	ff 92       	push	r15
 22a:	0f 93       	push	r16
 22c:	1f 93       	push	r17
 22e:	2f 93       	push	r18
 230:	3f 93       	push	r19
 232:	4f 93       	push	r20
 234:	5f 93       	push	r21
 236:	6f 93       	push	r22
 238:	7f 93       	push	r23
 23a:	8f 93       	push	r24
 23c:	9f 93       	push	r25
 23e:	af 93       	push	r26
 240:	bf 93       	push	r27
 242:	cf 93       	push	r28
 244:	df 93       	push	r29
 246:	ef 93       	push	r30
 248:	ff 93       	push	r31
   // Code to be executed when the USART receives a byte here
   	if(uart_getc()=='<'){
 24a:	ab d0       	rcall	.+342    	; 0x3a2 <uart_getc>
 24c:	8c 33       	cpi	r24, 0x3C	; 60
 24e:	09 f0       	breq	.+2      	; 0x252 <__vector_11+0x3a>
 250:	7f c0       	rjmp	.+254    	; 0x350 <__vector_11+0x138>
		cli();
 252:	f8 94       	cli
		uart_gets(schildinc, 100);
 254:	64 e6       	ldi	r22, 0x64	; 100
 256:	83 eb       	ldi	r24, 0xB3	; 179
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	a7 d0       	rcall	.+334    	; 0x3aa <uart_gets>
		for(int k=0; k<slotsused; k++){
 25c:	c0 91 50 02 	lds	r28, 0x0250
 260:	d0 91 51 02 	lds	r29, 0x0251
			for(int j=2; j<2+SCHILDIDBYTES; j++){
 264:	00 91 17 01 	lds	r16, 0x0117
 268:	10 91 18 01 	lds	r17, 0x0118
 26c:	78 01       	movw	r14, r16
 26e:	08 94       	sec
 270:	e1 1c       	adc	r14, r1
 272:	f1 1c       	adc	r15, r1
 274:	40 91 52 02 	lds	r20, 0x0252
 278:	50 91 53 02 	lds	r21, 0x0253
 27c:	60 e0       	ldi	r22, 0x00	; 0
 27e:	70 e0       	ldi	r23, 0x00	; 0
{
   // Code to be executed when the USART receives a byte here
   	if(uart_getc()=='<'){
		cli();
		uart_gets(schildinc, 100);
		for(int k=0; k<slotsused; k++){
 280:	32 e3       	ldi	r19, 0x32	; 50
 282:	c3 2e       	mov	r12, r19
 284:	d1 2c       	mov	r13, r1
 286:	30 c0       	rjmp	.+96     	; 0x2e8 <__vector_11+0xd0>
			for(int j=2; j<2+SCHILDIDBYTES; j++){
				if (schildinc[j]==schildbuffer[k][j]){
 288:	f9 01       	movw	r30, r18
 28a:	ed 54       	subi	r30, 0x4D	; 77
 28c:	ff 4f       	sbci	r31, 0xFF	; 255
 28e:	90 81       	ld	r25, Z
 290:	8c 91       	ld	r24, X
 292:	98 17       	cp	r25, r24
 294:	11 f4       	brne	.+4      	; 0x29a <__vector_11+0x82>
					compare+=1;
 296:	4f 5f       	subi	r20, 0xFF	; 255
 298:	5f 4f       	sbci	r21, 0xFF	; 255
   // Code to be executed when the USART receives a byte here
   	if(uart_getc()=='<'){
		cli();
		uart_gets(schildinc, 100);
		for(int k=0; k<slotsused; k++){
			for(int j=2; j<2+SCHILDIDBYTES; j++){
 29a:	2f 5f       	subi	r18, 0xFF	; 255
 29c:	3f 4f       	sbci	r19, 0xFF	; 255
 29e:	11 96       	adiw	r26, 0x01	; 1
 2a0:	e2 16       	cp	r14, r18
 2a2:	f3 06       	cpc	r15, r19
 2a4:	8c f7       	brge	.-30     	; 0x288 <__vector_11+0x70>
				if (schildinc[j]==schildbuffer[k][j]){
					compare+=1;
				}
			}
			if (compare==SCHILDIDBYTES) {
 2a6:	40 17       	cp	r20, r16
 2a8:	51 07       	cpc	r21, r17
 2aa:	d1 f4       	brne	.+52     	; 0x2e0 <__vector_11+0xc8>
				overwriteslot=k;
 2ac:	70 93 4d 02 	sts	0x024D, r23
 2b0:	60 93 4c 02 	sts	0x024C, r22
				compare=0;
 2b4:	10 92 53 02 	sts	0x0253, r1
 2b8:	10 92 52 02 	sts	0x0252, r1
				compare=0;			
			}
		}		


		for(int i=0; i<100; i++) {schildbuffer[overwriteslot][i]=schildinc[i];};
 2bc:	20 91 4c 02 	lds	r18, 0x024C
 2c0:	30 91 4d 02 	lds	r19, 0x024D
 2c4:	a3 eb       	ldi	r26, 0xB3	; 179
 2c6:	b0 e0       	ldi	r27, 0x00	; 0
 2c8:	84 e6       	ldi	r24, 0x64	; 100
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	28 9f       	mul	r18, r24
 2ce:	f0 01       	movw	r30, r0
 2d0:	29 9f       	mul	r18, r25
 2d2:	f0 0d       	add	r31, r0
 2d4:	38 9f       	mul	r19, r24
 2d6:	f0 0d       	add	r31, r0
 2d8:	11 24       	eor	r1, r1
 2da:	e0 5e       	subi	r30, 0xE0	; 224
 2dc:	fe 4f       	sbci	r31, 0xFE	; 254
 2de:	1a c0       	rjmp	.+52     	; 0x314 <__vector_11+0xfc>
{
   // Code to be executed when the USART receives a byte here
   	if(uart_getc()=='<'){
		cli();
		uart_gets(schildinc, 100);
		for(int k=0; k<slotsused; k++){
 2e0:	6f 5f       	subi	r22, 0xFF	; 255
 2e2:	7f 4f       	sbci	r23, 0xFF	; 255
 2e4:	40 e0       	ldi	r20, 0x00	; 0
 2e6:	50 e0       	ldi	r21, 0x00	; 0
 2e8:	6c 17       	cp	r22, r28
 2ea:	7d 07       	cpc	r23, r29
 2ec:	2c f0       	brlt	.+10     	; 0x2f8 <__vector_11+0xe0>
 2ee:	50 93 53 02 	sts	0x0253, r21
 2f2:	40 93 52 02 	sts	0x0252, r20
 2f6:	e2 cf       	rjmp	.-60     	; 0x2bc <__vector_11+0xa4>
 2f8:	6c 9d       	mul	r22, r12
 2fa:	d0 01       	movw	r26, r0
 2fc:	6d 9d       	mul	r22, r13
 2fe:	b0 0d       	add	r27, r0
 300:	7c 9d       	mul	r23, r12
 302:	b0 0d       	add	r27, r0
 304:	11 24       	eor	r1, r1
 306:	aa 0f       	add	r26, r26
 308:	bb 1f       	adc	r27, r27
 30a:	ae 5d       	subi	r26, 0xDE	; 222
 30c:	be 4f       	sbci	r27, 0xFE	; 254
 30e:	22 e0       	ldi	r18, 0x02	; 2
 310:	30 e0       	ldi	r19, 0x00	; 0
 312:	c6 cf       	rjmp	.-116    	; 0x2a0 <__vector_11+0x88>
				compare=0;			
			}
		}		


		for(int i=0; i<100; i++) {schildbuffer[overwriteslot][i]=schildinc[i];};
 314:	8d 91       	ld	r24, X+
 316:	81 93       	st	Z+, r24
 318:	81 e0       	ldi	r24, 0x01	; 1
 31a:	a7 31       	cpi	r26, 0x17	; 23
 31c:	b8 07       	cpc	r27, r24
 31e:	d1 f7       	brne	.-12     	; 0x314 <__vector_11+0xfc>
		if((slotsused<3)&&(overwriteslot==slotsused)) slotsused++;
 320:	c3 30       	cpi	r28, 0x03	; 3
 322:	d1 05       	cpc	r29, r1
 324:	5c f4       	brge	.+22     	; 0x33c <__vector_11+0x124>
 326:	2c 17       	cp	r18, r28
 328:	3d 07       	cpc	r19, r29
 32a:	41 f4       	brne	.+16     	; 0x33c <__vector_11+0x124>
 32c:	2f 5f       	subi	r18, 0xFF	; 255
 32e:	3f 4f       	sbci	r19, 0xFF	; 255
 330:	30 93 51 02 	sts	0x0251, r19
 334:	20 93 50 02 	sts	0x0250, r18
 338:	21 50       	subi	r18, 0x01	; 1
 33a:	30 40       	sbci	r19, 0x00	; 0
		overwriteslot= (overwriteslot+1)%3;
 33c:	c9 01       	movw	r24, r18
 33e:	01 96       	adiw	r24, 0x01	; 1
 340:	63 e0       	ldi	r22, 0x03	; 3
 342:	70 e0       	ldi	r23, 0x00	; 0
 344:	e6 d3       	rcall	.+1996   	; 0xb12 <__divmodhi4>
 346:	90 93 4d 02 	sts	0x024D, r25
 34a:	80 93 4c 02 	sts	0x024C, r24

		sei();
 34e:	78 94       	sei
	}
	/*uart_gets(schildinc, 100);
	
	*/
} 
 350:	ff 91       	pop	r31
 352:	ef 91       	pop	r30
 354:	df 91       	pop	r29
 356:	cf 91       	pop	r28
 358:	bf 91       	pop	r27
 35a:	af 91       	pop	r26
 35c:	9f 91       	pop	r25
 35e:	8f 91       	pop	r24
 360:	7f 91       	pop	r23
 362:	6f 91       	pop	r22
 364:	5f 91       	pop	r21
 366:	4f 91       	pop	r20
 368:	3f 91       	pop	r19
 36a:	2f 91       	pop	r18
 36c:	1f 91       	pop	r17
 36e:	0f 91       	pop	r16
 370:	ff 90       	pop	r15
 372:	ef 90       	pop	r14
 374:	df 90       	pop	r13
 376:	cf 90       	pop	r12
 378:	0f 90       	pop	r0
 37a:	0f be       	out	0x3f, r0	; 63
 37c:	0f 90       	pop	r0
 37e:	1f 90       	pop	r1
 380:	18 95       	reti

00000382 <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
 382:	5d 9b       	sbis	0x0b, 5	; 11
 384:	fe cf       	rjmp	.-4      	; 0x382 <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 386:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
 388:	80 e0       	ldi	r24, 0x00	; 0
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	08 95       	ret

0000038e <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
 38e:	fc 01       	movw	r30, r24
 390:	04 c0       	rjmp	.+8      	; 0x39a <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
 392:	5d 9b       	sbis	0x0b, 5	; 11
 394:	fe cf       	rjmp	.-4      	; 0x392 <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 396:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
 398:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
 39a:	80 81       	ld	r24, Z
 39c:	88 23       	and	r24, r24
 39e:	c9 f7       	brne	.-14     	; 0x392 <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
 3a0:	08 95       	ret

000003a2 <uart_getc>:

uint8_t uart_getc(void)
{
 3a2:	5f 9b       	sbis	0x0b, 7	; 11
 3a4:	fe cf       	rjmp	.-4      	; 0x3a2 <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 3a6:	8c b1       	in	r24, 0x0c	; 12
}
 3a8:	08 95       	ret

000003aa <uart_gets>:


void uart_gets( char* Buffer, uint8_t MaxLen )
{
 3aa:	58 2f       	mov	r21, r24
 3ac:	29 2f       	mov	r18, r25
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 3ae:	5f 9b       	sbis	0x0b, 7	; 11
 3b0:	fe cf       	rjmp	.-4      	; 0x3ae <uart_gets+0x4>
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 3b2:	4c b1       	in	r20, 0x0c	; 12
 3b4:	85 2f       	mov	r24, r21
 3b6:	92 2f       	mov	r25, r18
 3b8:	9c 01       	movw	r18, r24
 3ba:	f9 01       	movw	r30, r18
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 3bc:	70 e0       	ldi	r23, 0x00	; 0
 3be:	61 50       	subi	r22, 0x01	; 1
 3c0:	70 40       	sbci	r23, 0x00	; 0
 3c2:	05 c0       	rjmp	.+10     	; 0x3ce <uart_gets+0x24>
    *Buffer++ = NextChar;
 3c4:	40 83       	st	Z, r20
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 3c6:	5f 9b       	sbis	0x0b, 7	; 11
 3c8:	fe cf       	rjmp	.-4      	; 0x3c6 <uart_gets+0x1c>
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
    *Buffer++ = NextChar;
 3ca:	31 96       	adiw	r30, 0x01	; 1

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 3cc:	4c b1       	in	r20, 0x0c	; 12
 3ce:	8e 2f       	mov	r24, r30
 3d0:	85 1b       	sub	r24, r21
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 3d2:	4e 33       	cpi	r20, 0x3E	; 62
 3d4:	21 f0       	breq	.+8      	; 0x3de <uart_gets+0x34>
 3d6:	90 e0       	ldi	r25, 0x00	; 0
 3d8:	86 17       	cp	r24, r22
 3da:	97 07       	cpc	r25, r23
 3dc:	9c f3       	brlt	.-26     	; 0x3c4 <uart_gets+0x1a>
    NextChar = uart_getc();
  }
 
                                  // Noch ein '\0' anhängen um einen Standard
                                  // C-String daraus zu machen
  *Buffer = '\0';
 3de:	10 82       	st	Z, r1
}
 3e0:	08 95       	ret

000003e2 <init_uart>:



void init_uart(void)
{
 3e2:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
 3e4:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
 3e6:	80 b5       	in	r24, 0x20	; 32
 3e8:	86 68       	ori	r24, 0x86	; 134
 3ea:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
 3ec:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
 3ee:	8b e0       	ldi	r24, 0x0B	; 11
 3f0:	89 b9       	out	0x09, r24	; 9

}
 3f2:	08 95       	ret

000003f4 <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
 3f4:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
 3f6:	f8 94       	cli

    // Mode #4 für Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
 3f8:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
 3fa:	89 e8       	ldi	r24, 0x89	; 137
 3fc:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare für gewünschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
 3fe:	80 e6       	ldi	r24, 0x60	; 96
 400:	90 e0       	ldi	r25, 0x00	; 0
 402:	9b bd       	out	0x2b, r25	; 43
 404:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
 406:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
 408:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
 40a:	89 b7       	in	r24, 0x39	; 57
 40c:	80 62       	ori	r24, 0x20	; 32
 40e:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
 410:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
 412:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
 414:	10 92 55 02 	sts	0x0255, r1
 418:	10 92 54 02 	sts	0x0254, r1
#endif // SUART_TXD 

    TIFR = tifr;
 41c:	88 e3       	ldi	r24, 0x38	; 56
 41e:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
 420:	2f bf       	out	0x3f, r18	; 63
}
 422:	08 95       	ret

00000424 <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
 424:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
 426:	78 94       	sei
 428:	00 00       	nop
 42a:	f8 94       	cli
    } while (outframe);
 42c:	80 91 54 02 	lds	r24, 0x0254
 430:	90 91 55 02 	lds	r25, 0x0255
 434:	89 2b       	or	r24, r25
 436:	b9 f7       	brne	.-18     	; 0x426 <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 438:	82 2f       	mov	r24, r18
 43a:	90 e0       	ldi	r25, 0x00	; 0
 43c:	88 0f       	add	r24, r24
 43e:	99 1f       	adc	r25, r25
 440:	96 60       	ori	r25, 0x06	; 6
 442:	90 93 55 02 	sts	0x0255, r25
 446:	80 93 54 02 	sts	0x0254, r24

    TIMSK |= (1 << OCIE1A);
 44a:	89 b7       	in	r24, 0x39	; 57
 44c:	80 61       	ori	r24, 0x10	; 16
 44e:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 450:	80 e1       	ldi	r24, 0x10	; 16
 452:	88 bf       	out	0x38, r24	; 56

    sei();
 454:	78 94       	sei
}
 456:	08 95       	ret

00000458 <uartSW_puts>:

void uartSW_puts (char *s)
{
 458:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
 45a:	30 e1       	ldi	r19, 0x10	; 16
 45c:	18 c0       	rjmp	.+48     	; 0x48e <__stack+0x2f>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
 45e:	78 94       	sei
 460:	00 00       	nop
 462:	f8 94       	cli
    } while (outframe);
 464:	80 91 54 02 	lds	r24, 0x0254
 468:	90 91 55 02 	lds	r25, 0x0255
 46c:	89 2b       	or	r24, r25
 46e:	b9 f7       	brne	.-18     	; 0x45e <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 470:	82 2f       	mov	r24, r18
 472:	90 e0       	ldi	r25, 0x00	; 0
 474:	88 0f       	add	r24, r24
 476:	99 1f       	adc	r25, r25
 478:	96 60       	ori	r25, 0x06	; 6
 47a:	90 93 55 02 	sts	0x0255, r25
 47e:	80 93 54 02 	sts	0x0254, r24

    TIMSK |= (1 << OCIE1A);
 482:	89 b7       	in	r24, 0x39	; 57
 484:	80 61       	ori	r24, 0x10	; 16
 486:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 488:	38 bf       	out	0x38, r19	; 56

    sei();
 48a:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
 48c:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
 48e:	20 81       	ld	r18, Z
 490:	22 23       	and	r18, r18
 492:	29 f7       	brne	.-54     	; 0x45e <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
 494:	08 95       	ret

00000496 <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
 496:	1f 92       	push	r1
 498:	0f 92       	push	r0
 49a:	0f b6       	in	r0, 0x3f	; 63
 49c:	0f 92       	push	r0
 49e:	11 24       	eor	r1, r1
 4a0:	2f 93       	push	r18
 4a2:	3f 93       	push	r19
 4a4:	8f 93       	push	r24
    uint16_t data = outframe;
 4a6:	20 91 54 02 	lds	r18, 0x0254
 4aa:	30 91 55 02 	lds	r19, 0x0255
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
 4ae:	20 ff       	sbrs	r18, 0
 4b0:	02 c0       	rjmp	.+4      	; 0x4b6 <__vector_6+0x20>
 4b2:	c1 9a       	sbi	0x18, 1	; 24
 4b4:	01 c0       	rjmp	.+2      	; 0x4b8 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
 4b6:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
 4b8:	21 30       	cpi	r18, 0x01	; 1
 4ba:	31 05       	cpc	r19, r1
 4bc:	19 f4       	brne	.+6      	; 0x4c4 <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
 4be:	89 b7       	in	r24, 0x39	; 57
 4c0:	8f 7e       	andi	r24, 0xEF	; 239
 4c2:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
 4c4:	36 95       	lsr	r19
 4c6:	27 95       	ror	r18
 4c8:	30 93 55 02 	sts	0x0255, r19
 4cc:	20 93 54 02 	sts	0x0254, r18
}
 4d0:	8f 91       	pop	r24
 4d2:	3f 91       	pop	r19
 4d4:	2f 91       	pop	r18
 4d6:	0f 90       	pop	r0
 4d8:	0f be       	out	0x3f, r0	; 63
 4da:	0f 90       	pop	r0
 4dc:	1f 90       	pop	r1
 4de:	18 95       	reti

000004e0 <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
 4e0:	1f 92       	push	r1
 4e2:	0f 92       	push	r0
 4e4:	0f b6       	in	r0, 0x3f	; 63
 4e6:	0f 92       	push	r0
 4e8:	11 24       	eor	r1, r1
 4ea:	2f 93       	push	r18
 4ec:	3f 93       	push	r19
 4ee:	4f 93       	push	r20
 4f0:	5f 93       	push	r21
 4f2:	8f 93       	push	r24
 4f4:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
 4f6:	86 b5       	in	r24, 0x26	; 38
 4f8:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
 4fa:	4a b5       	in	r20, 0x2a	; 42
 4fc:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
 4fe:	9a 01       	movw	r18, r20
 500:	36 95       	lsr	r19
 502:	27 95       	ror	r18
 504:	28 0f       	add	r18, r24
 506:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
 508:	24 17       	cp	r18, r20
 50a:	35 07       	cpc	r19, r21
 50c:	10 f0       	brcs	.+4      	; 0x512 <__vector_5+0x32>
        ocr1b -= ocr1a;
 50e:	24 1b       	sub	r18, r20
 510:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
 512:	39 bd       	out	0x29, r19	; 41
 514:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
 516:	88 e0       	ldi	r24, 0x08	; 8
 518:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
 51a:	89 b7       	in	r24, 0x39	; 57
 51c:	87 7d       	andi	r24, 0xD7	; 215
 51e:	88 60       	ori	r24, 0x08	; 8
 520:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
 522:	10 92 57 02 	sts	0x0257, r1
 526:	10 92 56 02 	sts	0x0256, r1
    inbits = 0;
 52a:	10 92 58 02 	sts	0x0258, r1
}
 52e:	9f 91       	pop	r25
 530:	8f 91       	pop	r24
 532:	5f 91       	pop	r21
 534:	4f 91       	pop	r20
 536:	3f 91       	pop	r19
 538:	2f 91       	pop	r18
 53a:	0f 90       	pop	r0
 53c:	0f be       	out	0x3f, r0	; 63
 53e:	0f 90       	pop	r0
 540:	1f 90       	pop	r1
 542:	18 95       	reti

00000544 <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
 544:	1f 92       	push	r1
 546:	0f 92       	push	r0
 548:	0f b6       	in	r0, 0x3f	; 63
 54a:	0f 92       	push	r0
 54c:	11 24       	eor	r1, r1
 54e:	2f 93       	push	r18
 550:	8f 93       	push	r24
 552:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
 554:	80 91 56 02 	lds	r24, 0x0256
 558:	90 91 57 02 	lds	r25, 0x0257
 55c:	96 95       	lsr	r25
 55e:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
 560:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
 562:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
 564:	20 91 58 02 	lds	r18, 0x0258
 568:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
 56a:	2a 30       	cpi	r18, 0x0A	; 10
 56c:	a1 f4       	brne	.+40     	; 0x596 <__vector_7+0x52>
    {
        if ((data & 1) == 0)
 56e:	80 fd       	sbrc	r24, 0
 570:	0b c0       	rjmp	.+22     	; 0x588 <__vector_7+0x44>
            if (data >= (1 << 9))
 572:	22 e0       	ldi	r18, 0x02	; 2
 574:	80 30       	cpi	r24, 0x00	; 0
 576:	92 07       	cpc	r25, r18
 578:	38 f0       	brcs	.+14     	; 0x588 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
 57a:	96 95       	lsr	r25
 57c:	87 95       	ror	r24
 57e:	80 93 5a 02 	sts	0x025A, r24
#endif // _FIFO_H_            
                received = 1;
 582:	81 e0       	ldi	r24, 0x01	; 1
 584:	80 93 59 02 	sts	0x0259, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
 588:	89 b7       	in	r24, 0x39	; 57
 58a:	87 7d       	andi	r24, 0xD7	; 215
 58c:	80 62       	ori	r24, 0x20	; 32
 58e:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
 590:	80 e2       	ldi	r24, 0x20	; 32
 592:	88 bf       	out	0x38, r24	; 56
 594:	06 c0       	rjmp	.+12     	; 0x5a2 <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
 596:	20 93 58 02 	sts	0x0258, r18
        inframe = data;
 59a:	90 93 57 02 	sts	0x0257, r25
 59e:	80 93 56 02 	sts	0x0256, r24
    }
}
 5a2:	9f 91       	pop	r25
 5a4:	8f 91       	pop	r24
 5a6:	2f 91       	pop	r18
 5a8:	0f 90       	pop	r0
 5aa:	0f be       	out	0x3f, r0	; 63
 5ac:	0f 90       	pop	r0
 5ae:	1f 90       	pop	r1
 5b0:	18 95       	reti

000005b2 <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
 5b2:	80 91 59 02 	lds	r24, 0x0259
 5b6:	88 23       	and	r24, r24
 5b8:	e1 f3       	breq	.-8      	; 0x5b2 <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
 5ba:	10 92 59 02 	sts	0x0259, r1
   
    return (int) indata;
 5be:	80 91 5a 02 	lds	r24, 0x025A
}
 5c2:	90 e0       	ldi	r25, 0x00	; 0
 5c4:	08 95       	ret

000005c6 <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
 5c6:	80 91 59 02 	lds	r24, 0x0259
 5ca:	88 23       	and	r24, r24
 5cc:	19 f4       	brne	.+6      	; 0x5d4 <uartSW_getc_nowait+0xe>
 5ce:	2f ef       	ldi	r18, 0xFF	; 255
 5d0:	3f ef       	ldi	r19, 0xFF	; 255
 5d2:	06 c0       	rjmp	.+12     	; 0x5e0 <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
 5d4:	10 92 59 02 	sts	0x0259, r1
        return (int) indata;
 5d8:	80 91 5a 02 	lds	r24, 0x025A
 5dc:	28 2f       	mov	r18, r24
 5de:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
 5e0:	c9 01       	movw	r24, r18
 5e2:	08 95       	ret

000005e4 <strcpy>:
 5e4:	fb 01       	movw	r30, r22
 5e6:	dc 01       	movw	r26, r24
 5e8:	01 90       	ld	r0, Z+
 5ea:	0d 92       	st	X+, r0
 5ec:	00 20       	and	r0, r0
 5ee:	e1 f7       	brne	.-8      	; 0x5e8 <strcpy+0x4>
 5f0:	08 95       	ret

000005f2 <sprintf>:
 5f2:	ae e0       	ldi	r26, 0x0E	; 14
 5f4:	b0 e0       	ldi	r27, 0x00	; 0
 5f6:	ee ef       	ldi	r30, 0xFE	; 254
 5f8:	f2 e0       	ldi	r31, 0x02	; 2
 5fa:	c0 c2       	rjmp	.+1408   	; 0xb7c <__prologue_saves__+0x1c>
 5fc:	0d 89       	ldd	r16, Y+21	; 0x15
 5fe:	1e 89       	ldd	r17, Y+22	; 0x16
 600:	86 e0       	ldi	r24, 0x06	; 6
 602:	8c 83       	std	Y+4, r24	; 0x04
 604:	1a 83       	std	Y+2, r17	; 0x02
 606:	09 83       	std	Y+1, r16	; 0x01
 608:	8f ef       	ldi	r24, 0xFF	; 255
 60a:	9f e7       	ldi	r25, 0x7F	; 127
 60c:	9e 83       	std	Y+6, r25	; 0x06
 60e:	8d 83       	std	Y+5, r24	; 0x05
 610:	ce 01       	movw	r24, r28
 612:	49 96       	adiw	r24, 0x19	; 25
 614:	ac 01       	movw	r20, r24
 616:	6f 89       	ldd	r22, Y+23	; 0x17
 618:	78 8d       	ldd	r23, Y+24	; 0x18
 61a:	ce 01       	movw	r24, r28
 61c:	01 96       	adiw	r24, 0x01	; 1
 61e:	09 d0       	rcall	.+18     	; 0x632 <vfprintf>
 620:	2f 81       	ldd	r18, Y+7	; 0x07
 622:	38 85       	ldd	r19, Y+8	; 0x08
 624:	02 0f       	add	r16, r18
 626:	13 1f       	adc	r17, r19
 628:	f8 01       	movw	r30, r16
 62a:	10 82       	st	Z, r1
 62c:	2e 96       	adiw	r28, 0x0e	; 14
 62e:	e4 e0       	ldi	r30, 0x04	; 4
 630:	c1 c2       	rjmp	.+1410   	; 0xbb4 <__epilogue_restores__+0x1c>

00000632 <vfprintf>:
 632:	ab e0       	ldi	r26, 0x0B	; 11
 634:	b0 e0       	ldi	r27, 0x00	; 0
 636:	ee e1       	ldi	r30, 0x1E	; 30
 638:	f3 e0       	ldi	r31, 0x03	; 3
 63a:	92 c2       	rjmp	.+1316   	; 0xb60 <__prologue_saves__>
 63c:	3c 01       	movw	r6, r24
 63e:	2b 01       	movw	r4, r22
 640:	5a 01       	movw	r10, r20
 642:	fc 01       	movw	r30, r24
 644:	17 82       	std	Z+7, r1	; 0x07
 646:	16 82       	std	Z+6, r1	; 0x06
 648:	83 81       	ldd	r24, Z+3	; 0x03
 64a:	81 fd       	sbrc	r24, 1
 64c:	03 c0       	rjmp	.+6      	; 0x654 <vfprintf+0x22>
 64e:	6f ef       	ldi	r22, 0xFF	; 255
 650:	7f ef       	ldi	r23, 0xFF	; 255
 652:	bb c1       	rjmp	.+886    	; 0x9ca <vfprintf+0x398>
 654:	9a e0       	ldi	r25, 0x0A	; 10
 656:	89 2e       	mov	r8, r25
 658:	1e 01       	movw	r2, r28
 65a:	08 94       	sec
 65c:	21 1c       	adc	r2, r1
 65e:	31 1c       	adc	r3, r1
 660:	f3 01       	movw	r30, r6
 662:	23 81       	ldd	r18, Z+3	; 0x03
 664:	f2 01       	movw	r30, r4
 666:	23 fd       	sbrc	r18, 3
 668:	85 91       	lpm	r24, Z+
 66a:	23 ff       	sbrs	r18, 3
 66c:	81 91       	ld	r24, Z+
 66e:	2f 01       	movw	r4, r30
 670:	88 23       	and	r24, r24
 672:	09 f4       	brne	.+2      	; 0x676 <vfprintf+0x44>
 674:	a7 c1       	rjmp	.+846    	; 0x9c4 <vfprintf+0x392>
 676:	85 32       	cpi	r24, 0x25	; 37
 678:	39 f4       	brne	.+14     	; 0x688 <vfprintf+0x56>
 67a:	23 fd       	sbrc	r18, 3
 67c:	85 91       	lpm	r24, Z+
 67e:	23 ff       	sbrs	r18, 3
 680:	81 91       	ld	r24, Z+
 682:	2f 01       	movw	r4, r30
 684:	85 32       	cpi	r24, 0x25	; 37
 686:	21 f4       	brne	.+8      	; 0x690 <vfprintf+0x5e>
 688:	b3 01       	movw	r22, r6
 68a:	90 e0       	ldi	r25, 0x00	; 0
 68c:	b8 d1       	rcall	.+880    	; 0x9fe <fputc>
 68e:	e8 cf       	rjmp	.-48     	; 0x660 <vfprintf+0x2e>
 690:	98 2f       	mov	r25, r24
 692:	dd 24       	eor	r13, r13
 694:	cc 24       	eor	r12, r12
 696:	99 24       	eor	r9, r9
 698:	ff e1       	ldi	r31, 0x1F	; 31
 69a:	fd 15       	cp	r31, r13
 69c:	d0 f0       	brcs	.+52     	; 0x6d2 <vfprintf+0xa0>
 69e:	9b 32       	cpi	r25, 0x2B	; 43
 6a0:	69 f0       	breq	.+26     	; 0x6bc <vfprintf+0x8a>
 6a2:	9c 32       	cpi	r25, 0x2C	; 44
 6a4:	28 f4       	brcc	.+10     	; 0x6b0 <vfprintf+0x7e>
 6a6:	90 32       	cpi	r25, 0x20	; 32
 6a8:	59 f0       	breq	.+22     	; 0x6c0 <vfprintf+0x8e>
 6aa:	93 32       	cpi	r25, 0x23	; 35
 6ac:	91 f4       	brne	.+36     	; 0x6d2 <vfprintf+0xa0>
 6ae:	0e c0       	rjmp	.+28     	; 0x6cc <vfprintf+0x9a>
 6b0:	9d 32       	cpi	r25, 0x2D	; 45
 6b2:	49 f0       	breq	.+18     	; 0x6c6 <vfprintf+0x94>
 6b4:	90 33       	cpi	r25, 0x30	; 48
 6b6:	69 f4       	brne	.+26     	; 0x6d2 <vfprintf+0xa0>
 6b8:	41 e0       	ldi	r20, 0x01	; 1
 6ba:	24 c0       	rjmp	.+72     	; 0x704 <vfprintf+0xd2>
 6bc:	52 e0       	ldi	r21, 0x02	; 2
 6be:	d5 2a       	or	r13, r21
 6c0:	84 e0       	ldi	r24, 0x04	; 4
 6c2:	d8 2a       	or	r13, r24
 6c4:	28 c0       	rjmp	.+80     	; 0x716 <vfprintf+0xe4>
 6c6:	98 e0       	ldi	r25, 0x08	; 8
 6c8:	d9 2a       	or	r13, r25
 6ca:	25 c0       	rjmp	.+74     	; 0x716 <vfprintf+0xe4>
 6cc:	e0 e1       	ldi	r30, 0x10	; 16
 6ce:	de 2a       	or	r13, r30
 6d0:	22 c0       	rjmp	.+68     	; 0x716 <vfprintf+0xe4>
 6d2:	d7 fc       	sbrc	r13, 7
 6d4:	29 c0       	rjmp	.+82     	; 0x728 <vfprintf+0xf6>
 6d6:	89 2f       	mov	r24, r25
 6d8:	80 53       	subi	r24, 0x30	; 48
 6da:	8a 30       	cpi	r24, 0x0A	; 10
 6dc:	70 f4       	brcc	.+28     	; 0x6fa <vfprintf+0xc8>
 6de:	d6 fe       	sbrs	r13, 6
 6e0:	05 c0       	rjmp	.+10     	; 0x6ec <vfprintf+0xba>
 6e2:	98 9c       	mul	r9, r8
 6e4:	90 2c       	mov	r9, r0
 6e6:	11 24       	eor	r1, r1
 6e8:	98 0e       	add	r9, r24
 6ea:	15 c0       	rjmp	.+42     	; 0x716 <vfprintf+0xe4>
 6ec:	c8 9c       	mul	r12, r8
 6ee:	c0 2c       	mov	r12, r0
 6f0:	11 24       	eor	r1, r1
 6f2:	c8 0e       	add	r12, r24
 6f4:	f0 e2       	ldi	r31, 0x20	; 32
 6f6:	df 2a       	or	r13, r31
 6f8:	0e c0       	rjmp	.+28     	; 0x716 <vfprintf+0xe4>
 6fa:	9e 32       	cpi	r25, 0x2E	; 46
 6fc:	29 f4       	brne	.+10     	; 0x708 <vfprintf+0xd6>
 6fe:	d6 fc       	sbrc	r13, 6
 700:	61 c1       	rjmp	.+706    	; 0x9c4 <vfprintf+0x392>
 702:	40 e4       	ldi	r20, 0x40	; 64
 704:	d4 2a       	or	r13, r20
 706:	07 c0       	rjmp	.+14     	; 0x716 <vfprintf+0xe4>
 708:	9c 36       	cpi	r25, 0x6C	; 108
 70a:	19 f4       	brne	.+6      	; 0x712 <vfprintf+0xe0>
 70c:	50 e8       	ldi	r21, 0x80	; 128
 70e:	d5 2a       	or	r13, r21
 710:	02 c0       	rjmp	.+4      	; 0x716 <vfprintf+0xe4>
 712:	98 36       	cpi	r25, 0x68	; 104
 714:	49 f4       	brne	.+18     	; 0x728 <vfprintf+0xf6>
 716:	f2 01       	movw	r30, r4
 718:	23 fd       	sbrc	r18, 3
 71a:	95 91       	lpm	r25, Z+
 71c:	23 ff       	sbrs	r18, 3
 71e:	91 91       	ld	r25, Z+
 720:	2f 01       	movw	r4, r30
 722:	99 23       	and	r25, r25
 724:	09 f0       	breq	.+2      	; 0x728 <vfprintf+0xf6>
 726:	b8 cf       	rjmp	.-144    	; 0x698 <vfprintf+0x66>
 728:	89 2f       	mov	r24, r25
 72a:	85 54       	subi	r24, 0x45	; 69
 72c:	83 30       	cpi	r24, 0x03	; 3
 72e:	18 f0       	brcs	.+6      	; 0x736 <vfprintf+0x104>
 730:	80 52       	subi	r24, 0x20	; 32
 732:	83 30       	cpi	r24, 0x03	; 3
 734:	38 f4       	brcc	.+14     	; 0x744 <vfprintf+0x112>
 736:	44 e0       	ldi	r20, 0x04	; 4
 738:	50 e0       	ldi	r21, 0x00	; 0
 73a:	a4 0e       	add	r10, r20
 73c:	b5 1e       	adc	r11, r21
 73e:	5f e3       	ldi	r21, 0x3F	; 63
 740:	59 83       	std	Y+1, r21	; 0x01
 742:	0f c0       	rjmp	.+30     	; 0x762 <vfprintf+0x130>
 744:	93 36       	cpi	r25, 0x63	; 99
 746:	31 f0       	breq	.+12     	; 0x754 <vfprintf+0x122>
 748:	93 37       	cpi	r25, 0x73	; 115
 74a:	79 f0       	breq	.+30     	; 0x76a <vfprintf+0x138>
 74c:	93 35       	cpi	r25, 0x53	; 83
 74e:	09 f0       	breq	.+2      	; 0x752 <vfprintf+0x120>
 750:	52 c0       	rjmp	.+164    	; 0x7f6 <vfprintf+0x1c4>
 752:	1f c0       	rjmp	.+62     	; 0x792 <vfprintf+0x160>
 754:	f5 01       	movw	r30, r10
 756:	80 81       	ld	r24, Z
 758:	89 83       	std	Y+1, r24	; 0x01
 75a:	42 e0       	ldi	r20, 0x02	; 2
 75c:	50 e0       	ldi	r21, 0x00	; 0
 75e:	a4 0e       	add	r10, r20
 760:	b5 1e       	adc	r11, r21
 762:	71 01       	movw	r14, r2
 764:	01 e0       	ldi	r16, 0x01	; 1
 766:	10 e0       	ldi	r17, 0x00	; 0
 768:	11 c0       	rjmp	.+34     	; 0x78c <vfprintf+0x15a>
 76a:	f5 01       	movw	r30, r10
 76c:	e0 80       	ld	r14, Z
 76e:	f1 80       	ldd	r15, Z+1	; 0x01
 770:	d6 fc       	sbrc	r13, 6
 772:	03 c0       	rjmp	.+6      	; 0x77a <vfprintf+0x148>
 774:	6f ef       	ldi	r22, 0xFF	; 255
 776:	7f ef       	ldi	r23, 0xFF	; 255
 778:	02 c0       	rjmp	.+4      	; 0x77e <vfprintf+0x14c>
 77a:	69 2d       	mov	r22, r9
 77c:	70 e0       	ldi	r23, 0x00	; 0
 77e:	42 e0       	ldi	r20, 0x02	; 2
 780:	50 e0       	ldi	r21, 0x00	; 0
 782:	a4 0e       	add	r10, r20
 784:	b5 1e       	adc	r11, r21
 786:	c7 01       	movw	r24, r14
 788:	2f d1       	rcall	.+606    	; 0x9e8 <strnlen>
 78a:	8c 01       	movw	r16, r24
 78c:	5f e7       	ldi	r21, 0x7F	; 127
 78e:	d5 22       	and	r13, r21
 790:	13 c0       	rjmp	.+38     	; 0x7b8 <vfprintf+0x186>
 792:	f5 01       	movw	r30, r10
 794:	e0 80       	ld	r14, Z
 796:	f1 80       	ldd	r15, Z+1	; 0x01
 798:	d6 fc       	sbrc	r13, 6
 79a:	03 c0       	rjmp	.+6      	; 0x7a2 <vfprintf+0x170>
 79c:	6f ef       	ldi	r22, 0xFF	; 255
 79e:	7f ef       	ldi	r23, 0xFF	; 255
 7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <vfprintf+0x174>
 7a2:	69 2d       	mov	r22, r9
 7a4:	70 e0       	ldi	r23, 0x00	; 0
 7a6:	42 e0       	ldi	r20, 0x02	; 2
 7a8:	50 e0       	ldi	r21, 0x00	; 0
 7aa:	a4 0e       	add	r10, r20
 7ac:	b5 1e       	adc	r11, r21
 7ae:	c7 01       	movw	r24, r14
 7b0:	10 d1       	rcall	.+544    	; 0x9d2 <strnlen_P>
 7b2:	8c 01       	movw	r16, r24
 7b4:	50 e8       	ldi	r21, 0x80	; 128
 7b6:	d5 2a       	or	r13, r21
 7b8:	d3 fe       	sbrs	r13, 3
 7ba:	06 c0       	rjmp	.+12     	; 0x7c8 <vfprintf+0x196>
 7bc:	18 c0       	rjmp	.+48     	; 0x7ee <vfprintf+0x1bc>
 7be:	b3 01       	movw	r22, r6
 7c0:	80 e2       	ldi	r24, 0x20	; 32
 7c2:	90 e0       	ldi	r25, 0x00	; 0
 7c4:	1c d1       	rcall	.+568    	; 0x9fe <fputc>
 7c6:	ca 94       	dec	r12
 7c8:	8c 2d       	mov	r24, r12
 7ca:	90 e0       	ldi	r25, 0x00	; 0
 7cc:	08 17       	cp	r16, r24
 7ce:	19 07       	cpc	r17, r25
 7d0:	b0 f3       	brcs	.-20     	; 0x7be <vfprintf+0x18c>
 7d2:	0d c0       	rjmp	.+26     	; 0x7ee <vfprintf+0x1bc>
 7d4:	f7 01       	movw	r30, r14
 7d6:	d7 fc       	sbrc	r13, 7
 7d8:	85 91       	lpm	r24, Z+
 7da:	d7 fe       	sbrs	r13, 7
 7dc:	81 91       	ld	r24, Z+
 7de:	7f 01       	movw	r14, r30
 7e0:	b3 01       	movw	r22, r6
 7e2:	90 e0       	ldi	r25, 0x00	; 0
 7e4:	0c d1       	rcall	.+536    	; 0x9fe <fputc>
 7e6:	c1 10       	cpse	r12, r1
 7e8:	ca 94       	dec	r12
 7ea:	01 50       	subi	r16, 0x01	; 1
 7ec:	10 40       	sbci	r17, 0x00	; 0
 7ee:	01 15       	cp	r16, r1
 7f0:	11 05       	cpc	r17, r1
 7f2:	81 f7       	brne	.-32     	; 0x7d4 <vfprintf+0x1a2>
 7f4:	e4 c0       	rjmp	.+456    	; 0x9be <vfprintf+0x38c>
 7f6:	94 36       	cpi	r25, 0x64	; 100
 7f8:	11 f0       	breq	.+4      	; 0x7fe <vfprintf+0x1cc>
 7fa:	99 36       	cpi	r25, 0x69	; 105
 7fc:	69 f5       	brne	.+90     	; 0x858 <vfprintf+0x226>
 7fe:	d7 fe       	sbrs	r13, 7
 800:	08 c0       	rjmp	.+16     	; 0x812 <vfprintf+0x1e0>
 802:	f5 01       	movw	r30, r10
 804:	e0 80       	ld	r14, Z
 806:	f1 80       	ldd	r15, Z+1	; 0x01
 808:	02 81       	ldd	r16, Z+2	; 0x02
 80a:	13 81       	ldd	r17, Z+3	; 0x03
 80c:	44 e0       	ldi	r20, 0x04	; 4
 80e:	50 e0       	ldi	r21, 0x00	; 0
 810:	0a c0       	rjmp	.+20     	; 0x826 <vfprintf+0x1f4>
 812:	f5 01       	movw	r30, r10
 814:	80 81       	ld	r24, Z
 816:	91 81       	ldd	r25, Z+1	; 0x01
 818:	7c 01       	movw	r14, r24
 81a:	00 27       	eor	r16, r16
 81c:	f7 fc       	sbrc	r15, 7
 81e:	00 95       	com	r16
 820:	10 2f       	mov	r17, r16
 822:	42 e0       	ldi	r20, 0x02	; 2
 824:	50 e0       	ldi	r21, 0x00	; 0
 826:	a4 0e       	add	r10, r20
 828:	b5 1e       	adc	r11, r21
 82a:	5f e6       	ldi	r21, 0x6F	; 111
 82c:	d5 22       	and	r13, r21
 82e:	17 ff       	sbrs	r17, 7
 830:	0a c0       	rjmp	.+20     	; 0x846 <vfprintf+0x214>
 832:	10 95       	com	r17
 834:	00 95       	com	r16
 836:	f0 94       	com	r15
 838:	e0 94       	com	r14
 83a:	e1 1c       	adc	r14, r1
 83c:	f1 1c       	adc	r15, r1
 83e:	01 1d       	adc	r16, r1
 840:	11 1d       	adc	r17, r1
 842:	80 e8       	ldi	r24, 0x80	; 128
 844:	d8 2a       	or	r13, r24
 846:	2a e0       	ldi	r18, 0x0A	; 10
 848:	30 e0       	ldi	r19, 0x00	; 0
 84a:	a1 01       	movw	r20, r2
 84c:	c8 01       	movw	r24, r16
 84e:	b7 01       	movw	r22, r14
 850:	02 d1       	rcall	.+516    	; 0xa56 <__ultoa_invert>
 852:	f8 2e       	mov	r15, r24
 854:	f2 18       	sub	r15, r2
 856:	3f c0       	rjmp	.+126    	; 0x8d6 <vfprintf+0x2a4>
 858:	95 37       	cpi	r25, 0x75	; 117
 85a:	29 f4       	brne	.+10     	; 0x866 <vfprintf+0x234>
 85c:	1d 2d       	mov	r17, r13
 85e:	1f 7e       	andi	r17, 0xEF	; 239
 860:	2a e0       	ldi	r18, 0x0A	; 10
 862:	30 e0       	ldi	r19, 0x00	; 0
 864:	1d c0       	rjmp	.+58     	; 0x8a0 <vfprintf+0x26e>
 866:	1d 2d       	mov	r17, r13
 868:	19 7f       	andi	r17, 0xF9	; 249
 86a:	9f 36       	cpi	r25, 0x6F	; 111
 86c:	61 f0       	breq	.+24     	; 0x886 <vfprintf+0x254>
 86e:	90 37       	cpi	r25, 0x70	; 112
 870:	20 f4       	brcc	.+8      	; 0x87a <vfprintf+0x248>
 872:	98 35       	cpi	r25, 0x58	; 88
 874:	09 f0       	breq	.+2      	; 0x878 <vfprintf+0x246>
 876:	a6 c0       	rjmp	.+332    	; 0x9c4 <vfprintf+0x392>
 878:	0f c0       	rjmp	.+30     	; 0x898 <vfprintf+0x266>
 87a:	90 37       	cpi	r25, 0x70	; 112
 87c:	39 f0       	breq	.+14     	; 0x88c <vfprintf+0x25a>
 87e:	98 37       	cpi	r25, 0x78	; 120
 880:	09 f0       	breq	.+2      	; 0x884 <vfprintf+0x252>
 882:	a0 c0       	rjmp	.+320    	; 0x9c4 <vfprintf+0x392>
 884:	04 c0       	rjmp	.+8      	; 0x88e <vfprintf+0x25c>
 886:	28 e0       	ldi	r18, 0x08	; 8
 888:	30 e0       	ldi	r19, 0x00	; 0
 88a:	0a c0       	rjmp	.+20     	; 0x8a0 <vfprintf+0x26e>
 88c:	10 61       	ori	r17, 0x10	; 16
 88e:	14 fd       	sbrc	r17, 4
 890:	14 60       	ori	r17, 0x04	; 4
 892:	20 e1       	ldi	r18, 0x10	; 16
 894:	30 e0       	ldi	r19, 0x00	; 0
 896:	04 c0       	rjmp	.+8      	; 0x8a0 <vfprintf+0x26e>
 898:	14 fd       	sbrc	r17, 4
 89a:	16 60       	ori	r17, 0x06	; 6
 89c:	20 e1       	ldi	r18, 0x10	; 16
 89e:	32 e0       	ldi	r19, 0x02	; 2
 8a0:	17 ff       	sbrs	r17, 7
 8a2:	08 c0       	rjmp	.+16     	; 0x8b4 <vfprintf+0x282>
 8a4:	f5 01       	movw	r30, r10
 8a6:	60 81       	ld	r22, Z
 8a8:	71 81       	ldd	r23, Z+1	; 0x01
 8aa:	82 81       	ldd	r24, Z+2	; 0x02
 8ac:	93 81       	ldd	r25, Z+3	; 0x03
 8ae:	44 e0       	ldi	r20, 0x04	; 4
 8b0:	50 e0       	ldi	r21, 0x00	; 0
 8b2:	08 c0       	rjmp	.+16     	; 0x8c4 <vfprintf+0x292>
 8b4:	f5 01       	movw	r30, r10
 8b6:	80 81       	ld	r24, Z
 8b8:	91 81       	ldd	r25, Z+1	; 0x01
 8ba:	bc 01       	movw	r22, r24
 8bc:	80 e0       	ldi	r24, 0x00	; 0
 8be:	90 e0       	ldi	r25, 0x00	; 0
 8c0:	42 e0       	ldi	r20, 0x02	; 2
 8c2:	50 e0       	ldi	r21, 0x00	; 0
 8c4:	a4 0e       	add	r10, r20
 8c6:	b5 1e       	adc	r11, r21
 8c8:	a1 01       	movw	r20, r2
 8ca:	c5 d0       	rcall	.+394    	; 0xa56 <__ultoa_invert>
 8cc:	f8 2e       	mov	r15, r24
 8ce:	f2 18       	sub	r15, r2
 8d0:	8f e7       	ldi	r24, 0x7F	; 127
 8d2:	d8 2e       	mov	r13, r24
 8d4:	d1 22       	and	r13, r17
 8d6:	d6 fe       	sbrs	r13, 6
 8d8:	0b c0       	rjmp	.+22     	; 0x8f0 <vfprintf+0x2be>
 8da:	5e ef       	ldi	r21, 0xFE	; 254
 8dc:	d5 22       	and	r13, r21
 8de:	f9 14       	cp	r15, r9
 8e0:	38 f4       	brcc	.+14     	; 0x8f0 <vfprintf+0x2be>
 8e2:	d4 fe       	sbrs	r13, 4
 8e4:	07 c0       	rjmp	.+14     	; 0x8f4 <vfprintf+0x2c2>
 8e6:	d2 fc       	sbrc	r13, 2
 8e8:	05 c0       	rjmp	.+10     	; 0x8f4 <vfprintf+0x2c2>
 8ea:	8f ee       	ldi	r24, 0xEF	; 239
 8ec:	d8 22       	and	r13, r24
 8ee:	02 c0       	rjmp	.+4      	; 0x8f4 <vfprintf+0x2c2>
 8f0:	1f 2d       	mov	r17, r15
 8f2:	01 c0       	rjmp	.+2      	; 0x8f6 <vfprintf+0x2c4>
 8f4:	19 2d       	mov	r17, r9
 8f6:	d4 fe       	sbrs	r13, 4
 8f8:	0d c0       	rjmp	.+26     	; 0x914 <vfprintf+0x2e2>
 8fa:	fe 01       	movw	r30, r28
 8fc:	ef 0d       	add	r30, r15
 8fe:	f1 1d       	adc	r31, r1
 900:	80 81       	ld	r24, Z
 902:	80 33       	cpi	r24, 0x30	; 48
 904:	19 f4       	brne	.+6      	; 0x90c <vfprintf+0x2da>
 906:	99 ee       	ldi	r25, 0xE9	; 233
 908:	d9 22       	and	r13, r25
 90a:	08 c0       	rjmp	.+16     	; 0x91c <vfprintf+0x2ea>
 90c:	1f 5f       	subi	r17, 0xFF	; 255
 90e:	d2 fe       	sbrs	r13, 2
 910:	05 c0       	rjmp	.+10     	; 0x91c <vfprintf+0x2ea>
 912:	03 c0       	rjmp	.+6      	; 0x91a <vfprintf+0x2e8>
 914:	8d 2d       	mov	r24, r13
 916:	86 78       	andi	r24, 0x86	; 134
 918:	09 f0       	breq	.+2      	; 0x91c <vfprintf+0x2ea>
 91a:	1f 5f       	subi	r17, 0xFF	; 255
 91c:	0d 2d       	mov	r16, r13
 91e:	d3 fc       	sbrc	r13, 3
 920:	13 c0       	rjmp	.+38     	; 0x948 <vfprintf+0x316>
 922:	d0 fe       	sbrs	r13, 0
 924:	0e c0       	rjmp	.+28     	; 0x942 <vfprintf+0x310>
 926:	1c 15       	cp	r17, r12
 928:	10 f0       	brcs	.+4      	; 0x92e <vfprintf+0x2fc>
 92a:	9f 2c       	mov	r9, r15
 92c:	0a c0       	rjmp	.+20     	; 0x942 <vfprintf+0x310>
 92e:	9f 2c       	mov	r9, r15
 930:	9c 0c       	add	r9, r12
 932:	91 1a       	sub	r9, r17
 934:	1c 2d       	mov	r17, r12
 936:	05 c0       	rjmp	.+10     	; 0x942 <vfprintf+0x310>
 938:	b3 01       	movw	r22, r6
 93a:	80 e2       	ldi	r24, 0x20	; 32
 93c:	90 e0       	ldi	r25, 0x00	; 0
 93e:	5f d0       	rcall	.+190    	; 0x9fe <fputc>
 940:	1f 5f       	subi	r17, 0xFF	; 255
 942:	1c 15       	cp	r17, r12
 944:	c8 f3       	brcs	.-14     	; 0x938 <vfprintf+0x306>
 946:	04 c0       	rjmp	.+8      	; 0x950 <vfprintf+0x31e>
 948:	1c 15       	cp	r17, r12
 94a:	10 f4       	brcc	.+4      	; 0x950 <vfprintf+0x31e>
 94c:	c1 1a       	sub	r12, r17
 94e:	01 c0       	rjmp	.+2      	; 0x952 <vfprintf+0x320>
 950:	cc 24       	eor	r12, r12
 952:	04 ff       	sbrs	r16, 4
 954:	0f c0       	rjmp	.+30     	; 0x974 <vfprintf+0x342>
 956:	b3 01       	movw	r22, r6
 958:	80 e3       	ldi	r24, 0x30	; 48
 95a:	90 e0       	ldi	r25, 0x00	; 0
 95c:	50 d0       	rcall	.+160    	; 0x9fe <fputc>
 95e:	02 ff       	sbrs	r16, 2
 960:	1c c0       	rjmp	.+56     	; 0x99a <vfprintf+0x368>
 962:	01 fd       	sbrc	r16, 1
 964:	03 c0       	rjmp	.+6      	; 0x96c <vfprintf+0x33a>
 966:	88 e7       	ldi	r24, 0x78	; 120
 968:	90 e0       	ldi	r25, 0x00	; 0
 96a:	02 c0       	rjmp	.+4      	; 0x970 <vfprintf+0x33e>
 96c:	88 e5       	ldi	r24, 0x58	; 88
 96e:	90 e0       	ldi	r25, 0x00	; 0
 970:	b3 01       	movw	r22, r6
 972:	0c c0       	rjmp	.+24     	; 0x98c <vfprintf+0x35a>
 974:	80 2f       	mov	r24, r16
 976:	86 78       	andi	r24, 0x86	; 134
 978:	81 f0       	breq	.+32     	; 0x99a <vfprintf+0x368>
 97a:	01 ff       	sbrs	r16, 1
 97c:	02 c0       	rjmp	.+4      	; 0x982 <vfprintf+0x350>
 97e:	8b e2       	ldi	r24, 0x2B	; 43
 980:	01 c0       	rjmp	.+2      	; 0x984 <vfprintf+0x352>
 982:	80 e2       	ldi	r24, 0x20	; 32
 984:	d7 fc       	sbrc	r13, 7
 986:	8d e2       	ldi	r24, 0x2D	; 45
 988:	b3 01       	movw	r22, r6
 98a:	90 e0       	ldi	r25, 0x00	; 0
 98c:	38 d0       	rcall	.+112    	; 0x9fe <fputc>
 98e:	05 c0       	rjmp	.+10     	; 0x99a <vfprintf+0x368>
 990:	b3 01       	movw	r22, r6
 992:	80 e3       	ldi	r24, 0x30	; 48
 994:	90 e0       	ldi	r25, 0x00	; 0
 996:	33 d0       	rcall	.+102    	; 0x9fe <fputc>
 998:	9a 94       	dec	r9
 99a:	f9 14       	cp	r15, r9
 99c:	c8 f3       	brcs	.-14     	; 0x990 <vfprintf+0x35e>
 99e:	fa 94       	dec	r15
 9a0:	f1 01       	movw	r30, r2
 9a2:	ef 0d       	add	r30, r15
 9a4:	f1 1d       	adc	r31, r1
 9a6:	b3 01       	movw	r22, r6
 9a8:	80 81       	ld	r24, Z
 9aa:	90 e0       	ldi	r25, 0x00	; 0
 9ac:	28 d0       	rcall	.+80     	; 0x9fe <fputc>
 9ae:	ff 20       	and	r15, r15
 9b0:	b1 f7       	brne	.-20     	; 0x99e <vfprintf+0x36c>
 9b2:	05 c0       	rjmp	.+10     	; 0x9be <vfprintf+0x38c>
 9b4:	b3 01       	movw	r22, r6
 9b6:	80 e2       	ldi	r24, 0x20	; 32
 9b8:	90 e0       	ldi	r25, 0x00	; 0
 9ba:	21 d0       	rcall	.+66     	; 0x9fe <fputc>
 9bc:	ca 94       	dec	r12
 9be:	cc 20       	and	r12, r12
 9c0:	c9 f7       	brne	.-14     	; 0x9b4 <vfprintf+0x382>
 9c2:	4e ce       	rjmp	.-868    	; 0x660 <vfprintf+0x2e>
 9c4:	f3 01       	movw	r30, r6
 9c6:	66 81       	ldd	r22, Z+6	; 0x06
 9c8:	77 81       	ldd	r23, Z+7	; 0x07
 9ca:	cb 01       	movw	r24, r22
 9cc:	2b 96       	adiw	r28, 0x0b	; 11
 9ce:	e2 e1       	ldi	r30, 0x12	; 18
 9d0:	e3 c0       	rjmp	.+454    	; 0xb98 <__epilogue_restores__>

000009d2 <strnlen_P>:
 9d2:	fc 01       	movw	r30, r24
 9d4:	05 90       	lpm	r0, Z+
 9d6:	61 50       	subi	r22, 0x01	; 1
 9d8:	70 40       	sbci	r23, 0x00	; 0
 9da:	01 10       	cpse	r0, r1
 9dc:	d8 f7       	brcc	.-10     	; 0x9d4 <strnlen_P+0x2>
 9de:	80 95       	com	r24
 9e0:	90 95       	com	r25
 9e2:	8e 0f       	add	r24, r30
 9e4:	9f 1f       	adc	r25, r31
 9e6:	08 95       	ret

000009e8 <strnlen>:
 9e8:	fc 01       	movw	r30, r24
 9ea:	61 50       	subi	r22, 0x01	; 1
 9ec:	70 40       	sbci	r23, 0x00	; 0
 9ee:	01 90       	ld	r0, Z+
 9f0:	01 10       	cpse	r0, r1
 9f2:	d8 f7       	brcc	.-10     	; 0x9ea <strnlen+0x2>
 9f4:	80 95       	com	r24
 9f6:	90 95       	com	r25
 9f8:	8e 0f       	add	r24, r30
 9fa:	9f 1f       	adc	r25, r31
 9fc:	08 95       	ret

000009fe <fputc>:
 9fe:	0f 93       	push	r16
 a00:	1f 93       	push	r17
 a02:	cf 93       	push	r28
 a04:	df 93       	push	r29
 a06:	8c 01       	movw	r16, r24
 a08:	eb 01       	movw	r28, r22
 a0a:	8b 81       	ldd	r24, Y+3	; 0x03
 a0c:	81 ff       	sbrs	r24, 1
 a0e:	1b c0       	rjmp	.+54     	; 0xa46 <fputc+0x48>
 a10:	82 ff       	sbrs	r24, 2
 a12:	0d c0       	rjmp	.+26     	; 0xa2e <fputc+0x30>
 a14:	2e 81       	ldd	r18, Y+6	; 0x06
 a16:	3f 81       	ldd	r19, Y+7	; 0x07
 a18:	8c 81       	ldd	r24, Y+4	; 0x04
 a1a:	9d 81       	ldd	r25, Y+5	; 0x05
 a1c:	28 17       	cp	r18, r24
 a1e:	39 07       	cpc	r19, r25
 a20:	64 f4       	brge	.+24     	; 0xa3a <fputc+0x3c>
 a22:	e8 81       	ld	r30, Y
 a24:	f9 81       	ldd	r31, Y+1	; 0x01
 a26:	01 93       	st	Z+, r16
 a28:	f9 83       	std	Y+1, r31	; 0x01
 a2a:	e8 83       	st	Y, r30
 a2c:	06 c0       	rjmp	.+12     	; 0xa3a <fputc+0x3c>
 a2e:	e8 85       	ldd	r30, Y+8	; 0x08
 a30:	f9 85       	ldd	r31, Y+9	; 0x09
 a32:	80 2f       	mov	r24, r16
 a34:	09 95       	icall
 a36:	89 2b       	or	r24, r25
 a38:	31 f4       	brne	.+12     	; 0xa46 <fputc+0x48>
 a3a:	8e 81       	ldd	r24, Y+6	; 0x06
 a3c:	9f 81       	ldd	r25, Y+7	; 0x07
 a3e:	01 96       	adiw	r24, 0x01	; 1
 a40:	9f 83       	std	Y+7, r25	; 0x07
 a42:	8e 83       	std	Y+6, r24	; 0x06
 a44:	02 c0       	rjmp	.+4      	; 0xa4a <fputc+0x4c>
 a46:	0f ef       	ldi	r16, 0xFF	; 255
 a48:	1f ef       	ldi	r17, 0xFF	; 255
 a4a:	c8 01       	movw	r24, r16
 a4c:	df 91       	pop	r29
 a4e:	cf 91       	pop	r28
 a50:	1f 91       	pop	r17
 a52:	0f 91       	pop	r16
 a54:	08 95       	ret

00000a56 <__ultoa_invert>:
 a56:	fa 01       	movw	r30, r20
 a58:	aa 27       	eor	r26, r26
 a5a:	28 30       	cpi	r18, 0x08	; 8
 a5c:	51 f1       	breq	.+84     	; 0xab2 <__ultoa_invert+0x5c>
 a5e:	20 31       	cpi	r18, 0x10	; 16
 a60:	81 f1       	breq	.+96     	; 0xac2 <__ultoa_invert+0x6c>
 a62:	e8 94       	clt
 a64:	6f 93       	push	r22
 a66:	6e 7f       	andi	r22, 0xFE	; 254
 a68:	6e 5f       	subi	r22, 0xFE	; 254
 a6a:	7f 4f       	sbci	r23, 0xFF	; 255
 a6c:	8f 4f       	sbci	r24, 0xFF	; 255
 a6e:	9f 4f       	sbci	r25, 0xFF	; 255
 a70:	af 4f       	sbci	r26, 0xFF	; 255
 a72:	b1 e0       	ldi	r27, 0x01	; 1
 a74:	3e d0       	rcall	.+124    	; 0xaf2 <__ultoa_invert+0x9c>
 a76:	b4 e0       	ldi	r27, 0x04	; 4
 a78:	3c d0       	rcall	.+120    	; 0xaf2 <__ultoa_invert+0x9c>
 a7a:	67 0f       	add	r22, r23
 a7c:	78 1f       	adc	r23, r24
 a7e:	89 1f       	adc	r24, r25
 a80:	9a 1f       	adc	r25, r26
 a82:	a1 1d       	adc	r26, r1
 a84:	68 0f       	add	r22, r24
 a86:	79 1f       	adc	r23, r25
 a88:	8a 1f       	adc	r24, r26
 a8a:	91 1d       	adc	r25, r1
 a8c:	a1 1d       	adc	r26, r1
 a8e:	6a 0f       	add	r22, r26
 a90:	71 1d       	adc	r23, r1
 a92:	81 1d       	adc	r24, r1
 a94:	91 1d       	adc	r25, r1
 a96:	a1 1d       	adc	r26, r1
 a98:	20 d0       	rcall	.+64     	; 0xada <__ultoa_invert+0x84>
 a9a:	09 f4       	brne	.+2      	; 0xa9e <__ultoa_invert+0x48>
 a9c:	68 94       	set
 a9e:	3f 91       	pop	r19
 aa0:	2a e0       	ldi	r18, 0x0A	; 10
 aa2:	26 9f       	mul	r18, r22
 aa4:	11 24       	eor	r1, r1
 aa6:	30 19       	sub	r19, r0
 aa8:	30 5d       	subi	r19, 0xD0	; 208
 aaa:	31 93       	st	Z+, r19
 aac:	de f6       	brtc	.-74     	; 0xa64 <__ultoa_invert+0xe>
 aae:	cf 01       	movw	r24, r30
 ab0:	08 95       	ret
 ab2:	46 2f       	mov	r20, r22
 ab4:	47 70       	andi	r20, 0x07	; 7
 ab6:	40 5d       	subi	r20, 0xD0	; 208
 ab8:	41 93       	st	Z+, r20
 aba:	b3 e0       	ldi	r27, 0x03	; 3
 abc:	0f d0       	rcall	.+30     	; 0xadc <__ultoa_invert+0x86>
 abe:	c9 f7       	brne	.-14     	; 0xab2 <__ultoa_invert+0x5c>
 ac0:	f6 cf       	rjmp	.-20     	; 0xaae <__ultoa_invert+0x58>
 ac2:	46 2f       	mov	r20, r22
 ac4:	4f 70       	andi	r20, 0x0F	; 15
 ac6:	40 5d       	subi	r20, 0xD0	; 208
 ac8:	4a 33       	cpi	r20, 0x3A	; 58
 aca:	18 f0       	brcs	.+6      	; 0xad2 <__ultoa_invert+0x7c>
 acc:	49 5d       	subi	r20, 0xD9	; 217
 ace:	31 fd       	sbrc	r19, 1
 ad0:	40 52       	subi	r20, 0x20	; 32
 ad2:	41 93       	st	Z+, r20
 ad4:	02 d0       	rcall	.+4      	; 0xada <__ultoa_invert+0x84>
 ad6:	a9 f7       	brne	.-22     	; 0xac2 <__ultoa_invert+0x6c>
 ad8:	ea cf       	rjmp	.-44     	; 0xaae <__ultoa_invert+0x58>
 ada:	b4 e0       	ldi	r27, 0x04	; 4
 adc:	a6 95       	lsr	r26
 ade:	97 95       	ror	r25
 ae0:	87 95       	ror	r24
 ae2:	77 95       	ror	r23
 ae4:	67 95       	ror	r22
 ae6:	ba 95       	dec	r27
 ae8:	c9 f7       	brne	.-14     	; 0xadc <__ultoa_invert+0x86>
 aea:	00 97       	sbiw	r24, 0x00	; 0
 aec:	61 05       	cpc	r22, r1
 aee:	71 05       	cpc	r23, r1
 af0:	08 95       	ret
 af2:	9b 01       	movw	r18, r22
 af4:	ac 01       	movw	r20, r24
 af6:	0a 2e       	mov	r0, r26
 af8:	06 94       	lsr	r0
 afa:	57 95       	ror	r21
 afc:	47 95       	ror	r20
 afe:	37 95       	ror	r19
 b00:	27 95       	ror	r18
 b02:	ba 95       	dec	r27
 b04:	c9 f7       	brne	.-14     	; 0xaf8 <__ultoa_invert+0xa2>
 b06:	62 0f       	add	r22, r18
 b08:	73 1f       	adc	r23, r19
 b0a:	84 1f       	adc	r24, r20
 b0c:	95 1f       	adc	r25, r21
 b0e:	a0 1d       	adc	r26, r0
 b10:	08 95       	ret

00000b12 <__divmodhi4>:
 b12:	97 fb       	bst	r25, 7
 b14:	09 2e       	mov	r0, r25
 b16:	07 26       	eor	r0, r23
 b18:	0a d0       	rcall	.+20     	; 0xb2e <__divmodhi4_neg1>
 b1a:	77 fd       	sbrc	r23, 7
 b1c:	04 d0       	rcall	.+8      	; 0xb26 <__divmodhi4_neg2>
 b1e:	0c d0       	rcall	.+24     	; 0xb38 <__udivmodhi4>
 b20:	06 d0       	rcall	.+12     	; 0xb2e <__divmodhi4_neg1>
 b22:	00 20       	and	r0, r0
 b24:	1a f4       	brpl	.+6      	; 0xb2c <__divmodhi4_exit>

00000b26 <__divmodhi4_neg2>:
 b26:	70 95       	com	r23
 b28:	61 95       	neg	r22
 b2a:	7f 4f       	sbci	r23, 0xFF	; 255

00000b2c <__divmodhi4_exit>:
 b2c:	08 95       	ret

00000b2e <__divmodhi4_neg1>:
 b2e:	f6 f7       	brtc	.-4      	; 0xb2c <__divmodhi4_exit>
 b30:	90 95       	com	r25
 b32:	81 95       	neg	r24
 b34:	9f 4f       	sbci	r25, 0xFF	; 255
 b36:	08 95       	ret

00000b38 <__udivmodhi4>:
 b38:	aa 1b       	sub	r26, r26
 b3a:	bb 1b       	sub	r27, r27
 b3c:	51 e1       	ldi	r21, 0x11	; 17
 b3e:	07 c0       	rjmp	.+14     	; 0xb4e <__udivmodhi4_ep>

00000b40 <__udivmodhi4_loop>:
 b40:	aa 1f       	adc	r26, r26
 b42:	bb 1f       	adc	r27, r27
 b44:	a6 17       	cp	r26, r22
 b46:	b7 07       	cpc	r27, r23
 b48:	10 f0       	brcs	.+4      	; 0xb4e <__udivmodhi4_ep>
 b4a:	a6 1b       	sub	r26, r22
 b4c:	b7 0b       	sbc	r27, r23

00000b4e <__udivmodhi4_ep>:
 b4e:	88 1f       	adc	r24, r24
 b50:	99 1f       	adc	r25, r25
 b52:	5a 95       	dec	r21
 b54:	a9 f7       	brne	.-22     	; 0xb40 <__udivmodhi4_loop>
 b56:	80 95       	com	r24
 b58:	90 95       	com	r25
 b5a:	bc 01       	movw	r22, r24
 b5c:	cd 01       	movw	r24, r26
 b5e:	08 95       	ret

00000b60 <__prologue_saves__>:
 b60:	2f 92       	push	r2
 b62:	3f 92       	push	r3
 b64:	4f 92       	push	r4
 b66:	5f 92       	push	r5
 b68:	6f 92       	push	r6
 b6a:	7f 92       	push	r7
 b6c:	8f 92       	push	r8
 b6e:	9f 92       	push	r9
 b70:	af 92       	push	r10
 b72:	bf 92       	push	r11
 b74:	cf 92       	push	r12
 b76:	df 92       	push	r13
 b78:	ef 92       	push	r14
 b7a:	ff 92       	push	r15
 b7c:	0f 93       	push	r16
 b7e:	1f 93       	push	r17
 b80:	cf 93       	push	r28
 b82:	df 93       	push	r29
 b84:	cd b7       	in	r28, 0x3d	; 61
 b86:	de b7       	in	r29, 0x3e	; 62
 b88:	ca 1b       	sub	r28, r26
 b8a:	db 0b       	sbc	r29, r27
 b8c:	0f b6       	in	r0, 0x3f	; 63
 b8e:	f8 94       	cli
 b90:	de bf       	out	0x3e, r29	; 62
 b92:	0f be       	out	0x3f, r0	; 63
 b94:	cd bf       	out	0x3d, r28	; 61
 b96:	09 94       	ijmp

00000b98 <__epilogue_restores__>:
 b98:	2a 88       	ldd	r2, Y+18	; 0x12
 b9a:	39 88       	ldd	r3, Y+17	; 0x11
 b9c:	48 88       	ldd	r4, Y+16	; 0x10
 b9e:	5f 84       	ldd	r5, Y+15	; 0x0f
 ba0:	6e 84       	ldd	r6, Y+14	; 0x0e
 ba2:	7d 84       	ldd	r7, Y+13	; 0x0d
 ba4:	8c 84       	ldd	r8, Y+12	; 0x0c
 ba6:	9b 84       	ldd	r9, Y+11	; 0x0b
 ba8:	aa 84       	ldd	r10, Y+10	; 0x0a
 baa:	b9 84       	ldd	r11, Y+9	; 0x09
 bac:	c8 84       	ldd	r12, Y+8	; 0x08
 bae:	df 80       	ldd	r13, Y+7	; 0x07
 bb0:	ee 80       	ldd	r14, Y+6	; 0x06
 bb2:	fd 80       	ldd	r15, Y+5	; 0x05
 bb4:	0c 81       	ldd	r16, Y+4	; 0x04
 bb6:	1b 81       	ldd	r17, Y+3	; 0x03
 bb8:	aa 81       	ldd	r26, Y+2	; 0x02
 bba:	b9 81       	ldd	r27, Y+1	; 0x01
 bbc:	ce 0f       	add	r28, r30
 bbe:	d1 1d       	adc	r29, r1
 bc0:	0f b6       	in	r0, 0x3f	; 63
 bc2:	f8 94       	cli
 bc4:	de bf       	out	0x3e, r29	; 62
 bc6:	0f be       	out	0x3f, r0	; 63
 bc8:	cd bf       	out	0x3d, r28	; 61
 bca:	ed 01       	movw	r28, r26
 bcc:	08 95       	ret

00000bce <_exit>:
 bce:	f8 94       	cli

00000bd0 <__stop_program>:
 bd0:	ff cf       	rjmp	.-2      	; 0xbd0 <__stop_program>
