#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CAN_CanIP */
#define CAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_CanIP__PM_ACT_MSK 0x01u
#define CAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_CanIP__PM_STBY_MSK 0x01u
#define CAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_isr */
#define CAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_isr__INTC_MASK 0x10000u
#define CAN_isr__INTC_NUMBER 16u
#define CAN_isr__INTC_PRIOR_NUM 7u
#define CAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Com */
#define Com__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Com__0__MASK 0x08u
#define Com__0__PC CYREG_PRT0_PC3
#define Com__0__PORT 0u
#define Com__0__SHIFT 3u
#define Com__1__INTTYPE CYREG_PICU0_INTTYPE4
#define Com__1__MASK 0x10u
#define Com__1__PC CYREG_PRT0_PC4
#define Com__1__PORT 0u
#define Com__1__SHIFT 4u
#define Com__2__INTTYPE CYREG_PICU0_INTTYPE5
#define Com__2__MASK 0x20u
#define Com__2__PC CYREG_PRT0_PC5
#define Com__2__PORT 0u
#define Com__2__SHIFT 5u
#define Com__3__INTTYPE CYREG_PICU0_INTTYPE6
#define Com__3__MASK 0x40u
#define Com__3__PC CYREG_PRT0_PC6
#define Com__3__PORT 0u
#define Com__3__SHIFT 6u
#define Com__4__INTTYPE CYREG_PICU0_INTTYPE7
#define Com__4__MASK 0x80u
#define Com__4__PC CYREG_PRT0_PC7
#define Com__4__PORT 0u
#define Com__4__SHIFT 7u
#define Com__AG CYREG_PRT0_AG
#define Com__AMUX CYREG_PRT0_AMUX
#define Com__BIE CYREG_PRT0_BIE
#define Com__BIT_MASK CYREG_PRT0_BIT_MASK
#define Com__BYP CYREG_PRT0_BYP
#define Com__CTL CYREG_PRT0_CTL
#define Com__DM0 CYREG_PRT0_DM0
#define Com__DM1 CYREG_PRT0_DM1
#define Com__DM2 CYREG_PRT0_DM2
#define Com__DR CYREG_PRT0_DR
#define Com__INP_DIS CYREG_PRT0_INP_DIS
#define Com__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Com__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Com__LCD_EN CYREG_PRT0_LCD_EN
#define Com__PORT 0u
#define Com__PRT CYREG_PRT0_PRT
#define Com__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Com__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Com__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Com__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Com__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Com__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Com__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Com__PS CYREG_PRT0_PS
#define Com__SLW CYREG_PRT0_SLW

/* Com_1 */
#define Com_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Com_1__0__MASK 0x01u
#define Com_1__0__PC CYREG_PRT2_PC0
#define Com_1__0__PORT 2u
#define Com_1__0__SHIFT 0u
#define Com_1__AG CYREG_PRT2_AG
#define Com_1__AMUX CYREG_PRT2_AMUX
#define Com_1__BIE CYREG_PRT2_BIE
#define Com_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Com_1__BYP CYREG_PRT2_BYP
#define Com_1__CTL CYREG_PRT2_CTL
#define Com_1__DM0 CYREG_PRT2_DM0
#define Com_1__DM1 CYREG_PRT2_DM1
#define Com_1__DM2 CYREG_PRT2_DM2
#define Com_1__DR CYREG_PRT2_DR
#define Com_1__INP_DIS CYREG_PRT2_INP_DIS
#define Com_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Com_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Com_1__LCD_EN CYREG_PRT2_LCD_EN
#define Com_1__MASK 0x01u
#define Com_1__PORT 2u
#define Com_1__PRT CYREG_PRT2_PRT
#define Com_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Com_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Com_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Com_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Com_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Com_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Com_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Com_1__PS CYREG_PRT2_PS
#define Com_1__SHIFT 0u
#define Com_1__SLW CYREG_PRT2_SLW

/* Seg */
#define Seg__0__AG CYREG_PRT1_AG
#define Seg__0__AMUX CYREG_PRT1_AMUX
#define Seg__0__BIE CYREG_PRT1_BIE
#define Seg__0__BIT_MASK CYREG_PRT1_BIT_MASK
#define Seg__0__BYP CYREG_PRT1_BYP
#define Seg__0__CTL CYREG_PRT1_CTL
#define Seg__0__DM0 CYREG_PRT1_DM0
#define Seg__0__DM1 CYREG_PRT1_DM1
#define Seg__0__DM2 CYREG_PRT1_DM2
#define Seg__0__DR CYREG_PRT1_DR
#define Seg__0__INP_DIS CYREG_PRT1_INP_DIS
#define Seg__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Seg__0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Seg__0__LCD_EN CYREG_PRT1_LCD_EN
#define Seg__0__MASK 0x04u
#define Seg__0__PC CYREG_PRT1_PC2
#define Seg__0__PORT 1u
#define Seg__0__PRT CYREG_PRT1_PRT
#define Seg__0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Seg__0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Seg__0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Seg__0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Seg__0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Seg__0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Seg__0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Seg__0__PS CYREG_PRT1_PS
#define Seg__0__SHIFT 2u
#define Seg__0__SLW CYREG_PRT1_SLW
#define Seg__1__AG CYREG_PRT1_AG
#define Seg__1__AMUX CYREG_PRT1_AMUX
#define Seg__1__BIE CYREG_PRT1_BIE
#define Seg__1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Seg__1__BYP CYREG_PRT1_BYP
#define Seg__1__CTL CYREG_PRT1_CTL
#define Seg__1__DM0 CYREG_PRT1_DM0
#define Seg__1__DM1 CYREG_PRT1_DM1
#define Seg__1__DM2 CYREG_PRT1_DM2
#define Seg__1__DR CYREG_PRT1_DR
#define Seg__1__INP_DIS CYREG_PRT1_INP_DIS
#define Seg__1__INTTYPE CYREG_PICU1_INTTYPE4
#define Seg__1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Seg__1__LCD_EN CYREG_PRT1_LCD_EN
#define Seg__1__MASK 0x10u
#define Seg__1__PC CYREG_PRT1_PC4
#define Seg__1__PORT 1u
#define Seg__1__PRT CYREG_PRT1_PRT
#define Seg__1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Seg__1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Seg__1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Seg__1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Seg__1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Seg__1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Seg__1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Seg__1__PS CYREG_PRT1_PS
#define Seg__1__SHIFT 4u
#define Seg__1__SLW CYREG_PRT1_SLW
#define Seg__10__AG CYREG_PRT3_AG
#define Seg__10__AMUX CYREG_PRT3_AMUX
#define Seg__10__BIE CYREG_PRT3_BIE
#define Seg__10__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__10__BYP CYREG_PRT3_BYP
#define Seg__10__CTL CYREG_PRT3_CTL
#define Seg__10__DM0 CYREG_PRT3_DM0
#define Seg__10__DM1 CYREG_PRT3_DM1
#define Seg__10__DM2 CYREG_PRT3_DM2
#define Seg__10__DR CYREG_PRT3_DR
#define Seg__10__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__10__INTTYPE CYREG_PICU3_INTTYPE2
#define Seg__10__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__10__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__10__MASK 0x04u
#define Seg__10__PC CYREG_PRT3_PC2
#define Seg__10__PORT 3u
#define Seg__10__PRT CYREG_PRT3_PRT
#define Seg__10__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__10__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__10__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__10__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__10__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__10__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__10__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__10__PS CYREG_PRT3_PS
#define Seg__10__SHIFT 2u
#define Seg__10__SLW CYREG_PRT3_SLW
#define Seg__11__AG CYREG_PRT3_AG
#define Seg__11__AMUX CYREG_PRT3_AMUX
#define Seg__11__BIE CYREG_PRT3_BIE
#define Seg__11__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__11__BYP CYREG_PRT3_BYP
#define Seg__11__CTL CYREG_PRT3_CTL
#define Seg__11__DM0 CYREG_PRT3_DM0
#define Seg__11__DM1 CYREG_PRT3_DM1
#define Seg__11__DM2 CYREG_PRT3_DM2
#define Seg__11__DR CYREG_PRT3_DR
#define Seg__11__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__11__INTTYPE CYREG_PICU3_INTTYPE1
#define Seg__11__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__11__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__11__MASK 0x02u
#define Seg__11__PC CYREG_PRT3_PC1
#define Seg__11__PORT 3u
#define Seg__11__PRT CYREG_PRT3_PRT
#define Seg__11__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__11__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__11__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__11__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__11__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__11__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__11__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__11__PS CYREG_PRT3_PS
#define Seg__11__SHIFT 1u
#define Seg__11__SLW CYREG_PRT3_SLW
#define Seg__12__AG CYREG_PRT3_AG
#define Seg__12__AMUX CYREG_PRT3_AMUX
#define Seg__12__BIE CYREG_PRT3_BIE
#define Seg__12__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__12__BYP CYREG_PRT3_BYP
#define Seg__12__CTL CYREG_PRT3_CTL
#define Seg__12__DM0 CYREG_PRT3_DM0
#define Seg__12__DM1 CYREG_PRT3_DM1
#define Seg__12__DM2 CYREG_PRT3_DM2
#define Seg__12__DR CYREG_PRT3_DR
#define Seg__12__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__12__INTTYPE CYREG_PICU3_INTTYPE5
#define Seg__12__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__12__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__12__MASK 0x20u
#define Seg__12__PC CYREG_PRT3_PC5
#define Seg__12__PORT 3u
#define Seg__12__PRT CYREG_PRT3_PRT
#define Seg__12__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__12__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__12__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__12__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__12__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__12__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__12__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__12__PS CYREG_PRT3_PS
#define Seg__12__SHIFT 5u
#define Seg__12__SLW CYREG_PRT3_SLW
#define Seg__13__AG CYREG_PRT3_AG
#define Seg__13__AMUX CYREG_PRT3_AMUX
#define Seg__13__BIE CYREG_PRT3_BIE
#define Seg__13__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__13__BYP CYREG_PRT3_BYP
#define Seg__13__CTL CYREG_PRT3_CTL
#define Seg__13__DM0 CYREG_PRT3_DM0
#define Seg__13__DM1 CYREG_PRT3_DM1
#define Seg__13__DM2 CYREG_PRT3_DM2
#define Seg__13__DR CYREG_PRT3_DR
#define Seg__13__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__13__INTTYPE CYREG_PICU3_INTTYPE6
#define Seg__13__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__13__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__13__MASK 0x40u
#define Seg__13__PC CYREG_PRT3_PC6
#define Seg__13__PORT 3u
#define Seg__13__PRT CYREG_PRT3_PRT
#define Seg__13__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__13__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__13__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__13__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__13__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__13__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__13__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__13__PS CYREG_PRT3_PS
#define Seg__13__SHIFT 6u
#define Seg__13__SLW CYREG_PRT3_SLW
#define Seg__14__AG CYREG_PRT3_AG
#define Seg__14__AMUX CYREG_PRT3_AMUX
#define Seg__14__BIE CYREG_PRT3_BIE
#define Seg__14__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__14__BYP CYREG_PRT3_BYP
#define Seg__14__CTL CYREG_PRT3_CTL
#define Seg__14__DM0 CYREG_PRT3_DM0
#define Seg__14__DM1 CYREG_PRT3_DM1
#define Seg__14__DM2 CYREG_PRT3_DM2
#define Seg__14__DR CYREG_PRT3_DR
#define Seg__14__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__14__INTTYPE CYREG_PICU3_INTTYPE7
#define Seg__14__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__14__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__14__MASK 0x80u
#define Seg__14__PC CYREG_PRT3_PC7
#define Seg__14__PORT 3u
#define Seg__14__PRT CYREG_PRT3_PRT
#define Seg__14__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__14__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__14__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__14__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__14__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__14__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__14__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__14__PS CYREG_PRT3_PS
#define Seg__14__SHIFT 7u
#define Seg__14__SLW CYREG_PRT3_SLW
#define Seg__15__AG CYREG_PRT12_AG
#define Seg__15__BIE CYREG_PRT12_BIE
#define Seg__15__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__15__BYP CYREG_PRT12_BYP
#define Seg__15__DM0 CYREG_PRT12_DM0
#define Seg__15__DM1 CYREG_PRT12_DM1
#define Seg__15__DM2 CYREG_PRT12_DM2
#define Seg__15__DR CYREG_PRT12_DR
#define Seg__15__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__15__INTTYPE CYREG_PICU12_INTTYPE0
#define Seg__15__MASK 0x01u
#define Seg__15__PC CYREG_PRT12_PC0
#define Seg__15__PORT 12u
#define Seg__15__PRT CYREG_PRT12_PRT
#define Seg__15__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__15__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__15__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__15__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__15__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__15__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__15__PS CYREG_PRT12_PS
#define Seg__15__SHIFT 0u
#define Seg__15__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__15__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__15__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__15__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__15__SLW CYREG_PRT12_SLW
#define Seg__16__AG CYREG_PRT1_AG
#define Seg__16__AMUX CYREG_PRT1_AMUX
#define Seg__16__BIE CYREG_PRT1_BIE
#define Seg__16__BIT_MASK CYREG_PRT1_BIT_MASK
#define Seg__16__BYP CYREG_PRT1_BYP
#define Seg__16__CTL CYREG_PRT1_CTL
#define Seg__16__DM0 CYREG_PRT1_DM0
#define Seg__16__DM1 CYREG_PRT1_DM1
#define Seg__16__DM2 CYREG_PRT1_DM2
#define Seg__16__DR CYREG_PRT1_DR
#define Seg__16__INP_DIS CYREG_PRT1_INP_DIS
#define Seg__16__INTTYPE CYREG_PICU1_INTTYPE6
#define Seg__16__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Seg__16__LCD_EN CYREG_PRT1_LCD_EN
#define Seg__16__MASK 0x40u
#define Seg__16__PC CYREG_PRT1_PC6
#define Seg__16__PORT 1u
#define Seg__16__PRT CYREG_PRT1_PRT
#define Seg__16__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Seg__16__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Seg__16__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Seg__16__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Seg__16__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Seg__16__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Seg__16__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Seg__16__PS CYREG_PRT1_PS
#define Seg__16__SHIFT 6u
#define Seg__16__SLW CYREG_PRT1_SLW
#define Seg__17__AG CYREG_PRT15_AG
#define Seg__17__AMUX CYREG_PRT15_AMUX
#define Seg__17__BIE CYREG_PRT15_BIE
#define Seg__17__BIT_MASK CYREG_PRT15_BIT_MASK
#define Seg__17__BYP CYREG_PRT15_BYP
#define Seg__17__CTL CYREG_PRT15_CTL
#define Seg__17__DM0 CYREG_PRT15_DM0
#define Seg__17__DM1 CYREG_PRT15_DM1
#define Seg__17__DM2 CYREG_PRT15_DM2
#define Seg__17__DR CYREG_PRT15_DR
#define Seg__17__INP_DIS CYREG_PRT15_INP_DIS
#define Seg__17__INTTYPE CYREG_PICU15_INTTYPE2
#define Seg__17__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Seg__17__LCD_EN CYREG_PRT15_LCD_EN
#define Seg__17__MASK 0x04u
#define Seg__17__PC CYREG_IO_PC_PRT15_PC2
#define Seg__17__PORT 15u
#define Seg__17__PRT CYREG_PRT15_PRT
#define Seg__17__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Seg__17__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Seg__17__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Seg__17__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Seg__17__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Seg__17__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Seg__17__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Seg__17__PS CYREG_PRT15_PS
#define Seg__17__SHIFT 2u
#define Seg__17__SLW CYREG_PRT15_SLW
#define Seg__18__AG CYREG_PRT15_AG
#define Seg__18__AMUX CYREG_PRT15_AMUX
#define Seg__18__BIE CYREG_PRT15_BIE
#define Seg__18__BIT_MASK CYREG_PRT15_BIT_MASK
#define Seg__18__BYP CYREG_PRT15_BYP
#define Seg__18__CTL CYREG_PRT15_CTL
#define Seg__18__DM0 CYREG_PRT15_DM0
#define Seg__18__DM1 CYREG_PRT15_DM1
#define Seg__18__DM2 CYREG_PRT15_DM2
#define Seg__18__DR CYREG_PRT15_DR
#define Seg__18__INP_DIS CYREG_PRT15_INP_DIS
#define Seg__18__INTTYPE CYREG_PICU15_INTTYPE0
#define Seg__18__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Seg__18__LCD_EN CYREG_PRT15_LCD_EN
#define Seg__18__MASK 0x01u
#define Seg__18__PC CYREG_IO_PC_PRT15_PC0
#define Seg__18__PORT 15u
#define Seg__18__PRT CYREG_PRT15_PRT
#define Seg__18__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Seg__18__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Seg__18__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Seg__18__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Seg__18__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Seg__18__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Seg__18__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Seg__18__PS CYREG_PRT15_PS
#define Seg__18__SHIFT 0u
#define Seg__18__SLW CYREG_PRT15_SLW
#define Seg__19__AG CYREG_PRT12_AG
#define Seg__19__BIE CYREG_PRT12_BIE
#define Seg__19__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__19__BYP CYREG_PRT12_BYP
#define Seg__19__DM0 CYREG_PRT12_DM0
#define Seg__19__DM1 CYREG_PRT12_DM1
#define Seg__19__DM2 CYREG_PRT12_DM2
#define Seg__19__DR CYREG_PRT12_DR
#define Seg__19__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__19__INTTYPE CYREG_PICU12_INTTYPE7
#define Seg__19__MASK 0x80u
#define Seg__19__PC CYREG_PRT12_PC7
#define Seg__19__PORT 12u
#define Seg__19__PRT CYREG_PRT12_PRT
#define Seg__19__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__19__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__19__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__19__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__19__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__19__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__19__PS CYREG_PRT12_PS
#define Seg__19__SHIFT 7u
#define Seg__19__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__19__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__19__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__19__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__19__SLW CYREG_PRT12_SLW
#define Seg__2__AG CYREG_PRT1_AG
#define Seg__2__AMUX CYREG_PRT1_AMUX
#define Seg__2__BIE CYREG_PRT1_BIE
#define Seg__2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Seg__2__BYP CYREG_PRT1_BYP
#define Seg__2__CTL CYREG_PRT1_CTL
#define Seg__2__DM0 CYREG_PRT1_DM0
#define Seg__2__DM1 CYREG_PRT1_DM1
#define Seg__2__DM2 CYREG_PRT1_DM2
#define Seg__2__DR CYREG_PRT1_DR
#define Seg__2__INP_DIS CYREG_PRT1_INP_DIS
#define Seg__2__INTTYPE CYREG_PICU1_INTTYPE5
#define Seg__2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Seg__2__LCD_EN CYREG_PRT1_LCD_EN
#define Seg__2__MASK 0x20u
#define Seg__2__PC CYREG_PRT1_PC5
#define Seg__2__PORT 1u
#define Seg__2__PRT CYREG_PRT1_PRT
#define Seg__2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Seg__2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Seg__2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Seg__2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Seg__2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Seg__2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Seg__2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Seg__2__PS CYREG_PRT1_PS
#define Seg__2__SHIFT 5u
#define Seg__2__SLW CYREG_PRT1_SLW
#define Seg__20__AG CYREG_PRT12_AG
#define Seg__20__BIE CYREG_PRT12_BIE
#define Seg__20__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__20__BYP CYREG_PRT12_BYP
#define Seg__20__DM0 CYREG_PRT12_DM0
#define Seg__20__DM1 CYREG_PRT12_DM1
#define Seg__20__DM2 CYREG_PRT12_DM2
#define Seg__20__DR CYREG_PRT12_DR
#define Seg__20__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__20__INTTYPE CYREG_PICU12_INTTYPE3
#define Seg__20__MASK 0x08u
#define Seg__20__PC CYREG_PRT12_PC3
#define Seg__20__PORT 12u
#define Seg__20__PRT CYREG_PRT12_PRT
#define Seg__20__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__20__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__20__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__20__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__20__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__20__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__20__PS CYREG_PRT12_PS
#define Seg__20__SHIFT 3u
#define Seg__20__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__20__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__20__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__20__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__20__SLW CYREG_PRT12_SLW
#define Seg__21__AG CYREG_PRT15_AG
#define Seg__21__AMUX CYREG_PRT15_AMUX
#define Seg__21__BIE CYREG_PRT15_BIE
#define Seg__21__BIT_MASK CYREG_PRT15_BIT_MASK
#define Seg__21__BYP CYREG_PRT15_BYP
#define Seg__21__CTL CYREG_PRT15_CTL
#define Seg__21__DM0 CYREG_PRT15_DM0
#define Seg__21__DM1 CYREG_PRT15_DM1
#define Seg__21__DM2 CYREG_PRT15_DM2
#define Seg__21__DR CYREG_PRT15_DR
#define Seg__21__INP_DIS CYREG_PRT15_INP_DIS
#define Seg__21__INTTYPE CYREG_PICU15_INTTYPE5
#define Seg__21__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Seg__21__LCD_EN CYREG_PRT15_LCD_EN
#define Seg__21__MASK 0x20u
#define Seg__21__PC CYREG_IO_PC_PRT15_PC5
#define Seg__21__PORT 15u
#define Seg__21__PRT CYREG_PRT15_PRT
#define Seg__21__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Seg__21__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Seg__21__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Seg__21__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Seg__21__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Seg__21__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Seg__21__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Seg__21__PS CYREG_PRT15_PS
#define Seg__21__SHIFT 5u
#define Seg__21__SLW CYREG_PRT15_SLW
#define Seg__22__AG CYREG_PRT15_AG
#define Seg__22__AMUX CYREG_PRT15_AMUX
#define Seg__22__BIE CYREG_PRT15_BIE
#define Seg__22__BIT_MASK CYREG_PRT15_BIT_MASK
#define Seg__22__BYP CYREG_PRT15_BYP
#define Seg__22__CTL CYREG_PRT15_CTL
#define Seg__22__DM0 CYREG_PRT15_DM0
#define Seg__22__DM1 CYREG_PRT15_DM1
#define Seg__22__DM2 CYREG_PRT15_DM2
#define Seg__22__DR CYREG_PRT15_DR
#define Seg__22__INP_DIS CYREG_PRT15_INP_DIS
#define Seg__22__INTTYPE CYREG_PICU15_INTTYPE3
#define Seg__22__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Seg__22__LCD_EN CYREG_PRT15_LCD_EN
#define Seg__22__MASK 0x08u
#define Seg__22__PC CYREG_IO_PC_PRT15_PC3
#define Seg__22__PORT 15u
#define Seg__22__PRT CYREG_PRT15_PRT
#define Seg__22__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Seg__22__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Seg__22__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Seg__22__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Seg__22__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Seg__22__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Seg__22__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Seg__22__PS CYREG_PRT15_PS
#define Seg__22__SHIFT 3u
#define Seg__22__SLW CYREG_PRT15_SLW
#define Seg__23__AG CYREG_PRT15_AG
#define Seg__23__AMUX CYREG_PRT15_AMUX
#define Seg__23__BIE CYREG_PRT15_BIE
#define Seg__23__BIT_MASK CYREG_PRT15_BIT_MASK
#define Seg__23__BYP CYREG_PRT15_BYP
#define Seg__23__CTL CYREG_PRT15_CTL
#define Seg__23__DM0 CYREG_PRT15_DM0
#define Seg__23__DM1 CYREG_PRT15_DM1
#define Seg__23__DM2 CYREG_PRT15_DM2
#define Seg__23__DR CYREG_PRT15_DR
#define Seg__23__INP_DIS CYREG_PRT15_INP_DIS
#define Seg__23__INTTYPE CYREG_PICU15_INTTYPE1
#define Seg__23__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Seg__23__LCD_EN CYREG_PRT15_LCD_EN
#define Seg__23__MASK 0x02u
#define Seg__23__PC CYREG_IO_PC_PRT15_PC1
#define Seg__23__PORT 15u
#define Seg__23__PRT CYREG_PRT15_PRT
#define Seg__23__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Seg__23__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Seg__23__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Seg__23__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Seg__23__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Seg__23__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Seg__23__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Seg__23__PS CYREG_PRT15_PS
#define Seg__23__SHIFT 1u
#define Seg__23__SLW CYREG_PRT15_SLW
#define Seg__3__AG CYREG_PRT15_AG
#define Seg__3__AMUX CYREG_PRT15_AMUX
#define Seg__3__BIE CYREG_PRT15_BIE
#define Seg__3__BIT_MASK CYREG_PRT15_BIT_MASK
#define Seg__3__BYP CYREG_PRT15_BYP
#define Seg__3__CTL CYREG_PRT15_CTL
#define Seg__3__DM0 CYREG_PRT15_DM0
#define Seg__3__DM1 CYREG_PRT15_DM1
#define Seg__3__DM2 CYREG_PRT15_DM2
#define Seg__3__DR CYREG_PRT15_DR
#define Seg__3__INP_DIS CYREG_PRT15_INP_DIS
#define Seg__3__INTTYPE CYREG_PICU15_INTTYPE4
#define Seg__3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Seg__3__LCD_EN CYREG_PRT15_LCD_EN
#define Seg__3__MASK 0x10u
#define Seg__3__PC CYREG_IO_PC_PRT15_PC4
#define Seg__3__PORT 15u
#define Seg__3__PRT CYREG_PRT15_PRT
#define Seg__3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Seg__3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Seg__3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Seg__3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Seg__3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Seg__3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Seg__3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Seg__3__PS CYREG_PRT15_PS
#define Seg__3__SHIFT 4u
#define Seg__3__SLW CYREG_PRT15_SLW
#define Seg__4__AG CYREG_PRT1_AG
#define Seg__4__AMUX CYREG_PRT1_AMUX
#define Seg__4__BIE CYREG_PRT1_BIE
#define Seg__4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Seg__4__BYP CYREG_PRT1_BYP
#define Seg__4__CTL CYREG_PRT1_CTL
#define Seg__4__DM0 CYREG_PRT1_DM0
#define Seg__4__DM1 CYREG_PRT1_DM1
#define Seg__4__DM2 CYREG_PRT1_DM2
#define Seg__4__DR CYREG_PRT1_DR
#define Seg__4__INP_DIS CYREG_PRT1_INP_DIS
#define Seg__4__INTTYPE CYREG_PICU1_INTTYPE7
#define Seg__4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Seg__4__LCD_EN CYREG_PRT1_LCD_EN
#define Seg__4__MASK 0x80u
#define Seg__4__PC CYREG_PRT1_PC7
#define Seg__4__PORT 1u
#define Seg__4__PRT CYREG_PRT1_PRT
#define Seg__4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Seg__4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Seg__4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Seg__4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Seg__4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Seg__4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Seg__4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Seg__4__PS CYREG_PRT1_PS
#define Seg__4__SHIFT 7u
#define Seg__4__SLW CYREG_PRT1_SLW
#define Seg__5__AG CYREG_PRT3_AG
#define Seg__5__AMUX CYREG_PRT3_AMUX
#define Seg__5__BIE CYREG_PRT3_BIE
#define Seg__5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__5__BYP CYREG_PRT3_BYP
#define Seg__5__CTL CYREG_PRT3_CTL
#define Seg__5__DM0 CYREG_PRT3_DM0
#define Seg__5__DM1 CYREG_PRT3_DM1
#define Seg__5__DM2 CYREG_PRT3_DM2
#define Seg__5__DR CYREG_PRT3_DR
#define Seg__5__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__5__INTTYPE CYREG_PICU3_INTTYPE0
#define Seg__5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__5__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__5__MASK 0x01u
#define Seg__5__PC CYREG_PRT3_PC0
#define Seg__5__PORT 3u
#define Seg__5__PRT CYREG_PRT3_PRT
#define Seg__5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__5__PS CYREG_PRT3_PS
#define Seg__5__SHIFT 0u
#define Seg__5__SLW CYREG_PRT3_SLW
#define Seg__6__AG CYREG_PRT12_AG
#define Seg__6__BIE CYREG_PRT12_BIE
#define Seg__6__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__6__BYP CYREG_PRT12_BYP
#define Seg__6__DM0 CYREG_PRT12_DM0
#define Seg__6__DM1 CYREG_PRT12_DM1
#define Seg__6__DM2 CYREG_PRT12_DM2
#define Seg__6__DR CYREG_PRT12_DR
#define Seg__6__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__6__INTTYPE CYREG_PICU12_INTTYPE2
#define Seg__6__MASK 0x04u
#define Seg__6__PC CYREG_PRT12_PC2
#define Seg__6__PORT 12u
#define Seg__6__PRT CYREG_PRT12_PRT
#define Seg__6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__6__PS CYREG_PRT12_PS
#define Seg__6__SHIFT 2u
#define Seg__6__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__6__SLW CYREG_PRT12_SLW
#define Seg__7__AG CYREG_PRT3_AG
#define Seg__7__AMUX CYREG_PRT3_AMUX
#define Seg__7__BIE CYREG_PRT3_BIE
#define Seg__7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__7__BYP CYREG_PRT3_BYP
#define Seg__7__CTL CYREG_PRT3_CTL
#define Seg__7__DM0 CYREG_PRT3_DM0
#define Seg__7__DM1 CYREG_PRT3_DM1
#define Seg__7__DM2 CYREG_PRT3_DM2
#define Seg__7__DR CYREG_PRT3_DR
#define Seg__7__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__7__INTTYPE CYREG_PICU3_INTTYPE3
#define Seg__7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__7__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__7__MASK 0x08u
#define Seg__7__PC CYREG_PRT3_PC3
#define Seg__7__PORT 3u
#define Seg__7__PRT CYREG_PRT3_PRT
#define Seg__7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__7__PS CYREG_PRT3_PS
#define Seg__7__SHIFT 3u
#define Seg__7__SLW CYREG_PRT3_SLW
#define Seg__8__AG CYREG_PRT12_AG
#define Seg__8__BIE CYREG_PRT12_BIE
#define Seg__8__BIT_MASK CYREG_PRT12_BIT_MASK
#define Seg__8__BYP CYREG_PRT12_BYP
#define Seg__8__DM0 CYREG_PRT12_DM0
#define Seg__8__DM1 CYREG_PRT12_DM1
#define Seg__8__DM2 CYREG_PRT12_DM2
#define Seg__8__DR CYREG_PRT12_DR
#define Seg__8__INP_DIS CYREG_PRT12_INP_DIS
#define Seg__8__INTTYPE CYREG_PICU12_INTTYPE6
#define Seg__8__MASK 0x40u
#define Seg__8__PC CYREG_PRT12_PC6
#define Seg__8__PORT 12u
#define Seg__8__PRT CYREG_PRT12_PRT
#define Seg__8__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Seg__8__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Seg__8__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Seg__8__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Seg__8__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Seg__8__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Seg__8__PS CYREG_PRT12_PS
#define Seg__8__SHIFT 6u
#define Seg__8__SIO_CFG CYREG_PRT12_SIO_CFG
#define Seg__8__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Seg__8__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Seg__8__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Seg__8__SLW CYREG_PRT12_SLW
#define Seg__9__AG CYREG_PRT3_AG
#define Seg__9__AMUX CYREG_PRT3_AMUX
#define Seg__9__BIE CYREG_PRT3_BIE
#define Seg__9__BIT_MASK CYREG_PRT3_BIT_MASK
#define Seg__9__BYP CYREG_PRT3_BYP
#define Seg__9__CTL CYREG_PRT3_CTL
#define Seg__9__DM0 CYREG_PRT3_DM0
#define Seg__9__DM1 CYREG_PRT3_DM1
#define Seg__9__DM2 CYREG_PRT3_DM2
#define Seg__9__DR CYREG_PRT3_DR
#define Seg__9__INP_DIS CYREG_PRT3_INP_DIS
#define Seg__9__INTTYPE CYREG_PICU3_INTTYPE4
#define Seg__9__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Seg__9__LCD_EN CYREG_PRT3_LCD_EN
#define Seg__9__MASK 0x10u
#define Seg__9__PC CYREG_PRT3_PC4
#define Seg__9__PORT 3u
#define Seg__9__PRT CYREG_PRT3_PRT
#define Seg__9__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Seg__9__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Seg__9__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Seg__9__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Seg__9__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Seg__9__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Seg__9__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Seg__9__PS CYREG_PRT3_PS
#define Seg__9__SHIFT 4u
#define Seg__9__SLW CYREG_PRT3_SLW

/* Seg_1 */
#define Seg_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Seg_1__0__MASK 0x02u
#define Seg_1__0__PC CYREG_PRT2_PC1
#define Seg_1__0__PORT 2u
#define Seg_1__0__SHIFT 1u
#define Seg_1__1__INTTYPE CYREG_PICU2_INTTYPE2
#define Seg_1__1__MASK 0x04u
#define Seg_1__1__PC CYREG_PRT2_PC2
#define Seg_1__1__PORT 2u
#define Seg_1__1__SHIFT 2u
#define Seg_1__2__INTTYPE CYREG_PICU2_INTTYPE3
#define Seg_1__2__MASK 0x08u
#define Seg_1__2__PC CYREG_PRT2_PC3
#define Seg_1__2__PORT 2u
#define Seg_1__2__SHIFT 3u
#define Seg_1__3__INTTYPE CYREG_PICU2_INTTYPE4
#define Seg_1__3__MASK 0x10u
#define Seg_1__3__PC CYREG_PRT2_PC4
#define Seg_1__3__PORT 2u
#define Seg_1__3__SHIFT 4u
#define Seg_1__4__INTTYPE CYREG_PICU2_INTTYPE5
#define Seg_1__4__MASK 0x20u
#define Seg_1__4__PC CYREG_PRT2_PC5
#define Seg_1__4__PORT 2u
#define Seg_1__4__SHIFT 5u
#define Seg_1__5__INTTYPE CYREG_PICU2_INTTYPE6
#define Seg_1__5__MASK 0x40u
#define Seg_1__5__PC CYREG_PRT2_PC6
#define Seg_1__5__PORT 2u
#define Seg_1__5__SHIFT 6u
#define Seg_1__6__INTTYPE CYREG_PICU2_INTTYPE7
#define Seg_1__6__MASK 0x80u
#define Seg_1__6__PC CYREG_PRT2_PC7
#define Seg_1__6__PORT 2u
#define Seg_1__6__SHIFT 7u
#define Seg_1__AG CYREG_PRT2_AG
#define Seg_1__AMUX CYREG_PRT2_AMUX
#define Seg_1__BIE CYREG_PRT2_BIE
#define Seg_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Seg_1__BYP CYREG_PRT2_BYP
#define Seg_1__CTL CYREG_PRT2_CTL
#define Seg_1__DM0 CYREG_PRT2_DM0
#define Seg_1__DM1 CYREG_PRT2_DM1
#define Seg_1__DM2 CYREG_PRT2_DM2
#define Seg_1__DR CYREG_PRT2_DR
#define Seg_1__INP_DIS CYREG_PRT2_INP_DIS
#define Seg_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Seg_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Seg_1__LCD_EN CYREG_PRT2_LCD_EN
#define Seg_1__PORT 2u
#define Seg_1__PRT CYREG_PRT2_PRT
#define Seg_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Seg_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Seg_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Seg_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Seg_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Seg_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Seg_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Seg_1__PS CYREG_PRT2_PS
#define Seg_1__SLW CYREG_PRT2_SLW

/* RX_1 */
#define RX_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define RX_1__0__MASK 0x01u
#define RX_1__0__PC CYREG_PRT0_PC0
#define RX_1__0__PORT 0u
#define RX_1__0__SHIFT 0u
#define RX_1__AG CYREG_PRT0_AG
#define RX_1__AMUX CYREG_PRT0_AMUX
#define RX_1__BIE CYREG_PRT0_BIE
#define RX_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define RX_1__BYP CYREG_PRT0_BYP
#define RX_1__CTL CYREG_PRT0_CTL
#define RX_1__DM0 CYREG_PRT0_DM0
#define RX_1__DM1 CYREG_PRT0_DM1
#define RX_1__DM2 CYREG_PRT0_DM2
#define RX_1__DR CYREG_PRT0_DR
#define RX_1__INP_DIS CYREG_PRT0_INP_DIS
#define RX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RX_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RX_1__LCD_EN CYREG_PRT0_LCD_EN
#define RX_1__MASK 0x01u
#define RX_1__PORT 0u
#define RX_1__PRT CYREG_PRT0_PRT
#define RX_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RX_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RX_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RX_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RX_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RX_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RX_1__PS CYREG_PRT0_PS
#define RX_1__SHIFT 0u
#define RX_1__SLW CYREG_PRT0_SLW

/* TX_1 */
#define TX_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define TX_1__0__MASK 0x02u
#define TX_1__0__PC CYREG_PRT0_PC1
#define TX_1__0__PORT 0u
#define TX_1__0__SHIFT 1u
#define TX_1__AG CYREG_PRT0_AG
#define TX_1__AMUX CYREG_PRT0_AMUX
#define TX_1__BIE CYREG_PRT0_BIE
#define TX_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define TX_1__BYP CYREG_PRT0_BYP
#define TX_1__CTL CYREG_PRT0_CTL
#define TX_1__DM0 CYREG_PRT0_DM0
#define TX_1__DM1 CYREG_PRT0_DM1
#define TX_1__DM2 CYREG_PRT0_DM2
#define TX_1__DR CYREG_PRT0_DR
#define TX_1__INP_DIS CYREG_PRT0_INP_DIS
#define TX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TX_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TX_1__LCD_EN CYREG_PRT0_LCD_EN
#define TX_1__MASK 0x02u
#define TX_1__PORT 0u
#define TX_1__PRT CYREG_PRT0_PRT
#define TX_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TX_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TX_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TX_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TX_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TX_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TX_1__PS CYREG_PRT0_PS
#define TX_1__SHIFT 1u
#define TX_1__SLW CYREG_PRT0_SLW

/* Tx_En */
#define Tx_En__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Tx_En__0__MASK 0x04u
#define Tx_En__0__PC CYREG_PRT0_PC2
#define Tx_En__0__PORT 0u
#define Tx_En__0__SHIFT 2u
#define Tx_En__AG CYREG_PRT0_AG
#define Tx_En__AMUX CYREG_PRT0_AMUX
#define Tx_En__BIE CYREG_PRT0_BIE
#define Tx_En__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_En__BYP CYREG_PRT0_BYP
#define Tx_En__CTL CYREG_PRT0_CTL
#define Tx_En__DM0 CYREG_PRT0_DM0
#define Tx_En__DM1 CYREG_PRT0_DM1
#define Tx_En__DM2 CYREG_PRT0_DM2
#define Tx_En__DR CYREG_PRT0_DR
#define Tx_En__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_En__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tx_En__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_En__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_En__MASK 0x04u
#define Tx_En__PORT 0u
#define Tx_En__PRT CYREG_PRT0_PRT
#define Tx_En__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_En__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_En__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_En__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_En__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_En__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_En__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_En__PS CYREG_PRT0_PS
#define Tx_En__SHIFT 2u
#define Tx_En__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* PageSwitch */
#define PageSwitch__0__INTTYPE CYREG_PICU12_INTTYPE1
#define PageSwitch__0__MASK 0x02u
#define PageSwitch__0__PC CYREG_PRT12_PC1
#define PageSwitch__0__PORT 12u
#define PageSwitch__0__SHIFT 1u
#define PageSwitch__AG CYREG_PRT12_AG
#define PageSwitch__BIE CYREG_PRT12_BIE
#define PageSwitch__BIT_MASK CYREG_PRT12_BIT_MASK
#define PageSwitch__BYP CYREG_PRT12_BYP
#define PageSwitch__DM0 CYREG_PRT12_DM0
#define PageSwitch__DM1 CYREG_PRT12_DM1
#define PageSwitch__DM2 CYREG_PRT12_DM2
#define PageSwitch__DR CYREG_PRT12_DR
#define PageSwitch__INP_DIS CYREG_PRT12_INP_DIS
#define PageSwitch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define PageSwitch__MASK 0x02u
#define PageSwitch__PORT 12u
#define PageSwitch__PRT CYREG_PRT12_PRT
#define PageSwitch__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define PageSwitch__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define PageSwitch__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define PageSwitch__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define PageSwitch__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define PageSwitch__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define PageSwitch__PS CYREG_PRT12_PS
#define PageSwitch__SHIFT 1u
#define PageSwitch__SIO_CFG CYREG_PRT12_SIO_CFG
#define PageSwitch__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define PageSwitch__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define PageSwitch__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define PageSwitch__SLW CYREG_PRT12_SLW

/* Page_Button */
#define Page_Button_sts_sts_reg__0__MASK 0x01u
#define Page_Button_sts_sts_reg__0__POS 0
#define Page_Button_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Page_Button_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Page_Button_sts_sts_reg__MASK 0x01u
#define Page_Button_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define Page_Button_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Page_Button_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Page_Button_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Page_Button_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Page_Button_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Page_Button_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* LED_Driver_Gear_bLED_PWM */
#define LED_Driver_Gear_bLED_PWM_CtlReg__0__MASK 0x01u
#define LED_Driver_Gear_bLED_PWM_CtlReg__0__POS 0
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define LED_Driver_Gear_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__MASK 0x01u
#define LED_Driver_Gear_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LED_Driver_Gear_bLED_PWM_CtlReg__PERIOD_REG CYREG_B0_UDB07_MSK
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__A0_REG CYREG_B0_UDB07_A0
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__A1_REG CYREG_B0_UDB07_A1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__D0_REG CYREG_B0_UDB07_D0
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__D1_REG CYREG_B0_UDB07_D1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__F0_REG CYREG_B0_UDB07_F0
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__F1_REG CYREG_B0_UDB07_F1
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LED_Driver_Gear_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* LED_Driver_Gear_ClkInternal */
#define LED_Driver_Gear_ClkInternal__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define LED_Driver_Gear_ClkInternal__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define LED_Driver_Gear_ClkInternal__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define LED_Driver_Gear_ClkInternal__CFG2_SRC_SEL_MASK 0x07u
#define LED_Driver_Gear_ClkInternal__INDEX 0x01u
#define LED_Driver_Gear_ClkInternal__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LED_Driver_Gear_ClkInternal__PM_ACT_MSK 0x02u
#define LED_Driver_Gear_ClkInternal__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LED_Driver_Gear_ClkInternal__PM_STBY_MSK 0x02u

/* LED_Driver_Gear_Com_Driver */
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__0__POS 0
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__MASK 0x01u
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define LED_Driver_Gear_Com_Driver_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* LED_Driver_Gear_DMA_BC */
#define LED_Driver_Gear_DMA_BC__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LED_Driver_Gear_DMA_BC__DRQ_NUMBER 0u
#define LED_Driver_Gear_DMA_BC__NUMBEROF_TDS 0u
#define LED_Driver_Gear_DMA_BC__PRIORITY 2u
#define LED_Driver_Gear_DMA_BC__TERMIN_EN 0u
#define LED_Driver_Gear_DMA_BC__TERMIN_SEL 0u
#define LED_Driver_Gear_DMA_BC__TERMOUT0_EN 0u
#define LED_Driver_Gear_DMA_BC__TERMOUT0_SEL 0u
#define LED_Driver_Gear_DMA_BC__TERMOUT1_EN 0u
#define LED_Driver_Gear_DMA_BC__TERMOUT1_SEL 0u

/* LED_Driver_Gear_DMA_Com */
#define LED_Driver_Gear_DMA_Com__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LED_Driver_Gear_DMA_Com__DRQ_NUMBER 1u
#define LED_Driver_Gear_DMA_Com__NUMBEROF_TDS 0u
#define LED_Driver_Gear_DMA_Com__PRIORITY 2u
#define LED_Driver_Gear_DMA_Com__TERMIN_EN 0u
#define LED_Driver_Gear_DMA_Com__TERMIN_SEL 0u
#define LED_Driver_Gear_DMA_Com__TERMOUT0_EN 0u
#define LED_Driver_Gear_DMA_Com__TERMOUT0_SEL 0u
#define LED_Driver_Gear_DMA_Com__TERMOUT1_EN 0u
#define LED_Driver_Gear_DMA_Com__TERMOUT1_SEL 0u

/* LED_Driver_Gear_DMA_Seg */
#define LED_Driver_Gear_DMA_Seg__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LED_Driver_Gear_DMA_Seg__DRQ_NUMBER 2u
#define LED_Driver_Gear_DMA_Seg__NUMBEROF_TDS 0u
#define LED_Driver_Gear_DMA_Seg__PRIORITY 2u
#define LED_Driver_Gear_DMA_Seg__TERMIN_EN 0u
#define LED_Driver_Gear_DMA_Seg__TERMIN_SEL 0u
#define LED_Driver_Gear_DMA_Seg__TERMOUT0_EN 1u
#define LED_Driver_Gear_DMA_Seg__TERMOUT0_SEL 2u
#define LED_Driver_Gear_DMA_Seg__TERMOUT1_EN 0u
#define LED_Driver_Gear_DMA_Seg__TERMOUT1_SEL 0u

/* LED_Driver_Gear_Seg_Driver_L */
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__0__POS 0
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__1__MASK 0x02u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__1__POS 1
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__2__MASK 0x04u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__2__POS 2
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__3__MASK 0x08u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__3__POS 3
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__4__MASK 0x10u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__4__POS 4
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__5__MASK 0x20u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__5__POS 5
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__6__MASK 0x40u
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__6__POS 6
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__MASK 0x7Fu
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_Driver_Gear_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* LED_Driver_LRBWS_bLED_PWM */
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__0__MASK 0x01u
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__0__POS 0
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__MASK 0x01u
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define LED_Driver_LRBWS_bLED_PWM_CtlReg__PERIOD_REG CYREG_B1_UDB04_MSK
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A0_REG CYREG_B1_UDB05_A0
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__A1_REG CYREG_B1_UDB05_A1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D0_REG CYREG_B1_UDB05_D0
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__D1_REG CYREG_B1_UDB05_D1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F0_REG CYREG_B1_UDB05_F0
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__F1_REG CYREG_B1_UDB05_F1
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LED_Driver_LRBWS_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* LED_Driver_LRBWS_ClkInternal */
#define LED_Driver_LRBWS_ClkInternal__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define LED_Driver_LRBWS_ClkInternal__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define LED_Driver_LRBWS_ClkInternal__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define LED_Driver_LRBWS_ClkInternal__CFG2_SRC_SEL_MASK 0x07u
#define LED_Driver_LRBWS_ClkInternal__INDEX 0x00u
#define LED_Driver_LRBWS_ClkInternal__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LED_Driver_LRBWS_ClkInternal__PM_ACT_MSK 0x01u
#define LED_Driver_LRBWS_ClkInternal__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LED_Driver_LRBWS_ClkInternal__PM_STBY_MSK 0x01u

/* LED_Driver_LRBWS_Com_Driver */
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__0__POS 0
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__1__MASK 0x02u
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__1__POS 1
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__2__MASK 0x04u
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__2__POS 2
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__3__MASK 0x08u
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__3__POS 3
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__4__MASK 0x10u
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__4__POS 4
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__MASK 0x1Fu
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define LED_Driver_LRBWS_Com_Driver_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* LED_Driver_LRBWS_DMA_BC */
#define LED_Driver_LRBWS_DMA_BC__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LED_Driver_LRBWS_DMA_BC__DRQ_NUMBER 3u
#define LED_Driver_LRBWS_DMA_BC__NUMBEROF_TDS 0u
#define LED_Driver_LRBWS_DMA_BC__PRIORITY 2u
#define LED_Driver_LRBWS_DMA_BC__TERMIN_EN 0u
#define LED_Driver_LRBWS_DMA_BC__TERMIN_SEL 0u
#define LED_Driver_LRBWS_DMA_BC__TERMOUT0_EN 0u
#define LED_Driver_LRBWS_DMA_BC__TERMOUT0_SEL 0u
#define LED_Driver_LRBWS_DMA_BC__TERMOUT1_EN 0u
#define LED_Driver_LRBWS_DMA_BC__TERMOUT1_SEL 0u

/* LED_Driver_LRBWS_DMA_Com */
#define LED_Driver_LRBWS_DMA_Com__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define LED_Driver_LRBWS_DMA_Com__DRQ_NUMBER 4u
#define LED_Driver_LRBWS_DMA_Com__NUMBEROF_TDS 0u
#define LED_Driver_LRBWS_DMA_Com__PRIORITY 2u
#define LED_Driver_LRBWS_DMA_Com__TERMIN_EN 0u
#define LED_Driver_LRBWS_DMA_Com__TERMIN_SEL 0u
#define LED_Driver_LRBWS_DMA_Com__TERMOUT0_EN 0u
#define LED_Driver_LRBWS_DMA_Com__TERMOUT0_SEL 0u
#define LED_Driver_LRBWS_DMA_Com__TERMOUT1_EN 0u
#define LED_Driver_LRBWS_DMA_Com__TERMOUT1_SEL 0u

/* LED_Driver_LRBWS_DMA_Seg */
#define LED_Driver_LRBWS_DMA_Seg__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define LED_Driver_LRBWS_DMA_Seg__DRQ_NUMBER 5u
#define LED_Driver_LRBWS_DMA_Seg__NUMBEROF_TDS 0u
#define LED_Driver_LRBWS_DMA_Seg__PRIORITY 2u
#define LED_Driver_LRBWS_DMA_Seg__TERMIN_EN 0u
#define LED_Driver_LRBWS_DMA_Seg__TERMIN_SEL 0u
#define LED_Driver_LRBWS_DMA_Seg__TERMOUT0_EN 1u
#define LED_Driver_LRBWS_DMA_Seg__TERMOUT0_SEL 5u
#define LED_Driver_LRBWS_DMA_Seg__TERMOUT1_EN 0u
#define LED_Driver_LRBWS_DMA_Seg__TERMOUT1_SEL 0u

/* LED_Driver_LRBWS_Seg_Driver_H */
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__0__POS 0
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__1__MASK 0x02u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__1__POS 1
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__2__MASK 0x04u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__2__POS 2
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__3__MASK 0x08u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__3__POS 3
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__4__MASK 0x10u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__4__POS 4
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__5__MASK 0x20u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__5__POS 5
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__6__MASK 0x40u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__6__POS 6
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__7__MASK 0x80u
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__7__POS 7
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__MASK 0xFFu
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define LED_Driver_LRBWS_Seg_Driver_H_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* LED_Driver_LRBWS_Seg_Driver_L */
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__0__POS 0
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__1__MASK 0x02u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__1__POS 1
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__2__MASK 0x04u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__2__POS 2
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__3__MASK 0x08u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__3__POS 3
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__4__MASK 0x10u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__4__POS 4
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__5__MASK 0x20u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__5__POS 5
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__6__MASK 0x40u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__6__POS 6
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__7__MASK 0x80u
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__7__POS 7
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__MASK 0xFFu
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LED_Driver_LRBWS_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* LED_Driver_LRBWS_Seg_Driver_M */
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__0__POS 0
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__1__MASK 0x02u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__1__POS 1
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__2__MASK 0x04u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__2__POS 2
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__3__MASK 0x08u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__3__POS 3
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__4__MASK 0x10u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__4__POS 4
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__5__MASK 0x20u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__5__POS 5
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__6__MASK 0x40u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__6__POS 6
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__7__MASK 0x80u
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__7__POS 7
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__MASK 0xFFu
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LED_Driver_LRBWS_Seg_Driver_M_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "VTM17E_Display_7seg_Copy_01"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000003Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
