SCHEMATIC START ;
SCHEMATIC END ;
COMMERCIAL ;
FREQUENCY PORT "rx_clk"      148.5 MHz PAR_ADJ 50;
FREQUENCY NET "pdo_clk_dup_0"    148.5 MHz PAR_ADJ 50;
BLOCK ASYNCPATHS ;
BLOCK RESETPATHS ;
BLOCK INTERCLOCKDOMAIN PATHS ;
