$date
	Sat Sep 27 02:04:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 17 ! res [16:0] $end
$var wire 2 " flag [1:0] $end
$var reg 16 # a [15:0] $end
$var reg 16 $ b [15:0] $end
$var reg 4 % op [3:0] $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 16 ' a [15:0] $end
$var wire 16 ( b [15:0] $end
$var wire 4 ) op [3:0] $end
$var reg 2 * flag [1:0] $end
$var reg 17 + res [16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b1 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b1 "
b0 !
$end
#5000
b1 %
b1 )
b1111111111110111 $
b1111111111110111 (
b1111111111110111 #
b1111111111110111 '
b1 &
#10000
b111 $
b111 (
b111 #
b111 '
b10 &
#15000
b10 "
b10 *
b11111111111111110 !
b11111111111111110 +
b11 %
b11 )
b1111111111111100 $
b1111111111111100 (
b1111111111111111 #
b1111111111111111 '
b11 &
#20000
b0 "
b0 *
b1001 !
b1001 +
b101 %
b101 )
b1001 $
b1001 (
b1 #
b1 '
b100 &
#25000
b1111 !
b1111 +
b111 $
b111 (
b1000 #
b1000 '
b101 &
#30000
b1011 !
b1011 +
b10 $
b10 (
b1001 #
b1001 '
b110 &
#35000
b1010 !
b1010 +
b10 %
b10 )
b0 $
b0 (
b111 &
#40000
b10 "
b10 *
b11111111111111011 !
b11111111111111011 +
b1 %
b1 )
b1111111111111100 $
b1111111111111100 (
b1111111111110111 #
b1111111111110111 '
b1000 &
#45000
b0 "
b0 *
b1111111111111111 !
b1111111111111111 +
b101 %
b101 )
b1111111111111111 $
b1111111111111111 (
b101 #
b101 '
b1001 &
#50000
b1111111111110111 !
b1111111111110111 +
b110 %
b110 )
b1001 $
b1001 (
b1111111111111110 #
b1111111111111110 '
b1010 &
#55000
b1011 &
#100000
