INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/uma/Desktop/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/uma/Desktop/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_testbench_pe_top glbl -prj testbench_pe.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/uma/Desktop/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s testbench_pe 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/AESL_autofifo_weights_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_weights_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_testbench_pe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/AESL_autofifo_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe_mul_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pe_mul_bkb_Mul_LUT_0
INFO: [VRFC 10-311] analyzing module testbench_pe_mul_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pe
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_pe_mul_bkb_Mul_LUT_0
Compiling module xil_defaultlib.testbench_pe_mul_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.testbench_pe
Compiling module xil_defaultlib.AESL_autofifo_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.AESL_autofifo_weights_V_V
Compiling module xil_defaultlib.apatb_testbench_pe_top
Compiling module work.glbl
Built simulation snapshot testbench_pe
