//********************************************************************************
//				AM43xx Register Definitions
//08/25/14:  Initial verison
//********************************************************************************


//*****************************************************************************
//Read write prototype
//*****************************************************************************
#define WR_MEM_32(addr, data) *(unsigned int*)(addr) = (unsigned int)(data)
#define RD_MEM_32(addr)       *(unsigned int*)(addr)
#define UWORD32               unsigned int

//*****************************************************************************
//Global variables
//*****************************************************************************
UWORD32 CLKIN;

//****************************************************
//PRCM module definitions
//****************************************************
#define PRCM_BASE_ADDR                  (0x44DF0000)

//OCP_SOCKET_PRM
#define REVISION_PRM					(PRCM_BASE_ADDR + 0x0000)
#define PRM_IRQSTATUS_MPU				(PRCM_BASE_ADDR + 0x0004)
#define PRM_IRQENABLE_MPU				(PRCM_BASE_ADDR + 0x0008)
#define PRM_IRQSTATUS_M3				(PRCM_BASE_ADDR + 0x000C)
#define PRM_IRQENABLE_M3				(PRCM_BASE_ADDR + 0x0010)

//PRM_MPU
#define PM_MPU_PWRSTCTRL				(PRCM_BASE_ADDR + 0x0300)
#define PM_MPU_PWRSTST					(PRCM_BASE_ADDR + 0x0304)
#define RM_MPU_RSTST					(PRCM_BASE_ADDR + 0x0314)
#define RM_MPU_CONTEXT					(PRCM_BASE_ADDR + 0x0324)

//PRM_GFX
#define PM_GFX_PWRSTCTRL				(PRCM_BASE_ADDR + 0x0400)
#define PM_GFX_PWRSTST					(PRCM_BASE_ADDR + 0x0404)
#define RM_GFX_RSTCTRL					(PRCM_BASE_ADDR + 0x0410)
#define RM_GFX_RSTST					(PRCM_BASE_ADDR + 0x0414)
#define RM_GFX_CONTEXT					(PRCM_BASE_ADDR + 0x0424)

//PRM_RTC
#define RM_RTC_CONTEXT					(PRCM_BASE_ADDR + 0x0524)

//PRM_WKUP
#define RM_WKUP_RSTCTRL					(PRCM_BASE_ADDR + 0x2010)
#define RM_WKUP_RSTST					(PRCM_BASE_ADDR + 0x2014)

//CM_WKUP
#define CM_L3_AON_CLKSTCTRL             (PRCM_BASE_ADDR + 0x2800)
#define CM_WKUP_DEBUGSS_CLKCTRL         (PRCM_BASE_ADDR + 0x2820)
#define CM_L3S_TSC_CLKSTCTRL            (PRCM_BASE_ADDR + 0x2900)
#define CM_WKUP_ADC_TSC_CLKCTRL         (PRCM_BASE_ADDR + 0x2920)
#define CM_L4_WKUP_AON_CLKSTCTRL        (PRCM_BASE_ADDR + 0x2A00)
#define CM_WKUP_L4WKUP_CLKCTRL          (PRCM_BASE_ADDR + 0x2A20)
#define CM_WKUP_WKUP_M3_CLKCTRL         (PRCM_BASE_ADDR + 0x2A28) 
#define CM_WKUP_SYNCTIMER_CLKCTRL       (PRCM_BASE_ADDR + 0x2A30) 
#define CM_WKUP_CLKDIV32K_CLKCTRL       (PRCM_BASE_ADDR + 0x2A38) 
#define CM_WKUP_USBPHY0_CLKCTRL         (PRCM_BASE_ADDR + 0x2A40) 
#define CM_WKUP_USBPHY1_CLKCTRL         (PRCM_BASE_ADDR + 0x2A48) 
#define CM_WKUP_CLKSTCTRL               (PRCM_BASE_ADDR + 0x2B00) 
#define CM_WKUP_TIMER0_CLKCTRL          (PRCM_BASE_ADDR + 0x2B20) 
#define CM_WKUP_TIMER1_CLKCTRL          (PRCM_BASE_ADDR + 0x2B28) 
#define CM_WKUP_WDT0_CLKCTRL            (PRCM_BASE_ADDR + 0x2B30) 
#define CM_WKUP_WDT1_CLKCTRL            (PRCM_BASE_ADDR + 0x2B38) 
#define CM_WKUP_I2C0_CLKCTRL            (PRCM_BASE_ADDR + 0x2B40) 
#define CM_WKUP_UART0_CLKCTRL           (PRCM_BASE_ADDR + 0x2B48) 
#define CM_WKUP_SMARTREFLEX0_CLKCTRL    (PRCM_BASE_ADDR + 0x2B50) 
#define CM_WKUP_SMARTREFLEX1_CLKCTRL    (PRCM_BASE_ADDR + 0x2B58) 
#define CM_WKUP_CONTROL_CLKCTRL         (PRCM_BASE_ADDR + 0x2B60) 
#define CM_WKUP_GPIO0_CLKCTRL           (PRCM_BASE_ADDR + 0x2B68) 
#define CM_CLKMODE_DPLL_CORE            (PRCM_BASE_ADDR + 0x2D20) 
#define CM_IDLEST_DPLL_CORE             (PRCM_BASE_ADDR + 0x2D24) 
#define CM_CLKSEL_DPLL_CORE             (PRCM_BASE_ADDR + 0x2D2C) 
#define CM_DIV_M4_DPLL_CORE             (PRCM_BASE_ADDR + 0x2D38) 
#define CM_DIV_M5_DPLL_CORE             (PRCM_BASE_ADDR + 0x2D3C) 
#define CM_DIV_M6_DPLL_CORE             (PRCM_BASE_ADDR + 0x2D40) 
#define CM_SSC_DELTAMSTEP_DPLL_CORE     (PRCM_BASE_ADDR + 0x2D48) 
#define CM_SSC_MODFREQDIV_DPLL_CORE     (PRCM_BASE_ADDR + 0x2D4C) 
#define CM_CLKMODE_DPLL_MPU             (PRCM_BASE_ADDR + 0x2D60) 
#define CM_IDLEST_DPLL_MPU              (PRCM_BASE_ADDR + 0x2D64) 
#define CM_CLKSEL_DPLL_MPU              (PRCM_BASE_ADDR + 0x2D6C) 
#define CM_DIV_M2_DPLL_MPU              (PRCM_BASE_ADDR + 0x2D70) 
#define CM_SSC_DELTAMSTEP_DPLL_MPU      (PRCM_BASE_ADDR + 0x2D88) 
#define CM_SSC_MODFREQDIV_DPLL_MPU      (PRCM_BASE_ADDR + 0x2D8C) 
#define CM_CLKMODE_DPLL_DDR             (PRCM_BASE_ADDR + 0x2DA0) 
#define CM_IDLEST_DPLL_DDR              (PRCM_BASE_ADDR + 0x2DA4) 
#define CM_CLKSEL_DPLL_DDR              (PRCM_BASE_ADDR + 0x2DAC) 
#define CM_DIV_M2_DPLL_DDR              (PRCM_BASE_ADDR + 0x2DB0) 
#define CM_DIV_M4_DPLL_DDR              (PRCM_BASE_ADDR + 0x2DB8) 
#define CM_SSC_DELTAMSTEP_DPLL_DDR      (PRCM_BASE_ADDR + 0x2DC8) 
#define CM_SSC_MODFREQDIV_DPLL_DDR      (PRCM_BASE_ADDR + 0x2DCC) 
#define CM_CLKMODE_DPLL_PER             (PRCM_BASE_ADDR + 0x2DE0) 
#define CM_IDLEST_DPLL_PER              (PRCM_BASE_ADDR + 0x2DE4) 
#define CM_CLKSEL_DPLL_PER              (PRCM_BASE_ADDR + 0x2DEC) 
#define CM_DIV_M2_DPLL_PER              (PRCM_BASE_ADDR + 0x2DF0) 
#define CM_CLKSEL2_DPLL_PER             (PRCM_BASE_ADDR + 0x2E04) 
#define CM_SSC_DELTAMSTEP_DPLL_PER      (PRCM_BASE_ADDR + 0x2E08) 
#define CM_SSC_MODFREQDIV_DPLL_PER      (PRCM_BASE_ADDR + 0x2E0C) 
#define CM_CLKDCOLDO_DPLL_PER           (PRCM_BASE_ADDR + 0x2E14) 
#define CM_CLKMODE_DPLL_DISP            (PRCM_BASE_ADDR + 0x2E20) 
#define CM_IDLEST_DPLL_DISP             (PRCM_BASE_ADDR + 0x2E24) 
#define CM_CLKSEL_DPLL_DISP             (PRCM_BASE_ADDR + 0x2E2C) 
#define CM_DIV_M2_DPLL_DISP             (PRCM_BASE_ADDR + 0x2E30) 
#define CM_SSC_DELTAMSTEP_DPLL_DISP     (PRCM_BASE_ADDR + 0x2E48) 
#define CM_SSC_MODFREQDIV_DPLL_DISP     (PRCM_BASE_ADDR + 0x2E4C) 
#define CM_CLKMODE_DPLL_EXTDEV          (PRCM_BASE_ADDR + 0x2E60) 
#define CM_IDLEST_DPLL_EXTDEV           (PRCM_BASE_ADDR + 0x2E64) 
#define CM_CLKSEL_DPLL_EXTDEV           (PRCM_BASE_ADDR + 0x2E6C) 
#define CM_DIV_M2_DPLL_EXTDEV           (PRCM_BASE_ADDR + 0x2E70) 
#define CM_CLKSEL2_DPLL_EXTDEV          (PRCM_BASE_ADDR + 0x2E84) 
#define CM_SSC_DELTAMSTEP_DPLL_EXTDEV   (PRCM_BASE_ADDR + 0x2E88) 
#define CM_SSC_MODFREQDIV_DPLL_EXTDEV   (PRCM_BASE_ADDR + 0x2E8C) 
#define CM_SHADOW_FREQ_CONFIG1          (PRCM_BASE_ADDR + 0x2FA0) 
#define CM_SHADOW_FREQ_CONFIG2          (PRCM_BASE_ADDR + 0x2FA4) 

//CM_DEVICE
#define CM_CLKOUT1_CTRL                 (PRCM_BASE_ADDR + 0x4100)
#define CM_DLL_CTRL                     (PRCM_BASE_ADDR + 0x4104)
#define CM_CLKOUT2_CTRL                 (PRCM_BASE_ADDR + 0x4108)

//CM_DPLL
#define CLKSEL_TIMER1MS_CLK             (PRCM_BASE_ADDR + 0x4200)
#define CLKSEL_TIMER2_CLK               (PRCM_BASE_ADDR + 0x4204)
#define CLKSEL_TIMER3_CLK               (PRCM_BASE_ADDR + 0x4208)
#define CLKSEL_TIMER4_CLK               (PRCM_BASE_ADDR + 0x420C)
#define CLKSEL_TIMER5_CLK               (PRCM_BASE_ADDR + 0x4210)
#define CLKSEL_TIMER6_CLK               (PRCM_BASE_ADDR + 0x4214)
#define CLKSEL_TIMER7_CLK               (PRCM_BASE_ADDR + 0x4218)
#define CLKSEL_TIMER8_CLK               (PRCM_BASE_ADDR + 0x421C)
#define CLKSEL_TIMER9_CLK               (PRCM_BASE_ADDR + 0x4220)
#define CLKSEL_TIMER10_CLK              (PRCM_BASE_ADDR + 0x4224)
#define CLKSEL_TIMER11_CLK              (PRCM_BASE_ADDR + 0x4228)
#define CLKSEL_WDT1_CLK                 (PRCM_BASE_ADDR + 0x422C)
#define CLKSEL_SYNCTIMER_CLK            (PRCM_BASE_ADDR + 0x4230)
#define CLKSEL_MAC_CLK                  (PRCM_BASE_ADDR + 0x4234)
#define CLKSEL_CPTS_RFT_CLK             (PRCM_BASE_ADDR + 0x4238)
#define CLKSEL_GFX_FCLK                 (PRCM_BASE_ADDR + 0x423C)
#define CLKSEL_GPIO0_DBCLK              (PRCM_BASE_ADDR + 0x4240)
#define CLKSEL_LCDC_PIXEL_CLK           (PRCM_BASE_ADDR + 0x4244)
#define CLKSEL_ICSS_OCP_CLK             (PRCM_BASE_ADDR + 0x4248)
#define CLKSEL_DLL_AGING_CLK            (PRCM_BASE_ADDR + 0x4250)
#define CLKSEL_USBPHY32KHZ_GCLK         (PRCM_BASE_ADDR + 0x4260)

//CM_MPU
#define CM_MPU_CLKSTCTRL                (PRCM_BASE_ADDR + 0x8300)
#define CM_MPU_MPU_CLKCTRL              (PRCM_BASE_ADDR + 0x8320)

//CM_GFX
#define CM_GFX_L3_CLKSTCTRL             (PRCM_BASE_ADDR + 0x8400)
#define CM_GFX_GFX_CLKCTRL              (PRCM_BASE_ADDR + 0x8420)

//CM_RTC
#define CM_RTC_CLKSTCTRL                (PRCM_BASE_ADDR + 0x8500)
#define CM_RTC_RTC_CLKCTRL              (PRCM_BASE_ADDR + 0x8520)

//CM_PER
#define CM_PER_L3_CLKSTCTRL             (PRCM_BASE_ADDR + 0x8800)
#define CM_PER_L3_CLKCTRL               (PRCM_BASE_ADDR + 0x8820)
#define CM_PER_AES0_CLKCTRL             (PRCM_BASE_ADDR + 0x8828)
#define CM_PER_DES_CLKCTRL              (PRCM_BASE_ADDR + 0x8830)
#define CM_PER_CRYPTODMA_CLKCTRL        (PRCM_BASE_ADDR + 0x8838)
#define CM_PER_L3_INSTR_CLKCTRL         (PRCM_BASE_ADDR + 0x8840)
#define CM_PER_MSTR_EXPS_CLKCTRL        (PRCM_BASE_ADDR + 0x8848)
#define CM_PER_OCMCRAM_CLKCTRL          (PRCM_BASE_ADDR + 0x8850)
#define CM_PER_SHA0_CLKCTRL             (PRCM_BASE_ADDR + 0x8858)
#define CM_PER_SLV_EXPS_CLKCTRL         (PRCM_BASE_ADDR + 0x8860)
#define CM_PER_VPFE0_CLKCTRL            (PRCM_BASE_ADDR + 0x8868)
#define CM_PER_VPFE1_CLKCTRL            (PRCM_BASE_ADDR + 0x8870)
#define CM_PER_TPCC_CLKCTRL             (PRCM_BASE_ADDR + 0x8878)
#define CM_PER_TPTC0_CLKCTRL            (PRCM_BASE_ADDR + 0x8880)
#define CM_PER_TPTC1_CLKCTRL            (PRCM_BASE_ADDR + 0x8888)
#define CM_PER_TPTC2_CLKCTRL            (PRCM_BASE_ADDR + 0x8890)
#define CM_PER_DLL_AGING_CLKCTRL        (PRCM_BASE_ADDR + 0x8898)
#define CM_PER_L4HS_CLKCTRL             (PRCM_BASE_ADDR + 0x88A0)
#define CM_PER_L4FW_CLKCTRL             (PRCM_BASE_ADDR + 0x88A8)
#define CM_PER_L3S_CLKSTCTRL            (PRCM_BASE_ADDR + 0x8A00)
#define CM_PER_GPMC_CLKCTRL             (PRCM_BASE_ADDR + 0x8A20)
#define CM_PER_IEEE5000_CLKCTRL         (PRCM_BASE_ADDR + 0x8A28)
#define CM_PER_MCASP0_CLKCTRL           (PRCM_BASE_ADDR + 0x8A38)
#define CM_PER_MCASP1_CLKCTRL           (PRCM_BASE_ADDR + 0x8A40)
#define CM_PER_MMC2_CLKCTRL             (PRCM_BASE_ADDR + 0x8A48)
#define CM_PER_QSPI_CLKCTRL             (PRCM_BASE_ADDR + 0x8A58)
#define CM_PER_USB_OTG_SS0_CLKCTRL      (PRCM_BASE_ADDR + 0x8A60)
#define CM_PER_USB_OTG_SS1_CLKCTRL      (PRCM_BASE_ADDR + 0x8A68)
#define CM_PER_ICSS_CLKSTCTRL           (PRCM_BASE_ADDR + 0x8B00)
#define CM_PER_ICSS_CLKCTRL             (PRCM_BASE_ADDR + 0x8B20)
#define CM_PER_L4LS_CLKSTCTRL           (PRCM_BASE_ADDR + 0x8C00)
#define CM_PER_L4LS_CLKCTRL             (PRCM_BASE_ADDR + 0x8C20)
#define CM_PER_DCAN0_CLKCTRL            (PRCM_BASE_ADDR + 0x8C28)
#define CM_PER_DCAN1_CLKCTRL            (PRCM_BASE_ADDR + 0x8C30)
#define CM_PER_EPWMSS0_CLKCTRL          (PRCM_BASE_ADDR + 0x8C38)
#define CM_PER_EPWMSS1_CLKCTRL          (PRCM_BASE_ADDR + 0x8C40)
#define CM_PER_EPWMSS2_CLKCTRL          (PRCM_BASE_ADDR + 0x8C48)
#define CM_PER_EPWMSS3_CLKCTRL          (PRCM_BASE_ADDR + 0x8C50)
#define CM_PER_EPWMSS4_CLKCTRL          (PRCM_BASE_ADDR + 0x8C58)
#define CM_PER_EPWMSS5_CLKCTRL          (PRCM_BASE_ADDR + 0x8C60)
#define CM_PER_ELM_CLKCTRL              (PRCM_BASE_ADDR + 0x8C68)
#define CM_PER_GPIO1_CLKCTRL            (PRCM_BASE_ADDR + 0x8C78)
#define CM_PER_GPIO2_CLKCTRL            (PRCM_BASE_ADDR + 0x8C80)
#define CM_PER_GPIO3_CLKCTRL            (PRCM_BASE_ADDR + 0x8C88)
#define CM_PER_GPIO4_CLKCTRL            (PRCM_BASE_ADDR + 0x8C90)
#define CM_PER_GPIO5_CLKCTRL            (PRCM_BASE_ADDR + 0x8C98)
#define CM_PER_HDQ1W_CLKCTRL            (PRCM_BASE_ADDR + 0x8CA0)
#define CM_PER_I2C1_CLKCTRL             (PRCM_BASE_ADDR + 0x8CA8)
#define CM_PER_I2C2_CLKCTRL             (PRCM_BASE_ADDR + 0x8CB0)
#define CM_PER_MAILBOX0_CLKCTRL         (PRCM_BASE_ADDR + 0x8CB8)
#define CM_PER_MMC0_CLKCTRL             (PRCM_BASE_ADDR + 0x8CC0)
#define CM_PER_MMC1_CLKCTRL             (PRCM_BASE_ADDR + 0x8CC8)
#define CM_PER_PKA_CLKCTRL              (PRCM_BASE_ADDR + 0x8CD0)
#define CM_PER_RNG_CLKCTRL              (PRCM_BASE_ADDR + 0x8CE0)
#define CM_PER_SPARE0_CLKCTRL           (PRCM_BASE_ADDR + 0x8CE8)
#define CM_PER_SPARE1_CLKCTRL           (PRCM_BASE_ADDR + 0x8CF0)
#define CM_PER_SPI0_CLKCTRL             (PRCM_BASE_ADDR + 0x8D00)
#define CM_PER_SPI1_CLKCTRL             (PRCM_BASE_ADDR + 0x8D08)
#define CM_PER_SPI2_CLKCTRL             (PRCM_BASE_ADDR + 0x8D10)
#define CM_PER_SPI3_CLKCTRL             (PRCM_BASE_ADDR + 0x8D18)
#define CM_PER_SPI4_CLKCTRL             (PRCM_BASE_ADDR + 0x8D20)
#define CM_PER_SPINLOCK_CLKCTRL         (PRCM_BASE_ADDR + 0x8D28)
#define CM_PER_TIMER2_CLKCTRL           (PRCM_BASE_ADDR + 0x8D30)
#define CM_PER_TIMER3_CLKCTRL           (PRCM_BASE_ADDR + 0x8D38)
#define CM_PER_TIMER4_CLKCTRL           (PRCM_BASE_ADDR + 0x8D40)
#define CM_PER_TIMER5_CLKCTRL           (PRCM_BASE_ADDR + 0x8D48)
#define CM_PER_TIMER6_CLKCTRL           (PRCM_BASE_ADDR + 0x8D50)
#define CM_PER_TIMER7_CLKCTRL           (PRCM_BASE_ADDR + 0x8D58)
#define CM_PER_TIMER8_CLKCTRL           (PRCM_BASE_ADDR + 0x8D60)
#define CM_PER_TIMER9_CLKCTRL           (PRCM_BASE_ADDR + 0x8D68)
#define CM_PER_TIMER10_CLKCTRL          (PRCM_BASE_ADDR + 0x8D70)
#define CM_PER_TIMER11_CLKCTRL          (PRCM_BASE_ADDR + 0x8D78)
#define CM_PER_UART1_CLKCTRL            (PRCM_BASE_ADDR + 0x8D80)
#define CM_PER_UART2_CLKCTRL            (PRCM_BASE_ADDR + 0x8D88)
#define CM_PER_UART3_CLKCTRL            (PRCM_BASE_ADDR + 0x8D90)
#define CM_PER_UART4_CLKCTRL            (PRCM_BASE_ADDR + 0x8D98)
#define CM_PER_UART5_CLKCTRL            (PRCM_BASE_ADDR + 0x8DA0)
#define CM_PER_USBPHYOCP2SCP0_CLKCTRL   (PRCM_BASE_ADDR + 0x8DB8)
#define CM_PER_USBPHYOCP2SCP1_CLKCTRL   (PRCM_BASE_ADDR + 0x8DC0)
#define CM_PER_EMIF_CLKSTCTRL           (PRCM_BASE_ADDR + 0x8F00)
#define CM_PER_EMIF_CLKCTRL             (PRCM_BASE_ADDR + 0x8F20)
#define CM_PER_DLL_CLKCTRL              (PRCM_BASE_ADDR + 0x8F28)
#define CM_PER_EMIF_FW_CLKCTRL          (PRCM_BASE_ADDR + 0x8F30)
#define CM_PER_OTFA_EMIF_CLKCTRL        (PRCM_BASE_ADDR + 0x8F38)
#define CM_PER_DSS_CLKSTCTRL            (PRCM_BASE_ADDR + 0x9200)
#define CM_PER_DSS_CLKCTRL              (PRCM_BASE_ADDR + 0x9220)
#define CM_PER_CPSW_CLKSTCTRL           (PRCM_BASE_ADDR + 0x9300)
#define CM_PER_CPGMAC0_CLKCTRL          (PRCM_BASE_ADDR + 0x9320)
#define CM_PER_OCPWP_L3_CLKSTCTRL       (PRCM_BASE_ADDR + 0x9400)
#define CM_PER_OCPWP_CLKCTRL            (PRCM_BASE_ADDR + 0x9420)

//****************************************************
//Control module definitions
//****************************************************

#define CONTROL_BASE_ADDR               (0x44E10000)

#define CONTROL_STATUS                  (CONTROL_BASE_ADDR + 0x0040)

#define DEVICE_ID                       (CONTROL_BASE_ADDR + 0x0600)
#define DEV_FEATURE                     (CONTROL_BASE_ADDR + 0x0604)
#define DEV_ATTRIBUTE                   (CONTROL_BASE_ADDR + 0x0610)

#define MAC_ID0_LO                      (CONTROL_BASE_ADDR + 0x0630)
#define MAC_ID0_HI                      (CONTROL_BASE_ADDR + 0x0634)
#define MAC_ID1_LO                      (CONTROL_BASE_ADDR + 0x0638)
#define MAC_ID1_HI                      (CONTROL_BASE_ADDR + 0x063C)
#define USB_VID_PID                     (CONTROL_BASE_ADDR + 0x07F4)

#define CONTROL_CONF_ECAP0_IN_PWM0_OUT  (CONTROL_BASE_ADDR + 0x0964)
#define CONTROL_CONF_SPI4_CS0           (CONTROL_BASE_ADDR + 0x0A5C)
#define CONTROL_CONF_SPI2_SCLK          (CONTROL_BASE_ADDR + 0x0A60)
#define CONTROL_CONF_SPI2_D0			(CONTROL_BASE_ADDR + 0x0A64)
#define CONTROL_CONF_XDMA_EVENT_INTR0   (CONTROL_BASE_ADDR + 0x0A70)
#define CONTROL_CONF_XDMA_EVENT_INTR1   (CONTROL_BASE_ADDR + 0x0A74)
#define CONTROL_CONF_GPMC_A0            (CONTROL_BASE_ADDR + 0x0840)


//DDR IO Control Registers
#define DDR_IO_CTRL                     (CONTROL_BASE_ADDR + 0x0E04) 
#define VTP_CTRL_REG                    (CONTROL_BASE_ADDR + 0x0E0C) 
#define VREF_CTRL                       (CONTROL_BASE_ADDR + 0x0E14) 
                                        
#define DDR_CKE_CTRL                    (CONTROL_BASE_ADDR + 0x131C)
#define DDR_ADDRCTRL_IOCTRL             (CONTROL_BASE_ADDR + 0x1404)
#define DDR_ADDRCTRL_WD0_IOCTRL         (CONTROL_BASE_ADDR + 0x1408)
#define DDR_ADDRCTRL_WD1_IOCTRL         (CONTROL_BASE_ADDR + 0x140C)
#define DDR_DATA0_IOCTRL                (CONTROL_BASE_ADDR + 0x1440)
#define DDR_DATA1_IOCTRL                (CONTROL_BASE_ADDR + 0x1444)
#define DDR_DATA2_IOCTRL                (CONTROL_BASE_ADDR + 0x1448)
#define DDR_DATA3_IOCTRL                (CONTROL_BASE_ADDR + 0x144C)
#define EMIF_SDRAM_CONFIG_EXT      		(CONTROL_BASE_ADDR + 0x1460)
#define EMIF_SDRAM_STATUS_EXT      		(CONTROL_BASE_ADDR + 0x1464)

//****************************************************
//GPIO module definitions
//****************************************************

#define GPIO0_BASE_ADDR                 (0x44E07000)
#define GPIO0_SYSCONFIG                 (GPIO0_BASE_ADDR + 0x0010)
#define GPIO0_SYSSTATUS                 (GPIO0_BASE_ADDR + 0x0114)
#define GPIO0_CTRL                      (GPIO0_BASE_ADDR + 0x0130)
#define GPIO0_OE                        (GPIO0_BASE_ADDR + 0x0134)
#define GPIO0_CLEARDATAOUT              (GPIO0_BASE_ADDR + 0x0190)
#define GPIO0_SETDATAOUT                (GPIO0_BASE_ADDR + 0x0194)

#define GPIO5_BASE_ADDR                 (0x48322000)
#define GPIO5_SYSCONFIG                 (GPIO5_BASE_ADDR + 0x0010)
#define GPIO5_SYSSTATUS                 (GPIO5_BASE_ADDR + 0x0114)
#define GPIO5_CTRL                      (GPIO5_BASE_ADDR + 0x0130)
#define GPIO5_OE                        (GPIO5_BASE_ADDR + 0x0134)
#define GPIO5_CLEARDATAOUT              (GPIO5_BASE_ADDR + 0x0190)
#define GPIO5_SETDATAOUT                (GPIO5_BASE_ADDR + 0x0194)

#define GPIO1_BASE_ADDR                 (0x4804C000)
#define GPIO1_SYSCONFIG                 (GPIO1_BASE_ADDR + 0x0010)
#define GPIO1_SYSSTATUS                 (GPIO1_BASE_ADDR + 0x0114)
#define GPIO1_CTRL                      (GPIO1_BASE_ADDR + 0x0130)
#define GPIO1_OE                        (GPIO1_BASE_ADDR + 0x0134)
#define GPIO1_CLEARDATAOUT              (GPIO1_BASE_ADDR + 0x0190)
#define GPIO1_SETDATAOUT                (GPIO1_BASE_ADDR + 0x0194)

//********************************************************************
//EMIF module definitions
//********************************************************************
#define EMIF_BASE_ADDR                  (0x4C000000)
#define EMIF_STATUS                     (EMIF_BASE_ADDR + 0x0004)
#define EMIF_SDRAM_CONFIG               (EMIF_BASE_ADDR + 0x0008)
#define EMIF_SDRAM_CONFIG_2             (EMIF_BASE_ADDR + 0x000C)
#define EMIF_SDRAM_REF_CTRL             (EMIF_BASE_ADDR + 0x0010)
#define EMIF_SDRAM_REF_CTRL_SHDW        (EMIF_BASE_ADDR + 0x0014)
#define EMIF_SDRAM_TIM_1                (EMIF_BASE_ADDR + 0x0018)
#define EMIF_SDRAM_TIM_1_SHDW           (EMIF_BASE_ADDR + 0x001C)
#define EMIF_SDRAM_TIM_2                (EMIF_BASE_ADDR + 0x0020)
#define EMIF_SDRAM_TIM_2_SHDW           (EMIF_BASE_ADDR + 0x0024)
#define EMIF_SDRAM_TIM_3                (EMIF_BASE_ADDR + 0x0028)
#define EMIF_SDRAM_TIM_3_SHDW           (EMIF_BASE_ADDR + 0x002C)
#define EMIF_LPDDR2_NVM_TIM             (EMIF_BASE_ADDR + 0x0030)
#define EMIF_LPDDR2_NVM_TIM_SHDW        (EMIF_BASE_ADDR + 0x0034)
#define EMIF_PWR_MGMT_CTRL              (EMIF_BASE_ADDR + 0x0038)
#define EMIF_PWR_MGMT_CTRL_SHDW         (EMIF_BASE_ADDR + 0x003C)
#define EMIF_LPDDR2_MODE_REG_DATA       (EMIF_BASE_ADDR + 0x0040)
#define EMIF_LPDDR2_MODE_REG_CFG        (EMIF_BASE_ADDR + 0x0050)
#define EMIF_OCP_CONFIG                 (EMIF_BASE_ADDR + 0x0054)
#define EMIF_OCP_CFG_VAL_1              (EMIF_BASE_ADDR + 0x0058)
#define EMIF_OCP_CFG_VAL_2              (EMIF_BASE_ADDR + 0x005C)
#define EMIF_IODFT_TLGC                 (EMIF_BASE_ADDR + 0x0060)
#define EMIF_IODFT_CTRL_MISR_RSLT       (EMIF_BASE_ADDR + 0x0064)
#define EMIF_IODFT_ADDR_MISR_RSLT       (EMIF_BASE_ADDR + 0x0068)
#define EMIF_IODFT_DATA_MISR_RSLT_1     (EMIF_BASE_ADDR + 0x006C)
#define EMIF_IODFT_DATA_MISR_RSLT_2     (EMIF_BASE_ADDR + 0x0070)
#define EMIF_IODFT_DATA_MISR_RSLT_3     (EMIF_BASE_ADDR + 0x0074)
#define EMIF_PERF_CNT_1                 (EMIF_BASE_ADDR + 0x0080)
#define EMIF_PERF_CNT_2                 (EMIF_BASE_ADDR + 0x0084)
#define EMIF_PERF_CNT_CFG               (EMIF_BASE_ADDR + 0x0088)
#define EMIF_PERF_CNT_SEL               (EMIF_BASE_ADDR + 0x008C)
#define EMIF_PERF_CNT_TIM               (EMIF_BASE_ADDR + 0x0090)
#define EMIF_MISC_REG                   (EMIF_BASE_ADDR + 0x0094)
#define EMIF_DLL_CALIB_CTRL             (EMIF_BASE_ADDR + 0x0098)
#define EMIF_DLL_CALIB_CTRL_SHDW        (EMIF_BASE_ADDR + 0x009C)
#define EMIF_IRQ_EOI                    (EMIF_BASE_ADDR + 0x00A0)
#define EMIF_IRQSTATUS_RAW_SYS          (EMIF_BASE_ADDR + 0x00A4)
#define EMIF_IRQSTATUS_SYS              (EMIF_BASE_ADDR + 0x00AC)
#define EMIF_IRQENABLE_SET_SYS          (EMIF_BASE_ADDR + 0x00B4)
#define EMIF_IRQENABLE_CLR_SYS          (EMIF_BASE_ADDR + 0x00BC)
#define EMIF_ZQ_CONFIG                  (EMIF_BASE_ADDR + 0x00C8)
#define EMIF_TEMP_ALERT_CONFIG          (EMIF_BASE_ADDR + 0x00CC)
#define EMIF_OCP_ERR_LOG                (EMIF_BASE_ADDR + 0x00D0)
#define EMIF_RDWR_LVL_RMP_WIN           (EMIF_BASE_ADDR + 0x00D4)
#define EMIF_RDWR_LVL_RMP_CTRL          (EMIF_BASE_ADDR + 0x00D8)
#define EMIF_RDWR_LVL_CTRL              (EMIF_BASE_ADDR + 0x00DC)
#define EMIF_DDR_PHY_CTRL_1             (EMIF_BASE_ADDR + 0x00E4)
#define EMIF_DDR_PHY_CTRL_1_SHDW        (EMIF_BASE_ADDR + 0x00E8)
#define EMIF_DDR_PHY_CTRL_2             (EMIF_BASE_ADDR + 0x00EC)
#define EMIF_PRI_COS_MAP                (EMIF_BASE_ADDR + 0x0100)
#define EMIF_CONNID_COS_1_MAP           (EMIF_BASE_ADDR + 0x0104)
#define EMIF_CONNID_COS_2_MAP           (EMIF_BASE_ADDR + 0x0108)
#define ECC_CTRL                        (EMIF_BASE_ADDR + 0x0110)
#define ECC_ADDR_RNG_1                  (EMIF_BASE_ADDR + 0x0114)
#define ECC_ADDR_RNG_2                  (EMIF_BASE_ADDR + 0x0118)
#define EMIF_RD_WR_EXEC_THRSH           (EMIF_BASE_ADDR + 0x0120)
#define COS_CONFIG                      (EMIF_BASE_ADDR + 0x0124)

//DDR PHY registers
#define PHY_STATUS_1                    (EMIF_BASE_ADDR + 0x0144)  
#define PHY_STATUS_2                    (EMIF_BASE_ADDR + 0x0148)  
#define PHY_STATUS_3                    (EMIF_BASE_ADDR + 0x014C)  
#define PHY_STATUS_4                    (EMIF_BASE_ADDR + 0x0150)  
#define PHY_STATUS_5                    (EMIF_BASE_ADDR + 0x0154)  
#define PHY_STATUS_6                    (EMIF_BASE_ADDR + 0x0158)  
#define PHY_STATUS_7                    (EMIF_BASE_ADDR + 0x015C)  
#define PHY_STATUS_8                    (EMIF_BASE_ADDR + 0x0160)  
#define PHY_STATUS_9                    (EMIF_BASE_ADDR + 0x0164)  
#define PHY_STATUS_10                   (EMIF_BASE_ADDR + 0x0168)  
#define PHY_STATUS_11                   (EMIF_BASE_ADDR + 0x016C)  
#define PHY_STATUS_12                   (EMIF_BASE_ADDR + 0x0170)  
#define PHY_STATUS_13                   (EMIF_BASE_ADDR + 0x0174)  
#define PHY_STATUS_14                   (EMIF_BASE_ADDR + 0x0178)  
#define PHY_STATUS_15                   (EMIF_BASE_ADDR + 0x017C)  
#define PHY_STATUS_16                   (EMIF_BASE_ADDR + 0x0180)  
#define PHY_STATUS_17                   (EMIF_BASE_ADDR + 0x0184)  
#define PHY_STATUS_18                   (EMIF_BASE_ADDR + 0x0188)  
#define PHY_STATUS_19                   (EMIF_BASE_ADDR + 0x018C)  
#define PHY_STATUS_20                   (EMIF_BASE_ADDR + 0x0190)  
#define PHY_STATUS_21                   (EMIF_BASE_ADDR + 0x0194)  
#define PHY_STATUS_22                   (EMIF_BASE_ADDR + 0x0198)  
#define PHY_STATUS_23                   (EMIF_BASE_ADDR + 0x019C)  
#define PHY_STATUS_24                   (EMIF_BASE_ADDR + 0x01A0)  
#define PHY_STATUS_25                   (EMIF_BASE_ADDR + 0x01A4)  
#define PHY_STATUS_26                   (EMIF_BASE_ADDR + 0x01A8)  
#define PHY_STATUS_27                   (EMIF_BASE_ADDR + 0x01AC)  
#define PHY_STATUS_28                   (EMIF_BASE_ADDR + 0x01B0)  

#define EXT_PHY_CTRL_1                  (EMIF_BASE_ADDR + 0x0200)
#define EXT_PHY_CTRL_1_SHDW             (EMIF_BASE_ADDR + 0x0204)
#define EXT_PHY_CTRL_2                  (EMIF_BASE_ADDR + 0x0208)
#define EXT_PHY_CTRL_2_SHDW             (EMIF_BASE_ADDR + 0x020C)
#define EXT_PHY_CTRL_3                  (EMIF_BASE_ADDR + 0x0210)
#define EXT_PHY_CTRL_3_SHDW             (EMIF_BASE_ADDR + 0x0214)
#define EXT_PHY_CTRL_4                  (EMIF_BASE_ADDR + 0x0218)
#define EXT_PHY_CTRL_4_SHDW             (EMIF_BASE_ADDR + 0x021C)
#define EXT_PHY_CTRL_5                  (EMIF_BASE_ADDR + 0x0220)
#define EXT_PHY_CTRL_5_SHDW             (EMIF_BASE_ADDR + 0x0224)
#define EXT_PHY_CTRL_6                  (EMIF_BASE_ADDR + 0x0228)
#define EXT_PHY_CTRL_6_SHDW             (EMIF_BASE_ADDR + 0x022C)
#define EXT_PHY_CTRL_7                  (EMIF_BASE_ADDR + 0x0230)
#define EXT_PHY_CTRL_7_SHDW             (EMIF_BASE_ADDR + 0x0234)
#define EXT_PHY_CTRL_8                  (EMIF_BASE_ADDR + 0x0238)
#define EXT_PHY_CTRL_8_SHDW             (EMIF_BASE_ADDR + 0x023C)
#define EXT_PHY_CTRL_9                  (EMIF_BASE_ADDR + 0x0240)
#define EXT_PHY_CTRL_9_SHDW             (EMIF_BASE_ADDR + 0x0244)
#define EXT_PHY_CTRL_10                 (EMIF_BASE_ADDR + 0x0248)
#define EXT_PHY_CTRL_10_SHDW            (EMIF_BASE_ADDR + 0x024C)
#define EXT_PHY_CTRL_11                 (EMIF_BASE_ADDR + 0x0250)
#define EXT_PHY_CTRL_11_SHDW            (EMIF_BASE_ADDR + 0x0254)
#define EXT_PHY_CTRL_12                 (EMIF_BASE_ADDR + 0x0258)
#define EXT_PHY_CTRL_12_SHDW            (EMIF_BASE_ADDR + 0x025C)
#define EXT_PHY_CTRL_13                 (EMIF_BASE_ADDR + 0x0260)
#define EXT_PHY_CTRL_13_SHDW            (EMIF_BASE_ADDR + 0x0264)
#define EXT_PHY_CTRL_14                 (EMIF_BASE_ADDR + 0x0268)
#define EXT_PHY_CTRL_14_SHDW            (EMIF_BASE_ADDR + 0x026C)
#define EXT_PHY_CTRL_15                 (EMIF_BASE_ADDR + 0x0270)
#define EXT_PHY_CTRL_15_SHDW            (EMIF_BASE_ADDR + 0x0274)
#define EXT_PHY_CTRL_16                 (EMIF_BASE_ADDR + 0x0278)
#define EXT_PHY_CTRL_16_SHDW            (EMIF_BASE_ADDR + 0x027C)
#define EXT_PHY_CTRL_17                 (EMIF_BASE_ADDR + 0x0280)
#define EXT_PHY_CTRL_17_SHDW            (EMIF_BASE_ADDR + 0x0284)
#define EXT_PHY_CTRL_18                 (EMIF_BASE_ADDR + 0x0288)
#define EXT_PHY_CTRL_18_SHDW            (EMIF_BASE_ADDR + 0x028C)
#define EXT_PHY_CTRL_19                 (EMIF_BASE_ADDR + 0x0290)
#define EXT_PHY_CTRL_19_SHDW            (EMIF_BASE_ADDR + 0x0294)
#define EXT_PHY_CTRL_20                 (EMIF_BASE_ADDR + 0x0298)
#define EXT_PHY_CTRL_20_SHDW            (EMIF_BASE_ADDR + 0x029C)
#define EXT_PHY_CTRL_21                 (EMIF_BASE_ADDR + 0x02A0)
#define EXT_PHY_CTRL_21_SHDW            (EMIF_BASE_ADDR + 0x02A4)
#define EXT_PHY_CTRL_22                 (EMIF_BASE_ADDR + 0x02A8)
#define EXT_PHY_CTRL_22_SHDW            (EMIF_BASE_ADDR + 0x02AC)
#define EXT_PHY_CTRL_23                 (EMIF_BASE_ADDR + 0x02B0)
#define EXT_PHY_CTRL_23_SHDW            (EMIF_BASE_ADDR + 0x02B4)
#define EXT_PHY_CTRL_24                 (EMIF_BASE_ADDR + 0x02B8)
#define EXT_PHY_CTRL_24_SHDW            (EMIF_BASE_ADDR + 0x02BC)
#define EXT_PHY_CTRL_25                 (EMIF_BASE_ADDR + 0x02C0)
#define EXT_PHY_CTRL_25_SHDW            (EMIF_BASE_ADDR + 0x02C4)
#define EXT_PHY_CTRL_26                 (EMIF_BASE_ADDR + 0x02C8)
#define EXT_PHY_CTRL_26_SHDW            (EMIF_BASE_ADDR + 0x02CC)
#define EXT_PHY_CTRL_27                 (EMIF_BASE_ADDR + 0x02D0)
#define EXT_PHY_CTRL_27_SHDW            (EMIF_BASE_ADDR + 0x02D4)
#define EXT_PHY_CTRL_28                 (EMIF_BASE_ADDR + 0x02D8)
#define EXT_PHY_CTRL_28_SHDW            (EMIF_BASE_ADDR + 0x02DC)
#define EXT_PHY_CTRL_29                 (EMIF_BASE_ADDR + 0x02E0)
#define EXT_PHY_CTRL_29_SHDW            (EMIF_BASE_ADDR + 0x02E4)
#define EXT_PHY_CTRL_30                 (EMIF_BASE_ADDR + 0x02E8)
#define EXT_PHY_CTRL_30_SHDW            (EMIF_BASE_ADDR + 0x02EC)
#define EXT_PHY_CTRL_31                 (EMIF_BASE_ADDR + 0x02F0)
#define EXT_PHY_CTRL_31_SHDW            (EMIF_BASE_ADDR + 0x02F4)
#define EXT_PHY_CTRL_32                 (EMIF_BASE_ADDR + 0x02F8)
#define EXT_PHY_CTRL_32_SHDW            (EMIF_BASE_ADDR + 0x02FC)
#define EXT_PHY_CTRL_33                 (EMIF_BASE_ADDR + 0x0300)
#define EXT_PHY_CTRL_33_SHDW            (EMIF_BASE_ADDR + 0x0304)
#define EXT_PHY_CTRL_34                 (EMIF_BASE_ADDR + 0x0308)
#define EXT_PHY_CTRL_34_SHDW            (EMIF_BASE_ADDR + 0x030C)
#define EXT_PHY_CTRL_35                 (EMIF_BASE_ADDR + 0x0310)
#define EXT_PHY_CTRL_35_SHDW            (EMIF_BASE_ADDR + 0x0314)
#define EXT_PHY_CTRL_36                 (EMIF_BASE_ADDR + 0x0318)
#define EXT_PHY_CTRL_36_SHDW            (EMIF_BASE_ADDR + 0x031C)

//*******************************************************************
//Watchdog Timer registers
//*******************************************************************
#define    WDT1_BASE_ADDR               (0x44E35000)  
#define    WDT1_WSPR                    (WDT1_BASE_ADDR + 0x0048)

//*******************************************************************
//RTC registers
//*******************************************************************
#define RTC_BASE_ADDR (0x44e3e000)
#define RTC_KICK0R               		(RTC_BASE_ADDR + 0x6C)  
#define RTC_KICK1R               		(RTC_BASE_ADDR + 0x70)  


