<html>
<head>
<title>Welcome to Georgia Tech MARS Lab aka Microprocessor Architecture Research Sauna</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#7c51a1>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/img/4_03.gif'></td>		
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/img/4_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>					
				<tr>		
					<td>
						<table width=100% cellpadding=0 cellspacing=0>							
							<tr>							
								<td align=left>
									<img src='/img/4_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
					
				</tr>	
				<tr>
					<td align=center>
						<img src='/img/w_bg.gif' width=1px height=3px><br>
						<img src='/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars4_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars4_>[ <a href='mars.html'>MARS</a> | <a href='people.html'>People</a> | <a href='research.html'>Research</a> | Publications ]</span></td>
							</tr>
						</table>
					</td>
				</tr>				
				<tr>
					<td align=center>
						<table width=700px cellspacing=1 cellpadding=1>
							<tr><td><img src='/img/w_bg.gif' width=1px height=10px></td></tr>
							<tr>
								<td align=left>
<img src='/img/w_bg.gif' width=1px height=50px><br>					
									<table width=700px class=mars4_>
										<tr>
											<td>
<a href='publications.html'><b>All Technical Papers (by date)</b></a><br>
<a href='/publications/uarch.html'>Conventional Processor Architecture and Compilers, Performance Modeling</a><br>
<a href='/publications/secure.html'>Secure, Dependable and Autonomic Computing, DRM</a><br>
<a href='/publications/embed.html'>Embedded Computing</a><br>
<a href='/publications/lpower.html'>Low-Power Techniques</a><br>
<a href='/publications/fpga.html'>FPGA Techniques</a><br>
<a href='/publications/soc.html'>3D ICs, SoC, Physical Design and EDA Tools</a><br>
<a href='/publications/parallel.html'>Multicore, Parallel Architecture and Systems</a><br>
<a href='/publications/gfx.html'>Support for 3D Graphics</a>
											</td>
											<td valign=top>
<a href=''>All Technical Papers</a><br>
<a href=''>Journal Papers Only</a><br>
<a href=''>Conference Papers Only</a><br>
<a href=''>Workshop / Poster Papers Only</a><br>
<a href=''>Theses Only</a>
											</td>
	
										</tr>
									</table>
								</td>
							</tr>
<!--
							<tr>
								<td align=center>
									<img src='/img/4_bg.gif' width=700px height=1px>
								</td>
							</tr>
-->
							<!--<tr><td><img src='/img/w_bg.gif' width=1px height=50px></tr></td>-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Journal and Conference Papers<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2009</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." To appear in <i>Proceedings of the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, Yokohama, Japan, 2009.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/computer' target=_blank>Computer</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Extending Amdahl's Law for Energy-Efficient Computing in Many-Core Era</b>." To appear in <i>IEEE Computer</i>.</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2008</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, Lake Como, Italy, November, 2008.<br>[<a href='/pub/micro41.pdf'>pdf</a>] [<a href='/present/micro41.pdf'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/pub/samos08.pdf'>pdf</a>] [<a href='/present/samos08.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.graphicshardware.org/' target=_blank>GH-08</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Total Recall: A Debugging Framework for GPUs</b>." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.13-20, Sarajevo, Bosnia-Herzegovina, June, 2008.<br>[<a href='/pub/gh08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-2.pdf'>pdf</a>] [<a href='/present/spaa08-2.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/pub/asplos08.pdf'>pdf</a>] [<a href='/present/asplos08.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/pub/micro40.pdf'>pdf</a>] [<a href='/present/micro40.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Optimizing Katsevich Image Reconstruction Algorithm on Multicore Processors</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-2.pdf'>pdf</a>] [<a href='/present/icpads07-2.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-1.pdf'>pdf</a>] [<a href='/present/icpads07-1.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors</b>." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "<b>Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis</b>." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/pub/iiswc07.pdf'>pdf</a>] [<a href='/present/iiswc07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/pub/fpl07.pdf'>pdf</a>] [<a href='/present/fpl07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/pub/cf07.pdf'>pdf</a>] [<a href='/present/cf07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2007/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling</b>." In Proceedings of <i>the 12th Asia and South Pacific Design Automation Conference</i>, pp.786-791, Yokohama, Japan, January, 2007.<br>[<a href='/pub/asp-dac07.pdf'>pdf</a>] [<a href='/present/asp-dac07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csdl2.computer.org/persagen/DLAbsToc.jsp?resourcePath=/dl/trans/tc/&toc=comp/trans/tc/2007/01/t1toc.xml&DOI=10.1109/TC.2007.17' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>Reducing Cache Pollution via Dynamic Data Prefetch Filtering</b>." In <i>IEEE Transactions on Computers</i>, Vol. 56, No.1, pp.18-31, January, 2007.<br>[<a href='/pub/toc07.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-1.pdf'>pdf</a>] [<a href='/present/micro39-1.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Authentication Control Point and its Implications for Secure Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.103-112, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-2.pdf'>pdf</a>] [<a href='/present/micro39-2.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "<b>Constructing a Non-Linear Model with Neural Networks For Workload Characterization</b>." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/pub/iiswc06.pdf'>pdf</a>] [<a href='/present/iiswc06.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-1.pdf'>pdf</a>] [<a href='/present/cases06-1.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, and Hsien-Hsin S. Lee. "<b>Entropy-based Low Power Data TLB Design</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.304-311, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-2.pdf'>pdf</a>] [<a href='/present/cases06-2.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sciencedirect.com/science?_ob=PublicationURL&_tockey=%23TOC%236908%232006%23999339990%23630193%23FLP%23&_cdi=6908&_pubType=J&view=c&_auth=y&_acct=C000050221&_version=1&_urlVersion=0&_userid=10&md5=7d923e8eb6666c60c0f939ad77a60733' target=_blank>JPDC</a></span></td><td align='justify'><span class=mars4_>Chenghuai Lu, Tao Zhang, Weidong Shi, and Hsien-Hsin S. Lee. "<b>M-TREE: A High Efficiency Security Architecture for Protecting Integrity and Privacy of Software</b>." In <i>the Journal of Parallel and Distributed Computing for a special issue on Security in Grid and Distributed Systems</i>, Vol. 66, issue 9, pp.1116-1128, 2006.<br>[<a href='/pub/jpdc06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.graphicshardware.org/' target=_blank>GH-06</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Richard M. Yoo, and Alexandra Boldyreva. "<b>A Digital Rights Enabled Graphics Processing System</b>." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.17-26, Vienna, Austria, September, 2006.<br>[<a href='/pub/gh06.pdf'>pdf</a>] [<a href='/present/gh06.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.virginia.edu/~pact2006/' target=_blank>PACT-15</a></span></td><td align='justify'><span class=mars4_>Lan Gao, Jun Yang, Marek Chrobak, Youtao Zhang, San Nguyen, and Hsien-Hsin S. Lee. "<b>A Low-cost Memory Remapping Scheme for Address Bus Protection</b>." In Proceedings of <i>the 15th International Conference on Parallel Architectures and Compilation Techniuqes</i>, pp.74-83, Seattle, WA, September, 2006.<br>[<a href='/pub/pact06.pdf'>pdf</a>] [<a href='/present/pact06.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ucm.es/BUCM/compludoc/W/10705/03029743_34.htm' target=_blank>Transactions on HiPEAC</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee. "<b>Memory-centric Security Architecture</b>." In <i>Transactions on High-Performance Embedded Architectures and Compilers</i>, Vol. 1, pp.95-115, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 25, No.7, pp.1289-1300, July, 2006.<br>[<a href='/pub/tcad2006.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.neu.edu/conf/isca2006/' target=_blank>ISCA-33</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Laura Falk, and Mrinmoy Ghosh. "<b>An Integrated Framework for Dependable and Revivable Architecture Using Multicore Processors</b>." In Proceedings of <i>the 33rd International Symposium on Computer Architecture</i>, pp. 102-113, Boston, MA, June, 2006.<br>[<a href='/pub/isca06.pdf'>pdf</a>] [<a href='/present/isca06.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Efficient System-on-Chip Energy Management with a Segmented Bloom Filter</b>." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/pub/arcs06.pdf'>pdf</a>] [<a href='/present/arcs06.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/' target=_blank>DATE-06</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Microarchitectural Floorplanning Under Performance and Temperature Tradeoff</b>." In Proceedings of <i>the Design, Automation and Test in Europe</i>, pp.1288-1293, Munich, Germany, March, 2006.<br>[<a href='/pub/date06.pdf'>pdf</a>] [<a href='/present/date06.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/conf/hpca/' target=_blank>HPCA-12</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Joshua B. Fryman, Guofei Gu, Hsien-Hsin S. Lee, Youtao Zhang, and Jun Yang. "<b>InfoShield: A Security Architecture for Protecting Information Usage in Memory</b>." In Proceedings of <i>the 12th International Symposium on High-Performance Computer Architecture</i>, pp.225-234, Austin, TX, February, 2006.<br>[<a href='/pub/hpca06.pdf'>pdf</a>] [<a href='/present/hpca06.pps'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2005</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.hipeac.net/conference/' target=_blank>HiPEAC</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee. "<b>Memory-centric Security Architecture</b>." In Proceedings of <i>the 2005 International Conference on High Performance Embedded Architectures and Compilers</i>, pp.153-168, Barcelona, Spain, November, 2005.<br>[<a href='/pub/hipeac05.pdf'>pdf</a>] [<a href='/present/hipeac05.pps'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/present/pac2-05.pps'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, and Milos Prvulovic. "<b>Synonymous Address Compaction for Energy Reduction in Data TLB</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED-05)</i>, pp. 357-362, San Diego, California, August, 2005.<br>[<a href='/pub/islped05.pdf'>pdf</a>] [<a href='/present/islped05.pps'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/pub/dac05.pdf'>pdf</a>] [<a href='/present/dac05.pps'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.wisc.edu/~isca2005/' target=_blank>ISCA-32</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu, and Alexandra Boldyreva. "<b>High Efficiency Counter Mode Security Architecture via Prediction and Precomputation</b>." In <i>the Proceedings of the 32nd International Symposium on Computer Architecture</i>, pp.14-24,  Madison, Wisconsin, June, 2005.<br>[<a href='/pub/isca05.pdf'>pdf</a>] [<a href='/present/isca05.pps'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICAC</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Guofei Gu, Mrinmoy Ghosh, Laura Falk, and Trevor N. Mudge. "<b>Intrusion Tolerant and Self-Recoverable Network Service System Using Security Enhanced Chip Multiprocessors</b>." In <i>the Proceedings of the 2nd International Conference on Autonomic Computing</i>, pp.263-273, Seattle, Washington, June, 2005.<br>[<a href='/pub/icac05.pdf'>pdf</a>] [<a href='/present/icac05.pdf'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CF</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian S. White, Sally A. McKee, Hsien-Hsin S. Lee, and Jurgen Jeitner. "<b>Owl: Next Generation System Monitoring</b>." In Proceedings of <i>the ACM Computing Frontiers 2005</i>, pp.116-124, Ischia, Italy, May, 2005.<br>[<a href='/pub/cf05.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISCAS</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee. "<b>Wire-driven Microarchitectural Design Space Exploration</b>." In <i>the Proceedings of the 2005 IEEE International Symposium on Circuits and Systems</i>, pp.1867-1870, Kobe, Japan, May, 2005.<br>[<a href='/pub/iscas05.pdf'>pdf</a>] [<a href='/present/iscas05.pps'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CAN</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh. "<b>Towards the Issues in Architectural Support for Protection of Software Execution</b>." In <i>ACM SIGARCH Computer Architecture News</i>, Vol. 33, Issue 1, pp.6-15, March, 2005.<br>[<a href='/pub/can05.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2004</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DRM</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Tao Zhang. "<b>Attacks and Risk Analysis for Hardware Supported Software Copy Protection Systems</b>." In Proceedings of <i>the 4th ACM Workshop on Digital Rights Management</i>, pp. 54- 62, Washington D.C., October, 2004.<br>[<a href='/pub/drm04.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.laria.u-picardie.fr/~cerin/pact/' target=_blank>PACT-13</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, and Chenghuai Lu. "<b>Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems</b>." In Proceedings of <i>the International Conference on Parallel Architecture and Compilation Techniques</i>, pp.123-134, Antibes Juan-les-Pins, France, September, 2004.<br>[<a href='/pub/pact04.pdf'>pdf</a>] [<a href='/present/pact04.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, and Santosh Pande. "<b>Hardware Assisted Control Flow Obfuscation for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers Architecture Synthesis for Embedded Systems</i>, pp.292-302, Washington D.C., September, 2004. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/pub/cases04.pdf'>pdf</a>] [<a href='/present/cases04.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>SOCC</span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Weidong Shi, and Hsien-Hsin S. Lee. "<b>CoolPression - A Hybrid Significance Compression Technique for Reducing Energy in Caches</b>." In Proceedings of <i>the IEEE International System-On-Chip Conference</i>, pp. 399-402, Santa Clara, California, September, 2004.<br>[<a href='/pub/socc04.pdf'>pdf</a>] [<a href='/present/socc04.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ACSAC</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee. "<b>Choice Predictor for Free</b>." In Proceedings of <i>the 9th Asia-Pacific Computer Systems Architecture Conference</i>, pp. 399-413, Beijing, China, September, 2004.<br>[<a href='/pub/acsac04.pdf'>pdf</a>] [<a href='/present/acsac04.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/pub/dac04.pdf'>pdf</a>] [<a href='/present/dac04.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/pub/date04.pdf'>pdf</a>] [<a href='/present/date04.ppt'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2003</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICCAD</span></td><td align='justify'><span class=mars4_>Yuvraj S. Dhillon, Abdulkadir U. Diril, Abhijit Chatterjee, and Hsien-Hsin S. Lee. "<b>Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level</b>." In <i>Digest of Technical Papers of the International Conference on Computer-Aided Design</i>, pp.693-700, San Jose, California, November, 2003.<br>[<a href='/pub/iccad03.pdf'>pdf</a>] [<a href='/present/iccad03.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches</b>." In Proceedings of <i>the 2003 International Symposium on Parallel Processing</i>, pp.286-293, Kaohsiung, Taiwan, October, 2003.<br>[<a href='/pub/icpp03.pdf'>pdf</a>] [<a href='/present/icpp03.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Joshua B. Fryman, Chad M. Huneycutt, Hsien-Hsin S. Lee, Kenneth M. Mackenzie, and David E. Schimmel. "<b>Energy Efficient Network Memory for Ubiquitous Devices</b>." In <i>IEEE MICRO special issue on Power Complexity Aware Design</i>, pp.60-70, September/October, 2003.<br>[<a href='/pub/ieeemicro03.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram. "<b>Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning</b>." In Proceedings of <i>the International Symposium on Low Power Electronics and Design</i>, pp. 306-311, Seoul, Korea, August, 2003.<br>[<a href='/pub/islped03.pdf'>pdf</a>] [<a href='/present/islped03.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CGO</span></td><td align='justify'><span class=mars4_>Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee. "<b>Predicate-aware Scheduling: A Technique for Reducing Resource Constraints</b>." In Proceedings of <i>the Annual IEEE/ACM International Symposium on Code Generation and Optimization</i>, pp.169-178, San Francisco, California, 2003.<br>[<a href='/pub/cgo03.pdf'>pdf</a>] [<a href='/present/cgo03.ppt'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2001</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>JILP</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee,  Gary S. Tyson, and Matthew K. Farrens. "<b>Improving Bandwidth Utilization using Eager Writebacks</b>." In <i>Journal of Instruction-Level Parallelism</i>, Vol. 3, 2001.<br>[<a href='/pub/jilp01.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>HPCA</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson. "<b>Stack Value File: Custom Microarchitecture for the Stack</b>." In Proceedings of <i>the 7th IEEE International Symposium on High Performance Computer Architecture</i>, pp.5-14, Monterrey, Mexico, January, 2001.<br>[<a href='/pub/hpca7.pdf'>pdf</a>] [<a href='/present/hpca7.ppt'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2000</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>MICRO</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. "<b>Eager Writeback - a Technique for Improving Bandwidth Utilization</b>." In Proceedings of <i>the 33rd ACM/IEEE International Symposium on Microarchitecture</i>, pp.11-21, Monterey, California, December, 2000. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/pub/micro33.pdf'>pdf</a>] [<a href='/present/micro33.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/pub/cases00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISPASS</span></td><td align='justify'><span class=mars4_>Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson. "<b>Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture</b>." In Proceedings of <i>the IEEE International Symposium on Performance Analysis of Systems and Software</i>, pp.21-27, Austin, Texas, April, 2000.<br>[<a href='/pub/ispass00.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>1999</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ITJ</span></td><td align='justify'><span class=mars4_>Paul Zagacki, Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin Lee. "<b>Architecture of a 3D Software Stack for Peak Pentium III Processor Performance</b>." In <i>Intel Technology Journal</i>, Q2, May, 1999.<br>[<a href='/pub/itj99.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>1994</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Workshop Papers<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2009</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Test Strategies for 3D Die Stacked Integrated Circuits</b>." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2008</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars4_>Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>IdlePower: Application-Aware Management of processor Idle States</b>." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System</b>." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/pub/pespma08.pdf'>pdf</a>] [<a href='/present/pespma08.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.ucsd.edu/users/swanson/WACI-VI/' target=_blank>WACI-VI</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine, and Hsien-Hsin S. Lee. "<b>Bicephaly: Maximizing Bandwidth by Duplexing Power and Data</b>." In <i>Workshop on Wild and Crazy Ideas in conjunction with International Conference on Architectural Support for Programming Languages and Operating Systems</i>, Seattle, WA, February, 2008.<br>[<a href='/pub/waci08.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ll.mit.edu/HPEC/2007/index.html' target=_blank>HPEC-07 </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A Parallel-On-Die Architecture</b>." In <i>the 11th Annual Workshop on High Performance Embedded Computing</i>, Lexington, Massachusetts, September, 2007. (<font color=red>One of four finalists for Best Paper Award.</font>)<br>[<a href='/pub/hpec07.pdf'>pdf</a>] [<a href='/present/hpec07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eecg.toronto.edu/~moshovos/CMPMSI07/' target=_blank>CMPMSI </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Analyzing Performance Vulnerability due to Resource Denial-of-Service Attack on Chip Multiprocessors</b>." In <i>Workshop on Chip Multiprocessor Memory Systems and Interconnects in conjunction with the 13th International Conference on High-Performance Computer Architecture</i>, Phoenix, Arizona, February, 2007.<br>[<a href='/pub/cmpmsi07.pdf'>pdf</a>] [<a href='/present/cmpmsi07.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://moss.csc.ncsu.edu/~mueller/esns07/' target=_blank>ESNS07 </a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Santosh Pande. "<b>Secure Processing On-Chip</b>." In <i>Army Research Office Planning Workshop on Embedded Systems and Network Security</i>, Raleigh, North Carolina, February, 2007.<br>[<a href='/pub/esns07.pdf'>pdf</a>] [<a href='/present/esns07.ppt'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2006/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research</b>." In <i>Workshop on Architecture Research using FPGA Platforms in conjunction with International Symposium on High-Performance Computer Architecture</i>, Austin, Texas, February, 2006.<br>[<a href='/pub/warfp06.pdf'>pdf</a>] [<a href='/present/warfp06.pps'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2005</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>Perf. Monitor Design</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian White, Sally A. McKee, and Hsien-Hsin Lee. "<b>A Vision for Next Generation System Monitoring</b>." In <i>Workshop on Hardware Performance Monitor Design and Functionality in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br> [<a href='/present/monitor05.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "<b>Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA</b>." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-1.pdf'>pdf</a>] [<a href='/present/warfp05-1.ppt'>slide</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2004</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WASSA</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh. "<b>Towards the Issues in Architectural Support for Protection of Software Execution</b>." In <i>the Workshop on Architectural Support for Security and Anti-Virus in conjunction with the 11th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.1-10, Boston, MA, October, 2004.<br>[<a href='/pub/wassa04.pdf'>pdf</a>] [<a href='/present/wassa04.ppt'>slide</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2003</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WCED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Joshua B. Fryman, A. Utku Diril, and Yuvraj S. Dhillon. "<b>The Elusive Metric for Low-Power Architecture Research</b>." In <i>the Workshop on Complexity-Effective Design in conjunction with the 30th International Symposium on Computer Architecture</i>, San Diego, California, June, 2003.<br>[<a href='/pub/wced03.pdf'>pdf</a>] [<a href='/present/wced03.ppt'>slide</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Poster Presentations<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://conferences.ece.ubc.ca/isfpga2007/' target=_blank>FPGA07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In <i>the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</i>, Monterey, CA, February, 2007.</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigda.org/daforum/' target=_blank>SIGDA Ph.D. forum</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh and Hsien-Hsin S. Lee. "<b>Integration of Cache Coherence Protocols for MPSoCs and Coherence Traffic Evaluation using FPGA</b>." In <i>the 9th SIGDA Ph.D. forum in conjunction with the 43rd Design Automation Conference</i>, San Francisco, CA, July, 2006.</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Theses<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>Ph.D.</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram. "<b>Semantics-Oriented Low Power Architecture</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/pub/ballapuram.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Taeweon Suh. "<b>Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/pub/tsuh.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Weidong Shi. "<b>Architectural Support for Protecting Memory Integrity and Confidentiality</b>." College of Computing, Georgia Institute of Technology, 2006.<br>[<a href='/pub/shi.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Joshua Bruce Fryman. "<b>SoftCache Architecture</b>." College of Computing, Georgia Institute of Technology, 2005.<br>[<a href='/pub/softcache.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>M.S.</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Richard M. Yoo. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/pub/yoo.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Fayez Mohamood. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/pub/mohamood.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Prateek Tandon. "<b>High-Performance Advanced encryption Standard (AES) Security Co-Processor Design</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2003.<br>[<a href='/pub/tandon.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
							<tr><td><img src='/img/w_bg.gif' width=1px height=50px></td></tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<img src='/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>						
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars4_>
									266 Ferst Drive, KACB 2313<br>						
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars4_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars4_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>	
		</td>
		<td background='/img/4_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>		
		<td colspan=3><img src='/img/4_10.gif'></td>		
		<td></td>				
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
</table>
</body>
</html>
