$date
	Sun Dec 01 13:42:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y $end
$var reg 8 " i [7:0] $end
$var reg 3 # s [2:0] $end
$var integer 32 $ seed [31:0] $end
$scope module dut $end
$var wire 8 % i [7:0] $end
$var wire 3 & s [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 &
b0 %
b1011000100001110100011 $
b100 #
b0 "
0!
$end
#2
1!
b11 #
b11 &
b1001101 "
b1001101 %
b10100110100001000111000010001000 $
#4
0!
b111 #
b111 &
b100 "
b100 %
b10000010010011010000010011101001 $
#6
b100 #
b100 &
b10001011 "
b10001011 %
b1000101110101011100001110010110 $
#8
b111 #
b111 &
b10101 "
b10101 %
b10001010101100100011110100011111 $
#10
b110 #
b110 &
b10110101 "
b10110101 %
b1011010111101001000010011010100 $
#12
1!
b11 #
b11 &
b10001010 "
b10001010 %
b11000101011000010010000111000101 $
#14
b100 #
b100 &
b111110 "
b111110 %
b11111010001000000101111000010 $
#16
0!
b111 #
b111 &
b10011 "
b10011 %
b10001001110110000100010001011011 $
#18
b101 #
b101 &
b1000100 "
b1000100 %
b10100010000000100101101111100000 $
#20
