[
    {
        "EventName": "CACHE.L1D.LOAD.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache accesses for load instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache accesses for load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.LOAD.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache misses for loads instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache misses for load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.LOAD.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache hits for load instructions. Speculatively executed instructions are also taken into account. Open: what about store forwarding? should it be accounted as hit or separately?",
        "PublicDescription": "L1D cache hits for load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.LOAD.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache hits for load instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache hits for load instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.LOAD.MISS_OUTSTANDING.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles while at least one load L1 data cache miss in progress.",
        "PublicDescription": "Cycles while at least one load L1 data cache miss in progress."
    },
    {
        "EventName": "CACHE.L1D.STORE.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache accesses for store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache accesses for store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.STORE.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache misses for store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache misses for store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.STORE.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache hits for store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache hits for store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.STORE.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1D cache hits for store instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L1D cache hits for store instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L1D.PREF.ISSUED",
        "EventCode": "0x0",
        "BriefDescription": "Prefetcher requests issued by L1D to next level cache.",
        "PublicDescription": "Prefetcher requests issued by L1D to next level cache."
    },
    {
        "EventName": "CACHE.L1D.PREF.UNUSED",
        "EventCode": "0x0",
        "BriefDescription": "Number of cachelines brought into L1D by prefetcher and evicted without being accessed even once.",
        "PublicDescription": "Number of cachelines brought into L1D by prefetcher and evicted without being accessed even once."
    },
    {
        "EventName": "CACHE.L1D.WB",
        "EventCode": "0x0",
        "BriefDescription": "Writebacks from L1D to next level cache or memory.",
        "PublicDescription": "Writebacks from L1D to next level cache or memory."
    },
    {
        "EventName": "CACHE.L1I.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1I cache accesses.",
        "PublicDescription": "L1I cache accesses."
    },
    {
        "EventName": "CACHE.L1I.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1I cache misses.",
        "PublicDescription": "L1I cache misses."
    },
    {
        "EventName": "CACHE.L1I.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1I cache hits.",
        "PublicDescription": "L1I cache hits."
    },
    {
        "EventName": "CACHE.L1I.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L1I cache hits data is not yet in cache but was already requested by preceding miss.",
        "PublicDescription": "L1I cache hits data is not yet in cache but was already requested by preceding miss."
    },
    {
        "EventName": "CACHE.L1I.MISS_OUTSTANDING.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles with L1 Instruction cache miss in progress.",
        "PublicDescription": "Cycles with L1 Instruction cache miss in progress."
    },
    {
        "EventName": "CACHE.L2.LOAD.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache accesses initiated by load instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache accesses initiated by load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.LOAD.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache misses initiated by loads instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache misses initiated by load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.LOAD.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits initiated by load instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache hits initiated by load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.LOAD.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits initiated by load instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache hits initiated by load instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "TBD": "Is it really needed? What are scenarious when this event triggers?"
    },
    {
        "EventName": "CACHE.L2.LOAD.MISS_OUTSTANDING.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles while at least one load L2 cache miss in progress.",
        "PublicDescription": "Cycles while at least one load L2 cache miss in progress."
    },
    {
        "EventName": "CACHE.L2.STORE.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache accesses initiated by store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache accesses initiated by store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.STORE.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache misses initiated by store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache misses initiated by store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.STORE.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits initiated by store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache hits initiated by store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.STORE.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits initiated by store instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache hits initiated by store instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "TBD": "Is it really needed? What are scenarious when this event triggers?"
    },
    {
        "EventName": "CACHE.L2.STORE.HIT.RFO.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits for store instructions with the purpose to get exclusive ownership. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L2 cache hits for store instructions with the purpose to get exclusive ownership. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L2.PREF.ISSUED",
        "EventCode": "0x0",
        "BriefDescription": "Prefetcher requests issued by L2 to next level cache or memory.",
        "PublicDescription": "Prefetcher requests issued by L2 to next level cache or memory."
    },
    {
        "EventName": "CACHE.L2.PREF.ACCESS",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache accesses caused by prefetcher.",
        "PublicDescription": "L2 cache accesses caused by prefetcher."
    },
    {
        "EventName": "CACHE.L2.PREF.HIT",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits caused by prefetcher.",
        "PublicDescription": "L2 cache hits caused by prefetcher."
    },
    {
        "EventName": "CACHE.L2.PREF.MISS",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache misses caused by prefetcher.",
        "PublicDescription": "L2 cache misses caused by prefetcher."
    },
    {
        "EventName": "CACHE.L2.PREF.MERGE",
        "EventCode": "0x0",
        "BriefDescription": "L2 cache hits caused by prefetcher where data is not yet in cache but was already requested by preceding miss.",
        "PublicDescription": "L2 cache hits caused by prefetcher where data is not yet in cache but was already requested by preceding miss."
    },
    {
        "EventName": "CACHE.L2.PREF.UNUSED",
        "EventCode": "0x0",
        "BriefDescription": "Number of cachelines brought into L2 by prefetcher and evicted without being accessed even once.",
        "PublicDescription": "Number of cachelines brought into L2 by prefetcher and evicted without being accessed even once."
    },
    {
        "EventName": "CACHE.L2.WB",
        "EventCode": "0x0",
        "BriefDescription": "Writebacks to next level cache or memory.",
        "PublicDescription": "Writebacks to next level cache or memory."
    },
    {
        "EventName": "CACHE.SNOOP.LOCAL_REQ_REMOTE_HITM.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Private cache misses where data was found in another core cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines.",
        "PublicDescription": "Private cache misses where data was found in another core cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines."
    },
    {
        "EventName": "CACHE.L1.SNOOP.REMOTE_REQ_LOCAL_HITM",
        "EventCode": "0x0",
        "BriefDescription": "Snoop requests which found cacheline in the L1 data cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines.",
        "PublicDescription": "Snoop requests which found cacheline in the L1 data cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines."
    },
    {
        "EventName": "CACHE.L2.SNOOP.REMOTE_REQ_LOCAL_HITM",
        "EventCode": "0x0",
        "BriefDescription": "Snoop requests which found cacheline in the L2 cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines.",
        "PublicDescription": "Snoop requests which found cacheline in the L2 cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines."
    },
    {
        "EventName": "CACHE.L3.SNOOP.REMOTE_REQ_LOCAL_HITM",
        "EventCode": "0x0",
        "BriefDescription": "Snoop requests which found cacheline in the L3 cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines.",
        "PublicDescription": "Snoop requests which found cacheline in the L3 cache in modified state. This event can be used to account for contested accesses cases where several cores read/write the same cachelines."
    },
    {
        "EventName": "CACHE.L3.LOAD.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache accesses for load instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache accesses for load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.LOAD.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache misses for loads instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache misses for load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.LOAD.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits for load instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache hits for load instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.LOAD.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits for load instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache hits for load instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.LOAD.MISS_OUTSTANDING.CYCLES.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Cycles while at least one load L3 cache miss in progress.",
        "PublicDescription": "Cycles while at least one load L3 cache miss in progress."
    },
    {
        "EventName": "CACHE.L3.STORE.ACCESS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache accesses for store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache accesses for store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.STORE.MISS.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache misses for store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache misses for store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.STORE.HIT.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits for store instructions. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache hits for store instructions. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.STORE.MERGE.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits for store instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache hits for store instructions where data is not yet in cache but was already requested by preceding miss. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.STORE.HIT.RFO.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits for store instructions with the purpose to get exclusive ownership. Speculatively executed instructions are also taken into account.",
        "PublicDescription": "L3 cache hits for store instructions with the purpose to get exclusive ownership. Speculatively executed instructions are also taken into account."
    },
    {
        "EventName": "CACHE.L3.PREF.ISSUED",
        "EventCode": "0x0",
        "BriefDescription": "Prefetcher requests issued by L3 to next level cache or memory.",
        "PublicDescription": "Prefetcher requests issued by L3 to next level cache or memory."
    },
    {
        "EventName": "CACHE.L3.PREF.ACCESS",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache accesses caused by prefetcher.",
        "PublicDescription": "L3 cache accesses caused by prefetcher."
    },
    {
        "EventName": "CACHE.L3.PREF.HIT",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits caused by prefetcher.",
        "PublicDescription": "L3 cache hits caused by prefetcher."
    },
    {
        "EventName": "CACHE.L3.PREF.MISS",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache misses caused by prefetcher.",
        "PublicDescription": "L3 cache misses caused by prefetcher."
    },
    {
        "EventName": "CACHE.L3.PREF.MERGE",
        "EventCode": "0x0",
        "BriefDescription": "L3 cache hits caused by prefetcher where data is not yet in cache but was already requested by preceding miss.",
        "PublicDescription": "L3 cache hits caused by prefetcher where data is not yet in cache but was already requested by preceding miss."
    },
    {
        "EventName": "CACHE.L3.PREF.UNUSED",
        "EventCode": "0x0",
        "BriefDescription": "Number of cachelines brought into L3 by prefetcher and evicted without being accessed even once.",
        "PublicDescription": "Number of cachelines brought into L3 by prefetcher and evicted without being accessed even once."
    },
    {
        "EventName": "CACHE.L3.WB",
        "EventCode": "0x0",
        "BriefDescription": "Writebacks to next level cache or memory.",
        "PublicDescription": "Writebacks to next level cache or memory."
    }
]