<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1077" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1077{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1077{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1077{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1077{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1077{left:96px;bottom:1038px;}
#t6_1077{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.64px;}
#t7_1077{left:96px;bottom:1011px;}
#t8_1077{left:124px;bottom:1011px;letter-spacing:0.13px;word-spacing:2.75px;}
#t9_1077{left:124px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ta_1077{left:96px;bottom:962px;}
#tb_1077{left:124px;bottom:962px;letter-spacing:0.12px;word-spacing:0.38px;}
#tc_1077{left:124px;bottom:941px;letter-spacing:0.12px;}
#td_1077{left:96px;bottom:913px;}
#te_1077{left:124px;bottom:913px;letter-spacing:0.11px;word-spacing:-0.85px;}
#tf_1077{left:124px;bottom:892px;letter-spacing:0.13px;word-spacing:1.38px;}
#tg_1077{left:124px;bottom:870px;letter-spacing:0.13px;word-spacing:1.3px;}
#th_1077{left:124px;bottom:849px;letter-spacing:0.1px;word-spacing:2.36px;}
#ti_1077{left:124px;bottom:827px;letter-spacing:0.06px;word-spacing:-0.16px;}
#tj_1077{left:124px;bottom:806px;letter-spacing:0.11px;word-spacing:1.52px;}
#tk_1077{left:124px;bottom:785px;letter-spacing:0.13px;word-spacing:-0.27px;}
#tl_1077{left:124px;bottom:763px;letter-spacing:0.12px;word-spacing:0.46px;}
#tm_1077{left:124px;bottom:742px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_1077{left:96px;bottom:683px;letter-spacing:0.19px;}
#to_1077{left:192px;bottom:683px;letter-spacing:0.23px;word-spacing:-0.93px;}
#tp_1077{left:96px;bottom:643px;letter-spacing:0.12px;}
#tq_1077{left:157px;bottom:643px;letter-spacing:0.17px;word-spacing:-0.37px;}
#tr_1077{left:96px;bottom:607px;letter-spacing:0.13px;word-spacing:-0.68px;}
#ts_1077{left:96px;bottom:586px;letter-spacing:0.15px;word-spacing:-0.35px;}
#tt_1077{left:356px;bottom:586px;}
#tu_1077{left:362px;bottom:586px;letter-spacing:0.13px;word-spacing:-0.28px;}
#tv_1077{left:96px;bottom:551px;letter-spacing:0.13px;word-spacing:-1.08px;}
#tw_1077{left:96px;bottom:530px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tx_1077{left:96px;bottom:494px;letter-spacing:0.11px;word-spacing:-0.59px;}
#ty_1077{left:96px;bottom:473px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tz_1077{left:96px;bottom:442px;}
#t10_1077{left:124px;bottom:442px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t11_1077{left:96px;bottom:415px;}
#t12_1077{left:124px;bottom:415px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_1077{left:96px;bottom:387px;}
#t14_1077{left:124px;bottom:387px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t15_1077{left:96px;bottom:360px;}
#t16_1077{left:124px;bottom:360px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t17_1077{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1077{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1077{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1077{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1077{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1077{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1077{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_1077{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1077{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s9_1077{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1077" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1077Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1077" style="-webkit-user-select: none;"><object width="935" height="1210" data="1077/1077.svg" type="image/svg+xml" id="pdf1077" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1077" class="t s1_1077">Advanced Programmable Interrupt Controller (APIC) </span><span id="t2_1077" class="t s2_1077">622 </span>
<span id="t3_1077" class="t s3_1077">24593—Rev. 3.41—June 2023 </span><span id="t4_1077" class="t s3_1077">AMD64 Technology </span>
<span id="t5_1077" class="t s4_1077">• </span><span id="t6_1077" class="t s5_1077">Destination address of the local APIC. </span>
<span id="t7_1077" class="t s4_1077">• </span><span id="t8_1077" class="t s5_1077">VECTOR[7:0] indicating interrupt priority of up to 256 interrupt vectors. This information is </span>
<span id="t9_1077" class="t s5_1077">captured in the IRR register for Fixed and Lowest Priority interrupt message types. </span>
<span id="ta_1077" class="t s4_1077">• </span><span id="tb_1077" class="t s5_1077">Trigger Mode indicating edge triggered or level-sensitive (which requires an EOI response to the </span>
<span id="tc_1077" class="t s5_1077">source). </span>
<span id="td_1077" class="t s4_1077">• </span><span id="te_1077" class="t s5_1077">Message Type[3:0] indicating the type of interrupt to be presented to the local APIC. For Fixed and </span>
<span id="tf_1077" class="t s5_1077">Lowest Priority message types, the interrupt is processed through the target local APIC. For all </span>
<span id="tg_1077" class="t s5_1077">other message types, the interrupt is sent directly to the destination CPU core. There is a 5-line </span>
<span id="th_1077" class="t s5_1077">interrupt interface to the CPU core for INTR, SMI, NMI, INIT and STARTUP interrupts. For </span>
<span id="ti_1077" class="t s5_1077">locally-generated interrupts, control is provided by local vector tables or LVTs. Separate LVTs are </span>
<span id="tj_1077" class="t s5_1077">provided for each interrupt source, allowing for a unique entry point for each source. The LVT </span>
<span id="tk_1077" class="t s5_1077">contains the VECTOR[7:0], trigger mode and message type as well as other fields associated with </span>
<span id="tl_1077" class="t s5_1077">the specific interrupt. The message type may be Fixed, SMI, NMI, or External interrupt. A Mask </span>
<span id="tm_1077" class="t s5_1077">bit is also provided to mask the interrupt. </span>
<span id="tn_1077" class="t s6_1077">16.3 </span><span id="to_1077" class="t s6_1077">Local APIC </span>
<span id="tp_1077" class="t s7_1077">16.3.1 </span><span id="tq_1077" class="t s7_1077">Local APIC Enable </span>
<span id="tr_1077" class="t s5_1077">The local APIC is controlled by the APIC enable bit (AE) in the APIC Base Address Register </span>
<span id="ts_1077" class="t s5_1077">(MSR 0000_001Bh). See Figure 16</span><span id="tt_1077" class="t s8_1077">-</span><span id="tu_1077" class="t s5_1077">2 on page 623. </span>
<span id="tv_1077" class="t s5_1077">When AE is set to 1, the local APIC is enabled and all interrupt types are accepted. When AE is cleared </span>
<span id="tw_1077" class="t s5_1077">to 0, the local APIC is disabled, including all local vector table interrupts. </span>
<span id="tx_1077" class="t s5_1077">Software can disable the local APIC, using the APIC_SW_EN bit in the Spurious Interrupt Vector </span>
<span id="ty_1077" class="t s5_1077">Register (APIC_F0). When this bit is cleared to zero, the local APIC is temporarily disabled: </span>
<span id="tz_1077" class="t s4_1077">• </span><span id="t10_1077" class="t s5_1077">SMI, NMI, INIT, Startup, and Remote Read interrupts may be accepted. </span>
<span id="t11_1077" class="t s4_1077">• </span><span id="t12_1077" class="t s5_1077">Pending interrupts in the ISR and IRR are held. </span>
<span id="t13_1077" class="t s4_1077">• </span><span id="t14_1077" class="t s5_1077">Further fixed, lowest-priority, and ExtInt interrupts are not accepted. </span>
<span id="t15_1077" class="t s4_1077">• </span><span id="t16_1077" class="t s5_1077">All LVT entry mask bits are set and cannot be cleared. </span>
<span id="t17_1077" class="t s9_1077">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
