## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2017.2
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2017_2/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'trem_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.637 ; gain = 67.824 ; free physical = 1946 ; free virtual = 3889
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trem_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trem_ap_fadd_3_full_dsp_32'...
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.246 ; gain = 3.000 ; free physical = 1923 ; free virtual = 3873
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trem_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trem_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trem_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trem_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'trem_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trem_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trem_ap_sitofp_4_no_dsp_32'...
[Mon Apr 29 04:00:06 2019] Launched synth_1...
Run output will be captured here: /home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Apr 29 04:00:06 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log trem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source trem.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source trem.tcl -notrace
Command: synth_design -top trem -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53001 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.203 ; gain = 73.992 ; free physical = 1534 ; free virtual = 3509
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'trem' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.v:12]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc.v:44]
WARNING: [Synth 8-6014] Unused sequential element in_V_TDATA_blk_n_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc.v:184]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc.v:217]
WARNING: [Synth 8-6014] Unused sequential element in_V_0_ack_out_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc.v:168]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'tremolo_calculation' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:73]
INFO: [Synth 8-638] synthesizing module 'trem_fadd_32ns_32bkb' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_fadd_3_full_dsp_32' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fadd_3_full_dsp_32/synth/trem_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fadd_3_full_dsp_32/synth/trem_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_fadd_3_full_dsp_32' (19#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fadd_3_full_dsp_32/synth/trem_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'trem_fadd_32ns_32bkb' (20#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_fmul_32ns_32cud' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_fmul_2_max_dsp_32' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fmul_2_max_dsp_32/synth/trem_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fmul_2_max_dsp_32/synth/trem_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_fmul_2_max_dsp_32' (28#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fmul_2_max_dsp_32/synth/trem_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'trem_fmul_32ns_32cud' (29#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_fmul_32ns_32cud.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_fdiv_32ns_32dEe' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_fdiv_32ns_32dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_fdiv_14_no_dsp_32' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fdiv_14_no_dsp_32/synth/trem_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fdiv_14_no_dsp_32/synth/trem_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_fdiv_14_no_dsp_32' (36#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_fdiv_14_no_dsp_32/synth/trem_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'trem_fdiv_32ns_32dEe' (37#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_fdiv_32ns_32dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_sitofp_32s_3eOg' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_sitofp_32s_3eOg.v:11]
INFO: [Synth 8-638] synthesizing module 'trem_ap_sitofp_4_no_dsp_32' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/synth/trem_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/synth/trem_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'trem_ap_sitofp_4_no_dsp_32' (44#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.srcs/sources_1/ip/trem_ap_sitofp_4_no_dsp_32/synth/trem_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'trem_sitofp_32s_3eOg' (45#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem_sitofp_32s_3eOg.v:11]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:441]
WARNING: [Synth 8-6014] Unused sequential element return_r_ap_vld_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:305]
WARNING: [Synth 8-6014] Unused sequential element control_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:204]
WARNING: [Synth 8-6014] Unused sequential element control_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:446]
INFO: [Synth 8-256] done synthesizing module 'tremolo_calculation' (46#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:10]
INFO: [Synth 8-638] synthesizing module 'Block_proc4' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc4.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc4.v:44]
WARNING: [Synth 8-6014] Unused sequential element out_V_TDATA_blk_n_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc4.v:184]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc4.v:217]
INFO: [Synth 8-256] done synthesizing module 'Block_proc4' (47#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/Block_proc4.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:11]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:33]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (48#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (49#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'trem' (50#1) [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.v:12]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized102 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized102 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized102 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized102 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized102 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1336.703 ; gain = 175.492 ; free physical = 1501 ; free virtual = 3479
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1336.703 ; gain = 175.492 ; free physical = 1504 ; free virtual = 3483
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.xdc]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.xdc]
Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1650.059 ; gain = 1.000 ; free physical = 1150 ; free virtual = 3130
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1650.059 ; gain = 488.848 ; free physical = 1255 ; free virtual = 3235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1650.059 ; gain = 488.848 ; free physical = 1255 ; free virtual = 3235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tremolo_calculation_U0/trem_fmul_32ns_32cud_U3/trem_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 1650.059 ; gain = 488.848 ; free physical = 1256 ; free virtual = 3236
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element mod_r_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:247]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/fifo_w32_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1650.059 ; gain = 488.848 ; free physical = 1245 ; free virtual = 3225
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fmul_32ns_32cud_U3/trem_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fmul_32ns_32cud_U3/trem_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fmul_32ns_32cud_U3/trem_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fmul_32ns_32cud_U3/trem_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized59) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized59) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tremolo_calculation_U0/mod_r_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/tremolo_calculation.v:247]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tremolo_calculation_U0/control_reg[0] )
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[1]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[2]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[3]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[4]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[5]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[6]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[7]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[8]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[9]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[10]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[11]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[12]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[13]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/control_reg[14]' (FDSE) to 'tremolo_calculation_U0/control_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[0]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[1]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[2]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[3]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[4]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[5]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[6]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[7]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[8]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[9]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[10]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[11]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[12]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[13]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[14]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[15]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[16]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[17]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[18]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[19]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[20]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[21]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[22]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[23]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[24]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[25]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[26]' (FD) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[27]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[28]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[29]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[31]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[0]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[1]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[2]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[3]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[4]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[5]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[6]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[7]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[8]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[9]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[10]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[11]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[12]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[13]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[14]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[15]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[16]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[17]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[18]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[19]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[20]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[21]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[22]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[23]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[24]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[25]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[26]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[27]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[28]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[29]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[30]' (FD) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_proc4_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/din1_buf1_reg[30]) is unused and will be removed from module trem.
WARNING: [Synth 8-3332] Sequential element (tremolo_calculation_U0/control_reg[0]) is unused and will be removed from module trem.
WARNING: [Synth 8-3332] Sequential element (Block_proc4_U0/ap_done_reg_reg) is unused and will be removed from module trem.
WARNING: [Synth 8-3332] Sequential element (tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/din1_buf1_reg[31]) is unused and will be removed from module trem.
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'tremolo_calculation_U0/trem_fadd_32ns_32bkb_U2/trem_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'tremolo_calculation_U0/trem_fdiv_32ns_32dEe_U4/trem_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/DIV_BY_ZERO_REG.REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3886] merging instance 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1650.059 ; gain = 488.848 ; free physical = 1223 ; free virtual = 3204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 1709.059 ; gain = 547.848 ; free physical = 1053 ; free virtual = 3034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 1724.074 ; gain = 562.863 ; free physical = 1048 ; free virtual = 3029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1045 ; free virtual = 3026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1044 ; free virtual = 3026
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1044 ; free virtual = 3026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1043 ; free virtual = 3025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1043 ; free virtual = 3025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1043 ; free virtual = 3025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1043 ; free virtual = 3025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    16|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |LUT1      |    14|
|8     |LUT2      |   257|
|9     |LUT3      |   829|
|10    |LUT4      |   102|
|11    |LUT5      |   125|
|12    |LUT6      |   167|
|13    |MUXCY     |   809|
|14    |MUXF7     |     3|
|15    |SRL16E    |   101|
|16    |XORCY     |   763|
|17    |FDE       |    19|
|18    |FDRE      |  1456|
|19    |FDSE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 1737.230 ; gain = 576.020 ; free physical = 1043 ; free virtual = 3025
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 264 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1737.230 ; gain = 262.664 ; free physical = 1125 ; free virtual = 3107
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 1737.238 ; gain = 576.020 ; free physical = 1125 ; free virtual = 3107
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 232 instances
  FDE => FDRE: 19 instances

288 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 1737.238 ; gain = 630.426 ; free physical = 1107 ; free virtual = 3088
INFO: [Common 17-1381] The checkpoint '/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/project.runs/synth_1/trem.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1761.242 ; gain = 0.000 ; free physical = 1108 ; free virtual = 3090
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 04:01:54 2019...
[Mon Apr 29 04:01:57 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.04 ; elapsed = 00:01:50 . Memory (MB): peak = 1232.633 ; gain = 7.922 ; free physical = 1769 ; free virtual = 3751
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.xdc:2]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/modules/trem/trem/solution1/impl/verilog/trem.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1585.539 ; gain = 352.906 ; free physical = 1422 ; free virtual = 3403
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1585.539 ; gain = 0.000 ; free physical = 1421 ; free virtual = 3402
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2061.098 ; gain = 475.559 ; free physical = 998 ; free virtual = 2979


Implementation tool: Xilinx Vivado v.2017.2
Project:             trem
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Mon Apr 29 04:02:45 UTC 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1465
FF:            1484
DSP:              5
BRAM:             0
SRL:            101
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.373
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 04:02:45 2019...
