Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 11:01:07 -0000
Received: from icoremail.net (unknown [209.85.214.177])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH3plL_VbSwPHAQ--.57460S3;
	Wed, 21 Nov 2018 18:11:50 +0800 (CST)
Received: from mail-pl1-f177.google.com (unknown [209.85.214.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCXeUVlL_Vb+ctiAA--.10622S3;
	Wed, 21 Nov 2018 18:11:49 +0800 (CST)
Received: by mail-pl1-f177.google.com with SMTP id z23so4863238plo.0
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 02:11:49 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :message-id:date:from:to:cc:subject:references:mime-version
         :content-transfer-encoding:content-disposition:sender:precedence
         :list-id;
        bh=clbnGM7BoOPohZxCE3/3J0XGFLtY6naeyNs7FSPaUaM=;
        b=dtXFNqiCPt4Qij/HkRO8c4R0I8gmshU1dFELIj9nIlTpud89gukX9dqdFVe7NaFXbq
         /mAJ8pYuwUCCG9aHBJFO2ApkxEjY+Ih/3D4fbQb3zQHm9bd9ruc7WV9Yz8kJlegDY8Dt
         Agu2q0SUep01/QVHbVgOH9ytxjWB+4FqEBS53tFWFrO1d6+iiIrWSlWxDsEl8GPwGy3r
         57BivGTp/679S57v+swsBMldx34+SuYXLbdosD/gst5qcPPXJ9R1dPW8A21/SN33yaee
         G0RD8hUDwj5eqBSoHeFUdpFRqTMfmIm4hN1uQdQGFrQbQ3ymwkzPlmwXAKLIzLG16/lS
         qk/w==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AA+aEWZR3XP5DaGvsCtLk3L2+pqEmFVtF42F5yxJR/d3ZhQR7Q7y0SjG
	L6iQwuM4lsOOf7/bTm730LIlPwxxTmVmkgtDpvsZyFTBk2h+vro=
X-Received: by 2002:a17:902:6b4b:: with SMTP id g11-v6mr6160046plt.213.1542795108834;
        Wed, 21 Nov 2018 02:11:48 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1747287pju;
        Wed, 21 Nov 2018 02:11:48 -0800 (PST)
X-Google-Smtp-Source: AFSGD/UTxiLaeybf1B+Szh605vqQVk+lo3/OkDDr25S9hGzN16ezj1n9fqGhQzuT2RXnJ4/Bz9VH
X-Received: by 2002:a65:624c:: with SMTP id q12mr5379232pgv.379.1542795108202;
        Wed, 21 Nov 2018 02:11:48 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542795108; cv=none;
        d=google.com; s=arc-20160816;
        b=v7qDbfbqEFztAmt3uefHLS0ujHCxSJcL4NVncElJ4tY3I96LZFep6EdtnBaOGryT92
         wX+snEZS67Pxr0SP/7RgzpN+UqmxgfpwFo+h3KJc0Ml9PhpioJ7bYYyBHDAcq5SRQh3N
         NEptsCV3wJ2CUbCIpFgy5UpVwxo2Y0wQ8aLugGMALAQ3N7C0yXD345ix1Oq1ViWK0NAi
         7voFSwj9SZmNRNDLguufk/SVh6pyEFW0dtxNct0tMO4O1JOo8FoFETYrgDI1UNEVTPlr
         ejJvOJeWSMVVyYXo4+i44jqybAHrggjrewjrAP+4zchuYl/stWDB6B9ixSBLEX/u+eAd
         VHBA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-disposition
         :content-transfer-encoding:mime-version:references:subject:cc:to
         :from:date:message-id;
        bh=clbnGM7BoOPohZxCE3/3J0XGFLtY6naeyNs7FSPaUaM=;
        b=kRu8bNfnmdKgWBTAkG8Kylc50XzXBQlGX6y/Cyrg0LtGzCw9jDwI3xGtUL1ITe9YP/
         PnURGgSim6MDplSc+eunVa/dWwqtIH3vjxNQkovX+y3VHX21WDPPiUoljtYd2b2Nug/q
         /S5WjmkoNX2xZA9wyZdGtdSeQ59eF0hJKPdyubvuvo7+MhsmTRy0suk8boyCmvIF26nL
         Pc0dokML03/f6u8oGwAxCTpYEMJRppX2Z7BaxT7m9LcATwAc+lmio8ad2lfr9H9uqpqC
         GR81EwGqgrPZAAAPkKnUkVsgngMjvnS/Pz42J5hnkqZqmIWP8AaWt2XgdM7MaN7Jev2i
         nCqQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id r10si7033649pgg.143.2018.11.21.02.11.33;
        Wed, 21 Nov 2018 02:11:48 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728812AbeKUUpS convert rfc822-to-8bit (ORCPT
        <rfc822;nullbytes00@gmail.com> + 99 others);
        Wed, 21 Nov 2018 15:45:18 -0500
Received: from prv1-mh.provo.novell.com ([137.65.248.33]:54581 "EHLO
        prv1-mh.provo.novell.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726849AbeKUUpR (ORCPT
        <rfc822;groupwise-linux-kernel@vger.kernel.org:5:1>);
        Wed, 21 Nov 2018 15:45:17 -0500
Received: from INET-PRV1-MTA by prv1-mh.provo.novell.com
        with Novell_GroupWise; Wed, 21 Nov 2018 03:11:28 -0700
Message-Id: <5BF52F4D02000078001FE5C1@prv1-mh.provo.novell.com>
X-Mailer: Novell GroupWise Internet Agent 18.1.0 
Date: Wed, 21 Nov 2018 03:11:25 -0700
From: "Jan Beulich" <JBeulich@suse.com>
To: <mingo@elte.hu>, <tglx@linutronix.de>, <hpa@zytor.com>
Cc: "Boris Ostrovsky" <boris.ostrovsky@oracle.com>,
        "Juergen Gross" <jgross@suse.com>, <linux-kernel@vger.kernel.org>
Subject: [PATCH v2] x86: modernize sync_bitops.h
References: <5B30C2C302000078001CD6D1@prv1-mh.provo.novell.com>
 <5B30C2C302000000000FA99B@prv1-mh.provo.novell.com>
 <5B30C2C302000078001FE5A0@prv1-mh.provo.novell.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Content-Transfer-Encoding: 8BIT
Content-Disposition: inline
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCXeUVlL_Vb+ctiAA--.10622S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxur1Utry3CF1UCr18CF1fCrg_yoW5XFyfpF
	sIyFsxGa17KFy7GFyvk3sFqF4fAwnFg343tF1agr9a9Fnxur1F9ryUtw4rK3ykX3s7Za12
	ya45Aa4ruay7Xr7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPab7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y
	6r17McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_Gw1lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26ryj6F1UMx
	vI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26F4UJVW0owCY
	IxAIcVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64vIr41l42xK82IY64kExV
	AvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AK
	xVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r126r1DMIIYrx
	kI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxU
	6lksUUUUU

Add missing insn suffixes and use rmwcc.h just like was (more or less)
recently done for bitops.h as well.

Signed-off-by: Jan Beulich <jbeulich@suse.com>
---
v2: Re-base over rmwcc.h changes.
---
 arch/x86/include/asm/sync_bitops.h |   31 +++++++++----------------------
 1 file changed, 9 insertions(+), 22 deletions(-)

--- 4.20-rc3/arch/x86/include/asm/sync_bitops.h
+++ 4.20-rc3-x86-sync-bitops-insn-suffixes/arch/x86/include/asm/sync_bitops.h
@@ -14,6 +14,8 @@
  * bit 0 is the LSB of addr; bit 32 is the LSB of (addr+1).
  */
 
+#include <asm/rmwcc.h>
+
 #define ADDR (*(volatile long *)addr)
 
 /**
@@ -29,7 +31,7 @@
  */
 static inline void sync_set_bit(long nr, volatile unsigned long *addr)
 {
-	asm volatile("lock; bts %1,%0"
+	asm volatile("lock; " __ASM_SIZE(bts) " %1,%0"
 		     : "+m" (ADDR)
 		     : "Ir" (nr)
 		     : "memory");
@@ -47,7 +49,7 @@ static inline void sync_set_bit(long nr,
  */
 static inline void sync_clear_bit(long nr, volatile unsigned long *addr)
 {
-	asm volatile("lock; btr %1,%0"
+	asm volatile("lock; " __ASM_SIZE(btr) " %1,%0"
 		     : "+m" (ADDR)
 		     : "Ir" (nr)
 		     : "memory");
@@ -64,7 +66,7 @@ static inline void sync_clear_bit(long n
  */
 static inline void sync_change_bit(long nr, volatile unsigned long *addr)
 {
-	asm volatile("lock; btc %1,%0"
+	asm volatile("lock; " __ASM_SIZE(btc) " %1,%0"
 		     : "+m" (ADDR)
 		     : "Ir" (nr)
 		     : "memory");
@@ -78,14 +80,9 @@ static inline void sync_change_bit(long
  * This operation is atomic and cannot be reordered.
  * It also implies a memory barrier.
  */
-static inline int sync_test_and_set_bit(long nr, volatile unsigned long *addr)
+static inline bool sync_test_and_set_bit(long nr, volatile unsigned long *addr)
 {
-	unsigned char oldbit;
-
-	asm volatile("lock; bts %2,%1\n\tsetc %0"
-		     : "=qm" (oldbit), "+m" (ADDR)
-		     : "Ir" (nr) : "memory");
-	return oldbit;
+	return GEN_BINARY_RMWcc("lock; " __ASM_SIZE(bts), *addr, c, "Ir", nr);
 }
 
 /**
@@ -98,12 +95,7 @@ static inline int sync_test_and_set_bit(
  */
 static inline int sync_test_and_clear_bit(long nr, volatile unsigned long *addr)
 {
-	unsigned char oldbit;
-
-	asm volatile("lock; btr %2,%1\n\tsetc %0"
-		     : "=qm" (oldbit), "+m" (ADDR)
-		     : "Ir" (nr) : "memory");
-	return oldbit;
+	return GEN_BINARY_RMWcc("lock; " __ASM_SIZE(btr), *addr, c, "Ir", nr);
 }
 
 /**
@@ -116,12 +108,7 @@ static inline int sync_test_and_clear_bi
  */
 static inline int sync_test_and_change_bit(long nr, volatile unsigned long *addr)
 {
-	unsigned char oldbit;
-
-	asm volatile("lock; btc %2,%1\n\tsetc %0"
-		     : "=qm" (oldbit), "+m" (ADDR)
-		     : "Ir" (nr) : "memory");
-	return oldbit;
+	return GEN_BINARY_RMWcc("lock; " __ASM_SIZE(btc), *addr, c, "Ir", nr);
 }
 
 #define sync_test_bit(nr, addr) test_bit(nr, addr)


