; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_red_fused__unsafe_index_add_convolution_native_group_norm_32(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %12 = shl i32 %11, 3, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = and i32 %13, 7, !dbg !12
  %.lobit122 = lshr i32 %13, 7, !dbg !12
  %15 = and i32 %.lobit122, 3, !dbg !12
  %16 = or disjoint i32 %12, %14, !dbg !13
  %17 = or disjoint i32 %12, %15, !dbg !13
  %18 = or disjoint i32 %17, 4, !dbg !13
  %19 = icmp slt i32 %16, 1024, !dbg !14
  %20 = icmp slt i32 %17, 1024, !dbg !14
  %21 = icmp slt i32 %18, 1024, !dbg !14
  %22 = lshr i32 %13, 3, !dbg !15
  %23 = and i32 %22, 15, !dbg !15
  %24 = lshr i32 %13, 3, !dbg !15
  %25 = and i32 %24, 16, !dbg !15
  %26 = lshr i32 %13, 3, !dbg !15
  %27 = and i32 %26, 32, !dbg !15
  %28 = or disjoint i32 %25, %23, !dbg !15
  %29 = or disjoint i32 %28, %27, !dbg !15
  %30 = and i32 %13, 511, !dbg !15
  %31 = shl i32 %13, 2, !dbg !15
  %32 = and i32 %31, 508, !dbg !15
  %.frozen = freeze i32 %16, !dbg !16
  %33 = sdiv i32 %.frozen, 4, !dbg !16
  %34 = mul i32 %33, 4, !dbg !17
  %.decomposed = sub i32 %.frozen, %34, !dbg !17
  %35 = srem i32 %33, 64, !dbg !18
  %36 = sext i32 %35 to i64, !dbg !19
  %37 = getelementptr float, ptr addrspace(1) %2, i64 %36, !dbg !19
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %19) #3, !dbg !20
  %39 = bitcast i32 %38 to float, !dbg !20
  %40 = shl nsw i32 %.decomposed, 3, !dbg !21
  %41 = shl i32 %17, 13, !dbg !22
  %42 = shl i32 %18, 13, !dbg !22
  %43 = shl i32 %33, 12, !dbg !23
  %44 = sext i32 %43 to i64, !dbg !24
  %45 = and i32 %13, 31
  %invariant.gep = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %30, !dbg !25
  %46 = zext nneg i32 %45 to i64
  %47 = getelementptr i64, ptr addrspace(1) %0, i64 %46
  %48 = shl i32 %13, 5
  %49 = and i32 %48, 4064
  %.reass = or disjoint i32 %49, %15
  %50 = lshr exact i32 %49, 1
  %51 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %50
  %52 = getelementptr inbounds float, ptr addrspace(3) %51, i32 %.reass
  %53 = or disjoint i32 %.reass, 8
  %54 = lshr i32 %53, 3
  %55 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %54
  %56 = getelementptr inbounds float, ptr addrspace(3) %55, i32 %53
  %57 = or disjoint i32 %.reass, 16
  %58 = lshr i32 %57, 3
  %59 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %58
  %60 = getelementptr inbounds float, ptr addrspace(3) %59, i32 %57
  %61 = or disjoint i32 %.reass, 24
  %62 = lshr i32 %61, 3
  %63 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %62
  %64 = getelementptr inbounds float, ptr addrspace(3) %63, i32 %61
  %65 = or disjoint i32 %.reass, 4
  %66 = getelementptr inbounds float, ptr addrspace(3) %51, i32 %65
  %67 = or disjoint i32 %.reass, 12
  %68 = lshr i32 %67, 3
  %69 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %68
  %70 = getelementptr inbounds float, ptr addrspace(3) %69, i32 %67
  %71 = or disjoint i32 %.reass, 20
  %72 = lshr i32 %71, 3
  %73 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %72
  %74 = getelementptr inbounds float, ptr addrspace(3) %73, i32 %71
  %75 = or disjoint i32 %.reass, 28
  %76 = lshr i32 %75, 3
  %77 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %76
  %78 = getelementptr inbounds float, ptr addrspace(3) %77, i32 %75
  %79 = lshr i32 %30, 3
  %gep = getelementptr inbounds float, ptr addrspace(3) %invariant.gep, i32 %79
  %80 = or disjoint i32 %30, 512
  %81 = lshr i32 %80, 3
  %82 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %81
  %83 = getelementptr inbounds float, ptr addrspace(3) %82, i32 %80
  %84 = or disjoint i32 %30, 1024
  %85 = lshr i32 %84, 3
  %86 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %85
  %87 = getelementptr inbounds float, ptr addrspace(3) %86, i32 %84
  %88 = or disjoint i32 %30, 1536
  %89 = lshr i32 %88, 3
  %90 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %89
  %91 = getelementptr inbounds float, ptr addrspace(3) %90, i32 %88
  %92 = or disjoint i32 %30, 2048
  %93 = lshr i32 %92, 3
  %94 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %93
  %95 = getelementptr inbounds float, ptr addrspace(3) %94, i32 %92
  %96 = or disjoint i32 %30, 2560
  %97 = lshr i32 %96, 3
  %98 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %97
  %99 = getelementptr inbounds float, ptr addrspace(3) %98, i32 %96
  %100 = or disjoint i32 %30, 3072
  %101 = lshr i32 %100, 3
  %102 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %101
  %103 = getelementptr inbounds float, ptr addrspace(3) %102, i32 %100
  %104 = or disjoint i32 %30, 3584
  %105 = lshr i32 %104, 3
  %106 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %105
  %107 = getelementptr inbounds float, ptr addrspace(3) %106, i32 %104
  %.idx = shl nuw nsw i32 %30, 4
  %108 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx
  %.idx4 = shl nuw nsw i32 %29, 4
  %109 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx4
  %.idx5 = or disjoint i32 %.idx4, 1024
  %110 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx5
  %.idx6 = or disjoint i32 %.idx4, 2048
  %111 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx6
  %.idx7 = or disjoint i32 %.idx4, 3072
  %112 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx7
  %.idx8 = or disjoint i32 %.idx4, 4096
  %113 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx8
  %.idx9 = or disjoint i32 %.idx4, 5120
  %114 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx9
  %.idx10 = or disjoint i32 %.idx4, 6144
  %115 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx10
  %.idx11 = or disjoint i32 %.idx4, 7168
  %116 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %.idx11
  %117 = shl i32 %13, 9
  %118 = and i32 %117, 3584
  %119 = or disjoint i32 %27, %23
  %120 = or disjoint i32 %119, %25
  %.reass52 = or disjoint i32 %120, %118
  %121 = and i32 %31, 2044
  %122 = lshr exact i32 %118, 5
  %123 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %122
  %124 = getelementptr float, ptr addrspace(3) %123, i32 %.reass52
  %125 = or disjoint i32 %.reass52, 64
  %126 = getelementptr float, ptr addrspace(3) %123, i32 %125
  %127 = or disjoint i32 %.reass52, 128
  %128 = getelementptr float, ptr addrspace(3) %123, i32 %127
  %129 = or disjoint i32 %.reass52, 192
  %130 = getelementptr float, ptr addrspace(3) %123, i32 %129
  %131 = or disjoint i32 %.reass52, 256
  %132 = getelementptr float, ptr addrspace(3) %123, i32 %131
  %133 = or disjoint i32 %.reass52, 320
  %134 = getelementptr float, ptr addrspace(3) %123, i32 %133
  %135 = or disjoint i32 %.reass52, 384
  %136 = getelementptr float, ptr addrspace(3) %123, i32 %135
  %137 = or disjoint i32 %.reass52, 448
  %138 = getelementptr float, ptr addrspace(3) %123, i32 %137
  %139 = lshr i32 %31, 7
  %140 = and i32 %139, 12
  %141 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %140
  %142 = getelementptr inbounds float, ptr addrspace(3) %141, i32 %121
  %143 = or disjoint i32 %121, 2048
  %144 = lshr i32 %143, 7
  %145 = and i32 %144, 28
  %146 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %145
  %147 = getelementptr inbounds float, ptr addrspace(3) %146, i32 %143
  %148 = zext nneg i32 %32 to i64, !dbg !25
  %149 = sext i32 %41 to i64, !dbg !25
  %150 = sext i32 %42 to i64, !dbg !25
  %151 = getelementptr inbounds i8, ptr addrspace(3) %142, i32 4
  %152 = getelementptr inbounds i8, ptr addrspace(3) %142, i32 8
  %153 = getelementptr inbounds i8, ptr addrspace(3) %142, i32 12
  br label %154, !dbg !25

154:                                              ; preds = %10, %._crit_edge
  %indvars.iv = phi i64 [ 0, %10 ], [ %indvars.iv.next, %._crit_edge ]
  %155 = phi float [ 0.000000e+00, %10 ], [ %419, %._crit_edge ]
  %156 = phi float [ 0.000000e+00, %10 ], [ %420, %._crit_edge ]
  %157 = phi float [ 0.000000e+00, %10 ], [ %421, %._crit_edge ]
  %158 = phi float [ 0.000000e+00, %10 ], [ %422, %._crit_edge ]
  %159 = phi float [ 0.000000e+00, %10 ], [ %423, %._crit_edge ]
  %160 = phi float [ 0.000000e+00, %10 ], [ %424, %._crit_edge ]
  %161 = phi float [ 0.000000e+00, %10 ], [ %425, %._crit_edge ]
  %162 = phi float [ 0.000000e+00, %10 ], [ %426, %._crit_edge ]
  %163 = phi float [ 0.000000e+00, %10 ], [ %411, %._crit_edge ]
  %164 = phi float [ 0.000000e+00, %10 ], [ %412, %._crit_edge ]
  %165 = phi float [ 0.000000e+00, %10 ], [ %413, %._crit_edge ]
  %166 = phi float [ 0.000000e+00, %10 ], [ %414, %._crit_edge ]
  %167 = phi float [ 0.000000e+00, %10 ], [ %415, %._crit_edge ]
  %168 = phi float [ 0.000000e+00, %10 ], [ %416, %._crit_edge ]
  %169 = phi float [ 0.000000e+00, %10 ], [ %417, %._crit_edge ]
  %170 = phi float [ 0.000000e+00, %10 ], [ %418, %._crit_edge ]
  %171 = phi float [ 0.000000e+00, %10 ], [ %403, %._crit_edge ]
  %172 = phi float [ 0.000000e+00, %10 ], [ %404, %._crit_edge ]
  %173 = phi float [ 0.000000e+00, %10 ], [ %405, %._crit_edge ]
  %174 = phi float [ 0.000000e+00, %10 ], [ %406, %._crit_edge ]
  %175 = phi float [ 0.000000e+00, %10 ], [ %407, %._crit_edge ]
  %176 = phi float [ 0.000000e+00, %10 ], [ %408, %._crit_edge ]
  %177 = phi float [ 0.000000e+00, %10 ], [ %409, %._crit_edge ]
  %178 = phi float [ 0.000000e+00, %10 ], [ %410, %._crit_edge ]
  %179 = or disjoint i64 %indvars.iv, %148, !dbg !26
  %180 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !27
  %181 = lshr i32 %180, 10, !dbg !27
  %182 = trunc i64 %indvars.iv to i32, !dbg !28
  %183 = or disjoint i32 %30, %182, !dbg !28
  %184 = lshr i32 %183, 5, !dbg !28
  %185 = and i32 %184, 31, !dbg !28
  %186 = or disjoint i32 %181, %40, !dbg !29
  %187 = sext i32 %186 to i64, !dbg !30
  %188 = getelementptr i64, ptr addrspace(1) %0, i64 %187, !dbg !30
  %189 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %190 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %191 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %192 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %193 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %194 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %195 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %196 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %188, i1 %19, i1 %19) #3, !dbg !31
  %197 = zext nneg i32 %185 to i64, !dbg !32
  %198 = getelementptr i64, ptr addrspace(1) %0, i64 %197, !dbg !32
  %199 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %198, i1 true, i1 true) #3, !dbg !33
  %200 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %47, i1 true, i1 true) #3, !dbg !34
  %201 = add nuw nsw i64 %179, %149, !dbg !35
  %202 = add nuw nsw i64 %179, %150, !dbg !35
  %203 = getelementptr float, ptr addrspace(1) %3, i64 %201, !dbg !36
  %204 = getelementptr float, ptr addrspace(1) %3, i64 %202, !dbg !36
  %205 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %203, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20, i32 0, i1 %20) #3, !dbg !37
  %206 = extractvalue { i32, i32, i32, i32 } %205, 0, !dbg !37
  %207 = extractvalue { i32, i32, i32, i32 } %205, 1, !dbg !37
  %208 = extractvalue { i32, i32, i32, i32 } %205, 2, !dbg !37
  %209 = extractvalue { i32, i32, i32, i32 } %205, 3, !dbg !37
  %210 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %204, i1 %21, i32 0, i1 %21, i32 0, i1 %21, i32 0, i1 %21, i32 0, i1 %21) #3, !dbg !37
  %211 = extractvalue { i32, i32, i32, i32 } %210, 0, !dbg !37
  %212 = extractvalue { i32, i32, i32, i32 } %210, 1, !dbg !37
  %213 = extractvalue { i32, i32, i32, i32 } %210, 2, !dbg !37
  %214 = extractvalue { i32, i32, i32, i32 } %210, 3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %215 = insertelement <1 x i32> poison, i32 %206, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %52, <1 x i32> %215, i1 true) #3, !dbg !37
  %216 = insertelement <1 x i32> poison, i32 %207, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %56, <1 x i32> %216, i1 true) #3, !dbg !37
  %217 = insertelement <1 x i32> poison, i32 %208, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %60, <1 x i32> %217, i1 true) #3, !dbg !37
  %218 = insertelement <1 x i32> poison, i32 %209, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %64, <1 x i32> %218, i1 true) #3, !dbg !37
  %219 = insertelement <1 x i32> poison, i32 %211, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %66, <1 x i32> %219, i1 true) #3, !dbg !37
  %220 = insertelement <1 x i32> poison, i32 %212, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %70, <1 x i32> %220, i1 true) #3, !dbg !37
  %221 = insertelement <1 x i32> poison, i32 %213, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %221, i1 true) #3, !dbg !37
  %222 = insertelement <1 x i32> poison, i32 %214, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %78, <1 x i32> %222, i1 true) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %223 = load float, ptr addrspace(3) %gep, align 4, !dbg !37
  %224 = load float, ptr addrspace(3) %83, align 4, !dbg !37
  %225 = load float, ptr addrspace(3) %87, align 4, !dbg !37
  %226 = load float, ptr addrspace(3) %91, align 4, !dbg !37
  %227 = load float, ptr addrspace(3) %95, align 4, !dbg !37
  %228 = load float, ptr addrspace(3) %99, align 4, !dbg !37
  %229 = load float, ptr addrspace(3) %103, align 4, !dbg !37
  %230 = load float, ptr addrspace(3) %107, align 4, !dbg !37
  %231 = lshr i64 %189, 59, !dbg !38
  %232 = and i64 %231, 16, !dbg !38
  %233 = add i64 %232, %189, !dbg !38
  %234 = lshr i64 %190, 59, !dbg !38
  %235 = and i64 %234, 16, !dbg !38
  %236 = add i64 %235, %190, !dbg !38
  %237 = lshr i64 %191, 59, !dbg !38
  %238 = and i64 %237, 16, !dbg !38
  %239 = add i64 %238, %191, !dbg !38
  %240 = lshr i64 %192, 59, !dbg !38
  %241 = and i64 %240, 16, !dbg !38
  %242 = add i64 %241, %192, !dbg !38
  %243 = lshr i64 %193, 59, !dbg !38
  %244 = and i64 %243, 16, !dbg !38
  %245 = add i64 %244, %193, !dbg !38
  %246 = lshr i64 %194, 59, !dbg !38
  %247 = and i64 %246, 16, !dbg !38
  %248 = add i64 %247, %194, !dbg !38
  %249 = lshr i64 %195, 59, !dbg !38
  %250 = and i64 %249, 16, !dbg !38
  %251 = add i64 %250, %195, !dbg !38
  %252 = lshr i64 %196, 59, !dbg !38
  %253 = and i64 %252, 16, !dbg !38
  %254 = add i64 %253, %196, !dbg !38
  %255 = insertelement <2 x i64> poison, i64 %200, i64 0, !dbg !39
  %256 = insertelement <2 x i64> %255, i64 %199, i64 1, !dbg !39
  %257 = lshr <2 x i64> %256, splat (i64 59), !dbg !39
  %258 = and <2 x i64> %257, splat (i64 16), !dbg !39
  %259 = add <2 x i64> %258, %256, !dbg !39
  %260 = extractelement <2 x i64> %259, i64 1, !dbg !40
  %261 = shl i64 %260, 4, !dbg !40
  %262 = extractelement <2 x i64> %259, i64 0, !dbg !41
  %263 = add i64 %262, %261, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %264 = insertelement <1 x i64> poison, i64 %263, i64 0, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b64 [ $0 + 0 ], $1;", "r,l,b"(ptr addrspace(3) %108, <1 x i64> %264, i1 true) #3, !dbg !42
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %265 = load i64, ptr addrspace(3) %109, align 16, !dbg !42
  %266 = load i64, ptr addrspace(3) %110, align 16, !dbg !42
  %267 = load i64, ptr addrspace(3) %111, align 16, !dbg !42
  %268 = load i64, ptr addrspace(3) %112, align 16, !dbg !42
  %269 = load i64, ptr addrspace(3) %113, align 16, !dbg !42
  %270 = load i64, ptr addrspace(3) %114, align 16, !dbg !42
  %271 = load i64, ptr addrspace(3) %115, align 16, !dbg !42
  %272 = load i64, ptr addrspace(3) %116, align 16, !dbg !42
  %273 = getelementptr float, ptr addrspace(1) %1, i64 %265, !dbg !42
  %.idx12 = shl i64 %233, 10, !dbg !42
  %274 = getelementptr i8, ptr addrspace(1) %273, i64 %.idx12, !dbg !42
  %275 = getelementptr float, ptr addrspace(1) %274, i64 %44, !dbg !42
  %276 = getelementptr float, ptr addrspace(1) %1, i64 %266, !dbg !42
  %.idx13 = shl i64 %236, 10, !dbg !42
  %277 = getelementptr i8, ptr addrspace(1) %276, i64 %.idx13, !dbg !42
  %278 = getelementptr float, ptr addrspace(1) %277, i64 %44, !dbg !42
  %279 = getelementptr float, ptr addrspace(1) %1, i64 %267, !dbg !42
  %.idx14 = shl i64 %239, 10, !dbg !42
  %280 = getelementptr i8, ptr addrspace(1) %279, i64 %.idx14, !dbg !42
  %281 = getelementptr float, ptr addrspace(1) %280, i64 %44, !dbg !42
  %282 = getelementptr float, ptr addrspace(1) %1, i64 %268, !dbg !42
  %.idx15 = shl i64 %242, 10, !dbg !42
  %283 = getelementptr i8, ptr addrspace(1) %282, i64 %.idx15, !dbg !42
  %284 = getelementptr float, ptr addrspace(1) %283, i64 %44, !dbg !42
  %285 = getelementptr float, ptr addrspace(1) %1, i64 %269, !dbg !42
  %.idx16 = shl i64 %245, 10, !dbg !42
  %286 = getelementptr i8, ptr addrspace(1) %285, i64 %.idx16, !dbg !42
  %287 = getelementptr float, ptr addrspace(1) %286, i64 %44, !dbg !42
  %288 = getelementptr float, ptr addrspace(1) %1, i64 %270, !dbg !42
  %.idx17 = shl i64 %248, 10, !dbg !42
  %289 = getelementptr i8, ptr addrspace(1) %288, i64 %.idx17, !dbg !42
  %290 = getelementptr float, ptr addrspace(1) %289, i64 %44, !dbg !42
  %291 = getelementptr float, ptr addrspace(1) %1, i64 %271, !dbg !42
  %.idx18 = shl i64 %251, 10, !dbg !42
  %292 = getelementptr i8, ptr addrspace(1) %291, i64 %.idx18, !dbg !42
  %293 = getelementptr float, ptr addrspace(1) %292, i64 %44, !dbg !42
  %294 = getelementptr float, ptr addrspace(1) %1, i64 %272, !dbg !42
  %.idx19 = shl i64 %254, 10, !dbg !42
  %295 = getelementptr i8, ptr addrspace(1) %294, i64 %.idx19, !dbg !42
  %296 = getelementptr float, ptr addrspace(1) %295, i64 %44, !dbg !42
  %297 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %275, i1 %19) #3, !dbg !43
  %298 = bitcast i32 %297 to float, !dbg !43
  %299 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %278, i1 %19) #3, !dbg !43
  %300 = bitcast i32 %299 to float, !dbg !43
  %301 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %281, i1 %19) #3, !dbg !43
  %302 = bitcast i32 %301 to float, !dbg !43
  %303 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %284, i1 %19) #3, !dbg !43
  %304 = bitcast i32 %303 to float, !dbg !43
  %305 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %287, i1 %19) #3, !dbg !43
  %306 = bitcast i32 %305 to float, !dbg !43
  %307 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %290, i1 %19) #3, !dbg !43
  %308 = bitcast i32 %307 to float, !dbg !43
  %309 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %293, i1 %19) #3, !dbg !43
  %310 = bitcast i32 %309 to float, !dbg !43
  %311 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %296, i1 %19) #3, !dbg !43
  %312 = bitcast i32 %311 to float, !dbg !43
  %313 = fadd float %39, %298, !dbg !44
  %314 = fadd float %39, %300, !dbg !44
  %315 = fadd float %39, %302, !dbg !44
  %316 = fadd float %39, %304, !dbg !44
  %317 = fadd float %39, %306, !dbg !44
  %318 = fadd float %39, %308, !dbg !44
  %319 = fadd float %39, %310, !dbg !44
  %320 = fadd float %39, %312, !dbg !44
  %321 = fadd float %223, %313, !dbg !45
  %322 = fadd float %224, %314, !dbg !45
  %323 = fadd float %225, %315, !dbg !45
  %324 = fadd float %226, %316, !dbg !45
  %325 = fadd float %227, %317, !dbg !45
  %326 = fadd float %228, %318, !dbg !45
  %327 = fadd float %229, %319, !dbg !45
  %328 = fadd float %230, %320, !dbg !45
  %329 = icmp eq i64 %indvars.iv, 0, !dbg !46
  br i1 %329, label %._crit_edge, label %330, !dbg !47

330:                                              ; preds = %154
  %331 = fsub float %321, %171, !dbg !51
  %332 = fsub float %322, %172, !dbg !51
  %333 = fsub float %323, %173, !dbg !51
  %334 = fsub float %324, %174, !dbg !51
  %335 = fsub float %325, %175, !dbg !51
  %336 = fsub float %326, %176, !dbg !51
  %337 = fsub float %327, %177, !dbg !51
  %338 = fsub float %328, %178, !dbg !51
  %339 = fadd float %155, 1.000000e+00, !dbg !52
  %340 = fadd float %156, 1.000000e+00, !dbg !52
  %341 = fadd float %157, 1.000000e+00, !dbg !52
  %342 = fadd float %158, 1.000000e+00, !dbg !52
  %343 = fadd float %159, 1.000000e+00, !dbg !52
  %344 = fadd float %160, 1.000000e+00, !dbg !52
  %345 = fadd float %161, 1.000000e+00, !dbg !52
  %346 = fadd float %162, 1.000000e+00, !dbg !52
  %347 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %331, float %339) #3, !dbg !53
  %348 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %332, float %340) #3, !dbg !53
  %349 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %333, float %341) #3, !dbg !53
  %350 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %334, float %342) #3, !dbg !53
  %351 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %335, float %343) #3, !dbg !53
  %352 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %336, float %344) #3, !dbg !53
  %353 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %337, float %345) #3, !dbg !53
  %354 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %338, float %346) #3, !dbg !53
  %355 = fadd float %171, %347, !dbg !54
  %356 = fadd float %172, %348, !dbg !54
  %357 = fadd float %173, %349, !dbg !54
  %358 = fadd float %174, %350, !dbg !54
  %359 = fadd float %175, %351, !dbg !54
  %360 = fadd float %176, %352, !dbg !54
  %361 = fadd float %177, %353, !dbg !54
  %362 = fadd float %178, %354, !dbg !54
  %363 = fsub float %321, %355, !dbg !55
  %364 = fsub float %322, %356, !dbg !55
  %365 = fsub float %323, %357, !dbg !55
  %366 = fsub float %324, %358, !dbg !55
  %367 = fsub float %325, %359, !dbg !55
  %368 = fsub float %326, %360, !dbg !55
  %369 = fsub float %327, %361, !dbg !55
  %370 = fsub float %328, %362, !dbg !55
  %371 = fmul float %331, %363, !dbg !56
  %372 = fmul float %332, %364, !dbg !56
  %373 = fmul float %333, %365, !dbg !56
  %374 = fmul float %334, %366, !dbg !56
  %375 = fmul float %335, %367, !dbg !56
  %376 = fmul float %336, %368, !dbg !56
  %377 = fmul float %337, %369, !dbg !56
  %378 = fmul float %338, %370, !dbg !56
  %379 = fadd float %163, %371, !dbg !57
  %380 = fadd float %164, %372, !dbg !57
  %381 = fadd float %165, %373, !dbg !57
  %382 = fadd float %166, %374, !dbg !57
  %383 = fadd float %167, %375, !dbg !57
  %384 = fadd float %168, %376, !dbg !57
  %385 = fadd float %169, %377, !dbg !57
  %386 = fadd float %170, %378, !dbg !57
  br label %._crit_edge, !dbg !47

._crit_edge:                                      ; preds = %154, %330
  %387 = phi float [ %379, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %388 = phi float [ %380, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %389 = phi float [ %381, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %390 = phi float [ %382, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %391 = phi float [ %383, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %392 = phi float [ %384, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %393 = phi float [ %385, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %394 = phi float [ %386, %330 ], [ 0.000000e+00, %154 ], !dbg !50
  %.pn34 = phi float [ %355, %330 ], [ %321, %154 ]
  %.pn32 = phi float [ %356, %330 ], [ %322, %154 ]
  %.pn30 = phi float [ %357, %330 ], [ %323, %154 ]
  %.pn28 = phi float [ %358, %330 ], [ %324, %154 ]
  %.pn26 = phi float [ %359, %330 ], [ %325, %154 ]
  %.pn24 = phi float [ %360, %330 ], [ %326, %154 ]
  %.pn22 = phi float [ %361, %330 ], [ %327, %154 ]
  %.pn20 = phi float [ %362, %330 ], [ %328, %154 ]
  %395 = phi float [ %339, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %396 = phi float [ %340, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %397 = phi float [ %341, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %398 = phi float [ %342, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %399 = phi float [ %343, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %400 = phi float [ %344, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %401 = phi float [ %345, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %402 = phi float [ %346, %330 ], [ 1.000000e+00, %154 ], !dbg !50
  %403 = select i1 %19, float %.pn34, float %171, !dbg !58
  %404 = select i1 %19, float %.pn32, float %172, !dbg !58
  %405 = select i1 %19, float %.pn30, float %173, !dbg !58
  %406 = select i1 %19, float %.pn28, float %174, !dbg !58
  %407 = select i1 %19, float %.pn26, float %175, !dbg !58
  %408 = select i1 %19, float %.pn24, float %176, !dbg !58
  %409 = select i1 %19, float %.pn22, float %177, !dbg !58
  %410 = select i1 %19, float %.pn20, float %178, !dbg !58
  %411 = select i1 %19, float %387, float %163, !dbg !59
  %412 = select i1 %19, float %388, float %164, !dbg !59
  %413 = select i1 %19, float %389, float %165, !dbg !59
  %414 = select i1 %19, float %390, float %166, !dbg !59
  %415 = select i1 %19, float %391, float %167, !dbg !59
  %416 = select i1 %19, float %392, float %168, !dbg !59
  %417 = select i1 %19, float %393, float %169, !dbg !59
  %418 = select i1 %19, float %394, float %170, !dbg !59
  %419 = select i1 %19, float %395, float %155, !dbg !60
  %420 = select i1 %19, float %396, float %156, !dbg !60
  %421 = select i1 %19, float %397, float %157, !dbg !60
  %422 = select i1 %19, float %398, float %158, !dbg !60
  %423 = select i1 %19, float %399, float %159, !dbg !60
  %424 = select i1 %19, float %400, float %160, !dbg !60
  %425 = select i1 %19, float %401, float %161, !dbg !60
  %426 = select i1 %19, float %402, float %162, !dbg !60
  %427 = getelementptr float, ptr addrspace(1) %4, i64 %201, !dbg !61
  %428 = getelementptr float, ptr addrspace(1) %4, i64 %202, !dbg !61
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %429 = bitcast float %321 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %124, <1 x i32> %429, i1 true) #3, !dbg !62
  %430 = bitcast float %322 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %126, <1 x i32> %430, i1 true) #3, !dbg !62
  %431 = bitcast float %323 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %128, <1 x i32> %431, i1 true) #3, !dbg !62
  %432 = bitcast float %324 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %130, <1 x i32> %432, i1 true) #3, !dbg !62
  %433 = bitcast float %325 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %132, <1 x i32> %433, i1 true) #3, !dbg !62
  %434 = bitcast float %326 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %134, <1 x i32> %434, i1 true) #3, !dbg !62
  %435 = bitcast float %327 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %136, <1 x i32> %435, i1 true) #3, !dbg !62
  %436 = bitcast float %328 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %138, <1 x i32> %436, i1 true) #3, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %437 = load <4 x i32>, ptr addrspace(3) %147, align 16, !dbg !62
  %.extract = load i32, ptr addrspace(3) %142, align 16, !dbg !62
  %.extract42 = load i32, ptr addrspace(3) %151, align 4, !dbg !62
  %.extract43 = load i32, ptr addrspace(3) %152, align 8, !dbg !62
  %.extract44 = load i32, ptr addrspace(3) %153, align 4, !dbg !62
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract42, i32 %.extract43, i32 %.extract44, ptr addrspace(1) %427, i1 %20) #3, !dbg !62
  %.extract45 = extractelement <4 x i32> %437, i64 0, !dbg !62
  %.extract46 = extractelement <4 x i32> %437, i64 1, !dbg !62
  %.extract47 = extractelement <4 x i32> %437, i64 2, !dbg !62
  %.extract48 = extractelement <4 x i32> %437, i64 3, !dbg !62
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract45, i32 %.extract46, i32 %.extract47, i32 %.extract48, ptr addrspace(1) %428, i1 %21) #3, !dbg !62
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 512, !dbg !25
  %438 = icmp samesign ult i64 %indvars.iv, 7680, !dbg !25
  br i1 %438, label %154, label %439, !dbg !25

439:                                              ; preds = %._crit_edge
  %440 = lshr i32 %13, 5, !dbg !12
  tail call void @llvm.nvvm.barrier0(), !dbg !63
  %441 = fsub float %404, %403, !dbg !65
  %442 = fadd float %419, %420, !dbg !67
  %443 = fcmp oeq float %442, 0.000000e+00, !dbg !68
  %444 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %420, float %442) #3, !dbg !69
  %445 = select i1 %443, float 0.000000e+00, float %444, !dbg !70
  %446 = fmul float %441, %445, !dbg !71
  %447 = fadd float %403, %446, !dbg !72
  %448 = fadd float %411, %412, !dbg !73
  %449 = fmul float %441, %441, !dbg !74
  %450 = fmul float %449, %419, !dbg !75
  %451 = fmul float %450, %445, !dbg !76
  %452 = fadd float %448, %451, !dbg !77
  %453 = fsub float %405, %447, !dbg !65
  %454 = fadd float %421, %442, !dbg !67
  %455 = fcmp oeq float %454, 0.000000e+00, !dbg !68
  %456 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %421, float %454) #3, !dbg !69
  %457 = select i1 %455, float 0.000000e+00, float %456, !dbg !70
  %458 = fmul float %457, %453, !dbg !71
  %459 = fadd float %447, %458, !dbg !72
  %460 = fadd float %413, %452, !dbg !73
  %461 = fmul float %453, %453, !dbg !74
  %462 = fmul float %442, %461, !dbg !75
  %463 = fmul float %457, %462, !dbg !76
  %464 = fadd float %460, %463, !dbg !77
  %465 = fsub float %406, %459, !dbg !65
  %466 = fadd float %422, %454, !dbg !67
  %467 = fcmp oeq float %466, 0.000000e+00, !dbg !68
  %468 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %422, float %466) #3, !dbg !69
  %469 = select i1 %467, float 0.000000e+00, float %468, !dbg !70
  %470 = fmul float %469, %465, !dbg !71
  %471 = fadd float %459, %470, !dbg !72
  %472 = fadd float %414, %464, !dbg !73
  %473 = fmul float %465, %465, !dbg !74
  %474 = fmul float %454, %473, !dbg !75
  %475 = fmul float %469, %474, !dbg !76
  %476 = fadd float %472, %475, !dbg !77
  %477 = fsub float %407, %471, !dbg !65
  %478 = fadd float %423, %466, !dbg !67
  %479 = fcmp oeq float %478, 0.000000e+00, !dbg !68
  %480 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %423, float %478) #3, !dbg !69
  %481 = select i1 %479, float 0.000000e+00, float %480, !dbg !70
  %482 = fmul float %481, %477, !dbg !71
  %483 = fadd float %471, %482, !dbg !72
  %484 = fadd float %415, %476, !dbg !73
  %485 = fmul float %477, %477, !dbg !74
  %486 = fmul float %466, %485, !dbg !75
  %487 = fmul float %481, %486, !dbg !76
  %488 = fadd float %484, %487, !dbg !77
  %489 = fsub float %408, %483, !dbg !65
  %490 = fadd float %424, %478, !dbg !67
  %491 = fcmp oeq float %490, 0.000000e+00, !dbg !68
  %492 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %424, float %490) #3, !dbg !69
  %493 = select i1 %491, float 0.000000e+00, float %492, !dbg !70
  %494 = fmul float %493, %489, !dbg !71
  %495 = fadd float %483, %494, !dbg !72
  %496 = fadd float %416, %488, !dbg !73
  %497 = fmul float %489, %489, !dbg !74
  %498 = fmul float %478, %497, !dbg !75
  %499 = fmul float %493, %498, !dbg !76
  %500 = fadd float %496, %499, !dbg !77
  %501 = fsub float %409, %495, !dbg !65
  %502 = fadd float %425, %490, !dbg !67
  %503 = fcmp oeq float %502, 0.000000e+00, !dbg !68
  %504 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %425, float %502) #3, !dbg !69
  %505 = select i1 %503, float 0.000000e+00, float %504, !dbg !70
  %506 = fmul float %505, %501, !dbg !71
  %507 = fadd float %495, %506, !dbg !72
  %508 = fadd float %417, %500, !dbg !73
  %509 = fmul float %501, %501, !dbg !74
  %510 = fmul float %490, %509, !dbg !75
  %511 = fmul float %505, %510, !dbg !76
  %512 = fadd float %508, %511, !dbg !77
  %513 = fsub float %410, %507, !dbg !65
  %514 = fadd float %426, %502, !dbg !67
  %515 = fcmp oeq float %514, 0.000000e+00, !dbg !68
  %516 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %426, float %514) #3, !dbg !69
  %517 = select i1 %515, float 0.000000e+00, float %516, !dbg !70
  %518 = fmul float %517, %513, !dbg !71
  %519 = fadd float %507, %518, !dbg !72
  %520 = fadd float %418, %512, !dbg !73
  %521 = fmul float %513, %513, !dbg !74
  %522 = fmul float %502, %521, !dbg !75
  %523 = fmul float %517, %522, !dbg !76
  %524 = fadd float %520, %523, !dbg !77
  %525 = bitcast float %519 to i32, !dbg !63
  %526 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %525, i32 16, i32 31), !dbg !63
  %527 = bitcast i32 %526 to float, !dbg !63
  %528 = bitcast float %524 to i32, !dbg !63
  %529 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %528, i32 16, i32 31), !dbg !63
  %530 = bitcast i32 %529 to float, !dbg !63
  %531 = bitcast float %514 to i32, !dbg !63
  %532 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %531, i32 16, i32 31), !dbg !63
  %533 = bitcast i32 %532 to float, !dbg !63
  %534 = fsub float %527, %519, !dbg !65
  %535 = fadd float %514, %533, !dbg !67
  %536 = fcmp oeq float %535, 0.000000e+00, !dbg !68
  %537 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %533, float %535) #3, !dbg !69
  %538 = select i1 %536, float 0.000000e+00, float %537, !dbg !70
  %539 = fmul float %538, %534, !dbg !71
  %540 = fadd float %519, %539, !dbg !72
  %541 = fadd float %524, %530, !dbg !73
  %542 = fmul float %534, %534, !dbg !74
  %543 = fmul float %514, %542, !dbg !75
  %544 = fmul float %538, %543, !dbg !76
  %545 = fadd float %541, %544, !dbg !77
  %546 = bitcast float %540 to i32, !dbg !63
  %547 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %546, i32 8, i32 31), !dbg !63
  %548 = bitcast i32 %547 to float, !dbg !63
  %549 = bitcast float %545 to i32, !dbg !63
  %550 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %549, i32 8, i32 31), !dbg !63
  %551 = bitcast i32 %550 to float, !dbg !63
  %552 = bitcast float %535 to i32, !dbg !63
  %553 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %552, i32 8, i32 31), !dbg !63
  %554 = bitcast i32 %553 to float, !dbg !63
  %555 = fsub float %548, %540, !dbg !65
  %556 = fadd float %535, %554, !dbg !67
  %557 = fcmp oeq float %556, 0.000000e+00, !dbg !68
  %558 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %554, float %556) #3, !dbg !69
  %559 = select i1 %557, float 0.000000e+00, float %558, !dbg !70
  %560 = fmul float %559, %555, !dbg !71
  %561 = fadd float %540, %560, !dbg !72
  %562 = fadd float %545, %551, !dbg !73
  %563 = fmul float %555, %555, !dbg !74
  %564 = fmul float %535, %563, !dbg !75
  %565 = fmul float %559, %564, !dbg !76
  %566 = fadd float %562, %565, !dbg !77
  %567 = lshr i32 %45, 3, !dbg !63
  %568 = icmp samesign ult i32 %45, 8, !dbg !63
  %569 = and i32 %440, 15, !dbg !63
  %570 = shl nuw nsw i32 %14, 4, !dbg !63
  %571 = or disjoint i32 %570, %569, !dbg !63
  %572 = getelementptr float, ptr addrspace(3) @global_smem, i32 %571, !dbg !63
  %573 = bitcast float %561 to <1 x i32>, !dbg !63
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %572, <1 x i32> %573, i1 %568) #3, !dbg !63
  %574 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 512), i32 %571, !dbg !63
  %575 = bitcast float %566 to <1 x i32>, !dbg !63
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %574, <1 x i32> %575, i1 %568) #3, !dbg !63
  %576 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 1024), i32 %571, !dbg !63
  %577 = bitcast float %556 to <1 x i32>, !dbg !63
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %576, <1 x i32> %577, i1 %568) #3, !dbg !63
  tail call void @llvm.nvvm.barrier0(), !dbg !63
  %578 = icmp slt i32 %13, 128, !dbg !63
  %579 = getelementptr float, ptr addrspace(3) @global_smem, i32 %13, !dbg !63
  %580 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %579, i1 %578) #3, !dbg !63
  %581 = bitcast i32 %580 to float, !dbg !63
  %582 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 512), i32 %13, !dbg !63
  %583 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %582, i1 %578) #3, !dbg !63
  %584 = bitcast i32 %583 to float, !dbg !63
  %585 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 1024), i32 %13, !dbg !63
  %586 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %585, i1 %578) #3, !dbg !63
  %587 = bitcast i32 %586 to float, !dbg !63
  %588 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %580, i32 8, i32 31), !dbg !63
  %589 = bitcast i32 %588 to float, !dbg !63
  %590 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %583, i32 8, i32 31), !dbg !63
  %591 = bitcast i32 %590 to float, !dbg !63
  %592 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %586, i32 8, i32 31), !dbg !63
  %593 = bitcast i32 %592 to float, !dbg !63
  %594 = fsub float %589, %581, !dbg !65
  %595 = fadd float %587, %593, !dbg !67
  %596 = fcmp oeq float %595, 0.000000e+00, !dbg !68
  %597 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %593, float %595) #3, !dbg !69
  %598 = select i1 %596, float 0.000000e+00, float %597, !dbg !70
  %599 = fmul float %594, %598, !dbg !71
  %600 = fadd float %599, %581, !dbg !72
  %601 = fadd float %584, %591, !dbg !73
  %602 = fmul float %594, %594, !dbg !74
  %603 = fmul float %602, %587, !dbg !75
  %604 = fmul float %603, %598, !dbg !76
  %605 = fadd float %601, %604, !dbg !77
  %606 = bitcast float %600 to i32, !dbg !63
  %607 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %606, i32 4, i32 31), !dbg !63
  %608 = bitcast i32 %607 to float, !dbg !63
  %609 = bitcast float %605 to i32, !dbg !63
  %610 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %609, i32 4, i32 31), !dbg !63
  %611 = bitcast i32 %610 to float, !dbg !63
  %612 = bitcast float %595 to i32, !dbg !63
  %613 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %612, i32 4, i32 31), !dbg !63
  %614 = bitcast i32 %613 to float, !dbg !63
  %615 = fsub float %608, %600, !dbg !65
  %616 = fadd float %595, %614, !dbg !67
  %617 = fcmp oeq float %616, 0.000000e+00, !dbg !68
  %618 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %614, float %616) #3, !dbg !69
  %619 = select i1 %617, float 0.000000e+00, float %618, !dbg !70
  %620 = fmul float %615, %619, !dbg !71
  %621 = fadd float %600, %620, !dbg !72
  %622 = fadd float %605, %611, !dbg !73
  %623 = fmul float %615, %615, !dbg !74
  %624 = fmul float %595, %623, !dbg !75
  %625 = fmul float %619, %624, !dbg !76
  %626 = fadd float %622, %625, !dbg !77
  %627 = bitcast float %621 to i32, !dbg !63
  %628 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %627, i32 2, i32 31), !dbg !63
  %629 = bitcast i32 %628 to float, !dbg !63
  %630 = bitcast float %626 to i32, !dbg !63
  %631 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %630, i32 2, i32 31), !dbg !63
  %632 = bitcast i32 %631 to float, !dbg !63
  %633 = bitcast float %616 to i32, !dbg !63
  %634 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %633, i32 2, i32 31), !dbg !63
  %635 = bitcast i32 %634 to float, !dbg !63
  %636 = fsub float %629, %621, !dbg !65
  %637 = fadd float %616, %635, !dbg !67
  %638 = fcmp oeq float %637, 0.000000e+00, !dbg !68
  %639 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %635, float %637) #3, !dbg !69
  %640 = select i1 %638, float 0.000000e+00, float %639, !dbg !70
  %641 = fmul float %636, %640, !dbg !71
  %642 = fadd float %621, %641, !dbg !72
  %643 = fadd float %626, %632, !dbg !73
  %644 = fmul float %636, %636, !dbg !74
  %645 = fmul float %616, %644, !dbg !75
  %646 = fmul float %640, %645, !dbg !76
  %647 = fadd float %643, %646, !dbg !77
  %648 = bitcast float %642 to i32, !dbg !63
  %649 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %648, i32 1, i32 31), !dbg !63
  %650 = bitcast i32 %649 to float, !dbg !63
  %651 = bitcast float %647 to i32, !dbg !63
  %652 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %651, i32 1, i32 31), !dbg !63
  %653 = bitcast i32 %652 to float, !dbg !63
  %654 = bitcast float %637 to i32, !dbg !63
  %655 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %654, i32 1, i32 31), !dbg !63
  %656 = bitcast i32 %655 to float, !dbg !63
  %657 = fsub float %650, %642, !dbg !65
  %658 = fadd float %637, %656, !dbg !67
  %659 = fcmp oeq float %658, 0.000000e+00, !dbg !68
  %660 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %656, float %658) #3, !dbg !69
  %661 = select i1 %659, float 0.000000e+00, float %660, !dbg !70
  %662 = fmul float %657, %661, !dbg !71
  %663 = fadd float %642, %662, !dbg !72
  %664 = fadd float %647, %653, !dbg !73
  %665 = fmul float %657, %657, !dbg !74
  %666 = fmul float %637, %665, !dbg !75
  %667 = fmul float %661, %666, !dbg !76
  %668 = fadd float %664, %667, !dbg !77
  %669 = and i32 %13, 15, !dbg !63
  %670 = icmp eq i32 %669, 0, !dbg !63
  %671 = and i1 %578, %670, !dbg !63
  %672 = bitcast float %663 to <1 x i32>, !dbg !63
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %579, <1 x i32> %672, i1 %671) #3, !dbg !63
  %673 = bitcast float %668 to <1 x i32>, !dbg !63
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %582, <1 x i32> %673, i1 %671) #3, !dbg !63
  %674 = bitcast float %658 to <1 x i32>, !dbg !63
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %585, <1 x i32> %674, i1 %671) #3, !dbg !63
  tail call void @llvm.nvvm.barrier0(), !dbg !63
  %675 = getelementptr float, ptr addrspace(3) @global_smem, i32 %570, !dbg !63
  %676 = load i32, ptr addrspace(3) %675, align 16, !dbg !63
  %677 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 512), i32 %570, !dbg !63
  %678 = load i32, ptr addrspace(3) %677, align 16, !dbg !63
  %679 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 1024), i32 %570, !dbg !63
  %680 = load i32, ptr addrspace(3) %679, align 16, !dbg !63
  %681 = sext i32 %16 to i64, !dbg !78
  %682 = getelementptr float, ptr addrspace(1) %5, i64 %681, !dbg !78
  %683 = shl nuw nsw i32 %569, 2, !dbg !79
  %684 = or disjoint i32 %683, %567, !dbg !79
  %685 = icmp eq i32 %684, 0, !dbg !79
  %686 = and i1 %685, %19, !dbg !79
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %676, ptr addrspace(1) %682, i1 %686) #3, !dbg !79
  %687 = getelementptr float, ptr addrspace(1) %6, i64 %681, !dbg !80
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %678, ptr addrspace(1) %687, i1 %686) #3, !dbg !81
  %688 = getelementptr float, ptr addrspace(1) %7, i64 %681, !dbg !82
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %680, ptr addrspace(1) %688, i1 %686) #3, !dbg !83
  ret void, !dbg !84
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cevs6i6q26spr7hsyvqpkfcs2drivefnrj7vzvsvq37xezghna4p.py", directory: "inductor_cache/ev")
!4 = !{ptr @triton_red_fused__unsafe_index_add_convolution_native_group_norm_32, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused__unsafe_index_add_convolution_native_group_norm_32, !"reqntidx", i32 512}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused__unsafe_index_add_convolution_native_group_norm_32", linkageName: "triton_red_fused__unsafe_index_add_convolution_native_group_norm_32", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 27, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 26, scope: !7)
!19 = !DILocation(line: 29, column: 31, scope: !7)
!20 = !DILocation(line: 29, column: 36, scope: !7)
!21 = !DILocation(line: 41, column: 41, scope: !7)
!22 = !DILocation(line: 44, column: 45, scope: !7)
!23 = !DILocation(line: 55, column: 69, scope: !7)
!24 = !DILocation(line: 55, column: 64, scope: !7)
!25 = !DILocation(line: 34, column: 36, scope: !7)
!26 = !DILocation(line: 35, column: 27, scope: !7)
!27 = !DILocation(line: 37, column: 23, scope: !7)
!28 = !DILocation(line: 38, column: 31, scope: !7)
!29 = !DILocation(line: 41, column: 39, scope: !7)
!30 = !DILocation(line: 41, column: 34, scope: !7)
!31 = !DILocation(line: 41, column: 46, scope: !7)
!32 = !DILocation(line: 42, column: 34, scope: !7)
!33 = !DILocation(line: 42, column: 39, scope: !7)
!34 = !DILocation(line: 43, column: 39, scope: !7)
!35 = !DILocation(line: 44, column: 40, scope: !7)
!36 = !DILocation(line: 44, column: 35, scope: !7)
!37 = !DILocation(line: 44, column: 50, scope: !7)
!38 = !DILocation(line: 48, column: 36, scope: !7)
!39 = !DILocation(line: 54, column: 39, scope: !7)
!40 = !DILocation(line: 55, column: 46, scope: !7)
!41 = !DILocation(line: 55, column: 43, scope: !7)
!42 = !DILocation(line: 55, column: 35, scope: !7)
!43 = !DILocation(line: 55, column: 74, scope: !7)
!44 = !DILocation(line: 56, column: 24, scope: !7)
!45 = !DILocation(line: 57, column: 24, scope: !7)
!46 = !DILocation(line: 60, column: 66, scope: !7)
!47 = !DILocation(line: 178, column: 7, scope: !48, inlinedAt: !50)
!48 = distinct !DILexicalBlockFile(scope: !7, file: !49, discriminator: 0)
!49 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!50 = !DILocation(line: 60, column: 55, scope: !7)
!51 = !DILocation(line: 183, column: 24, scope: !48, inlinedAt: !50)
!52 = !DILocation(line: 184, column: 30, scope: !48, inlinedAt: !50)
!53 = !DILocation(line: 185, column: 34, scope: !48, inlinedAt: !50)
!54 = !DILocation(line: 185, column: 26, scope: !48, inlinedAt: !50)
!55 = !DILocation(line: 186, column: 39, scope: !48, inlinedAt: !50)
!56 = !DILocation(line: 186, column: 31, scope: !48, inlinedAt: !50)
!57 = !DILocation(line: 186, column: 22, scope: !48, inlinedAt: !50)
!58 = !DILocation(line: 62, column: 62, scope: !7)
!59 = !DILocation(line: 63, column: 58, scope: !7)
!60 = !DILocation(line: 64, column: 66, scope: !7)
!61 = !DILocation(line: 65, column: 29, scope: !7)
!62 = !DILocation(line: 65, column: 51, scope: !7)
!63 = !DILocation(line: 204, column: 46, scope: !48, inlinedAt: !64)
!64 = !DILocation(line: 67, column: 44, scope: !7)
!65 = !DILocation(line: 192, column: 21, scope: !66, inlinedAt: !64)
!66 = distinct !DILexicalBlockFile(scope: !48, file: !49, discriminator: 0)
!67 = !DILocation(line: 193, column: 28, scope: !66, inlinedAt: !64)
!68 = !DILocation(line: 194, column: 39, scope: !66, inlinedAt: !64)
!69 = !DILocation(line: 194, column: 60, scope: !66, inlinedAt: !64)
!70 = !DILocation(line: 194, column: 49, scope: !66, inlinedAt: !64)
!71 = !DILocation(line: 196, column: 25, scope: !66, inlinedAt: !64)
!72 = !DILocation(line: 196, column: 17, scope: !66, inlinedAt: !64)
!73 = !DILocation(line: 197, column: 15, scope: !66, inlinedAt: !64)
!74 = !DILocation(line: 197, column: 30, scope: !66, inlinedAt: !64)
!75 = !DILocation(line: 197, column: 38, scope: !66, inlinedAt: !64)
!76 = !DILocation(line: 197, column: 49, scope: !66, inlinedAt: !64)
!77 = !DILocation(line: 197, column: 22, scope: !66, inlinedAt: !64)
!78 = !DILocation(line: 72, column: 25, scope: !7)
!79 = !DILocation(line: 72, column: 37, scope: !7)
!80 = !DILocation(line: 73, column: 25, scope: !7)
!81 = !DILocation(line: 73, column: 37, scope: !7)
!82 = !DILocation(line: 74, column: 25, scope: !7)
!83 = !DILocation(line: 74, column: 37, scope: !7)
!84 = !DILocation(line: 74, column: 4, scope: !7)
