
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../traces/cc-14.trace.gz
CPU 0 TAGE branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2519559 heartbeat IPC: 3.96895 cumulative IPC: 3.96895 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5135390 heartbeat IPC: 3.82288 cumulative IPC: 3.89454 (Simulation time: 0 hr 0 min 31 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7782270 heartbeat IPC: 3.77803 cumulative IPC: 3.85492 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 7782271 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 48847145 heartbeat IPC: 0.243517 cumulative IPC: 0.243517 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 88935160 heartbeat IPC: 0.249451 cumulative IPC: 0.246448 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 128285942 heartbeat IPC: 0.254124 cumulative IPC: 0.248955 (Simulation time: 0 hr 2 min 55 sec) 
Finished CPU 0 instructions: 30000001 cycles: 120503672 cumulative IPC: 0.248955 (Simulation time: 0 hr 2 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.248955 instructions: 30000001 cycles: 120503672
cpu0_DTLB TOTAL     ACCESS:    7581482  HIT:    6170407  MISS:    1411075
cpu0_DTLB LOAD      ACCESS:    7478052  HIT:    6066977  MISS:    1411075
cpu0_DTLB RFO       ACCESS:     103430  HIT:     103430  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.79258 cycles
cpu0_ITLB TOTAL     ACCESS:    3043148  HIT:    3043148  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3043148  HIT:    3043148  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1411075  HIT:    1408923  MISS:       2152
cpu0_STLB LOAD      ACCESS:    1411075  HIT:    1408923  MISS:       2152
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.998 cycles
cpu0_L1D TOTAL     ACCESS:    6273451  HIT:    4080030  MISS:    2193421
cpu0_L1D LOAD      ACCESS:    6166935  HIT:    3975461  MISS:    2191474
cpu0_L1D RFO       ACCESS:     104364  HIT:     104364  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2152  HIT:        205  MISS:       1947
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 83.9889 cycles
cpu0_L2C TOTAL     ACCESS:    2280771  HIT:     748054  MISS:    1532717
cpu0_L2C LOAD      ACCESS:    2191474  HIT:     658892  MISS:    1532582
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87350  HIT:      87321  MISS:         29
cpu0_L2C TRANSLATION ACCESS:       1947  HIT:       1841  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 104.075 cycles
LLC TOTAL     ACCESS:    1619836  HIT:     941671  MISS:     678165
LLC LOAD      ACCESS:    1532581  HIT:     854661  MISS:     677920
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87149  HIT:      86904  MISS:        245
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.757 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18560  ROW_BUFFER_MISS:     659316
 DBUS AVG_CONGESTED_CYCLE:    3.72475
 WQ ROW_BUFFER_HIT:      46331  ROW_BUFFER_MISS:      37763  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.6377% MPKI: 20.7534 Average ROB Occupancy at Mispredict: 27.959
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.7534
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

