# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/msm/dsi-phy-sdm845.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Description of Qualcomm Display DSI PHY dt properties.

maintainers:
  - Krishna Manikandan <mkrishn@codeaurora.org>

description: |
  Device tree bindings for DSI PHY for SDM845 target.

allOf:
  - $ref: dsi-phy.yaml#

properties:
  compatible:
    const: qcom,dsi-phy-10nm

  reg:
    maxItems: 3

  reg-names:
    maxItems: 3

  clocks:
    maxItems: 2

  clock-names:
    items:
      - const: iface
      - const: ref

  "#clock-cells":
    const: 1

  "#phy-cells":
    const: 0

required:
  - compatible
  - reg
  - reg-names
  - clocks
  - clock-names

unevaluatedProperties: false

examples:
  - |
     #include <dt-bindings/interrupt-controller/arm-gic.h>
     #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
     #include <dt-bindings/clock/qcom,gcc-sdm845.h>
     #include <dt-bindings/clock/qcom,rpmh.h>

     mdss: mdss {
       #address-cells = <2>;
       #size-cells = <2>;

       dsi0_phy: dsi-phy@ae94400 {
               compatible = "qcom,dsi-phy-10nm";
               reg = <0 0x0ae94400 0 0x200>,
                     <0 0x0ae94600 0 0x280>,
                     <0 0x0ae94a00 0 0x1e0>;
               reg-names = "dsi_phy",
                           "dsi_phy_lane",
                           "dsi_pll";

               #clock-cells = <1>;
               #phy-cells = <0>;

               vdds-supply = <&vdda_mipi_dsi0_pll>;
               clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
                        <&rpmhcc RPMH_CXO_CLK>;
               clock-names = "iface", "ref";

       };
     };
...

