Protel Design System Design Rule Check
PCB File : X:\Masters\DUTBoard\DUTBoard_Sandbox.PcbDoc
Date     : 3/16/2016
Time     : 12:46:23 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.174mil < 10mil) Between Via (3940mil,752mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-ADDR3(3973.622mil,774.212mil) on Top Layer [Top Solder] Mask Sliver [6.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.256mil < 10mil) Between Via (4015.5mil,711.22mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-ADDR1(3973.622mil,711.22mil) on Top Layer [Top Solder] Mask Sliver [5.256mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.899mil < 10mil) Between Via (3940mil,379mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-DATA5(3973.622mil,396.26mil) on Top Layer [Top Solder] Mask Sliver [2.899mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.45mil < 10mil) Between Via (3928.55mil,396.26mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-DATA5(3973.622mil,396.26mil) on Top Layer [Top Solder] Mask Sliver [8.45mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.538mil < 10mil) Between Via (3940mil,348.1mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-DATA6(3973.622mil,364.764mil) on Top Layer [Top Solder] Mask Sliver [2.538mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.156mil < 10mil) Between Via (3940mil,379mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-DATA6(3973.622mil,364.764mil) on Top Layer [Top Solder] Mask Sliver [1.156mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.482mil < 10mil) Between Via (3940mil,348.1mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-DATA7(3973.622mil,333.268mil) on Top Layer [Top Solder] Mask Sliver [1.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.213mil < 10mil) Between Via (3940mil,311mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-DATA7(3973.622mil,333.268mil) on Top Layer [Top Solder] Mask Sliver [6.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.392mil < 10mil) Between Via (4393mil,738mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-~OE(4426.378mil,711.22mil) on Top Layer [Top Solder] Mask Sliver [9.392mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.111mil < 10mil) Between Via (4393mil,254mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-ADDR8(4426.378mil,270.276mil) on Top Layer [Top Solder] Mask Sliver [2.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.497mil < 10mil) Between Via (4393mil,254mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP4-ADDR9(4426.378mil,238.78mil) on Top Layer [Top Solder] Mask Sliver [1.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.787mil < 10mil) Between Via (5189mil,5308mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-ADDR8(5204.724mil,5341.378mil) on Top Layer [Top Solder] Mask Sliver [1.786mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.814mil < 10mil) Between Via (5189mil,5308mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-NC2(5173.228mil,5341.378mil) on Top Layer [Top Solder] Mask Sliver [1.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.754mil < 10mil) Between Via (5151.366mil,5308mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-NC2(5173.228mil,5341.378mil) on Top Layer [Top Solder] Mask Sliver [5.754mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Via (5078.74mil,5302mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-DATA10(5078.74mil,5341.378mil) on Top Layer [Top Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.837mil < 10mil) Between Via (4880mil,5307.756mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-DATA15(4858.268mil,5341.378mil) on Top Layer [Top Solder] Mask Sliver [5.837mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.79mil < 10mil) Between Via (4739.332mil,5307.756mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-~OE(4763.78mil,5341.378mil) on Top Layer [Top Solder] Mask Sliver [7.79mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.082mil < 10mil) Between Via (5157mil,4922mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-~WE(5173.228mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [2.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.524mil < 10mil) Between Via (5157mil,4922mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-DATA7(5141.732mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [1.524mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.828mil < 10mil) Between Via (5060mil,4855mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-DATA5(5078.74mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [3.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.39mil < 10mil) Between Via (5060mil,4855mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-DATA4(5047.244mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [0.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.756mil < 10mil) Between Via (4858.268mil,4931mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-DATA0(4858.268mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [5.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.59mil < 10mil) Between Via (4811mil,4921.724mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-~CS(4826.772mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [1.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.562mil < 10mil) Between Via (4811mil,4921.724mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP8-ADDR0(4795.276mil,4888.622mil) on Top Layer [Top Solder] Mask Sliver [1.562mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.855mil < 10mil) Between Via (4684.788mil,4392.756mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-ADDR5(4669.292mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [1.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.146mil < 10mil) Between Via (4684.788mil,4392.756mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-ADDR6(4700.788mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [2.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.335mil < 10mil) Between Via (4718mil,4385mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-ADDR6(4700.788mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [9.335mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.977mil < 10mil) Between Via (4718mil,4385mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-ADDR7(4732.284mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [7.977mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.306mil < 10mil) Between Via (4773mil,4383.78mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-~OE(4763.78mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [7.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.351mil < 10mil) Between Via (4864.568mil,4382mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-DATA15(4858.268mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [8.351mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.922mil < 10mil) Between Via (4898mil,4460mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-DATA13(4921.26mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [6.922mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.876mil < 10mil) Between Via (5068.5mil,4383.5mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-DATA10(5078.74mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [7.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.146mil < 10mil) Between Via (5126.236mil,4460mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-DATA9(5110.236mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [2.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.855mil < 10mil) Between Via (5126.236mil,4460mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-DATA8(5141.732mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [1.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.111mil < 10mil) Between Via (5221mil,4393mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-ADDR8(5204.724mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [2.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.497mil < 10mil) Between Via (5221mil,4393mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP7-ADDR9(5236.22mil,4426.378mil) on Top Layer [Top Solder] Mask Sliver [1.497mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.408mil < 10mil) Between Via (1016.592mil,5047.384mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-DATA11(1058.622mil,5047.244mil) on Top Layer [Top Solder] Mask Sliver [5.408mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.716mil < 10mil) Between Via (1025mil,4969mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-VSS(1058.622mil,4984.252mil) on Top Layer [Top Solder] Mask Sliver [1.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.515mil < 10mil) Between Via (1092mil,4969mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-VSS(1058.622mil,4984.252mil) on Top Layer [Top Solder] Mask Sliver [1.515mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.288mil < 10mil) Between Via (1025mil,4969mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-DATA12(1058.622mil,4952.756mil) on Top Layer [Top Solder] Mask Sliver [2.288mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.092mil < 10mil) Between Via (1092mil,4969mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-DATA12(1058.622mil,4952.756mil) on Top Layer [Top Solder] Mask Sliver [2.092mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.146mil < 10mil) Between Via (1025mil,4873.764mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-DATA14(1058.622mil,4889.764mil) on Top Layer [Top Solder] Mask Sliver [2.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.855mil < 10mil) Between Via (1025mil,4873.764mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-DATA15(1058.622mil,4858.268mil) on Top Layer [Top Solder] Mask Sliver [1.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.307mil < 10mil) Between Via (1025mil,4779mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-~BHE(1058.622mil,4795.276mil) on Top Layer [Top Solder] Mask Sliver [2.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.698mil < 10mil) Between Via (1025mil,4779mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-~OE(1058.622mil,4763.78mil) on Top Layer [Top Solder] Mask Sliver [1.698mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.757mil < 10mil) Between Via (1473mil,5205mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR15(1511.378mil,5204.724mil) on Top Layer [Top Solder] Mask Sliver [1.757mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.756mil < 10mil) Between Via (1467mil,5204.724mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR15(1511.378mil,5204.724mil) on Top Layer [Top Solder] Mask Sliver [7.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.463mil < 10mil) Between Via (1478mil,5149mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-~WE(1511.378mil,5173.228mil) on Top Layer [Top Solder] Mask Sliver [7.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.386mil < 10mil) Between Via (1545mil,5003mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-VSS(1511.378mil,5015.748mil) on Top Layer [Top Solder] Mask Sliver [0.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.833mil < 10mil) Between Via (1545mil,5003mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-VDD(1511.378mil,4984.252mil) on Top Layer [Top Solder] Mask Sliver [3.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.018mil < 10mil) Between Via (1545mil,4748mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR1(1511.378mil,4763.78mil) on Top Layer [Top Solder] Mask Sliver [2.018mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.088mil < 10mil) Between Via (1469.668mil,4763.78mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR1(1511.378mil,4763.78mil) on Top Layer [Top Solder] Mask Sliver [5.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Via (1474mil,4716mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR2(1511.378mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [5.426mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.67mil < 10mil) Between Via (1474.114mil,4733.5mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR2(1511.378mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [0.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.981mil < 10mil) Between Via (1545mil,4748mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR2(1511.378mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [1.981mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.312mil < 10mil) Between Via (1545mil,4716mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR2(1511.378mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [2.312mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.871mil < 10mil) Between Via (1474mil,4716mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR3(1511.378mil,4700.788mil) on Top Layer [Top Solder] Mask Sliver [4.871mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.694mil < 10mil) Between Via (1545mil,4716mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR3(1511.378mil,4700.788mil) on Top Layer [Top Solder] Mask Sliver [1.694mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.757mil < 10mil) Between Via (1471mil,4669mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR4(1511.378mil,4669.292mil) on Top Layer [Top Solder] Mask Sliver [3.757mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.217mil < 10mil) Between Via (1544.708mil,4654.5mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP6-ADDR4(1511.378mil,4669.292mil) on Top Layer [Top Solder] Mask Sliver [1.216mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 10mil) Between Via (553mil,4747mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR2(586.378mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.413mil < 10mil) Between Via (553mil,4747mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR1(586.378mil,4763.78mil) on Top Layer [Top Solder] Mask Sliver [2.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.078mil < 10mil) Between Via (553mil,4780mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR1(586.378mil,4763.78mil) on Top Layer [Top Solder] Mask Sliver [2.077mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.529mil < 10mil) Between Via (553mil,4780mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR0(586.378mil,4795.276mil) on Top Layer [Top Solder] Mask Sliver [1.529mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.272mil < 10mil) Between Via (627.272mil,4826.772mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-~CS(586.378mil,4826.772mil) on Top Layer [Top Solder] Mask Sliver [4.272mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.791mil < 10mil) Between Via (553mil,4874mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-DATA0(586.378mil,4858.268mil) on Top Layer [Top Solder] Mask Sliver [1.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.81mil < 10mil) Between Via (553mil,4874mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-DATA1(586.378mil,4889.764mil) on Top Layer [Top Solder] Mask Sliver [1.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.012mil < 10mil) Between Via (620mil,5009mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-VDD(586.378mil,4984.252mil) on Top Layer [Top Solder] Mask Sliver [8.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.867mil < 10mil) Between Via (100mil,4686.5mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR5(133.622mil,4669.292mil) on Top Layer [Top Solder] Mask Sliver [2.867mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.184mil < 10mil) Between Via (100mil,4686.5mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR6(133.622mil,4700.788mil) on Top Layer [Top Solder] Mask Sliver [1.184mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.671mil < 10mil) Between Via (174.644mil,4748.776mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR7(133.622mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [8.671mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.472mil < 10mil) Between Via (179.716mil,4732.284mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR7(133.622mil,4732.284mil) on Top Layer [Top Solder] Mask Sliver [9.472mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.974mil < 10mil) Between Via (174.644mil,4748.776mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-~OE(133.622mil,4763.78mil) on Top Layer [Top Solder] Mask Sliver [7.974mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.756mil < 10mil) Between Via (178mil,4858.268mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-DATA15(133.622mil,4858.268mil) on Top Layer [Top Solder] Mask Sliver [7.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.26mil < 10mil) Between Via (177.78mil,5247mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP5-ADDR9(133.622mil,5236.22mil) on Top Layer [Top Solder] Mask Sliver [9.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.476mil < 10mil) Between Via (5375mil,197mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR11(5341.378mil,175.788mil) on Top Layer [Top Solder] Mask Sliver [5.476mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.293mil < 10mil) Between Via (5375mil,278mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-NC2(5341.378mil,301.772mil) on Top Layer [Top Solder] Mask Sliver [7.293mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.738mil < 10mil) Between Via (5375mil,381.76mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA9(5341.378mil,364.764mil) on Top Layer [Top Solder] Mask Sliver [2.738mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.299mil < 10mil) Between Via (5375mil,381.76mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA10(5341.378mil,396.26mil) on Top Layer [Top Solder] Mask Sliver [1.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.146mil < 10mil) Between Via (5307.756mil,443.756mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA11(5341.378mil,427.756mil) on Top Layer [Top Solder] Mask Sliver [2.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.855mil < 10mil) Between Via (5307.756mil,443.756mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-VDD(5341.378mil,459.252mil) on Top Layer [Top Solder] Mask Sliver [1.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.532mil < 10mil) Between Via (5375mil,698mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-~BHE(5341.378mil,679.724mil) on Top Layer [Top Solder] Mask Sliver [3.532mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.624mil < 10mil) Between Via (5375mil,698mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-~OE(5341.378mil,711.22mil) on Top Layer [Top Solder] Mask Sliver [0.624mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.756mil < 10mil) Between Via (5299mil,742.716mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR7(5341.378mil,742.716mil) on Top Layer [Top Solder] Mask Sliver [5.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.476mil < 10mil) Between Via (4855mil,353mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA7(4888.622mil,333.268mil) on Top Layer [Top Solder] Mask Sliver [4.476mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.803mil < 10mil) Between Via (4925.736mil,600.76mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA1(4888.622mil,585.236mil) on Top Layer [Top Solder] Mask Sliver [4.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.303mil < 10mil) Between Via (4855mil,633mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA0(4888.622mil,616.732mil) on Top Layer [Top Solder] Mask Sliver [2.303mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.524mil < 10mil) Between Via (4922mil,632mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA0(4888.622mil,616.732mil) on Top Layer [Top Solder] Mask Sliver [1.524mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.037mil < 10mil) Between Via (4925.736mil,600.76mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-DATA0(4888.622mil,616.732mil) on Top Layer [Top Solder] Mask Sliver [5.037mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.703mil < 10mil) Between Via (4855mil,633mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-~CS(4888.622mil,648.228mil) on Top Layer [Top Solder] Mask Sliver [1.703mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.082mil < 10mil) Between Via (4922mil,632mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-~CS(4888.622mil,648.228mil) on Top Layer [Top Solder] Mask Sliver [2.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.56mil < 10mil) Between Via (4920.744mil,696.72mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR0(4888.622mil,679.724mil) on Top Layer [Top Solder] Mask Sliver [1.56mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mil < 10mil) Between Via (4920.744mil,696.72mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR1(4888.622mil,711.22mil) on Top Layer [Top Solder] Mask Sliver [0.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.939mil < 10mil) Between Via (4855mil,766mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR2(4888.622mil,742.716mil) on Top Layer [Top Solder] Mask Sliver [6.939mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.855mil < 10mil) Between Via (4922.244mil,758.212mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR2(4888.622mil,742.716mil) on Top Layer [Top Solder] Mask Sliver [1.855mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.534mil < 10mil) Between Via (4922mil,758mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR2(4888.622mil,742.716mil) on Top Layer [Top Solder] Mask Sliver [1.534mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.146mil < 10mil) Between Via (4922.244mil,758.212mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR3(4888.622mil,774.212mil) on Top Layer [Top Solder] Mask Sliver [2.146mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.073mil < 10mil) Between Via (4922mil,758mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP3-ADDR3(4888.622mil,774.212mil) on Top Layer [Top Solder] Mask Sliver [2.073mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.274mil < 10mil) Between Via (695mil,1535mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-ADDR1(711.22mil,1501.378mil) on Top Layer [Top Solder] Mask Sliver [2.274mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.73mil < 10mil) Between Via (695mil,1535mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-ADDR0(679.724mil,1501.378mil) on Top Layer [Top Solder] Mask Sliver [1.73mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.427mil < 10mil) Between Via (440.128mil,1471.384mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-VSS(459.252mil,1501.378mil) on Top Layer [Top Solder] Mask Sliver [1.427mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.93mil < 10mil) Between Via (422mil,1466mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA5(396.26mil,1501.378mil) on Top Layer [Top Solder] Mask Sliver [9.93mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.663mil < 10mil) Between Via (595mil,1082mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA15(616.732mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [5.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.566mil < 10mil) Between Via (608mil,1015mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA14(585.236mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [6.566mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.995mil < 10mil) Between Via (538mil,1015mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA13(553.74mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [1.995mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.828mil < 10mil) Between Via (574mil,1015mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA13(553.74mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [4.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.004mil < 10mil) Between Via (538mil,1015mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA12(522.244mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [2.004mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.81mil < 10mil) Between Via (349mil,1082mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA9(364.764mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [1.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.791mil < 10mil) Between Via (349mil,1082mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-DATA8(333.268mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [1.791mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.206mil < 10mil) Between Via (288.386mil,1079.3mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-ADDR8(270.276mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [1.206mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.206mil < 10mil) Between Via (288.386mil,1079.299mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP2-ADDR8(270.276mil,1048.622mil) on Top Layer [Top Solder] Mask Sliver [1.206mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.709mil < 10mil) Between Via (285.888mil,172.888mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-ADDR8(270.276mil,133.622mil) on Top Layer [Top Solder] Mask Sliver [6.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.843mil < 10mil) Between Via (285.888mil,172.888mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-NC2(301.772mil,133.622mil) on Top Layer [Top Solder] Mask Sliver [6.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.583mil < 10mil) Between Via (413mil,100mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-DATA10(396.26mil,133.622mil) on Top Layer [Top Solder] Mask Sliver [2.583mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.44mil < 10mil) Between Via (413mil,100mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-DATA11(427.756mil,133.622mil) on Top Layer [Top Solder] Mask Sliver [1.44mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.848mil < 10mil) Between Via (481mil,100mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-VDD(459.252mil,133.622mil) on Top Layer [Top Solder] Mask Sliver [5.848mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.273mil < 10mil) Between Via (608mil,93mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-DATA15(616.732mil,133.622mil) on Top Layer [Top Solder] Mask Sliver [5.273mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mil < 10mil) Between Via (534.444mil,620mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-DATA3(522.244mil,586.378mil) on Top Layer [Top Solder] Mask Sliver [0.119mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.189mil < 10mil) Between Via (534.444mil,620mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-DATA2(553.74mil,586.378mil) on Top Layer [Top Solder] Mask Sliver [4.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.106mil < 10mil) Between Via (564.566mil,620mil) from Top Layer to Bottom Layer And Pad SRAM1_U_SRAM_WRP1-DATA1(585.236mil,586.378mil) on Top Layer [Top Solder] Mask Sliver [5.105mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.174mil < 10mil) Between Via (2998mil,4900mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP8-33(2987.5mil,4846.456mil) on Top Layer [Top Solder] Mask Sliver [1.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.815mil < 10mil) Between Via (2746mil,4882mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP8-31(2787.5mil,4846.456mil) on Top Layer [Top Solder] Mask Sliver [8.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.815mil < 10mil) Between Via (1923mil,4871mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP8-22(1887.5mil,4846.456mil) on Top Layer [Top Solder] Mask Sliver [2.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.741mil < 10mil) Between Via (2047.074mil,4826.772mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP8-24(2087.5mil,4846.456mil) on Top Layer [Top Solder] Mask Sliver [7.741mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.286mil < 10mil) Between Via (2058mil,5204.154mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP8-17(2087.5mil,5153.544mil) on Top Layer [Top Solder] Mask Sliver [0.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.086mil < 10mil) Between Via (2888mil,4038mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP7-32(2887.5mil,4096.456mil) on Top Layer [Top Solder] Mask Sliver [6.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.174mil < 10mil) Between Via (2400mil,4150mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP7-27(2387.5mil,4096.456mil) on Top Layer [Top Solder] Mask Sliver [1.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.815mil < 10mil) Between Via (1340mil,3624mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-39(1378.544mil,3587.5mil) on Top Layer [Top Solder] Mask Sliver [3.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mil < 10mil) Between Via (1326mil,3003mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-33(1378.544mil,2987.5mil) on Top Layer [Top Solder] Mask Sliver [0.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.174mil < 10mil) Between Via (1325mil,2587.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-29(1378.544mil,2587.5mil) on Top Layer [Top Solder] Mask Sliver [1.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.815mil < 10mil) Between Via (1398mil,2453mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-28(1378.544mil,2487.5mil) on Top Layer [Top Solder] Mask Sliver [1.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.24mil < 10mil) Between Via (1439.154mil,1867.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-22(1378.544mil,1887.5mil) on Top Layer [Top Solder] Mask Sliver [8.24mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.815mil < 10mil) Between Via (1398mil,2121mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-24(1378.544mil,2087.5mil) on Top Layer [Top Solder] Mask Sliver [0.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.24mil < 10mil) Between Via (1010.846mil,2077.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-17(1071.456mil,2087.5mil) on Top Layer [Top Solder] Mask Sliver [8.24mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.586mil < 10mil) Between Via (1013.5mil,1902.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP6-19(1071.456mil,1887.5mil) on Top Layer [Top Solder] Mask Sliver [5.586mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mil < 10mil) Between Via (576mil,3687.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP5-40(628.544mil,3687.5mil) on Top Layer [Top Solder] Mask Sliver [0.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.086mil < 10mil) Between Via (682mil,2487.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP5-28(628.544mil,2487.5mil) on Top Layer [Top Solder] Mask Sliver [1.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.815mil < 10mil) Between Via (609mil,2327mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP5-26(628.544mil,2287.5mil) on Top Layer [Top Solder] Mask Sliver [6.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.674mil < 10mil) Between Via (4375.5mil,3402.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-37(4433.544mil,3402.5mil) on Top Layer [Top Solder] Mask Sliver [5.674mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.086mil < 10mil) Between Via (4487mil,2901.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-32(4433.544mil,2902.5mil) on Top Layer [Top Solder] Mask Sliver [1.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.815mil < 10mil) Between Via (4453mil,2663mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-30(4433.544mil,2702.5mil) on Top Layer [Top Solder] Mask Sliver [6.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.174mil < 10mil) Between Via (4380mil,2602.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-29(4433.544mil,2602.5mil) on Top Layer [Top Solder] Mask Sliver [1.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.086mil < 10mil) Between Via (4488mil,2502.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-28(4433.544mil,2502.5mil) on Top Layer [Top Solder] Mask Sliver [2.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.994mil < 10mil) Between Via (4491.908mil,2102.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-24(4433.544mil,2102.5mil) on Top Layer [Top Solder] Mask Sliver [5.994mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.74mil < 10mil) Between Via (4375.434mil,1802.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP4-21(4433.544mil,1802.5mil) on Top Layer [Top Solder] Mask Sliver [5.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.174mil < 10mil) Between Via (5130mil,3399mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP3-37(5183.544mil,3402.5mil) on Top Layer [Top Solder] Mask Sliver [1.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.815mil < 10mil) Between Via (5217mil,2868mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP3-32(5183.544mil,2902.5mil) on Top Layer [Top Solder] Mask Sliver [1.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.985mil < 10mil) Between Via (5236mil,2934mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP3-32(5183.544mil,2902.5mil) on Top Layer [Top Solder] Mask Sliver [2.985mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.324mil < 10mil) Between Via (5232mil,2466.5mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP3-28(5183.544mil,2502.5mil) on Top Layer [Top Solder] Mask Sliver [4.324mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.74mil < 10mil) Between Via (4816.346mil,2093mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP3-17(4876.456mil,2102.5mil) on Top Layer [Top Solder] Mask Sliver [7.74mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.086mil < 10mil) Between Via (1810mil,1437mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP2-40(1787.5mil,1378.544mil) on Top Layer [Top Solder] Mask Sliver [6.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mil < 10mil) Between Via (2992mil,1431mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP2-28(2987.5mil,1378.544mil) on Top Layer [Top Solder] Mask Sliver [0.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.174mil < 10mil) Between Via (2795mil,1129mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP2-11(2787.5mil,1071.456mil) on Top Layer [Top Solder] Mask Sliver [5.174mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.086mil < 10mil) Between Via (1987.5mil,688mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP1-38(1987.5mil,628.544mil) on Top Layer [Top Solder] Mask Sliver [7.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.086mil < 10mil) Between Via (2787.5mil,682mil) from Top Layer to Bottom Layer And Pad ETH1_U_HEADER_WRP1-30(2787.5mil,628.544mil) on Top Layer [Top Solder] Mask Sliver [1.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4838.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-IVCC6(4133.858mil,4863.976mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (4171mil,4787.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-IVCC4(4133.858mil,4812.796mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4838.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-IVCC4(4133.858mil,4812.796mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (4171mil,4736mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-IVCC2(4133.858mil,4761.614mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4787.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-IVCC2(4133.858mil,4761.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.391mil < 10mil) Between Via (4096mil,4757mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-IVCC1(4133.858mil,4736.024mil) on Top Layer [Top Solder] Mask Sliver [6.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (4171mil,4736mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-VCC(4133.858mil,4710.434mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (4171mil,4684.842mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-VCC(4133.858mil,4710.434mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.557mil < 10mil) Between Via (4088mil,4702mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-VCC(4133.858mil,4710.434mil) on Top Layer [Top Solder] Mask Sliver [6.557mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (4404mil,4890mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-EN(4366.142mil,4915.158mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (4329mil,4864mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-OVL7(4366.142mil,4889.566mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (4329mil,4813mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-OVL5(4366.142mil,4838.386mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (4329mil,4864mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-OVL5(4366.142mil,4838.386mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (4329mil,4813mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-OVL3(4366.142mil,4787.204mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (4329mil,4710mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-OVL1(4366.142mil,4736.024mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.286mil < 10mil) Between Via (4404mil,4691mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-VL(4366.142mil,4710.434mil) on Top Layer [Top Solder] Mask Sliver [5.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (4329mil,4710mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP16-OVL0(4366.142mil,4684.842mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,5238.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-IVCC6(4133.858mil,5263.976mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,5238.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-IVCC4(4133.858mil,5212.796mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.608mil < 10mil) Between Via (4096mil,5162mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-IVCC3(4133.858mil,5187.204mil) on Top Layer [Top Solder] Mask Sliver [9.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,5136.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-IVCC2(4133.858mil,5161.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,5136.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-VCC(4133.858mil,5110.434mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (4096mil,5110mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-IVCC0(4133.858mil,5084.842mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.756mil < 10mil) Between Via (4404mil,5303mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-EN(4366.142mil,5315.158mil) on Top Layer [Top Solder] Mask Sliver [0.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.452mil < 10mil) Between Via (4404mil,5303mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-OVL7(4366.142mil,5289.566mil) on Top Layer [Top Solder] Mask Sliver [1.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.173mil < 10mil) Between Via (4329mil,5162mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-OVL3(4366.142mil,5187.204mil) on Top Layer [Top Solder] Mask Sliver [9.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.947mil < 10mil) Between Via (4404.024mil,5136mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-OVL2(4366.142mil,5161.614mil) on Top Layer [Top Solder] Mask Sliver [9.947mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (4329mil,5110mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-OVL1(4366.142mil,5136.024mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.793mil < 10mil) Between Via (4329mil,5162mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-OVL1(4366.142mil,5136.024mil) on Top Layer [Top Solder] Mask Sliver [9.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.909mil < 10mil) Between Via (4404.024mil,5136mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-VL(4366.142mil,5110.434mil) on Top Layer [Top Solder] Mask Sliver [9.909mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (4403.701mil,5084.842mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-VL(4366.142mil,5110.434mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (4329mil,5110mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP15-OVL0(4366.142mil,5084.842mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (4171mil,4089.566mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-GND(4133.858mil,4115.158mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4089.566mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-IVCC6(4133.858mil,4063.976mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (4096mil,3910mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-IVCC0(4133.858mil,3884.842mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.54mil < 10mil) Between Via (4329mil,4099mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-EN(4366.142mil,4115.158mil) on Top Layer [Top Solder] Mask Sliver [2.541mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (4404mil,3987.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL4(4366.142mil,4012.796mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.608mil < 10mil) Between Via (4404mil,4038mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL4(4366.142mil,4012.796mil) on Top Layer [Top Solder] Mask Sliver [9.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.173mil < 10mil) Between Via (4329mil,3962mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL3(4366.142mil,3987.204mil) on Top Layer [Top Solder] Mask Sliver [9.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4404mil,3936.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL2(4366.142mil,3961.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4404mil,3987.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL2(4366.142mil,3961.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (4329mil,3910mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL1(4366.142mil,3936.024mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.793mil < 10mil) Between Via (4329mil,3962mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL1(4366.142mil,3936.024mil) on Top Layer [Top Solder] Mask Sliver [9.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4404mil,3936.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-VL(4366.142mil,3910.434mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (4329mil,3910mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP14-OVL0(4366.142mil,3884.842mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.894mil < 10mil) Between Via (4096mil,4464mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC7(4133.858mil,4489.566mil) on Top Layer [Top Solder] Mask Sliver [9.894mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.238mil < 10mil) Between Via (4171mil,4488mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC6(4133.858mil,4463.976mil) on Top Layer [Top Solder] Mask Sliver [8.238mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4438.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC6(4133.858mil,4463.976mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.932mil < 10mil) Between Via (4096mil,4464mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC5(4133.858mil,4438.386mil) on Top Layer [Top Solder] Mask Sliver [9.932mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (4171mil,4387.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC4(4133.858mil,4412.796mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4438.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC4(4133.858mil,4412.796mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4336.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC2(4133.858mil,4361.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4387.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC2(4133.858mil,4361.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4171mil,4336.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-VCC(4133.858mil,4310.434mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (4096mil,4310mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-IVCC0(4133.858mil,4284.842mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (4329mil,4464mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-OVL7(4366.142mil,4489.566mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.357mil < 10mil) Between Via (4329mil,4515mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-OVL7(4366.142mil,4489.566mil) on Top Layer [Top Solder] Mask Sliver [9.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (4329mil,4464mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-OVL5(4366.142mil,4438.386mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (4404mil,4387.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-OVL4(4366.142mil,4412.796mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4404mil,4387.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-OVL2(4366.142mil,4361.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.291mil < 10mil) Between Via (4403.952mil,4322.806mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-OVL1(4366.142mil,4336.024mil) on Top Layer [Top Solder] Mask Sliver [1.291mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.829mil < 10mil) Between Via (4403.952mil,4322.806mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP13-VL(4366.142mil,4310.434mil) on Top Layer [Top Solder] Mask Sliver [0.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.357mil < 10mil) Between Via (1360mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC7(1385.434mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (1462mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC5(1436.614mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (1462mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC3(1487.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1513.386mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC3(1487.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (1565mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC1(1538.976mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1513.386mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC1(1538.976mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.141mil < 10mil) Between Via (1590.158mil,4066.158mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC0(1590.158mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [2.141mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (1565mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-IVCC0(1590.158mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.884mil < 10mil) Between Via (1411.024mil,4378.952mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL7(1385.434mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.884mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.884mil < 10mil) Between Via (1411.024mil,4378.952mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL5(1436.614mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.884mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1513.386mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL3(1487.796mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1538.976mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL2(1513.386mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.567mil < 10mil) Between Via (1528mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL2(1513.386mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [1.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1513.386mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL1(1538.976mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (1538.976mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-VL(1564.568mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (1565mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP12-OVL0(1590.158mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (985mil,4071mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-GND(959.842mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (959.842mil,4146.417mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-IVCC7(985.434mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.452mil < 10mil) Between Via (1074.912mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-IVCC4(1062.204mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [0.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.551mil < 10mil) Between Via (1074.912mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-IVCC3(1087.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [0.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (985mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-EN(959.842mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.742mil < 10mil) Between Via (1010mil,4380mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL7(985.434mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.741mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (959.842mil,4378.701mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL7(985.434mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (985mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL6(1011.024mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.837mil < 10mil) Between Via (1050mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL5(1036.614mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [0.837mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mil < 10mil) Between Via (1050mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL4(1062.204mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [0.175mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (1087.796mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL4(1062.204mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1087.796mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL2(1113.386mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.349mil < 10mil) Between Via (1143mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-VL(1164.568mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [6.349mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (1165mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP11-OVL0(1190.158mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (585.434mil,4071mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-GND(559.842mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (611.024mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC7(585.434mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.357mil < 10mil) Between Via (560mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC7(585.434mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (585.434mil,4071mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC6(611.024mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (611.024mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC5(636.614mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (662mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC5(636.614mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (662mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC3(687.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (713.386mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC3(687.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (738.976mil,4071mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC2(713.386mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (713.386mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-IVCC1(738.976mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (738.976mil,4071mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-VCC(764.568mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (662.204mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-OVL5(636.614mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (662.204mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-OVL3(687.796mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.583mil < 10mil) Between Via (738.976mil,4296mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-OVL1(738.976mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [4.583mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.719mil < 10mil) Between Via (749mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-VL(764.568mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [2.719mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (765mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP10-OVL0(790.158mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.357mil < 10mil) Between Via (160mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC7(185.434mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (262mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC5(236.614mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (262mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC3(287.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.173mil < 10mil) Between Via (313mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC3(287.796mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.997mil < 10mil) Between Via (345mil,4065mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC1(338.976mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [3.997mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (365mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC1(338.976mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.793mil < 10mil) Between Via (313mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC1(338.976mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.788mil < 10mil) Between Via (390mil,4071mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-VCC(364.568mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.788mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.911mil < 10mil) Between Via (345mil,4065mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-VCC(364.568mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.911mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (365mil,4146mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-IVCC0(390.158mil,4108.858mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (211.024mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL7(185.434mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.79mil < 10mil) Between Via (160mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL7(185.434mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.79mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (236.614mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL6(211.024mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (211.024mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL5(236.614mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (262.204mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL5(236.614mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (236.614mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL4(262.204mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (262.204mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL3(287.796mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.608mil < 10mil) Between Via (313mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL3(287.796mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (339mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL2(313.386mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.465mil < 10mil) Between Via (339mil,4304mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-VL(364.568mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (365mil,4379mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP9-OVL0(390.158mil,4341.142mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4038.386mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC6(4063.976mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4012.796mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC5(4038.386mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4038.386mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC4(4012.796mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (3961.614mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC3(3987.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (4012.796mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC3(3987.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (3936.024mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC2(3961.614mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.877mil < 10mil) Between Via (3987mil,1404.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC2(3961.614mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.877mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (3910mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC1(3936.024mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (3961.614mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC1(3936.024mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.468mil < 10mil) Between Via (3887.37mil,1401.63mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-VCC(3910.434mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [6.468mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (3936.024mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-VCC(3910.434mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (3910mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-IVCC0(3884.842mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (4090mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-EN(4115.158mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.733mil < 10mil) Between Via (4115.158mil,1096.3mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-OVL7(4089.566mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.733mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (4090mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-OVL6(4063.976mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (3936mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-OVL2(3961.614mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (3936mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP8-VL(3910.434mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (4464mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-IVCC7(4489.566mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (4464mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-IVCC5(4438.386mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (4413mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-IVCC5(4438.386mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4361.614mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-IVCC3(4387.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (4413mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-IVCC3(4387.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4361.614mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-IVCC1(4336.024mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (4515.158mil,1096.299mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-OVL7(4489.566mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (4387.204mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-OVL4(4412.796mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (4387.204mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-OVL2(4361.614mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.799mil < 10mil) Between Via (4336.024mil,1092.5mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP7-OVL1(4336.024mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [0.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (4864mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-IVCC7(4889.566mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (4915.158mil,1328.583mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-IVCC7(4889.566mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (4864mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-IVCC5(4838.386mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (4813mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-IVCC5(4838.386mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.861mil < 10mil) Between Via (4797mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-IVCC4(4812.796mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [2.861mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (4813mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-IVCC3(4787.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.928mil < 10mil) Between Via (4863.976mil,1095.976mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL7(4889.566mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (4915.158mil,1096mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL7(4889.566mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.928mil < 10mil) Between Via (4863.976mil,1095.976mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL5(4838.386mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (4787mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL4(4812.796mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (4787mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL2(4761.614mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (4710mil,1096mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL0(4684.842mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.492mil < 10mil) Between Via (4660mil,1152mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP6-OVL0(4684.842mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [2.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.173mil < 10mil) Between Via (5162mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-IVCC3(5187.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.682mil < 10mil) Between Via (5179mil,1408mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-IVCC3(5187.204mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [2.682mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (5136.024mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-IVCC2(5161.614mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.002mil < 10mil) Between Via (5179mil,1408mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-IVCC2(5161.614mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [7.002mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.793mil < 10mil) Between Via (5162mil,1329mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-IVCC1(5136.024mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.79mil < 10mil) Between Via (5085mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-VCC(5110.434mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.79mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (5136.024mil,1404mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-VCC(5110.434mil,1366.142mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.819mil < 10mil) Between Via (5315.158mil,1096.158mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-OVL7(5289.566mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (5238.386mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-OVL6(5263.976mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (5187mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-OVL4(5212.796mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (5238.386mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-OVL4(5212.796mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (5136mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-OVL2(5161.614mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (5187mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-OVL2(5161.614mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (5136mil,1171mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP5-VL(5110.434mil,1133.858mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.909mil < 10mil) Between Via (1379.024mil,1386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC7(1341.142mil,1360.434mil) on Top Layer [Top Solder] Mask Sliver [9.909mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.793mil < 10mil) Between Via (1304mil,1412mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC6(1341.142mil,1386.024mil) on Top Layer [Top Solder] Mask Sliver [9.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.947mil < 10mil) Between Via (1379.024mil,1386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC5(1341.142mil,1411.614mil) on Top Layer [Top Solder] Mask Sliver [9.947mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1379mil,1437.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC5(1341.142mil,1411.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.173mil < 10mil) Between Via (1304mil,1412mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC4(1341.142mil,1437.204mil) on Top Layer [Top Solder] Mask Sliver [9.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (1379mil,1437.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC3(1341.142mil,1462.796mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.608mil < 10mil) Between Via (1379mil,1488mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC3(1341.142mil,1462.796mil) on Top Layer [Top Solder] Mask Sliver [9.608mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (1303.583mil,1513.976mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC2(1341.142mil,1488.386mil) on Top Layer [Top Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.355mil < 10mil) Between Via (1304mil,1471mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC2(1341.142mil,1488.386mil) on Top Layer [Top Solder] Mask Sliver [3.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (1303.583mil,1513.976mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-VCC(1341.142mil,1539.568mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.201mil < 10mil) Between Via (1304mil,1548mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-IVCC0(1341.142mil,1565.158mil) on Top Layer [Top Solder] Mask Sliver [3.201mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (1146mil,1386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL7(1108.858mil,1360.434mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (1146mil,1386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL5(1108.858mil,1411.614mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,1437.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL5(1108.858mil,1411.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.899mil < 10mil) Between Via (1145mil,1462.796mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL4(1108.858mil,1437.204mil) on Top Layer [Top Solder] Mask Sliver [8.899mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (1146mil,1437.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL3(1108.858mil,1462.796mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,1488.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL3(1108.858mil,1462.796mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.898mil < 10mil) Between Via (1145mil,1462.796mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL2(1108.858mil,1488.386mil) on Top Layer [Top Solder] Mask Sliver [8.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,1488.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-OVL1(1108.858mil,1513.976mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.726mil < 10mil) Between Via (1071mil,1561mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP4-VL(1108.858mil,1539.568mil) on Top Layer [Top Solder] Mask Sliver [6.726mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (1304mil,960.434mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-GND(1341.142mil,934.842mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1379mil,986.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC7(1341.142mil,960.434mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1304mil,960.434mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC6(1341.142mil,986.024mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.793mil < 10mil) Between Via (1304mil,1012mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC6(1341.142mil,986.024mil) on Top Layer [Top Solder] Mask Sliver [9.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1379mil,986.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC5(1341.142mil,1011.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1379mil,1037.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC5(1341.142mil,1011.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (1304mil,1063mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC4(1341.142mil,1037.204mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.173mil < 10mil) Between Via (1304mil,1012mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC4(1341.142mil,1037.204mil) on Top Layer [Top Solder] Mask Sliver [9.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (1379mil,1037.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC3(1341.142mil,1062.796mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (1304mil,1063mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC2(1341.142mil,1088.386mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1304mil,1113.976mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC2(1341.142mil,1088.386mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (1304mil,1113.976mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-VCC(1341.142mil,1139.568mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.839mil < 10mil) Between Via (1379.432mil,1140mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC0(1341.142mil,1165.158mil) on Top Layer [Top Solder] Mask Sliver [9.839mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (1379mil,1140mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-IVCC0(1341.142mil,1165.158mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (1071mil,960.434mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-EN(1108.858mil,934.842mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (1146mil,986mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL7(1108.858mil,960.434mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1071mil,960.434mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL6(1108.858mil,986.024mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.287mil < 10mil) Between Via (1067.386mil,999mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL6(1108.858mil,986.024mil) on Top Layer [Top Solder] Mask Sliver [4.287mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (1146mil,986mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL5(1108.858mil,1011.614mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,1037.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL5(1108.858mil,1011.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.113mil < 10mil) Between Via (1067.386mil,999mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL5(1108.858mil,1011.614mil) on Top Layer [Top Solder] Mask Sliver [4.113mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.484mil < 10mil) Between Via (1146mil,1037.204mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL3(1108.858mil,1062.796mil) on Top Layer [Top Solder] Mask Sliver [9.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,1088.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL3(1108.858mil,1062.796mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,1088.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL1(1108.858mil,1113.976mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.141mil < 10mil) Between Via (1066.158mil,1165.158mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP3-OVL0(1108.858mil,1165.158mil) on Top Layer [Top Solder] Mask Sliver [2.141mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.894mil < 10mil) Between Via (1379mil,586mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC7(1341.142mil,560.434mil) on Top Layer [Top Solder] Mask Sliver [9.894mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (1378.701mil,534.842mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC7(1341.142mil,560.434mil) on Top Layer [Top Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.454mil < 10mil) Between Via (1304mil,570mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC6(1341.142mil,586.024mil) on Top Layer [Top Solder] Mask Sliver [2.454mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.932mil < 10mil) Between Via (1379mil,586mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC5(1341.142mil,611.614mil) on Top Layer [Top Solder] Mask Sliver [9.932mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (1304mil,663mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC4(1341.142mil,637.204mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (1304mil,663mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC2(1341.142mil,688.386mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.839mil < 10mil) Between Via (1379.432mil,740mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC0(1341.142mil,765.158mil) on Top Layer [Top Solder] Mask Sliver [9.839mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (1379mil,740mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-IVCC0(1341.142mil,765.158mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.572mil < 10mil) Between Via (1071mil,560mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-EN(1108.858mil,534.842mil) on Top Layer [Top Solder] Mask Sliver [9.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (1146mil,586mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL7(1108.858mil,560.434mil) on Top Layer [Top Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (1146mil,586mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL5(1108.858mil,611.614mil) on Top Layer [Top Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (1146mil,637mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL5(1108.858mil,611.614mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.915mil < 10mil) Between Via (1071mil,662.796mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL4(1108.858mil,637.204mil) on Top Layer [Top Solder] Mask Sliver [9.915mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (1146mil,637mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL3(1108.858mil,662.796mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.713mil < 10mil) Between Via (1146.386mil,688.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL3(1108.858mil,662.796mil) on Top Layer [Top Solder] Mask Sliver [9.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1071mil,662.796mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL2(1108.858mil,688.386mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (1146mil,740mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL1(1108.858mil,713.976mil) on Top Layer [Top Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.713mil < 10mil) Between Via (1146.386mil,688.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL1(1108.858mil,713.976mil) on Top Layer [Top Solder] Mask Sliver [9.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Via (1146mil,740mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP2-OVL0(1108.858mil,765.158mil) on Top Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.737mil < 10mil) Between Via (1377mil,134.842mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-IVCC7(1341.142mil,160.434mil) on Top Layer [Top Solder] Mask Sliver [8.737mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (1304mil,263mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-IVCC4(1341.142mil,237.204mil) on Top Layer [Top Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1379mil,288.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-IVCC3(1341.142mil,262.796mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (1304mil,263mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-IVCC2(1341.142mil,288.386mil) on Top Layer [Top Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.703mil < 10mil) Between Via (1304mil,313mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-IVCC2(1341.142mil,288.386mil) on Top Layer [Top Solder] Mask Sliver [8.703mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (1379mil,288.386mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-IVCC1(1341.142mil,313.976mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,186.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-OVL7(1108.858mil,160.434mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,211.614mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-OVL6(1108.858mil,186.024mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,186.024mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-OVL5(1108.858mil,211.614mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.674mil < 10mil) Between Via (1070mil,259mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-OVL4(1108.858mil,237.204mil) on Top Layer [Top Solder] Mask Sliver [7.674mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.482mil < 10mil) Between Via (1146mil,211.614mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-OVL4(1108.858mil,237.204mil) on Top Layer [Top Solder] Mask Sliver [9.482mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.305mil < 10mil) Between Via (1146mil,345mil) from Top Layer to Bottom Layer And Pad VT1_U_VT_WRP1-OVL0(1108.858mil,365.158mil) on Top Layer [Top Solder] Mask Sliver [5.305mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (1077mil,4431mil) from Top Layer to Bottom Layer And Pad 0.1uF_1_U_VT_WRP8-2(1095mil,4475mil) on Bottom Layer [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (1017mil,1140mil) from Top Layer to Bottom Layer And Pad 0.1uF_1_U_VT_WRP12-1(975mil,1140mil) on Bottom Layer [Bottom Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.77mil < 10mil) Between Via (3910mil,1038.77mil) from Top Layer to Bottom Layer And Pad 0.1uF_1_U_VT_WRP16-1(3910mil,1000mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.777mil < 10mil) Between Via (237.204mil,425.806mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-D4(237.204mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.777mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.807mil < 10mil) Between Via (313.976mil,429.776mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-D7(313.976mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.807mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.583mil < 10mil) Between Via (160.434mil,291mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-VCC(160.434mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.583mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (237.204mil,206.299mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-DS(211.614mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (262.796mil,281.417mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-~PL(237.204mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (237.204mil,206.299mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-STCP(262.796mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.972mil < 10mil) Between Via (304mil,207mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-SHCP(288.386mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.972mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (262.796mil,281.417mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP1-SHCP(288.386mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (763.976mil,281.417mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D1(789.566mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (738.386mil,206.299mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D2(763.976mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (789.566mil,206.299mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D2(763.976mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (763.976mil,281.417mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D3(738.386mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (712.796mil,281.417mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D3(738.386mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (738.386mil,206.299mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D4(712.796mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (712.796mil,281.417mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D5(687.204mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.752mil < 10mil) Between Via (687mil,206mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-D6(661.614mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.299mil < 10mil) Between Via (610.434mil,203mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-GND(610.434mil,243.858mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.732mil < 10mil) Between Via (712.796mil,513.701mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-DS(738.386mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (687mil,439mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-~PL(712.796mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.372mil < 10mil) Between Via (662mil,513.614mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-STCP(687.204mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.372mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.734mil < 10mil) Between Via (712.796mil,513.701mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-STCP(687.204mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (687mil,439mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-SHCP(661.614mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.328mil < 10mil) Between Via (636.024mil,513.024mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-SHCP(661.614mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.328mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.502mil < 10mil) Between Via (636mil,439mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-SHCP(661.614mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (610.434mil,514mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-~MR(636.024mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.989mil < 10mil) Between Via (662mil,513.614mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-~MR(636.024mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.989mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.328mil < 10mil) Between Via (636.024mil,513.024mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-Q(610.434mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.328mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Via (636mil,439mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP2-Q(610.434mil,476.142mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.894mil < 10mil) Between Via (514mil,5289mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-D1(476.142mil,5314.566mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.894mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Via (439mil,5315mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-D2(476.142mil,5288.976mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.932mil < 10mil) Between Via (514mil,5289mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-D3(476.142mil,5263.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.932mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.999mil < 10mil) Between Via (514mil,5174mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-D6(476.142mil,5186.614mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.999mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.197mil < 10mil) Between Via (514mil,5174mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-D7(476.142mil,5161.024mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (206mil,5263.386mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-D0(243.858mil,5288.976mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.319mil < 10mil) Between Via (281mil,5238mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-DS(243.858mil,5263.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.319mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (206mil,5263.386mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-~PL(243.858mil,5237.796mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.648mil < 10mil) Between Via (281mil,5238mil) from Top Layer to Bottom Layer And Pad OB1_U_OB_WRP9-STCP(243.858mil,5212.204mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.648mil]
Rule Violations :454

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VT1_U_VT_WRP12" (1344mil,4419mil) on Top Overlay And Pad ETH1_U_HEADER_WRP7-20(1787.5mil,4403.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VT1_U_VT_WRP12" (1344mil,4419mil) on Top Overlay And Pad ETH1_U_HEADER_WRP7-18(1987.5mil,4403.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VT1_U_VT_WRP12" (1344mil,4419mil) on Top Overlay And Pad ETH1_U_HEADER_WRP7-17(2087.5mil,4403.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "VT1_U_VT_WRP12" (1344mil,4419mil) on Top Overlay And Pad ETH1_U_HEADER_WRP7-19(1887.5mil,4403.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SRAM1_U_SRAM_WRP2" (108mil,1576mil) on Top Overlay And Pad VT1_U_VT_WRP4-OVL0(1108.858mil,1565.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SRAM1_U_SRAM_WRP1" (108mil,661mil) on Top Overlay And Pad VT1_U_VT_WRP2-OVL3(1108.858mil,662.796mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.117mil < 10mil) Between Text "SRAM1_U_SRAM_WRP1" (108mil,661mil) on Top Overlay And Pad VT1_U_VT_WRP2-OVL2(1108.858mil,688.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.117mil < 10mil) Between Text "SRAM1_U_SRAM_WRP1" (108mil,661mil) on Top Overlay And Pad VT1_U_VT_WRP2-OVL1(1108.858mil,713.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "OB1_U_OB_WRP14" (4876mil,4395mil) on Bottom Overlay And Pad 0.1uF_1_U_VT_WRP4-2(4500mil,4380mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-D1(160.434mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-D2(186.024mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-D3(211.614mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-D4(237.204mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.71mil < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-D5(262.796mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.71mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-D7(313.976mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP1-GND(339.568mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-VCC(789.566mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.811mil < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-VCC(789.566mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-D0(763.976mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-DS(738.386mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-DS(738.386mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.445mil < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-~PL(712.796mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.694mil < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-~PL(712.796mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-STCP(687.204mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-SHCP(661.614mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-SHCP(661.614mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-~MR(636.024mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-~MR(636.024mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP10" (1494mil,409mil) on Bottom Overlay And Pad OB1_U_OB_WRP2-Q(610.434mil,476.142mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.178mil < 10mil) Between Text "COUNTER1_U_COUNTER_WRP3" (962mil,5151mil) on Bottom Overlay And Pad OB1_U_OB_WRP9-D7(476.142mil,5161.024mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "COUNTER1_U_COUNTER_WRP3" (962mil,5151mil) on Bottom Overlay And Pad OB1_U_OB_WRP9-GND(476.142mil,5135.434mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "COUNTER1_U_COUNTER_WRP3" (962mil,5151mil) on Bottom Overlay And Pad OB1_U_OB_WRP9-STCP(243.858mil,5212.204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "COUNTER1_U_COUNTER_WRP3" (962mil,5151mil) on Bottom Overlay And Pad OB1_U_OB_WRP9-SHCP(243.858mil,5186.614mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
Rule Violations :33

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VT1_U_VT_WRP16" (4106mil,4981mil) on Top Overlay And Arc (4675.197mil,4967.362mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.162mil < 10mil) Between Text "VT1_U_VT_WRP13" (4106mil,4581mil) on Top Overlay And Arc (4366.142mil,4652.854mil) on Top Overlay Silk Text to Silk Clearance [0.162mil]
   Violation between Silk To Silk Clearance Constraint: (0.162mil < 10mil) Between Text "VT1_U_VT_WRP16" (4106mil,4981mil) on Top Overlay And Arc (4366.142mil,5052.854mil) on Top Overlay Silk Text to Silk Clearance [0.162mil]
   Violation between Silk To Silk Clearance Constraint: (0.162mil < 10mil) Between Text "VT1_U_VT_WRP14" (4106mil,4181mil) on Top Overlay And Arc (4366.142mil,4252.854mil) on Top Overlay Silk Text to Silk Clearance [0.162mil]
   Violation between Silk To Silk Clearance Constraint: (5.973mil < 10mil) Between Text "SRAM1_U_SRAM_WRP2" (108mil,1576mil) on Top Overlay And Arc (1108.858mil,1597.146mil) on Top Overlay Silk Text to Silk Clearance [5.973mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Arc (128.445mil,476.142mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP10" (994mil,414mil) on Bottom Overlay And Arc (188.976mil,393.464mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP12" (994mil,1209mil) on Bottom Overlay And Arc (761.024mil,1231.535mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP14" (1494mil,1209mil) on Bottom Overlay And Arc (761.024mil,1231.535mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.907mil < 10mil) Between Text "0.1uF_1_U_VT_WRP12" (994mil,1209mil) on Bottom Overlay And Arc (188.976mil,1298.465mil) on Bottom Overlay Silk Text to Silk Clearance [0.907mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "OB1_U_OB_WRP12" (1430mil,4926mil) on Bottom Overlay And Arc (784.035mil,4938.976mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_1_U_VT_WRP11" (994mil,809mil) on Bottom Overlay And Arc (536.024mil,784.035mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "0.1uF_2_U_VT_WRP11" (1494mil,809mil) on Bottom Overlay And Arc (536.024mil,784.035mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :13

Processing Rule : Silk primitive without silk layer
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=7mil) (Max=7mil) (Preferred=7mil) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02