------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
------------------------------------------------------------------------------------------------------------------------------
entity DISPLAY_BCD is
    generic 
    (
        CLK_FREQ    : INTEGER
    );
    port 
    (
        i_CLK       : in std_logic;
        
        -- I/O fisicos display
        o_DISP_SEG  : out std_logic_vector(7 downto 0);     -- 7 segmentos
		o_DISP_COM  : out std_logic_vector(1 downto 0)      -- 4 comunes
    );
end DISPLAY_BCD;
------------------------------------------------------------------------------------------------------------------------------
architecture rtl of DISPLAY_BCD is
    
    -- DIVISOR DE RELOJ --
        component CLK_DIV
            generic 
            (
                clk_freq : INTEGER
            );
            port 
            (
                i_out_freq :  INTEGER;
                i_FPGA_clk : in STD_LOGIC;
                o_clk : out STD_LOGIC
            );
        end component;
        signal DISP_CLK : STD_LOGIC;
        signal BCD_CLK : STD_LOGIC;
    
    -- MULTIPLEXADO DE DISPLAY --
        -- Secuencia de comunes de display
        type array_4_t is array (0 to 3) of std_logic_vector(3 downto 0); -- Tipo para manejar los comunes
        constant com_array : array_4_t := 
        (
            "1110",
            "1101",
            "1011",
            "0111"
        );
        signal comun_index : integer range 0 to 4;
    
        -- Impresion de digitos en display
        type array_10_t is array (0 to 9) of std_logic_vector(7 downto 0);
        constant num_array : array_10_t := 
        (
            "11000000",  -- 0
            "11111001",  -- 1
            "10100100",  -- 2
            "10110000",  -- 3
            "10011001",  -- 4
            "10010010",  -- 5
            "10000010",  -- 6
            "11111000",  -- 7
            "10000000",  -- 8
            "10011000"   -- 9
        );

        type int_array is array (0 to 3) of integer;
        signal numbers : int_array := (0, 0, 0, 0);
    
    
    -- DECODER BCD DE 4 BITS --
        component BCD_4bit
            port 
            (
                i_DATA : in std_logic_vector(3 downto 0);
                o_DATA : out std_logic_vector(3 downto 0)
            );
        end component;

        signal DATA         : std_logic_vector(7 downto 0) := "00000000";

        signal BCD_DATA_0, BCD_DATA_1, BCD_DATA_2, BCD_DATA_3, BCD_DATA_4, BCD_DATA_5, BCD_DATA_6 : STD_LOGIC_VECTOR(3 downto 0) := "0000";
        
        signal BCD_DATA     : std_logic_vector(9 downto 0) := "0000000000";     -- Salida de decoder


begin

    ------------------------------------------------------------------------------
                            -- DECODER BCD 8 BITS --
    ------------------------------------------------------------------------------
    0_BCD_4bit : BCD_4bit
        port map ( i_DATA => '0' & DATA(7 downto 5), o_DATA => BCD_DATA_0 );
    1_BCD_4bit : BCD_4bit
        port map ( i_DATA => BCD_DATA_0(2 downto 0) & DATA(4), o_DATA => BCD_DATA_1 );
    2_BCD_4bit : BCD_4bit
        port map ( i_DATA => BCD_DATA_1(2 downto 0) & DATA(3), o_DATA => BCD_DATA_2 );
    3_BCD_4bit : BCD_4bit
        port map ( i_DATA => '0' & BCD_DATA_0(3) & BCD_DATA_1(3) & BCD_DATA_2(3), o_DATA => BCD_DATA_3 );
    4_BCD_4bit : BCD_4bit
        port map ( i_DATA => BCD_DATA_2(2 downto 0) & DATA(2), o_DATA => BCD_DATA_4 );
    5_BCD_4bit : BCD_4bit
        port map ( i_DATA => BCD_DATA_3(2 downto 0) & BCD_DATA_4(3), o_DATA => BCD_DATA_5 );
    6_BCD_4bit : BCD_4bit
        port map ( i_DATA => BCD_DATA_4(2 downto 0) & DATA(1), o_DATA => BCD_DATA_6 );

    BCD_DATA <= BCD_DATA_3(3) & BCD_DATA_5 & BCD_DATA_6 & DATA(0); 

    ------------------------------------------------------------------------------
                            -- DIVISORES DE RELOJ --
    ------------------------------------------------------------------------------
    c_DISP_CLK : CLK_DIV
        generic map ( clk_freq => CLK_FREQ )
        port map ( i_out_freq => 1000, i_FPGA_clk => i_CLK, o_clk => DISP_CLK);

    ------------------------------------------------------------------------------
                            -- MULTIPLEXADO DE DISPLAY --
    ------------------------------------------------------------------------------
    multiplexado : process (DISP_CLK)
    begin
        if rising_edge(DISP_CLK) then
            -- Enviamos informacion a display seleccionado
            common  <= com_array(comun_index);
            display <= num_array(numbers(comun_index));

            -- Seleccionamos display para proxima impresion
            if (comun_index = 3) then
                comun_index <= 0;
            else
                comun_index <= comun_index + 1;
            end if;

        end if;

    end process;

    numbers(0) <= to_integer(unsigned(BCD_DATA(3 downto 0)));
    numbers(1) <= to_integer(unsigned(BCD_DATA(7 downto 4)));
    numbers(2) <= to_integer(unsigned(BCD_DATA(9 downto 8)));

    ------------------------------------------------------------------------------
                                -- DECODER BCD --
    ------------------------------------------------------------------------------
    
    Sumador : process (DISP_CLK)
    begin
        if rising_edge(DISP_CLK) then
            if (unsigned(DATA) = 255) then
                DATA <= "00000000";
            else
                DATA <= std_logic_vector(unsigned(DATA) + 1);
            end if;

        end if;

    end process;

end rtl;