$date
	Sun Oct 23 05:26:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#751387
b1 !
1"
#751390
b1 &
b1 %
1$
#751391
0"
#751394
1#
#751398
b0 &
0#
b0 %
0$
#1720846
b1001 &
b1001 %
1$
b1001 !
1"
#1720847
0"
#1720850
b11100 &
b11100 %
#1720854
b1110 &
b1110 %
#1720858
b111 &
b111 %
#1720862
b10110 &
b10110 %
#1720866
b1011 &
b1011 %
#1720870
b100010 &
b100010 %
#1720874
b10001 &
b10001 %
#1720878
b110100 &
b110100 %
#1720882
b11010 &
b11010 %
#1720886
b1101 &
b1101 %
#1720890
b101000 &
b101000 %
#1720894
b10100 &
b10100 %
#1720898
b1010 &
b1010 %
#1720902
b101 &
b101 %
#1720906
b10000 &
b10000 %
#1720910
b1000 &
b1000 %
#1720914
b100 &
b100 %
#1720918
b10 &
b10 %
#1720922
b1 &
b1 %
1#
#1720926
b0 &
0#
b0 %
0$
#2704058
b11000 &
b11000 %
1$
b11000 !
1"
#2704059
0"
#2704062
b1100 &
b1100 %
#2704066
b110 &
b110 %
#2704070
b11 &
b11 %
#2704074
b1010 &
b1010 %
#2704078
b101 &
b101 %
#2704082
b10000 &
b10000 %
#2704086
b1000 &
b1000 %
#2704090
b100 &
b100 %
#2704094
b10 &
b10 %
#2704098
b1 &
b1 %
1#
#2704102
b0 &
0#
b0 %
0$
#4500012
