<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/vendor/lowrisc_ibex/dv/cs_registers/tb/tb_cs_registers.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="k">module</span> <span class="n">tb_cs_registers</span> <span class="p">#(</span>
<a name="l-6"></a>    <span class="k">parameter</span> <span class="k">bit</span>          <span class="n">DbgTriggerEn</span>     <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-7"></a>    <span class="k">parameter</span> <span class="k">bit</span>          <span class="n">ICache</span>           <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-8"></a>    <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">MHPMCounterNum</span>   <span class="o">=</span> <span class="mh">8</span><span class="p">,</span>
<a name="l-9"></a>    <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">MHPMCounterWidth</span> <span class="o">=</span> <span class="mh">40</span><span class="p">,</span>
<a name="l-10"></a>    <span class="k">parameter</span> <span class="k">bit</span>          <span class="n">PMPEnable</span>        <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-11"></a>    <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">PMPGranularity</span>   <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-12"></a>    <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">PMPNumRegions</span>    <span class="o">=</span> <span class="mh">4</span><span class="p">,</span>
<a name="l-13"></a>    <span class="k">parameter</span> <span class="k">bit</span>          <span class="n">RV32E</span>            <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-14"></a>    <span class="k">parameter</span> <span class="k">bit</span>          <span class="n">RV32M</span>            <span class="o">=</span> <span class="mh">0</span>
<a name="l-15"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-16"></a>    <span class="c1">// Clock and Reset</span>
<a name="l-17"></a>    <span class="k">inout</span>  <span class="k">wire</span>                 <span class="n">clk_i</span><span class="p">,</span>
<a name="l-18"></a>    <span class="k">inout</span>  <span class="k">wire</span>                 <span class="n">in_rst_ni</span><span class="p">,</span>
<a name="l-19"></a>    <span class="k">output</span> <span class="k">wire</span>                 <span class="n">test_passed_o</span>
<a name="l-20"></a><span class="p">);</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="k">logic</span>                 <span class="n">dpi_rst_ni</span><span class="p">;</span>
<a name="l-23"></a>  <span class="k">logic</span>                 <span class="n">rst_ni</span><span class="p">;</span>
<a name="l-24"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">hart_id_i</span><span class="p">;</span>
<a name="l-25"></a>
<a name="l-26"></a>  <span class="c1">// Privilege mode</span>
<a name="l-27"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">priv_lvl_e</span>  <span class="n">priv_mode_id_o</span><span class="p">;</span>
<a name="l-28"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">priv_lvl_e</span>  <span class="n">priv_mode_if_o</span><span class="p">;</span>
<a name="l-29"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">priv_lvl_e</span>  <span class="n">priv_mode_lsu_o</span><span class="p">;</span>
<a name="l-30"></a>  <span class="k">logic</span>                 <span class="n">csr_mstatus_tw_o</span><span class="p">;</span>
<a name="l-31"></a>
<a name="l-32"></a>  <span class="c1">// mtvec</span>
<a name="l-33"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_mtvec_o</span><span class="p">;</span>
<a name="l-34"></a>  <span class="k">logic</span>                 <span class="n">csr_mtvec_init_i</span><span class="p">;</span>
<a name="l-35"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">boot_addr_i</span><span class="p">;</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="c1">// Interface to registers (SRAM like)</span>
<a name="l-38"></a>  <span class="k">logic</span>                 <span class="n">csr_access_i</span><span class="p">;</span>
<a name="l-39"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">csr_num_e</span>   <span class="n">csr_addr_i</span><span class="p">;</span>
<a name="l-40"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_wdata_i</span><span class="p">;</span>
<a name="l-41"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">csr_op_e</span>    <span class="n">csr_op_i</span><span class="p">;</span>
<a name="l-42"></a>  <span class="k">logic</span>                 <span class="n">csr_op_en_i</span><span class="p">;</span>
<a name="l-43"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_rdata_o</span><span class="p">;</span>
<a name="l-44"></a>
<a name="l-45"></a>  <span class="c1">// interrupts</span>
<a name="l-46"></a>  <span class="k">logic</span>                 <span class="n">irq_software_i</span><span class="p">;</span>
<a name="l-47"></a>  <span class="k">logic</span>                 <span class="n">irq_timer_i</span><span class="p">;</span>
<a name="l-48"></a>  <span class="k">logic</span>                 <span class="n">irq_external_i</span><span class="p">;</span>
<a name="l-49"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">irq_fast_i</span><span class="p">;</span>
<a name="l-50"></a>  <span class="k">logic</span>                 <span class="n">nmi_mode_i</span><span class="p">;</span>             <span class="c1">// core is handling an NMI</span>
<a name="l-51"></a>  <span class="k">logic</span>                 <span class="n">irq_pending_o</span><span class="p">;</span>          <span class="c1">// interupt request pending</span>
<a name="l-52"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">irqs_t</span>      <span class="n">irqs_o</span><span class="p">;</span>
<a name="l-53"></a>  <span class="k">logic</span>                 <span class="n">csr_mstatus_mie_o</span><span class="p">;</span>
<a name="l-54"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_mepc_o</span><span class="p">;</span>
<a name="l-55"></a>
<a name="l-56"></a>    <span class="c1">// PMP</span>
<a name="l-57"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">pmp_cfg_t</span>   <span class="n">csr_pmp_cfg_o</span>  <span class="p">[</span><span class="n">PMPNumRegions</span><span class="p">];</span>
<a name="l-58"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">33</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_pmp_addr_o</span> <span class="p">[</span><span class="n">PMPNumRegions</span><span class="p">];</span>
<a name="l-59"></a>
<a name="l-60"></a>  <span class="c1">// debug</span>
<a name="l-61"></a>  <span class="k">logic</span>                 <span class="n">debug_mode_i</span><span class="p">;</span>
<a name="l-62"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">dbg_cause_e</span> <span class="n">debug_cause_i</span><span class="p">;</span>
<a name="l-63"></a>  <span class="k">logic</span>                 <span class="n">debug_csr_save_i</span><span class="p">;</span>
<a name="l-64"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_depc_o</span><span class="p">;</span>
<a name="l-65"></a>  <span class="k">logic</span>                 <span class="n">debug_single_step_o</span><span class="p">;</span>
<a name="l-66"></a>  <span class="k">logic</span>                 <span class="n">debug_ebreakm_o</span><span class="p">;</span>
<a name="l-67"></a>  <span class="k">logic</span>                 <span class="n">debug_ebreaku_o</span><span class="p">;</span>
<a name="l-68"></a>  <span class="k">logic</span>                 <span class="n">trigger_match_o</span><span class="p">;</span>
<a name="l-69"></a>
<a name="l-70"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">pc_if_i</span><span class="p">;</span>
<a name="l-71"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">pc_id_i</span><span class="p">;</span>
<a name="l-72"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">pc_wb_i</span><span class="p">;</span>
<a name="l-73"></a>
<a name="l-74"></a>  <span class="k">logic</span>                 <span class="n">icache_enable_o</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a>  <span class="k">logic</span>                 <span class="n">csr_save_if_i</span><span class="p">;</span>
<a name="l-77"></a>  <span class="k">logic</span>                 <span class="n">csr_save_id_i</span><span class="p">;</span>
<a name="l-78"></a>  <span class="k">logic</span>                 <span class="n">csr_save_wb_i</span><span class="p">;</span>
<a name="l-79"></a>  <span class="k">logic</span>                 <span class="n">csr_restore_mret_i</span><span class="p">;</span>
<a name="l-80"></a>  <span class="k">logic</span>                 <span class="n">csr_restore_dret_i</span><span class="p">;</span>
<a name="l-81"></a>  <span class="k">logic</span>                 <span class="n">csr_save_cause_i</span><span class="p">;</span>
<a name="l-82"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">exc_cause_e</span> <span class="n">csr_mcause_i</span><span class="p">;</span>
<a name="l-83"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">csr_mtval_i</span><span class="p">;</span>
<a name="l-84"></a>  <span class="k">logic</span>                 <span class="n">illegal_csr_insn_o</span><span class="p">;</span>     <span class="c1">// access to non-existent CSR,</span>
<a name="l-85"></a>                                                <span class="c1">// with wrong priviledge level, or</span>
<a name="l-86"></a>                                                <span class="c1">// missing write permissions</span>
<a name="l-87"></a>  <span class="k">logic</span>                 <span class="n">instr_new_id_i</span><span class="p">;</span>         <span class="c1">// ID stage sees a new instr</span>
<a name="l-88"></a>
<a name="l-89"></a>  <span class="c1">// Performance Counters</span>
<a name="l-90"></a>  <span class="k">logic</span>                 <span class="n">instr_ret_i</span><span class="p">;</span>            <span class="c1">// instr retired in ID/EX stage</span>
<a name="l-91"></a>  <span class="k">logic</span>                 <span class="n">instr_ret_compressed_i</span><span class="p">;</span> <span class="c1">// compressed instr retired</span>
<a name="l-92"></a>  <span class="k">logic</span>                 <span class="n">iside_wait_i</span><span class="p">;</span>           <span class="c1">// core waiting for the iside</span>
<a name="l-93"></a>  <span class="k">logic</span>                 <span class="n">pc_set_i</span><span class="p">;</span>               <span class="c1">// PC was set to a new value</span>
<a name="l-94"></a>  <span class="k">logic</span>                 <span class="n">jump_i</span><span class="p">;</span>                 <span class="c1">// jump instr seen (j, jr, jal, jalr)</span>
<a name="l-95"></a>  <span class="k">logic</span>                 <span class="n">branch_i</span><span class="p">;</span>               <span class="c1">// branch instr seen (bf, bnf)</span>
<a name="l-96"></a>  <span class="k">logic</span>                 <span class="n">branch_taken_i</span><span class="p">;</span>         <span class="c1">// branch was taken</span>
<a name="l-97"></a>  <span class="k">logic</span>                 <span class="n">mem_load_i</span><span class="p">;</span>             <span class="c1">// load from memory in this cycle</span>
<a name="l-98"></a>  <span class="k">logic</span>                 <span class="n">mem_store_i</span><span class="p">;</span>            <span class="c1">// store to memory in this cycle</span>
<a name="l-99"></a>  <span class="k">logic</span>                 <span class="n">dside_wait_i</span><span class="p">;</span>           <span class="c1">// core waiting for the dside</span>
<a name="l-100"></a>  <span class="k">logic</span>                 <span class="n">mul_wait_i</span><span class="p">;</span>
<a name="l-101"></a>  <span class="k">logic</span>                 <span class="n">div_wait_i</span><span class="p">;</span>
<a name="l-102"></a>
<a name="l-103"></a>  <span class="c1">//-----------------</span>
<a name="l-104"></a>  <span class="c1">// Reset generation</span>
<a name="l-105"></a>  <span class="c1">//-----------------</span>
<a name="l-106"></a>  <span class="c1">// Allow reset to be toggled by the top-level (in Verilator)</span>
<a name="l-107"></a>  <span class="c1">// or a DPI call</span>
<a name="l-108"></a>  <span class="k">assign</span> <span class="n">rst_ni</span> <span class="o">=</span> <span class="n">in_rst_ni</span> <span class="o">&amp;</span> <span class="n">dpi_rst_ni</span><span class="p">;</span>
<a name="l-109"></a>
<a name="l-110"></a>  <span class="c1">//----------------------------------------</span>
<a name="l-111"></a>  <span class="c1">// Clock generation (not used in Verilator</span>
<a name="l-112"></a>  <span class="c1">//----------------------------------------</span>
<a name="l-113"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-114"></a>  <span class="k">logic</span> <span class="n">local_clk_i</span><span class="p">;</span>
<a name="l-115"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-116"></a>    <span class="n">local_clk_i</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-117"></a>    <span class="k">while</span> <span class="p">(</span><span class="mh">1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-118"></a>      <span class="p">#</span><span class="mh">10</span>
<a name="l-119"></a>      <span class="n">local_clk_i</span> <span class="o">=</span> <span class="o">!</span><span class="n">local_clk_i</span><span class="p">;</span>
<a name="l-120"></a>    <span class="k">end</span>
<a name="l-121"></a>  <span class="k">end</span>
<a name="l-122"></a>  <span class="k">assign</span> <span class="n">clk_i</span> <span class="o">=</span> <span class="n">local_clk_i</span><span class="p">;</span>
<a name="l-123"></a>  <span class="k">assign</span> <span class="n">in_rst_ni</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-124"></a><span class="no">`endif</span>
<a name="l-125"></a>
<a name="l-126"></a>  <span class="n">ibex_cs_registers</span> <span class="p">#(</span>
<a name="l-127"></a>    <span class="p">.</span><span class="n">DbgTriggerEn</span>     <span class="p">(</span><span class="n">DbgTriggerEn</span><span class="p">),</span>
<a name="l-128"></a>    <span class="p">.</span><span class="n">MHPMCounterNum</span>   <span class="p">(</span><span class="n">MHPMCounterNum</span><span class="p">),</span>
<a name="l-129"></a>    <span class="p">.</span><span class="n">MHPMCounterWidth</span> <span class="p">(</span><span class="n">MHPMCounterWidth</span><span class="p">),</span>
<a name="l-130"></a>    <span class="p">.</span><span class="n">PMPEnable</span>        <span class="p">(</span><span class="n">PMPEnable</span><span class="p">),</span>
<a name="l-131"></a>    <span class="p">.</span><span class="n">PMPGranularity</span>   <span class="p">(</span><span class="n">PMPGranularity</span><span class="p">),</span>
<a name="l-132"></a>    <span class="p">.</span><span class="n">PMPNumRegions</span>    <span class="p">(</span><span class="n">PMPNumRegions</span><span class="p">),</span>
<a name="l-133"></a>    <span class="p">.</span><span class="n">RV32E</span>            <span class="p">(</span><span class="n">RV32E</span><span class="p">),</span>
<a name="l-134"></a>    <span class="p">.</span><span class="n">RV32M</span>            <span class="p">(</span><span class="n">RV32M</span><span class="p">)</span>
<a name="l-135"></a>  <span class="p">)</span> <span class="n">i_cs_regs</span> <span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-136"></a>
<a name="l-137"></a>  <span class="c1">// DPI calls</span>
<a name="l-138"></a>  <span class="k">bit</span> <span class="n">stop_simulation</span><span class="p">;</span>
<a name="l-139"></a>  <span class="k">bit</span> <span class="n">test_passed</span><span class="p">;</span>
<a name="l-140"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">seed</span><span class="p">;</span>
<a name="l-141"></a>
<a name="l-142"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-143"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="nb">$value$plusargs</span> <span class="p">(</span><span class="s">&quot;ntb_random_seed=%d&quot;</span><span class="p">,</span> <span class="n">seed</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-144"></a>      <span class="n">seed</span> <span class="o">=</span> <span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<a name="l-145"></a>    <span class="k">end</span>
<a name="l-146"></a>    <span class="n">env_dpi</span><span class="o">::</span><span class="n">env_initial</span><span class="p">(</span><span class="n">seed</span><span class="p">,</span>
<a name="l-147"></a>        <span class="n">PMPEnable</span><span class="p">,</span> <span class="n">PMPGranularity</span><span class="p">,</span> <span class="n">PMPNumRegions</span><span class="p">,</span>
<a name="l-148"></a>        <span class="n">MHPMCounterNum</span><span class="p">,</span> <span class="n">MHPMCounterWidth</span><span class="p">);</span>
<a name="l-149"></a>  <span class="k">end</span>
<a name="l-150"></a>
<a name="l-151"></a>  <span class="k">final</span> <span class="k">begin</span>
<a name="l-152"></a>    <span class="n">env_dpi</span><span class="o">::</span><span class="n">env_final</span><span class="p">();</span>
<a name="l-153"></a>  <span class="k">end</span>
<a name="l-154"></a>
<a name="l-155"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-156"></a>    <span class="n">env_dpi</span><span class="o">::</span><span class="n">env_tick</span><span class="p">(</span><span class="n">stop_simulation</span><span class="p">,</span> <span class="n">test_passed</span><span class="p">);</span>
<a name="l-157"></a>    <span class="n">rst_dpi</span><span class="o">::</span><span class="n">rst_tick</span><span class="p">(</span><span class="s">&quot;rstn_driver&quot;</span><span class="p">,</span> <span class="n">dpi_rst_ni</span><span class="p">);</span>
<a name="l-158"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">stop_simulation</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-159"></a>      <span class="nb">$finish</span><span class="p">();</span>
<a name="l-160"></a>    <span class="k">end</span>
<a name="l-161"></a>  <span class="k">end</span>
<a name="l-162"></a>
<a name="l-163"></a>  <span class="c1">// Signal test pass / fail as an output (Verilator sims can pick this up and use it as a</span>
<a name="l-164"></a>  <span class="c1">// return code)</span>
<a name="l-165"></a>  <span class="k">assign</span> <span class="n">test_passed_o</span> <span class="o">=</span> <span class="n">test_passed</span><span class="p">;</span>
<a name="l-166"></a>
<a name="l-167"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-168"></a>    <span class="n">reg_dpi</span><span class="o">::</span><span class="n">monitor_tick</span><span class="p">(</span><span class="s">&quot;reg_driver&quot;</span><span class="p">,</span>
<a name="l-169"></a>                          <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-170"></a>                          <span class="n">illegal_csr_insn_o</span><span class="p">,</span>
<a name="l-171"></a>                          <span class="n">csr_access_i</span><span class="p">,</span>
<a name="l-172"></a>                          <span class="n">csr_op_i</span><span class="p">,</span>
<a name="l-173"></a>                          <span class="n">csr_op_en_i</span><span class="p">,</span>
<a name="l-174"></a>                          <span class="n">csr_addr_i</span><span class="p">,</span>
<a name="l-175"></a>                          <span class="n">csr_wdata_i</span><span class="p">,</span>
<a name="l-176"></a>                          <span class="n">csr_rdata_o</span><span class="p">);</span>
<a name="l-177"></a>    <span class="n">reg_dpi</span><span class="o">::</span><span class="n">driver_tick</span><span class="p">(</span><span class="s">&quot;reg_driver&quot;</span><span class="p">,</span>
<a name="l-178"></a>                         <span class="n">csr_access_i</span><span class="p">,</span>
<a name="l-179"></a>                         <span class="n">csr_op_i</span><span class="p">,</span>
<a name="l-180"></a>                         <span class="n">csr_op_en_i</span><span class="p">,</span>
<a name="l-181"></a>                         <span class="n">csr_addr_i</span><span class="p">,</span>
<a name="l-182"></a>                         <span class="n">csr_wdata_i</span><span class="p">);</span>
<a name="l-183"></a>  <span class="k">end</span>
<a name="l-184"></a>  <span class="c1">// Note that CSR accesses only happen if instr_new_id_i is high</span>
<a name="l-185"></a>  <span class="k">assign</span> <span class="n">instr_new_id_i</span> <span class="o">=</span> <span class="n">csr_access_i</span><span class="p">;</span>
<a name="l-186"></a>
<a name="l-187"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>