<div id=toc></div>

# Table of Contents

- [cs.AR](#cs.AR) [Total: 3]


<div id='cs.AR'></div>

# cs.AR [[Back]](#toc)

### [1] [CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions](https://arxiv.org/abs/2602.04991)
*Simone Manoni,Emanuele Parisi,Riccardo Tedeschi,Davide Rossi,Andrea Acquaviva,Andrea Bartolini*

Main category: cs.AR

TL;DR: 首个RISC-V控制流完整性扩展(Zicfiss和Zicfilp)的设计、集成与评估，通过硬件实现影子栈和着陆垫机制，在CVA6核心中仅增加1.0%面积开销


<details>
  <summary>Details</summary>
Motivation: 保护易受攻击程序免受控制流劫持攻击，为RISC-V架构提供标准化的控制流完整性硬件扩展

Method: 设计了两个独立可配置的硬件单元：前向边控制流保护(影子栈)和后向边控制流保护(着陆垫)，完全集成到开源CVA6核心中

Result: 在22nm FDX工艺下仅增加1.0%面积开销，使用MiBench汽车基准测试子集评估显示最高15.6%性能开销，完整实现已开源

Conclusion: 成功实现了首个RISC-V控制流完整性标准扩展，以极小的硬件开销提供了有效的控制流保护，为RISC-V生态系统的安全性做出了重要贡献

Abstract: This work presents the first design, integration, and evaluation of the standard RISC-V extensions for Control-Flow Integrity (CFI). The Zicfiss and Zicfilp extensions aim at protecting the execution of a vulnerable program from control-flow hijacking attacks through the implementation of security mechanisms based on shadow stack and landing pad primitives. We introduce two independent and configurable hardware units implementing forward-edge and backward-edge control-flow protection, fully integrated into the open-source CVA6 core. Our design incurs in only 1.0% area overhead when synthesized in 22 nm FDX technology, and up to 15.6% performance overhead based on evaluation with the MiBench automotive benchmark subset. We release the complete implementation as open source.

</details>


### [2] [COFFEE: A Carbon-Modeling and Optimization Framework for HZO-based FeFET eNVMs](https://arxiv.org/abs/2602.05018)
*Hongbang Wu,Xuesi Chen,Shubham Jadhav,Amit Lal,Lillian Pentecost,Udit Gupta*

Main category: cs.AR

TL;DR: COFFEE是首个针对HZO-FeFET eNVM的碳足迹建模框架，涵盖制造到使用的全生命周期。研究表明HZO-FeFET在单位面积碳足迹比CMOS高11%，但单位MB碳足迹比SRAM低4.3倍。在边缘ML加速器中替换SRAM可减少42.3%制造碳和70%使用碳。


<details>
  <summary>Details</summary>
Motivation: ICT技术对全球环境影响日益显著，新兴非易失性存储器(eNVM)虽能提高能效，但其全生命周期碳足迹尚不明确。理解硬件系统的环境影响是实现可持续计算的第一步。

Method: 提出COFFEE框架，基于真实半导体工厂数据和器件制造工艺估算制造碳足迹，结合架构级eNVM设计空间探索工具量化使用阶段性能和能耗。以HZO-FeFET为例进行详细研究。

Result: 2MB容量下，HZO-FeFET的单位面积制造碳足迹比CMOS基线高11%，但单位MB制造碳足迹始终比SRAM低4.3倍。在边缘ML加速器案例中，用HZO-FeFET替换SRAM权重缓存可减少42.3%制造碳和70%使用碳。

Conclusion: HZO-FeFET eNVM在碳足迹方面具有显著优势，特别是单位容量制造碳远低于SRAM。COFFEE框架为评估eNVM环境可持续性提供了重要工具，有助于推动可持续计算发展。

Abstract: Information and communication technologies account for a growing portion of global environmental impacts. While emerging technologies, such as emerging non-volatile memories (eNVM), offer a promising solution to energy efficient computing, their end-to-end footprint is not well understood. Understanding the environmental impact of hardware systems over their life cycle is the first step to realizing sustainable computing. This work conducts a detailed study of one example eNVM device: hafnium-zirconium-oxide (HZO)-based ferroelectric field-effect transistors (FeFETs). We present COFFEE, the first carbon modeling framework for HZO-based FeFET eNVMs across life cycle, from hardware manufacturing (embodied carbon) to use (operational carbon). COFFEE builds on data gathered from a real semiconductor fab and device fabrication recipes to estimate embodied carbon, and architecture level eNVM design space exploration tools to quantify use-phase performance and energy. Our evaluation shows that, at 2 MB capacity, the embodied carbon per unit area overhead of HZO-FeFETs can be up to 11% higher than the CMOS baseline, while the embodied carbon per MB remains consistently about 4.3x lower than SRAM across different memory capacity. A further case study applies COFFEE to an edge ML accelerator, showing that replacing the SRAM-based weight buffer with HZO-based FeFET eNVMs reduces embodied carbon by 42.3% and operational carbon by up to 70%.

</details>


### [3] [Balancing FP8 Computation Accuracy and Efficiency on Digital CIM via Shift-Aware On-the-fly Aligned-Mantissa Bitwidth Prediction](https://arxiv.org/abs/2602.05743)
*Liang Zhao,Kunming Shao,Zhipeng Liao,Xijie Huang,Tim Kwang-Ting Cheng,Chi-Ying Tsui,Yi Zou*

Main category: cs.AR

TL;DR: 提出一种灵活的FP8数字计算内存加速器，通过动态位宽预测、FIFO输入对齐单元和可扩展INT MAC阵列，支持所有FP8格式并显著提升能效


<details>
  <summary>Details</summary>
Motivation: 现有数字计算内存架构难以支持可变FP8对齐尾数位宽，统一对齐策略和固定精度乘累加单元无法有效处理分布多样的输入数据

Method: 1) 动态移位感知位宽预测(DSBP)实时预测输入，自适应调整权重(2/4/6/8b)和输入(2~12b)对齐尾数精度；2) FIFO输入对齐单元(FIAU)用指针控制替代复杂桶形移位器；3) 精度可扩展INT MAC阵列以最小开销实现灵活权重精度

Result: 28nm CMOS实现64×96 CIM阵列，固定E5M7格式下达到20.4 TFLOPS/W，FP8能效比先前工作高2.8倍，支持所有FP8格式。Llama-7b在BoolQ和Winogrande数据集上，DSBP在相同精度水平下比固定位宽模式效率更高

Conclusion: 该灵活FP8 DCIM加速器通过创新的动态位宽预测、简化对齐单元和可扩展MAC设计，成功解决了可变FP8格式支持问题，在保持精度的同时显著提升了能效

Abstract: FP8 low-precision formats have gained significant adoption in Transformer inference and training. However, existing digital compute-in-memory (DCIM) architectures face challenges in supporting variable FP8 aligned-mantissa bitwidths, as unified alignment strategies and fixed-precision multiply-accumulate (MAC) units struggle to handle input data with diverse distributions. This work presents a flexible FP8 DCIM accelerator with three innovations: (1) a dynamic shift-aware bitwidth prediction (DSBP) with on-the-fly input prediction that adaptively adjusts weight (2/4/6/8b) and input (2$\sim$12b) aligned-mantissa precision; (2) a FIFO-based input alignment unit (FIAU) replacing complex barrel shifters with pointer-based control; and (3) a precision-scalable INT MAC array achieving flexible weight precision with minimal overhead. Implemented in 28nm CMOS with a 64$\times$96 CIM array, the design achieves 20.4 TFLOPS/W for fixed E5M7, demonstrating 2.8$\times$ higher FP8 efficiency than previous work while supporting all FP8 formats. Results on Llama-7b show that the DSBP achieves higher efficiency than fixed bitwidth mode at the same accuracy level on both BoolQ and Winogrande datasets, with configurable parameters enabling flexible accuracy-efficiency trade-offs.

</details>
