{"vcs1":{"timestamp_begin":1742290427.951215476, "rt":4.53, "ut":4.27, "st":0.21}}
{"vcselab":{"timestamp_begin":1742290432.569584231, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1742290432.903074003, "rt":0.26, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742290427.633720290}
{"VCS_COMP_START_TIME": 1742290427.633720290}
{"VCS_COMP_END_TIME": 1742290433.234541246}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 354660}}
{"vcselab": {"peak_mem": 158272}}
