|uart_fpga_top
clock => clock.IN10
reset_n => reset_n.IN1
button => button.IN1
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
switches[4] => switches[4].IN1
switches[5] => switches[5].IN1
switches[6] => switches[6].IN1
switches[7] => switches[7].IN1
i_Rx_Serial => i_Rx_Serial.IN2
o_Tx_Serial << uart_fpga_top_mux_1:tx_serial_mux.out
leds[0] << uart_fpga_top_mux_0:leds_mux.out
leds[1] << uart_fpga_top_mux_0:leds_mux.out
leds[2] << uart_fpga_top_mux_0:leds_mux.out
leds[3] << uart_fpga_top_mux_0:leds_mux.out
leds[4] << uart_fpga_top_mux_0:leds_mux.out
leds[5] << uart_fpga_top_mux_0:leds_mux.out
leds[6] << uart_fpga_top_mux_0:leds_mux.out
leds[7] << uart_fpga_top_mux_0:leds_mux.out
seg_unidades[0] << Timer:timer_inst.seg_unidades
seg_unidades[1] << Timer:timer_inst.seg_unidades
seg_unidades[2] << Timer:timer_inst.seg_unidades
seg_unidades[3] << Timer:timer_inst.seg_unidades
seg_unidades[4] << Timer:timer_inst.seg_unidades
seg_unidades[5] << Timer:timer_inst.seg_unidades
seg_unidades[6] << Timer:timer_inst.seg_unidades
seg_decenas[0] << Timer:timer_inst.seg_decenas
seg_decenas[1] << Timer:timer_inst.seg_decenas
seg_decenas[2] << Timer:timer_inst.seg_decenas
seg_decenas[3] << Timer:timer_inst.seg_decenas
seg_decenas[4] << Timer:timer_inst.seg_decenas
seg_decenas[5] << Timer:timer_inst.seg_decenas
seg_decenas[6] << Timer:timer_inst.seg_decenas
seg_handshake[0] << BCD_to_7Segment:bcd_to_7seg_inst.seg
seg_handshake[1] << BCD_to_7Segment:bcd_to_7seg_inst.seg
seg_handshake[2] << BCD_to_7Segment:bcd_to_7seg_inst.seg
seg_handshake[3] << BCD_to_7Segment:bcd_to_7seg_inst.seg
seg_handshake[4] << BCD_to_7Segment:bcd_to_7seg_inst.seg
seg_handshake[5] << BCD_to_7Segment:bcd_to_7seg_inst.seg
seg_handshake[6] << BCD_to_7Segment:bcd_to_7seg_inst.seg


|uart_fpga_top|D_FF_Manual:button_sync0_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|D_FF_Manual:button_sync0_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:button_sync1_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|D_FF_Manual:button_sync1_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:button_prev_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|D_FF_Manual:button_prev_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_fpga_top_mux_2:tx_start_mux
sel => out.IN0
sel => out.IN0
in0 => out.IN1
in1 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_fpga_top_mux_3:tx_data_mux
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in0[3] => out.IN1
in0[4] => out.IN1
in0[5] => out.IN1
in0[6] => out.IN1
in0[7] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
in1[3] => out.IN1
in1[4] => out.IN1
in1[5] => out.IN1
in1[6] => out.IN1
in1[7] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_fpga_top_mux_4:received_data_mux
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in0[3] => out.IN1
in0[4] => out.IN1
in0[5] => out.IN1
in0[6] => out.IN1
in0[7] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
in1[3] => out.IN1
in1[4] => out.IN1
in1[5] => out.IN1
in1[6] => out.IN1
in1[7] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_start_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|D_FF_Manual:tx_start_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff
clk => clk.IN8
reset => reset.IN8
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff
clk => clk.IN8
reset => reset.IN8
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|D_FF_Manual:received_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst
i_Clock => i_Clock.IN1
i_Enable => uart_tx_fsm:fsm.i_Enable
i_Enable => uart_tx_clk_counter:clk_counter.i_Enable
i_Enable => uart_tx_bit_index:bit_idx.i_Enable
i_Enable => uart_tx_mux_5:mux_current_state_mux.sel
i_Enable => _.IN1
i_Tx_DV => uart_tx_fsm:fsm.i_Tx_DV
i_Tx_Byte[0] => uart_tx_mux_1:mux1.i_Tx_Byte[0]
i_Tx_Byte[1] => uart_tx_mux_1:mux1.i_Tx_Byte[1]
i_Tx_Byte[2] => uart_tx_mux_1:mux1.i_Tx_Byte[2]
i_Tx_Byte[3] => uart_tx_mux_1:mux1.i_Tx_Byte[3]
i_Tx_Byte[4] => uart_tx_mux_1:mux1.i_Tx_Byte[4]
i_Tx_Byte[5] => uart_tx_mux_1:mux1.i_Tx_Byte[5]
i_Tx_Byte[6] => uart_tx_mux_1:mux1.i_Tx_Byte[6]
i_Tx_Byte[7] => uart_tx_mux_1:mux1.i_Tx_Byte[7]
o_Tx_Active <= uart_tx_mux_3:mux3.o_Tx_Active
o_Tx_Serial <= uart_tx_mux_1:mux1.o_Tx_Serial
o_Tx_Done <= uart_tx_mux_2:mux2.o_Tx_Done


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm
i_Clock => ~NO_FANOUT~
i_Enable => ~NO_FANOUT~
i_Tx_DV => t1.IN1
current_state[0] => current_state[0].IN5
current_state[1] => current_state[1].IN5
current_state[2] => current_state[2].IN5
clock_count[0] => LessThan2.IN32
clock_count[0] => LessThan3.IN32
clock_count[1] => LessThan2.IN31
clock_count[1] => LessThan3.IN31
clock_count[2] => LessThan2.IN30
clock_count[2] => LessThan3.IN30
clock_count[3] => LessThan2.IN29
clock_count[3] => LessThan3.IN29
clock_count[4] => LessThan2.IN28
clock_count[4] => LessThan3.IN28
clock_count[5] => LessThan2.IN27
clock_count[5] => LessThan3.IN27
clock_count[6] => LessThan2.IN26
clock_count[6] => LessThan3.IN26
clock_count[7] => LessThan2.IN25
clock_count[7] => LessThan3.IN25
clock_count[8] => LessThan2.IN24
clock_count[8] => LessThan3.IN24
clock_count[9] => LessThan2.IN23
clock_count[9] => LessThan3.IN23
clock_count[10] => LessThan2.IN22
clock_count[10] => LessThan3.IN22
clock_count[11] => LessThan2.IN21
clock_count[11] => LessThan3.IN21
clock_count[12] => LessThan2.IN20
clock_count[12] => LessThan3.IN20
clock_count[13] => LessThan2.IN19
clock_count[13] => LessThan3.IN19
clock_count[14] => LessThan2.IN18
clock_count[14] => LessThan3.IN18
clock_count[15] => LessThan2.IN17
clock_count[15] => LessThan3.IN17
bit_index[0] => LessThan0.IN6
bit_index[0] => LessThan1.IN6
bit_index[1] => LessThan0.IN5
bit_index[1] => LessThan1.IN5
bit_index[2] => LessThan0.IN4
bit_index[2] => LessThan1.IN4
next_state[0] <= next_state.DB_MAX_OUTPUT_PORT_TYPE
next_state[1] <= next_state.DB_MAX_OUTPUT_PORT_TYPE
next_state[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter
i_Clock => i_Clock.IN2
i_Enable => reset.IN2
next_state[0] => next_state[0].IN5
next_state[1] => next_state[1].IN5
next_state[2] => next_state[2].IN5
clock_count[0] <= clock_count[0].DB_MAX_OUTPUT_PORT_TYPE
clock_count[1] <= clock_count[1].DB_MAX_OUTPUT_PORT_TYPE
clock_count[2] <= clock_count[2].DB_MAX_OUTPUT_PORT_TYPE
clock_count[3] <= clock_count[3].DB_MAX_OUTPUT_PORT_TYPE
clock_count[4] <= clock_count[4].DB_MAX_OUTPUT_PORT_TYPE
clock_count[5] <= clock_count[5].DB_MAX_OUTPUT_PORT_TYPE
clock_count[6] <= clock_count[6].DB_MAX_OUTPUT_PORT_TYPE
clock_count[7] <= clock_count[7].DB_MAX_OUTPUT_PORT_TYPE
clock_count[8] <= clock_count[8].DB_MAX_OUTPUT_PORT_TYPE
clock_count[9] <= clock_count[9].DB_MAX_OUTPUT_PORT_TYPE
clock_count[10] <= clock_count[10].DB_MAX_OUTPUT_PORT_TYPE
clock_count[11] <= clock_count[11].DB_MAX_OUTPUT_PORT_TYPE
clock_count[12] <= clock_count[12].DB_MAX_OUTPUT_PORT_TYPE
clock_count[13] <= clock_count[13].DB_MAX_OUTPUT_PORT_TYPE
clock_count[14] <= clock_count[14].DB_MAX_OUTPUT_PORT_TYPE
clock_count[15] <= clock_count[15].DB_MAX_OUTPUT_PORT_TYPE
clk_count_enable <= D_FF_Manual:dff_clk_enable.q


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
sum[4] <= Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst.sum
sum[5] <= Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst.sum
sum[6] <= Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst.sum
sum[7] <= Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst.sum
sum[8] <= Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst.sum
sum[9] <= Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst.sum
sum[10] <= Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst.sum
sum[11] <= Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst.sum
sum[12] <= Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst.sum
sum[13] <= Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst.sum
sum[14] <= Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst.sum
sum[15] <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.cout


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
a[3] => y.IN1
a[4] => y.IN1
a[5] => y.IN1
a[6] => y.IN1
a[7] => y.IN1
a[8] => y.IN1
a[9] => y.IN1
a[10] => y.IN1
a[11] => y.IN1
a[12] => y.IN1
a[13] => y.IN1
a[14] => y.IN1
a[15] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
b[3] => y.IN1
b[4] => y.IN1
b[5] => y.IN1
b[6] => y.IN1
b[7] => y.IN1
b[8] => y.IN1
b[9] => y.IN1
b[10] => y.IN1
b[11] => y.IN1
b[12] => y.IN1
b[13] => y.IN1
b[14] => y.IN1
b[15] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable
sel => sel.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
y[0] <= uart_tx_mux_4:mux_inst.y
y[1] <= uart_tx_mux_4:mux_inst.y
y[2] <= uart_tx_mux_4:mux_inst.y


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count
clk => clk.IN16
reset => reset.IN16
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q
q[8] <= D_FF_Cell:DFF_ARRAY[8].dff_cell.q
q[9] <= D_FF_Cell:DFF_ARRAY[9].dff_cell.q
q[10] <= D_FF_Cell:DFF_ARRAY[10].dff_cell.q
q[11] <= D_FF_Cell:DFF_ARRAY[11].dff_cell.q
q[12] <= D_FF_Cell:DFF_ARRAY[12].dff_cell.q
q[13] <= D_FF_Cell:DFF_ARRAY[13].dff_cell.q
q[14] <= D_FF_Cell:DFF_ARRAY[14].dff_cell.q
q[15] <= D_FF_Cell:DFF_ARRAY[15].dff_cell.q


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[8].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[9].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[10].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[11].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[12].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[13].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[14].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[15].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx
i_Clock => i_Clock.IN2
i_Enable => reset.IN2
current_state[0] => current_state[0].IN3
current_state[1] => current_state[1].IN3
current_state[2] => current_state[2].IN3
clock_count[0] => clock_count[0].IN1
clock_count[1] => clock_count[1].IN1
clock_count[2] => clock_count[2].IN1
clock_count[3] => clock_count[3].IN1
clock_count[4] => clock_count[4].IN1
clock_count[5] => clock_count[5].IN1
clock_count[6] => clock_count[6].IN1
clock_count[7] => clock_count[7].IN1
clock_count[8] => clock_count[8].IN1
clock_count[9] => clock_count[9].IN1
clock_count[10] => clock_count[10].IN1
clock_count[11] => clock_count[11].IN1
clock_count[12] => clock_count[12].IN1
clock_count[13] => clock_count[13].IN1
clock_count[14] => clock_count[14].IN1
clock_count[15] => clock_count[15].IN1
bit_index[0] <= bit_index[0].DB_MAX_OUTPUT_PORT_TYPE
bit_index[1] <= bit_index[1].DB_MAX_OUTPUT_PORT_TYPE
bit_index[2] <= bit_index[2].DB_MAX_OUTPUT_PORT_TYPE
bit_index_enable <= D_FF_Manual:dff_bit_index_enable.q


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.cout


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux2
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
b[0] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1
current_state[0] => current_state[0].IN5
current_state[1] => current_state[1].IN5
current_state[2] => current_state[2].IN5
i_Tx_Byte[0] => Mux0.IN7
i_Tx_Byte[1] => Mux0.IN6
i_Tx_Byte[2] => Mux0.IN5
i_Tx_Byte[3] => Mux0.IN4
i_Tx_Byte[4] => Mux0.IN3
i_Tx_Byte[5] => Mux0.IN2
i_Tx_Byte[6] => Mux0.IN1
i_Tx_Byte[7] => Mux0.IN0
bit_index[0] => Mux0.IN10
bit_index[1] => Mux0.IN9
bit_index[2] => Mux0.IN8
o_Tx_Serial <= o_Tx_Serial.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2
current_state[0] => current_state[0].IN1
current_state[1] => current_state[1].IN1
current_state[2] => current_state[2].IN1
o_Tx_Done <= Comparator_N_bits:cmp_CLEANUP.equal


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3
current_state[0] => current_state[0].IN3
current_state[1] => current_state[1].IN3
current_state[2] => current_state[2].IN3
o_Tx_Active <= o_Tx_Active.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux
sel => sel.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
y[0] <= uart_tx_mux_4:mux_inst.y
y[1] <= uart_tx_mux_4:mux_inst.y
y[2] <= uart_tx_mux_4:mux_inst.y


|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux|uart_tx_mux_4:mux_inst
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst
i_Clock => i_Clock.IN2
i_Enable => i_Enable.IN1
i_Rx_Serial => i_Rx_Serial.IN1
o_Rx_DV <= o_Rx_DV_fsm.DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[0] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[1] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[2] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[3] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[4] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[5] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[6] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[7] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst
i_Clock => i_Clock.IN2
i_Rx_Serial => i_Rx_Serial.IN1
r_Rx_Data_R <= r_Rx_Data_R.DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Data <= D_FF_Cell:dff2.q


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst
i_Clock => i_Clock.IN6
i_Enable => i_Enable.IN1
r_Rx_Data => r_Rx_Data.IN1
o_Rx_DV <= D_FF_Manual:rx_dv_ff.q
r_Rx_Byte[0] <= r_Rx_Byte[0].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[1] <= r_Rx_Byte[1].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[2] <= r_Rx_Byte[2].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[3] <= r_Rx_Byte[3].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[4] <= r_Rx_Byte[4].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[5] <= r_Rx_Byte[5].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[6] <= r_Rx_Byte[6].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[7] <= r_Rx_Byte[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst
i_Clock => ~NO_FANOUT~
i_Enable => ~NO_FANOUT~
r_Rx_Data => r_Rx_Data.IN3
r_SM_Main[0] => r_SM_Main[0].IN10
r_SM_Main[1] => r_SM_Main[1].IN10
r_SM_Main[2] => r_SM_Main[2].IN10
r_Clock_Count[0] => r_Clock_Count[0].IN7
r_Clock_Count[1] => r_Clock_Count[1].IN7
r_Clock_Count[2] => r_Clock_Count[2].IN7
r_Clock_Count[3] => r_Clock_Count[3].IN7
r_Clock_Count[4] => r_Clock_Count[4].IN7
r_Clock_Count[5] => r_Clock_Count[5].IN7
r_Clock_Count[6] => r_Clock_Count[6].IN7
r_Clock_Count[7] => r_Clock_Count[7].IN7
r_Clock_Count[8] => r_Clock_Count[8].IN7
r_Clock_Count[9] => r_Clock_Count[9].IN7
r_Clock_Count[10] => r_Clock_Count[10].IN7
r_Clock_Count[11] => r_Clock_Count[11].IN7
r_Clock_Count[12] => r_Clock_Count[12].IN7
r_Clock_Count[13] => r_Clock_Count[13].IN7
r_Clock_Count[14] => r_Clock_Count[14].IN7
r_Clock_Count[15] => r_Clock_Count[15].IN7
r_Bit_Index[0] => r_Bit_Index[0].IN6
r_Bit_Index[1] => r_Bit_Index[1].IN6
r_Bit_Index[2] => r_Bit_Index[2].IN6
r_Rx_Byte[0] => r_Rx_Byte[0].IN4
r_Rx_Byte[1] => r_Rx_Byte[1].IN4
r_Rx_Byte[2] => r_Rx_Byte[2].IN4
r_Rx_Byte[3] => r_Rx_Byte[3].IN4
r_Rx_Byte[4] => r_Rx_Byte[4].IN4
r_Rx_Byte[5] => r_Rx_Byte[5].IN4
r_Rx_Byte[6] => r_Rx_Byte[6].IN4
r_Rx_Byte[7] => r_Rx_Byte[7].IN4
next_r_SM_Main[0] <= uart_rx_mux_9:sm_main_mux.out
next_r_SM_Main[1] <= uart_rx_mux_9:sm_main_mux.out
next_r_SM_Main[2] <= uart_rx_mux_9:sm_main_mux.out
next_r_Clock_Count[0] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[1] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[2] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[3] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[4] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[5] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[6] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[7] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[8] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[9] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[10] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[11] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[12] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[13] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[14] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[15] <= uart_rx_mux_9:clock_count_mux.out
next_r_Bit_Index[0] <= uart_rx_mux_9:bit_index_mux.out
next_r_Bit_Index[1] <= uart_rx_mux_9:bit_index_mux.out
next_r_Bit_Index[2] <= uart_rx_mux_9:bit_index_mux.out
next_r_Rx_Byte[0] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[1] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[2] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[3] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[4] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[5] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[6] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[7] <= uart_rx_mux_9:rx_byte_mux.out
o_Rx_DV <= uart_rx_mux_9:rx_dv_mux.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Rx_Data => r_Rx_Data.IN1
r_Clock_Count[0] => Equal0.IN63
r_Clock_Count[0] => Equal1.IN63
r_Clock_Count[1] => Equal0.IN62
r_Clock_Count[1] => Equal1.IN62
r_Clock_Count[2] => Equal0.IN61
r_Clock_Count[2] => Equal1.IN61
r_Clock_Count[3] => Equal0.IN60
r_Clock_Count[3] => Equal1.IN60
r_Clock_Count[4] => Equal0.IN59
r_Clock_Count[4] => Equal1.IN59
r_Clock_Count[5] => Equal0.IN58
r_Clock_Count[5] => Equal1.IN58
r_Clock_Count[6] => Equal0.IN57
r_Clock_Count[6] => Equal1.IN57
r_Clock_Count[7] => Equal0.IN56
r_Clock_Count[7] => Equal1.IN56
r_Clock_Count[8] => Equal0.IN55
r_Clock_Count[8] => Equal1.IN55
r_Clock_Count[9] => Equal0.IN54
r_Clock_Count[9] => Equal1.IN54
r_Clock_Count[10] => Equal0.IN53
r_Clock_Count[10] => Equal1.IN53
r_Clock_Count[11] => Equal0.IN52
r_Clock_Count[11] => Equal1.IN52
r_Clock_Count[12] => Equal0.IN51
r_Clock_Count[12] => Equal1.IN51
r_Clock_Count[13] => Equal0.IN50
r_Clock_Count[13] => Equal1.IN50
r_Clock_Count[14] => Equal0.IN49
r_Clock_Count[14] => Equal1.IN49
r_Clock_Count[15] => Equal0.IN48
r_Clock_Count[15] => Equal1.IN48
r_Bit_Index[0] => Equal2.IN2
r_Bit_Index[1] => Equal2.IN1
r_Bit_Index[2] => Equal2.IN0
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[0] => Add1.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[1] => Add1.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[2] => Add1.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[3] => Add1.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[4] => Add1.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[5] => Add1.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[6] => Add1.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[7] => Add1.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[8] => Add1.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[9] => Add1.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[10] => Add1.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[11] => Add1.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[12] => Add1.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[13] => Add1.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[14] => Add1.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[15] => Add1.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[16] => Add1.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[17] => Add1.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[18] => Add1.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[19] => Add1.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[20] => Add1.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[21] => Add1.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[22] => Add1.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[23] => Add1.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[24] => Add1.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[25] => Add1.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[26] => Add1.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[27] => Add1.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[28] => Add1.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[29] => Add1.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[30] => Add1.IN34
CLKS_PER_BIT[31] => Add0.IN33
CLKS_PER_BIT[31] => Add1.IN33
next_state[0] <= uart_rx_mux_7:mux_final.out
next_state[1] <= uart_rx_mux_7:mux_final.out
next_state[2] <= uart_rx_mux_7:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_000
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_001
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_010
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_011
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
out[0] <= uart_rx_mux_6:mux_final.out
out[1] <= uart_rx_mux_6:mux_final.out
out[2] <= uart_rx_mux_6:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_01
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_23
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_0123
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_final
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter
r_SM_Main[0] => Equal0.IN2
r_SM_Main[0] => Equal2.IN2
r_SM_Main[1] => Equal0.IN1
r_SM_Main[1] => Equal2.IN1
r_SM_Main[2] => Equal0.IN0
r_SM_Main[2] => Equal2.IN0
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
next_count[0] <= uart_rx_mux_8:next_count_mux.out
next_count[1] <= uart_rx_mux_8:next_count_mux.out
next_count[2] <= uart_rx_mux_8:next_count_mux.out
next_count[3] <= uart_rx_mux_8:next_count_mux.out
next_count[4] <= uart_rx_mux_8:next_count_mux.out
next_count[5] <= uart_rx_mux_8:next_count_mux.out
next_count[6] <= uart_rx_mux_8:next_count_mux.out
next_count[7] <= uart_rx_mux_8:next_count_mux.out
next_count[8] <= uart_rx_mux_8:next_count_mux.out
next_count[9] <= uart_rx_mux_8:next_count_mux.out
next_count[10] <= uart_rx_mux_8:next_count_mux.out
next_count[11] <= uart_rx_mux_8:next_count_mux.out
next_count[12] <= uart_rx_mux_8:next_count_mux.out
next_count[13] <= uart_rx_mux_8:next_count_mux.out
next_count[14] <= uart_rx_mux_8:next_count_mux.out
next_count[15] <= uart_rx_mux_8:next_count_mux.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
sum[4] <= Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst.sum
sum[5] <= Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst.sum
sum[6] <= Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst.sum
sum[7] <= Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst.sum
sum[8] <= Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst.sum
sum[9] <= Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst.sum
sum[10] <= Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst.sum
sum[11] <= Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst.sum
sum[12] <= Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst.sum
sum[13] <= Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst.sum
sum[14] <= Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst.sum
sum[15] <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.cout


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Bit_Index[0] => r_Bit_Index[0].IN3
r_Bit_Index[1] => r_Bit_Index[1].IN3
r_Bit_Index[2] => r_Bit_Index[2].IN3
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
next_index[0] <= uart_rx_mux_8:final_selector.out
next_index[1] <= uart_rx_mux_8:final_selector.out
next_index[2] <= uart_rx_mux_8:final_selector.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:clock_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.cout


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:final_selector
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Byte[0] => r_Rx_Byte[0].IN1
r_Rx_Byte[1] => r_Rx_Byte[1].IN1
r_Rx_Byte[2] => r_Rx_Byte[2].IN1
r_Rx_Byte[3] => r_Rx_Byte[3].IN1
r_Rx_Byte[4] => r_Rx_Byte[4].IN1
r_Rx_Byte[5] => r_Rx_Byte[5].IN1
r_Rx_Byte[6] => r_Rx_Byte[6].IN1
r_Rx_Byte[7] => r_Rx_Byte[7].IN1
r_Bit_Index[0] => r_Bit_Index[0].IN1
r_Bit_Index[1] => r_Bit_Index[1].IN1
r_Bit_Index[2] => r_Bit_Index[2].IN1
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
next_byte[0] <= uart_rx_mux_8:byte_selector.out
next_byte[1] <= uart_rx_mux_8:byte_selector.out
next_byte[2] <= uart_rx_mux_8:byte_selector.out
next_byte[3] <= uart_rx_mux_8:byte_selector.out
next_byte[4] <= uart_rx_mux_8:byte_selector.out
next_byte[5] <= uart_rx_mux_8:byte_selector.out
next_byte[6] <= uart_rx_mux_8:byte_selector.out
next_byte[7] <= uart_rx_mux_8:byte_selector.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:clock_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder
index[0] => index[0].IN1
index[1] => index[1].IN1
index[2] => index[2].IN1
mask[0] <= uart_rx_mux_9:mask_selector.out
mask[1] <= uart_rx_mux_9:mask_selector.out
mask[2] <= uart_rx_mux_9:mask_selector.out
mask[3] <= uart_rx_mux_9:mask_selector.out
mask[4] <= uart_rx_mux_9:mask_selector.out
mask[5] <= uart_rx_mux_9:mask_selector.out
mask[6] <= uart_rx_mux_9:mask_selector.out
mask[7] <= uart_rx_mux_9:mask_selector.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_mux_8:byte_selector
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Rx_Data => rx_dv.IN1
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
rx_dv <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:clock_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out
out[8] <= uart_rx_mux_8:mux_final.out
out[9] <= uart_rx_mux_8:mux_final.out
out[10] <= uart_rx_mux_8:mux_final.out
out[11] <= uart_rx_mux_8:mux_final.out
out[12] <= uart_rx_mux_8:mux_final.out
out[13] <= uart_rx_mux_8:mux_final.out
out[14] <= uart_rx_mux_8:mux_final.out
out[15] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out
out[8] <= uart_rx_mux_8:mux_final.out
out[9] <= uart_rx_mux_8:mux_final.out
out[10] <= uart_rx_mux_8:mux_final.out
out[11] <= uart_rx_mux_8:mux_final.out
out[12] <= uart_rx_mux_8:mux_final.out
out[13] <= uart_rx_mux_8:mux_final.out
out[14] <= uart_rx_mux_8:mux_final.out
out[15] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out
out[8] <= uart_rx_mux_8:mux_final.out
out[9] <= uart_rx_mux_8:mux_final.out
out[10] <= uart_rx_mux_8:mux_final.out
out[11] <= uart_rx_mux_8:mux_final.out
out[12] <= uart_rx_mux_8:mux_final.out
out[13] <= uart_rx_mux_8:mux_final.out
out[14] <= uart_rx_mux_8:mux_final.out
out[15] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
in4[0] => in4[0].IN1
in5[0] => in5[0].IN1
in6[0] => in6[0].IN1
in7[0] => in7[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff
clk => clk.IN16
reset => reset.IN16
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q
q[8] <= D_FF_Cell:DFF_ARRAY[8].dff_cell.q
q[9] <= D_FF_Cell:DFF_ARRAY[9].dff_cell.q
q[10] <= D_FF_Cell:DFF_ARRAY[10].dff_cell.q
q[11] <= D_FF_Cell:DFF_ARRAY[11].dff_cell.q
q[12] <= D_FF_Cell:DFF_ARRAY[12].dff_cell.q
q[13] <= D_FF_Cell:DFF_ARRAY[13].dff_cell.q
q[14] <= D_FF_Cell:DFF_ARRAY[14].dff_cell.q
q[15] <= D_FF_Cell:DFF_ARRAY[15].dff_cell.q


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[8].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[9].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[10].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[11].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[12].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[13].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[14].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[15].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff
clk => clk.IN8
reset => reset.IN8
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_rx:uart_rx_inst|uart_rx_mux_1:uart_rx_mux_1_inst
sel => uart_rx_mux_2.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_2.IN0
data0[0] => uart_rx_mux_2.IN1
data0[1] => uart_rx_mux_3.IN1
data0[2] => uart_rx_mux_4.IN1
data0[3] => uart_rx_mux_5.IN1
data0[4] => uart_rx_mux_6.IN1
data0[5] => uart_rx_mux_7.IN1
data0[6] => uart_rx_mux_8.IN1
data0[7] => uart_rx_mux_9.IN1
data1[0] => uart_rx_mux_2.IN1
data1[1] => uart_rx_mux_3.IN1
data1[2] => uart_rx_mux_4.IN1
data1[3] => uart_rx_mux_5.IN1
data1[4] => uart_rx_mux_6.IN1
data1[5] => uart_rx_mux_7.IN1
data1[6] => uart_rx_mux_8.IN1
data1[7] => uart_rx_mux_9.IN1
data_out[0] <= uart_rx_mux_2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= uart_rx_mux_3.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= uart_rx_mux_4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= uart_rx_mux_5.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= uart_rx_mux_6.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= uart_rx_mux_7.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= uart_rx_mux_8.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= uart_rx_mux_9.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst
clock => clock.IN9
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
i_Rx_Serial => i_Rx_Serial.IN1
t0 => t0_and_not_fail.IN0
o_Tx_Serial <= uart_tx:uart_tx_inst.o_Tx_Serial
handshake_done <= handshake_done.DB_MAX_OUTPUT_PORT_TYPE
handshake_successful <= handshake_successful.DB_MAX_OUTPUT_PORT_TYPE
handshake_fail <= handshake_fail.DB_MAX_OUTPUT_PORT_TYPE
handshake_code[0] <= uart_rx_mux_1:handshake_code_mux2.data_out
handshake_code[1] <= uart_rx_mux_1:handshake_code_mux2.data_out
handshake_code[2] <= uart_rx_mux_1:handshake_code_mux2.data_out
handshake_code[3] <= uart_rx_mux_1:handshake_code_mux2.data_out


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst
i_Clock => i_Clock.IN1
i_Enable => uart_tx_fsm:fsm.i_Enable
i_Enable => uart_tx_clk_counter:clk_counter.i_Enable
i_Enable => uart_tx_bit_index:bit_idx.i_Enable
i_Enable => uart_tx_mux_5:mux_current_state_mux.sel
i_Enable => _.IN1
i_Tx_DV => uart_tx_fsm:fsm.i_Tx_DV
i_Tx_Byte[0] => uart_tx_mux_1:mux1.i_Tx_Byte[0]
i_Tx_Byte[1] => uart_tx_mux_1:mux1.i_Tx_Byte[1]
i_Tx_Byte[2] => uart_tx_mux_1:mux1.i_Tx_Byte[2]
i_Tx_Byte[3] => uart_tx_mux_1:mux1.i_Tx_Byte[3]
i_Tx_Byte[4] => uart_tx_mux_1:mux1.i_Tx_Byte[4]
i_Tx_Byte[5] => uart_tx_mux_1:mux1.i_Tx_Byte[5]
i_Tx_Byte[6] => uart_tx_mux_1:mux1.i_Tx_Byte[6]
i_Tx_Byte[7] => uart_tx_mux_1:mux1.i_Tx_Byte[7]
o_Tx_Active <= uart_tx_mux_3:mux3.o_Tx_Active
o_Tx_Serial <= uart_tx_mux_1:mux1.o_Tx_Serial
o_Tx_Done <= uart_tx_mux_2:mux2.o_Tx_Done


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm
i_Clock => ~NO_FANOUT~
i_Enable => ~NO_FANOUT~
i_Tx_DV => t1.IN1
current_state[0] => current_state[0].IN5
current_state[1] => current_state[1].IN5
current_state[2] => current_state[2].IN5
clock_count[0] => LessThan2.IN32
clock_count[0] => LessThan3.IN32
clock_count[1] => LessThan2.IN31
clock_count[1] => LessThan3.IN31
clock_count[2] => LessThan2.IN30
clock_count[2] => LessThan3.IN30
clock_count[3] => LessThan2.IN29
clock_count[3] => LessThan3.IN29
clock_count[4] => LessThan2.IN28
clock_count[4] => LessThan3.IN28
clock_count[5] => LessThan2.IN27
clock_count[5] => LessThan3.IN27
clock_count[6] => LessThan2.IN26
clock_count[6] => LessThan3.IN26
clock_count[7] => LessThan2.IN25
clock_count[7] => LessThan3.IN25
clock_count[8] => LessThan2.IN24
clock_count[8] => LessThan3.IN24
clock_count[9] => LessThan2.IN23
clock_count[9] => LessThan3.IN23
clock_count[10] => LessThan2.IN22
clock_count[10] => LessThan3.IN22
clock_count[11] => LessThan2.IN21
clock_count[11] => LessThan3.IN21
clock_count[12] => LessThan2.IN20
clock_count[12] => LessThan3.IN20
clock_count[13] => LessThan2.IN19
clock_count[13] => LessThan3.IN19
clock_count[14] => LessThan2.IN18
clock_count[14] => LessThan3.IN18
clock_count[15] => LessThan2.IN17
clock_count[15] => LessThan3.IN17
bit_index[0] => LessThan0.IN6
bit_index[0] => LessThan1.IN6
bit_index[1] => LessThan0.IN5
bit_index[1] => LessThan1.IN5
bit_index[2] => LessThan0.IN4
bit_index[2] => LessThan1.IN4
next_state[0] <= next_state.DB_MAX_OUTPUT_PORT_TYPE
next_state[1] <= next_state.DB_MAX_OUTPUT_PORT_TYPE
next_state[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_fsm:fsm|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter
i_Clock => i_Clock.IN2
i_Enable => reset.IN2
next_state[0] => next_state[0].IN5
next_state[1] => next_state[1].IN5
next_state[2] => next_state[2].IN5
clock_count[0] <= clock_count[0].DB_MAX_OUTPUT_PORT_TYPE
clock_count[1] <= clock_count[1].DB_MAX_OUTPUT_PORT_TYPE
clock_count[2] <= clock_count[2].DB_MAX_OUTPUT_PORT_TYPE
clock_count[3] <= clock_count[3].DB_MAX_OUTPUT_PORT_TYPE
clock_count[4] <= clock_count[4].DB_MAX_OUTPUT_PORT_TYPE
clock_count[5] <= clock_count[5].DB_MAX_OUTPUT_PORT_TYPE
clock_count[6] <= clock_count[6].DB_MAX_OUTPUT_PORT_TYPE
clock_count[7] <= clock_count[7].DB_MAX_OUTPUT_PORT_TYPE
clock_count[8] <= clock_count[8].DB_MAX_OUTPUT_PORT_TYPE
clock_count[9] <= clock_count[9].DB_MAX_OUTPUT_PORT_TYPE
clock_count[10] <= clock_count[10].DB_MAX_OUTPUT_PORT_TYPE
clock_count[11] <= clock_count[11].DB_MAX_OUTPUT_PORT_TYPE
clock_count[12] <= clock_count[12].DB_MAX_OUTPUT_PORT_TYPE
clock_count[13] <= clock_count[13].DB_MAX_OUTPUT_PORT_TYPE
clock_count[14] <= clock_count[14].DB_MAX_OUTPUT_PORT_TYPE
clock_count[15] <= clock_count[15].DB_MAX_OUTPUT_PORT_TYPE
clk_count_enable <= D_FF_Manual:dff_clk_enable.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Comparator_N_bits:cmp_count_less
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
sum[4] <= Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst.sum
sum[5] <= Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst.sum
sum[6] <= Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst.sum
sum[7] <= Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst.sum
sum[8] <= Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst.sum
sum[9] <= Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst.sum
sum[10] <= Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst.sum
sum[11] <= Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst.sum
sum[12] <= Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst.sum
sum[13] <= Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst.sum
sum[14] <= Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst.sum
sum[15] <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.cout


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|Adder_N_bits:adder|Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_4:mux_clock_count
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
a[3] => y.IN1
a[4] => y.IN1
a[5] => y.IN1
a[6] => y.IN1
a[7] => y.IN1
a[8] => y.IN1
a[9] => y.IN1
a[10] => y.IN1
a[11] => y.IN1
a[12] => y.IN1
a[13] => y.IN1
a[14] => y.IN1
a[15] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
b[3] => y.IN1
b[4] => y.IN1
b[5] => y.IN1
b[6] => y.IN1
b[7] => y.IN1
b[8] => y.IN1
b[9] => y.IN1
b[10] => y.IN1
b[11] => y.IN1
b[12] => y.IN1
b[13] => y.IN1
b[14] => y.IN1
b[15] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable
sel => sel.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
y[0] <= uart_tx_mux_4:mux_inst.y
y[1] <= uart_tx_mux_4:mux_inst.y
y[2] <= uart_tx_mux_4:mux_inst.y


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable|uart_tx_mux_4:mux_inst
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count
clk => clk.IN16
reset => reset.IN16
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q
q[8] <= D_FF_Cell:DFF_ARRAY[8].dff_cell.q
q[9] <= D_FF_Cell:DFF_ARRAY[9].dff_cell.q
q[10] <= D_FF_Cell:DFF_ARRAY[10].dff_cell.q
q[11] <= D_FF_Cell:DFF_ARRAY[11].dff_cell.q
q[12] <= D_FF_Cell:DFF_ARRAY[12].dff_cell.q
q[13] <= D_FF_Cell:DFF_ARRAY[13].dff_cell.q
q[14] <= D_FF_Cell:DFF_ARRAY[14].dff_cell.q
q[15] <= D_FF_Cell:DFF_ARRAY[15].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[8].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[9].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[10].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[11].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[12].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[13].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[14].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clock_count|D_FF_Cell:DFF_ARRAY[15].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|D_FF_Manual:dff_clk_enable|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx
i_Clock => i_Clock.IN2
i_Enable => reset.IN2
current_state[0] => current_state[0].IN3
current_state[1] => current_state[1].IN3
current_state[2] => current_state[2].IN3
clock_count[0] => clock_count[0].IN1
clock_count[1] => clock_count[1].IN1
clock_count[2] => clock_count[2].IN1
clock_count[3] => clock_count[3].IN1
clock_count[4] => clock_count[4].IN1
clock_count[5] => clock_count[5].IN1
clock_count[6] => clock_count[6].IN1
clock_count[7] => clock_count[7].IN1
clock_count[8] => clock_count[8].IN1
clock_count[9] => clock_count[9].IN1
clock_count[10] => clock_count[10].IN1
clock_count[11] => clock_count[11].IN1
clock_count[12] => clock_count[12].IN1
clock_count[13] => clock_count[13].IN1
clock_count[14] => clock_count[14].IN1
clock_count[15] => clock_count[15].IN1
bit_index[0] <= bit_index[0].DB_MAX_OUTPUT_PORT_TYPE
bit_index[1] <= bit_index[1].DB_MAX_OUTPUT_PORT_TYPE
bit_index[2] <= bit_index[2].DB_MAX_OUTPUT_PORT_TYPE
bit_index_enable <= D_FF_Manual:dff_bit_index_enable.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Comparator_N_bits:cmp_clock_count_eq
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.cout


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|Adder_N_bits:adder_bit_index|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_inc
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux2
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_next_mux3
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|uart_tx_mux_4:mux_bit_enable
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
b[0] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx|D_FF_Manual:dff_bit_index_enable|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1
current_state[0] => current_state[0].IN5
current_state[1] => current_state[1].IN5
current_state[2] => current_state[2].IN5
i_Tx_Byte[0] => Mux0.IN7
i_Tx_Byte[1] => Mux0.IN6
i_Tx_Byte[2] => Mux0.IN5
i_Tx_Byte[3] => Mux0.IN4
i_Tx_Byte[4] => Mux0.IN3
i_Tx_Byte[5] => Mux0.IN2
i_Tx_Byte[6] => Mux0.IN1
i_Tx_Byte[7] => Mux0.IN0
bit_index[0] => Mux0.IN10
bit_index[1] => Mux0.IN9
bit_index[2] => Mux0.IN8
o_Tx_Serial <= o_Tx_Serial.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_IDLE
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_1:mux1|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2
current_state[0] => current_state[0].IN1
current_state[1] => current_state[1].IN1
current_state[2] => current_state[2].IN1
o_Tx_Done <= Comparator_N_bits:cmp_CLEANUP.equal


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_2:mux2|Comparator_N_bits:cmp_CLEANUP
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3
current_state[0] => current_state[0].IN3
current_state[1] => current_state[1].IN3
current_state[2] => current_state[2].IN3
o_Tx_Active <= o_Tx_Active.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_START_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_DATA_BITS
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_3:mux3|Comparator_N_bits:cmp_TX_STOP_BIT
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux
sel => sel.IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
y[0] <= uart_tx_mux_4:mux_inst.y
y[1] <= uart_tx_mux_4:mux_inst.y
y[2] <= uart_tx_mux_4:mux_inst.y


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|uart_tx_mux_5:mux_current_state_mux|uart_tx_mux_4:mux_inst
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
sel => y.IN0
a[0] => y.IN1
a[1] => y.IN1
a[2] => y.IN1
b[0] => y.IN1
b[1] => y.IN1
b[2] => y.IN1
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_tx:uart_tx_inst|D_FF_Manual:dff_current_state|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst
i_Clock => i_Clock.IN2
i_Enable => i_Enable.IN1
i_Rx_Serial => i_Rx_Serial.IN1
o_Rx_DV <= o_Rx_DV_fsm.DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[0] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[1] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[2] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[3] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[4] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[5] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[6] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out
o_Rx_Byte[7] <= uart_rx_mux_1:uart_rx_mux_1_inst.data_out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst
i_Clock => i_Clock.IN2
i_Rx_Serial => i_Rx_Serial.IN1
r_Rx_Data_R <= r_Rx_Data_R.DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Data <= D_FF_Cell:dff2.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff1
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_sync:uart_rx_sync_inst|D_FF_Cell:dff2
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst
i_Clock => i_Clock.IN6
i_Enable => i_Enable.IN1
r_Rx_Data => r_Rx_Data.IN1
o_Rx_DV <= D_FF_Manual:rx_dv_ff.q
r_Rx_Byte[0] <= r_Rx_Byte[0].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[1] <= r_Rx_Byte[1].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[2] <= r_Rx_Byte[2].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[3] <= r_Rx_Byte[3].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[4] <= r_Rx_Byte[4].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[5] <= r_Rx_Byte[5].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[6] <= r_Rx_Byte[6].DB_MAX_OUTPUT_PORT_TYPE
r_Rx_Byte[7] <= r_Rx_Byte[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst
i_Clock => ~NO_FANOUT~
i_Enable => ~NO_FANOUT~
r_Rx_Data => r_Rx_Data.IN3
r_SM_Main[0] => r_SM_Main[0].IN10
r_SM_Main[1] => r_SM_Main[1].IN10
r_SM_Main[2] => r_SM_Main[2].IN10
r_Clock_Count[0] => r_Clock_Count[0].IN7
r_Clock_Count[1] => r_Clock_Count[1].IN7
r_Clock_Count[2] => r_Clock_Count[2].IN7
r_Clock_Count[3] => r_Clock_Count[3].IN7
r_Clock_Count[4] => r_Clock_Count[4].IN7
r_Clock_Count[5] => r_Clock_Count[5].IN7
r_Clock_Count[6] => r_Clock_Count[6].IN7
r_Clock_Count[7] => r_Clock_Count[7].IN7
r_Clock_Count[8] => r_Clock_Count[8].IN7
r_Clock_Count[9] => r_Clock_Count[9].IN7
r_Clock_Count[10] => r_Clock_Count[10].IN7
r_Clock_Count[11] => r_Clock_Count[11].IN7
r_Clock_Count[12] => r_Clock_Count[12].IN7
r_Clock_Count[13] => r_Clock_Count[13].IN7
r_Clock_Count[14] => r_Clock_Count[14].IN7
r_Clock_Count[15] => r_Clock_Count[15].IN7
r_Bit_Index[0] => r_Bit_Index[0].IN6
r_Bit_Index[1] => r_Bit_Index[1].IN6
r_Bit_Index[2] => r_Bit_Index[2].IN6
r_Rx_Byte[0] => r_Rx_Byte[0].IN4
r_Rx_Byte[1] => r_Rx_Byte[1].IN4
r_Rx_Byte[2] => r_Rx_Byte[2].IN4
r_Rx_Byte[3] => r_Rx_Byte[3].IN4
r_Rx_Byte[4] => r_Rx_Byte[4].IN4
r_Rx_Byte[5] => r_Rx_Byte[5].IN4
r_Rx_Byte[6] => r_Rx_Byte[6].IN4
r_Rx_Byte[7] => r_Rx_Byte[7].IN4
next_r_SM_Main[0] <= uart_rx_mux_9:sm_main_mux.out
next_r_SM_Main[1] <= uart_rx_mux_9:sm_main_mux.out
next_r_SM_Main[2] <= uart_rx_mux_9:sm_main_mux.out
next_r_Clock_Count[0] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[1] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[2] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[3] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[4] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[5] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[6] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[7] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[8] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[9] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[10] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[11] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[12] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[13] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[14] <= uart_rx_mux_9:clock_count_mux.out
next_r_Clock_Count[15] <= uart_rx_mux_9:clock_count_mux.out
next_r_Bit_Index[0] <= uart_rx_mux_9:bit_index_mux.out
next_r_Bit_Index[1] <= uart_rx_mux_9:bit_index_mux.out
next_r_Bit_Index[2] <= uart_rx_mux_9:bit_index_mux.out
next_r_Rx_Byte[0] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[1] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[2] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[3] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[4] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[5] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[6] <= uart_rx_mux_9:rx_byte_mux.out
next_r_Rx_Byte[7] <= uart_rx_mux_9:rx_byte_mux.out
o_Rx_DV <= uart_rx_mux_9:rx_dv_mux.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:half_bit_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|Comparator_N_bits:full_bit_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Rx_Data => r_Rx_Data.IN1
r_Clock_Count[0] => Equal0.IN63
r_Clock_Count[0] => Equal1.IN63
r_Clock_Count[1] => Equal0.IN62
r_Clock_Count[1] => Equal1.IN62
r_Clock_Count[2] => Equal0.IN61
r_Clock_Count[2] => Equal1.IN61
r_Clock_Count[3] => Equal0.IN60
r_Clock_Count[3] => Equal1.IN60
r_Clock_Count[4] => Equal0.IN59
r_Clock_Count[4] => Equal1.IN59
r_Clock_Count[5] => Equal0.IN58
r_Clock_Count[5] => Equal1.IN58
r_Clock_Count[6] => Equal0.IN57
r_Clock_Count[6] => Equal1.IN57
r_Clock_Count[7] => Equal0.IN56
r_Clock_Count[7] => Equal1.IN56
r_Clock_Count[8] => Equal0.IN55
r_Clock_Count[8] => Equal1.IN55
r_Clock_Count[9] => Equal0.IN54
r_Clock_Count[9] => Equal1.IN54
r_Clock_Count[10] => Equal0.IN53
r_Clock_Count[10] => Equal1.IN53
r_Clock_Count[11] => Equal0.IN52
r_Clock_Count[11] => Equal1.IN52
r_Clock_Count[12] => Equal0.IN51
r_Clock_Count[12] => Equal1.IN51
r_Clock_Count[13] => Equal0.IN50
r_Clock_Count[13] => Equal1.IN50
r_Clock_Count[14] => Equal0.IN49
r_Clock_Count[14] => Equal1.IN49
r_Clock_Count[15] => Equal0.IN48
r_Clock_Count[15] => Equal1.IN48
r_Bit_Index[0] => Equal2.IN2
r_Bit_Index[1] => Equal2.IN1
r_Bit_Index[2] => Equal2.IN0
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[0] => Add1.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[1] => Add1.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[2] => Add1.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[3] => Add1.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[4] => Add1.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[5] => Add1.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[6] => Add1.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[7] => Add1.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[8] => Add1.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[9] => Add1.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[10] => Add1.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[11] => Add1.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[12] => Add1.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[13] => Add1.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[14] => Add1.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[15] => Add1.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[16] => Add1.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[17] => Add1.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[18] => Add1.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[19] => Add1.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[20] => Add1.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[21] => Add1.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[22] => Add1.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[23] => Add1.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[24] => Add1.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[25] => Add1.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[26] => Add1.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[27] => Add1.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[28] => Add1.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[29] => Add1.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[30] => Add1.IN34
CLKS_PER_BIT[31] => Add0.IN33
CLKS_PER_BIT[31] => Add1.IN33
next_state[0] <= uart_rx_mux_7:mux_final.out
next_state[1] <= uart_rx_mux_7:mux_final.out
next_state[2] <= uart_rx_mux_7:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_000
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_001
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_010
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_6:mux_011
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
out[0] <= uart_rx_mux_6:mux_final.out
out[1] <= uart_rx_mux_6:mux_final.out
out[2] <= uart_rx_mux_6:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_01
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_23
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_0123
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_state_handler:state_handler|uart_rx_mux_7:mux_final|uart_rx_mux_6:mux_final
sel => and_result1[2].IN0
sel => and_result1[1].IN0
sel => and_result1[0].IN0
sel => and_result0[2].IN0
sel => and_result0[1].IN0
sel => and_result0[0].IN0
in0[0] => and_result0[0].IN1
in0[1] => and_result0[1].IN1
in0[2] => and_result0[2].IN1
in1[0] => and_result1[0].IN1
in1[1] => and_result1[1].IN1
in1[2] => and_result1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter
r_SM_Main[0] => Equal0.IN2
r_SM_Main[0] => Equal2.IN2
r_SM_Main[1] => Equal0.IN1
r_SM_Main[1] => Equal2.IN1
r_SM_Main[2] => Equal0.IN0
r_SM_Main[2] => Equal2.IN0
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
next_count[0] <= uart_rx_mux_8:next_count_mux.out
next_count[1] <= uart_rx_mux_8:next_count_mux.out
next_count[2] <= uart_rx_mux_8:next_count_mux.out
next_count[3] <= uart_rx_mux_8:next_count_mux.out
next_count[4] <= uart_rx_mux_8:next_count_mux.out
next_count[5] <= uart_rx_mux_8:next_count_mux.out
next_count[6] <= uart_rx_mux_8:next_count_mux.out
next_count[7] <= uart_rx_mux_8:next_count_mux.out
next_count[8] <= uart_rx_mux_8:next_count_mux.out
next_count[9] <= uart_rx_mux_8:next_count_mux.out
next_count[10] <= uart_rx_mux_8:next_count_mux.out
next_count[11] <= uart_rx_mux_8:next_count_mux.out
next_count[12] <= uart_rx_mux_8:next_count_mux.out
next_count[13] <= uart_rx_mux_8:next_count_mux.out
next_count[14] <= uart_rx_mux_8:next_count_mux.out
next_count[15] <= uart_rx_mux_8:next_count_mux.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
sum[4] <= Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst.sum
sum[5] <= Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst.sum
sum[6] <= Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst.sum
sum[7] <= Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst.sum
sum[8] <= Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst.sum
sum[9] <= Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst.sum
sum[10] <= Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst.sum
sum[11] <= Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst.sum
sum[12] <= Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst.sum
sum[13] <= Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst.sum
sum[14] <= Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst.sum
sum[15] <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.cout


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|Adder_N_bits:increment_adder|Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_counter:counter|uart_rx_mux_8:next_count_mux
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Bit_Index[0] => r_Bit_Index[0].IN3
r_Bit_Index[1] => r_Bit_Index[1].IN3
r_Bit_Index[2] => r_Bit_Index[2].IN3
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
next_index[0] <= uart_rx_mux_8:final_selector.out
next_index[1] <= uart_rx_mux_8:final_selector.out
next_index[2] <= uart_rx_mux_8:final_selector.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:sm_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:clock_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Comparator_N_bits:bit_index_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.cout


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|Adder_N_bits:bit_index_incrementer|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:index_selector
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_bit_handler:bit_handler|uart_rx_mux_8:final_selector
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Data => updated_byte.IN1
r_Rx_Byte[0] => r_Rx_Byte[0].IN1
r_Rx_Byte[1] => r_Rx_Byte[1].IN1
r_Rx_Byte[2] => r_Rx_Byte[2].IN1
r_Rx_Byte[3] => r_Rx_Byte[3].IN1
r_Rx_Byte[4] => r_Rx_Byte[4].IN1
r_Rx_Byte[5] => r_Rx_Byte[5].IN1
r_Rx_Byte[6] => r_Rx_Byte[6].IN1
r_Rx_Byte[7] => r_Rx_Byte[7].IN1
r_Bit_Index[0] => r_Bit_Index[0].IN1
r_Bit_Index[1] => r_Bit_Index[1].IN1
r_Bit_Index[2] => r_Bit_Index[2].IN1
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
next_byte[0] <= uart_rx_mux_8:byte_selector.out
next_byte[1] <= uart_rx_mux_8:byte_selector.out
next_byte[2] <= uart_rx_mux_8:byte_selector.out
next_byte[3] <= uart_rx_mux_8:byte_selector.out
next_byte[4] <= uart_rx_mux_8:byte_selector.out
next_byte[5] <= uart_rx_mux_8:byte_selector.out
next_byte[6] <= uart_rx_mux_8:byte_selector.out
next_byte[7] <= uart_rx_mux_8:byte_selector.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:sm_main_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|Comparator_N_bits:clock_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder
index[0] => index[0].IN1
index[1] => index[1].IN1
index[2] => index[2].IN1
mask[0] <= uart_rx_mux_9:mask_selector.out
mask[1] <= uart_rx_mux_9:mask_selector.out
mask[2] <= uart_rx_mux_9:mask_selector.out
mask[3] <= uart_rx_mux_9:mask_selector.out
mask[4] <= uart_rx_mux_9:mask_selector.out
mask[5] <= uart_rx_mux_9:mask_selector.out
mask[6] <= uart_rx_mux_9:mask_selector.out
mask[7] <= uart_rx_mux_9:mask_selector.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_bit_decoder:bit_decoder|uart_rx_mux_9:mask_selector|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_byte_handler:byte_handler|uart_rx_mux_8:byte_selector
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler
r_SM_Main[0] => r_SM_Main[0].IN1
r_SM_Main[1] => r_SM_Main[1].IN1
r_SM_Main[2] => r_SM_Main[2].IN1
r_Rx_Data => rx_dv.IN1
r_Clock_Count[0] => r_Clock_Count[0].IN1
r_Clock_Count[1] => r_Clock_Count[1].IN1
r_Clock_Count[2] => r_Clock_Count[2].IN1
r_Clock_Count[3] => r_Clock_Count[3].IN1
r_Clock_Count[4] => r_Clock_Count[4].IN1
r_Clock_Count[5] => r_Clock_Count[5].IN1
r_Clock_Count[6] => r_Clock_Count[6].IN1
r_Clock_Count[7] => r_Clock_Count[7].IN1
r_Clock_Count[8] => r_Clock_Count[8].IN1
r_Clock_Count[9] => r_Clock_Count[9].IN1
r_Clock_Count[10] => r_Clock_Count[10].IN1
r_Clock_Count[11] => r_Clock_Count[11].IN1
r_Clock_Count[12] => r_Clock_Count[12].IN1
r_Clock_Count[13] => r_Clock_Count[13].IN1
r_Clock_Count[14] => r_Clock_Count[14].IN1
r_Clock_Count[15] => r_Clock_Count[15].IN1
CLKS_PER_BIT[0] => Add0.IN64
CLKS_PER_BIT[1] => Add0.IN63
CLKS_PER_BIT[2] => Add0.IN62
CLKS_PER_BIT[3] => Add0.IN61
CLKS_PER_BIT[4] => Add0.IN60
CLKS_PER_BIT[5] => Add0.IN59
CLKS_PER_BIT[6] => Add0.IN58
CLKS_PER_BIT[7] => Add0.IN57
CLKS_PER_BIT[8] => Add0.IN56
CLKS_PER_BIT[9] => Add0.IN55
CLKS_PER_BIT[10] => Add0.IN54
CLKS_PER_BIT[11] => Add0.IN53
CLKS_PER_BIT[12] => Add0.IN52
CLKS_PER_BIT[13] => Add0.IN51
CLKS_PER_BIT[14] => Add0.IN50
CLKS_PER_BIT[15] => Add0.IN49
CLKS_PER_BIT[16] => Add0.IN48
CLKS_PER_BIT[17] => Add0.IN47
CLKS_PER_BIT[18] => Add0.IN46
CLKS_PER_BIT[19] => Add0.IN45
CLKS_PER_BIT[20] => Add0.IN44
CLKS_PER_BIT[21] => Add0.IN43
CLKS_PER_BIT[22] => Add0.IN42
CLKS_PER_BIT[23] => Add0.IN41
CLKS_PER_BIT[24] => Add0.IN40
CLKS_PER_BIT[25] => Add0.IN39
CLKS_PER_BIT[26] => Add0.IN38
CLKS_PER_BIT[27] => Add0.IN37
CLKS_PER_BIT[28] => Add0.IN36
CLKS_PER_BIT[29] => Add0.IN35
CLKS_PER_BIT[30] => Add0.IN34
CLKS_PER_BIT[31] => Add0.IN33
rx_dv <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:sm_main_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_dv_handler:dv_handler|Comparator_N_bits:clock_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:sm_main_mux|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in4[8] => in4[8].IN1
in4[9] => in4[9].IN1
in4[10] => in4[10].IN1
in4[11] => in4[11].IN1
in4[12] => in4[12].IN1
in4[13] => in4[13].IN1
in4[14] => in4[14].IN1
in4[15] => in4[15].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in5[8] => in5[8].IN1
in5[9] => in5[9].IN1
in5[10] => in5[10].IN1
in5[11] => in5[11].IN1
in5[12] => in5[12].IN1
in5[13] => in5[13].IN1
in5[14] => in5[14].IN1
in5[15] => in5[15].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in6[8] => in6[8].IN1
in6[9] => in6[9].IN1
in6[10] => in6[10].IN1
in6[11] => in6[11].IN1
in6[12] => in6[12].IN1
in6[13] => in6[13].IN1
in6[14] => in6[14].IN1
in6[15] => in6[15].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
in7[8] => in7[8].IN1
in7[9] => in7[9].IN1
in7[10] => in7[10].IN1
in7[11] => in7[11].IN1
in7[12] => in7[12].IN1
in7[13] => in7[13].IN1
in7[14] => in7[14].IN1
in7[15] => in7[15].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out
out[8] <= uart_rx_mux_8:mux_final.out
out[9] <= uart_rx_mux_8:mux_final.out
out[10] <= uart_rx_mux_8:mux_final.out
out[11] <= uart_rx_mux_8:mux_final.out
out[12] <= uart_rx_mux_8:mux_final.out
out[13] <= uart_rx_mux_8:mux_final.out
out[14] <= uart_rx_mux_8:mux_final.out
out[15] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out
out[8] <= uart_rx_mux_8:mux_final.out
out[9] <= uart_rx_mux_8:mux_final.out
out[10] <= uart_rx_mux_8:mux_final.out
out[11] <= uart_rx_mux_8:mux_final.out
out[12] <= uart_rx_mux_8:mux_final.out
out[13] <= uart_rx_mux_8:mux_final.out
out[14] <= uart_rx_mux_8:mux_final.out
out[15] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in3[8] => in3[8].IN1
in3[9] => in3[9].IN1
in3[10] => in3[10].IN1
in3[11] => in3[11].IN1
in3[12] => in3[12].IN1
in3[13] => in3[13].IN1
in3[14] => in3[14].IN1
in3[15] => in3[15].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out
out[8] <= uart_rx_mux_8:mux_final.out
out[9] <= uart_rx_mux_8:mux_final.out
out[10] <= uart_rx_mux_8:mux_final.out
out[11] <= uart_rx_mux_8:mux_final.out
out[12] <= uart_rx_mux_8:mux_final.out
out[13] <= uart_rx_mux_8:mux_final.out
out[14] <= uart_rx_mux_8:mux_final.out
out[15] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:clock_count_mux|uart_rx_mux_8:mux_final
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:bit_index_mux|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in4[3] => in4[3].IN1
in4[4] => in4[4].IN1
in4[5] => in4[5].IN1
in4[6] => in4[6].IN1
in4[7] => in4[7].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in5[3] => in5[3].IN1
in5[4] => in5[4].IN1
in5[5] => in5[5].IN1
in5[6] => in5[6].IN1
in5[7] => in5[7].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in6[3] => in6[3].IN1
in6[4] => in6[4].IN1
in6[5] => in6[5].IN1
in6[6] => in6[6].IN1
in6[7] => in6[7].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
in7[3] => in7[3].IN1
in7[4] => in7[4].IN1
in7[5] => in7[5].IN1
in7[6] => in7[6].IN1
in7[7] => in7[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in3[3] => in3[3].IN1
in3[4] => in3[4].IN1
in3[5] => in3[5].IN1
in3[6] => in3[6].IN1
in3[7] => in3[7].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out
out[3] <= uart_rx_mux_8:mux_final.out
out[4] <= uart_rx_mux_8:mux_final.out
out[5] <= uart_rx_mux_8:mux_final.out
out[6] <= uart_rx_mux_8:mux_final.out
out[7] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_byte_mux|uart_rx_mux_8:mux_final
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
in4[0] => in4[0].IN1
in5[0] => in5[0].IN1
in6[0] => in6[0].IN1
in7[0] => in7[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_state_machine:state_machine_inst|uart_rx_mux_9:rx_dv_mux|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:state_reset_mux
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:clock_count_reset_mux
sel => sel_in1[15].IN0
sel => sel_in1[14].IN0
sel => sel_in1[13].IN0
sel => sel_in1[12].IN0
sel => sel_in1[11].IN0
sel => sel_in1[10].IN0
sel => sel_in1[9].IN0
sel => sel_in1[8].IN0
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[15].IN0
sel => sel_in0[14].IN0
sel => sel_in0[13].IN0
sel => sel_in0[12].IN0
sel => sel_in0[11].IN0
sel => sel_in0[10].IN0
sel => sel_in0[9].IN0
sel => sel_in0[8].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in0[8] => sel_in0[8].IN1
in0[9] => sel_in0[9].IN1
in0[10] => sel_in0[10].IN1
in0[11] => sel_in0[11].IN1
in0[12] => sel_in0[12].IN1
in0[13] => sel_in0[13].IN1
in0[14] => sel_in0[14].IN1
in0[15] => sel_in0[15].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
in1[8] => sel_in1[8].IN1
in1[9] => sel_in1[9].IN1
in1[10] => sel_in1[10].IN1
in1[11] => sel_in1[11].IN1
in1[12] => sel_in1[12].IN1
in1[13] => sel_in1[13].IN1
in1[14] => sel_in1[14].IN1
in1[15] => sel_in1[15].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:bit_index_reset_mux
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_byte_reset_mux
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|uart_rx_mux_8:rx_dv_reset_mux
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff
clk => clk.IN16
reset => reset.IN16
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q
q[8] <= D_FF_Cell:DFF_ARRAY[8].dff_cell.q
q[9] <= D_FF_Cell:DFF_ARRAY[9].dff_cell.q
q[10] <= D_FF_Cell:DFF_ARRAY[10].dff_cell.q
q[11] <= D_FF_Cell:DFF_ARRAY[11].dff_cell.q
q[12] <= D_FF_Cell:DFF_ARRAY[12].dff_cell.q
q[13] <= D_FF_Cell:DFF_ARRAY[13].dff_cell.q
q[14] <= D_FF_Cell:DFF_ARRAY[14].dff_cell.q
q[15] <= D_FF_Cell:DFF_ARRAY[15].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[8].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[9].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[10].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[11].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[12].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[13].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[14].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:clock_count_ff|D_FF_Cell:DFF_ARRAY[15].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:bit_index_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff
clk => clk.IN8
reset => reset.IN8
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_byte_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_fsm:uart_rx_fsm_inst|D_FF_Manual:rx_dv_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx:uart_rx_inst|uart_rx_mux_1:uart_rx_mux_1_inst
sel => uart_rx_mux_2.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_2.IN0
data0[0] => uart_rx_mux_2.IN1
data0[1] => uart_rx_mux_3.IN1
data0[2] => uart_rx_mux_4.IN1
data0[3] => uart_rx_mux_5.IN1
data0[4] => uart_rx_mux_6.IN1
data0[5] => uart_rx_mux_7.IN1
data0[6] => uart_rx_mux_8.IN1
data0[7] => uart_rx_mux_9.IN1
data1[0] => uart_rx_mux_2.IN1
data1[1] => uart_rx_mux_3.IN1
data1[2] => uart_rx_mux_4.IN1
data1[3] => uart_rx_mux_5.IN1
data1[4] => uart_rx_mux_6.IN1
data1[5] => uart_rx_mux_7.IN1
data1[6] => uart_rx_mux_8.IN1
data1[7] => uart_rx_mux_9.IN1
data_out[0] <= uart_rx_mux_2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= uart_rx_mux_3.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= uart_rx_mux_4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= uart_rx_mux_5.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= uart_rx_mux_6.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= uart_rx_mux_7.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= uart_rx_mux_8.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= uart_rx_mux_9.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|Comparator_N_bits:cmp_idle
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|Comparator_N_bits:cmp_init
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_tx
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|Comparator_N_bits:cmp_wait_rx
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|Comparator_N_bits:cmp_done
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_idle_next_state
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_done_next_state
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_wait_tx_next_state
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_handshake_mux_0:mux_wait_rx_next_state
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
in4[0] => in4[0].IN1
in4[1] => in4[1].IN1
in4[2] => in4[2].IN1
in5[0] => in5[0].IN1
in5[1] => in5[1].IN1
in5[2] => in5[2].IN1
in6[0] => in6[0].IN1
in6[1] => in6[1].IN1
in6[2] => in6[2].IN1
in7[0] => in7[0].IN1
in7[1] => in7[1].IN1
in7[2] => in7[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in3[0] => in3[0].IN1
in3[1] => in3[1].IN1
in3[2] => in3[2].IN1
out[0] <= uart_rx_mux_8:mux_final.out
out[1] <= uart_rx_mux_8:mux_final.out
out[2] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_state_mux|uart_rx_mux_8:mux_final
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_8:next_tx_data_mux
sel => sel_in1[7].IN0
sel => sel_in1[6].IN0
sel => sel_in1[5].IN0
sel => sel_in1[4].IN0
sel => sel_in1[3].IN0
sel => sel_in1[2].IN0
sel => sel_in1[1].IN0
sel => sel_in1[0].IN0
sel => sel_in0[7].IN0
sel => sel_in0[6].IN0
sel => sel_in0[5].IN0
sel => sel_in0[4].IN0
sel => sel_in0[3].IN0
sel => sel_in0[2].IN0
sel => sel_in0[1].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in0[1] => sel_in0[1].IN1
in0[2] => sel_in0[2].IN1
in0[3] => sel_in0[3].IN1
in0[4] => sel_in0[4].IN1
in0[5] => sel_in0[5].IN1
in0[6] => sel_in0[6].IN1
in0[7] => sel_in0[7].IN1
in1[0] => sel_in1[0].IN1
in1[1] => sel_in1[1].IN1
in1[2] => sel_in1[2].IN1
in1[3] => sel_in1[3].IN1
in1[4] => sel_in1[4].IN1
in1[5] => sel_in1[5].IN1
in1[6] => sel_in1[6].IN1
in1[7] => sel_in1[7].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_2:next_handshake_done_mux
sel => term2.IN0
sel => term1.IN0
in0 => term1.IN1
in1 => term2.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|Comparator_N_bits:rx_data_comp
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_2:next_handshake_successful_mux
sel => term2.IN0
sel => term1.IN0
in0 => term1.IN1
in1 => term2.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_2:next_handshake_fail_mux
sel => term2.IN0
sel => term1.IN0
in0 => term1.IN1
in1 => term2.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux
sel[0] => sel[0].IN2
sel[1] => sel[1].IN2
sel[2] => sel[2].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
in4[0] => in4[0].IN1
in5[0] => in5[0].IN1
in6[0] => in6[0].IN1
in7[0] => in7[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_low
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_high
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_low|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high
sel[0] => sel[0].IN2
sel[1] => sel[1].IN1
in0[0] => in0[0].IN1
in1[0] => in1[0].IN1
in2[0] => in2[0].IN1
in3[0] => in3[0].IN1
out[0] <= uart_rx_mux_8:mux_final.out


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_low
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_high
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_10:mux_high|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_9:next_handshake_active_mux|uart_rx_mux_8:mux_final
sel => sel_in1[0].IN0
sel => sel_in0[0].IN0
in0[0] => sel_in0[0].IN1
in1[0] => sel_in1[0].IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:state_ff
clk => clk.IN3
reset => reset.IN3
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:state_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_start_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_start_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff
clk => clk.IN8
reset => reset.IN8
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:tx_data_ff|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_done_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_done_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_successful_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_successful_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_fail_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_fail_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_active_ff
clk => clk.IN1
reset => reset.IN1
d[0] => d[0].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q


|uart_fpga_top|uart_handshake:handshake_inst|D_FF_Manual:handshake_active_ff|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_1:handshake_code_mux1
sel => uart_rx_mux_2.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_2.IN0
data0[0] => uart_rx_mux_2.IN1
data0[1] => uart_rx_mux_3.IN1
data0[2] => uart_rx_mux_4.IN1
data0[3] => uart_rx_mux_5.IN1
data0[4] => uart_rx_mux_6.IN1
data0[5] => uart_rx_mux_7.IN1
data0[6] => uart_rx_mux_8.IN1
data0[7] => uart_rx_mux_9.IN1
data1[0] => uart_rx_mux_2.IN1
data1[1] => uart_rx_mux_3.IN1
data1[2] => uart_rx_mux_4.IN1
data1[3] => uart_rx_mux_5.IN1
data1[4] => uart_rx_mux_6.IN1
data1[5] => uart_rx_mux_7.IN1
data1[6] => uart_rx_mux_8.IN1
data1[7] => uart_rx_mux_9.IN1
data_out[0] <= uart_rx_mux_2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= uart_rx_mux_3.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= uart_rx_mux_4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= uart_rx_mux_5.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= uart_rx_mux_6.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= uart_rx_mux_7.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= uart_rx_mux_8.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= uart_rx_mux_9.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_handshake:handshake_inst|uart_rx_mux_1:handshake_code_mux2
sel => uart_rx_mux_2.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_9.IN0
sel => uart_rx_mux_8.IN0
sel => uart_rx_mux_7.IN0
sel => uart_rx_mux_6.IN0
sel => uart_rx_mux_5.IN0
sel => uart_rx_mux_4.IN0
sel => uart_rx_mux_3.IN0
sel => uart_rx_mux_2.IN0
data0[0] => uart_rx_mux_2.IN1
data0[1] => uart_rx_mux_3.IN1
data0[2] => uart_rx_mux_4.IN1
data0[3] => uart_rx_mux_5.IN1
data0[4] => uart_rx_mux_6.IN1
data0[5] => uart_rx_mux_7.IN1
data0[6] => uart_rx_mux_8.IN1
data0[7] => uart_rx_mux_9.IN1
data1[0] => uart_rx_mux_2.IN1
data1[1] => uart_rx_mux_3.IN1
data1[2] => uart_rx_mux_4.IN1
data1[3] => uart_rx_mux_5.IN1
data1[4] => uart_rx_mux_6.IN1
data1[5] => uart_rx_mux_7.IN1
data1[6] => uart_rx_mux_8.IN1
data1[7] => uart_rx_mux_9.IN1
data_out[0] <= uart_rx_mux_2.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= uart_rx_mux_3.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= uart_rx_mux_4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= uart_rx_mux_5.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= uart_rx_mux_6.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= uart_rx_mux_7.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= uart_rx_mux_8.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= uart_rx_mux_9.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_fpga_top_mux_0:leds_mux
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
sel => out.IN0
in0[0] => out.IN1
in0[1] => out.IN1
in0[2] => out.IN1
in0[3] => out.IN1
in0[4] => out.IN1
in0[5] => out.IN1
in0[6] => out.IN1
in0[7] => out.IN1
in1[0] => out.IN1
in1[1] => out.IN1
in1[2] => out.IN1
in1[3] => out.IN1
in1[4] => out.IN1
in1[5] => out.IN1
in1[6] => out.IN1
in1[7] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|uart_fpga_top_mux_1:tx_serial_mux
sel => out.IN0
sel => out.IN0
in0 => out.IN1
in1 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst
clk => clk.IN3
reset => reset.IN3
enable => comb.IN1
enable => comb.IN1
seg_unidades[0] <= BCD_to_7Segment:bcd_unidades.seg
seg_unidades[1] <= BCD_to_7Segment:bcd_unidades.seg
seg_unidades[2] <= BCD_to_7Segment:bcd_unidades.seg
seg_unidades[3] <= BCD_to_7Segment:bcd_unidades.seg
seg_unidades[4] <= BCD_to_7Segment:bcd_unidades.seg
seg_unidades[5] <= BCD_to_7Segment:bcd_unidades.seg
seg_unidades[6] <= BCD_to_7Segment:bcd_unidades.seg
seg_decenas[0] <= BCD_to_7Segment:bcd_decenas.seg
seg_decenas[1] <= BCD_to_7Segment:bcd_decenas.seg
seg_decenas[2] <= BCD_to_7Segment:bcd_decenas.seg
seg_decenas[3] <= BCD_to_7Segment:bcd_decenas.seg
seg_decenas[4] <= BCD_to_7Segment:bcd_decenas.seg
seg_decenas[5] <= BCD_to_7Segment:bcd_decenas.seg
seg_decenas[6] <= BCD_to_7Segment:bcd_decenas.seg
t0 <= zero_detected.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz
clk => clk.IN1
reset => reset.IN1
enable => enable.IN1
count_q[0] <= count_q[0].DB_MAX_OUTPUT_PORT_TYPE
count_q[1] <= count_q[1].DB_MAX_OUTPUT_PORT_TYPE
count_q[2] <= count_q[2].DB_MAX_OUTPUT_PORT_TYPE
count_q[3] <= count_q[3].DB_MAX_OUTPUT_PORT_TYPE
count_q[4] <= count_q[4].DB_MAX_OUTPUT_PORT_TYPE
count_q[5] <= count_q[5].DB_MAX_OUTPUT_PORT_TYPE
count_q[6] <= count_q[6].DB_MAX_OUTPUT_PORT_TYPE
count_q[7] <= count_q[7].DB_MAX_OUTPUT_PORT_TYPE
count_q[8] <= count_q[8].DB_MAX_OUTPUT_PORT_TYPE
count_q[9] <= count_q[9].DB_MAX_OUTPUT_PORT_TYPE
count_q[10] <= count_q[10].DB_MAX_OUTPUT_PORT_TYPE
count_q[11] <= count_q[11].DB_MAX_OUTPUT_PORT_TYPE
count_q[12] <= count_q[12].DB_MAX_OUTPUT_PORT_TYPE
count_q[13] <= count_q[13].DB_MAX_OUTPUT_PORT_TYPE
count_q[14] <= count_q[14].DB_MAX_OUTPUT_PORT_TYPE
count_q[15] <= count_q[15].DB_MAX_OUTPUT_PORT_TYPE
count_q[16] <= count_q[16].DB_MAX_OUTPUT_PORT_TYPE
count_q[17] <= count_q[17].DB_MAX_OUTPUT_PORT_TYPE
count_q[18] <= count_q[18].DB_MAX_OUTPUT_PORT_TYPE
count_q[19] <= count_q[19].DB_MAX_OUTPUT_PORT_TYPE
count_q[20] <= count_q[20].DB_MAX_OUTPUT_PORT_TYPE
count_q[21] <= count_q[21].DB_MAX_OUTPUT_PORT_TYPE
count_q[22] <= count_q[22].DB_MAX_OUTPUT_PORT_TYPE
count_q[23] <= count_q[23].DB_MAX_OUTPUT_PORT_TYPE
count_q[24] <= count_q[24].DB_MAX_OUTPUT_PORT_TYPE
count_q[25] <= count_q[25].DB_MAX_OUTPUT_PORT_TYPE
count_d[0] <= count_d[0].DB_MAX_OUTPUT_PORT_TYPE
count_d[1] <= count_d[1].DB_MAX_OUTPUT_PORT_TYPE
count_d[2] <= count_d[2].DB_MAX_OUTPUT_PORT_TYPE
count_d[3] <= count_d[3].DB_MAX_OUTPUT_PORT_TYPE
count_d[4] <= count_d[4].DB_MAX_OUTPUT_PORT_TYPE
count_d[5] <= count_d[5].DB_MAX_OUTPUT_PORT_TYPE
count_d[6] <= count_d[6].DB_MAX_OUTPUT_PORT_TYPE
count_d[7] <= count_d[7].DB_MAX_OUTPUT_PORT_TYPE
count_d[8] <= count_d[8].DB_MAX_OUTPUT_PORT_TYPE
count_d[9] <= count_d[9].DB_MAX_OUTPUT_PORT_TYPE
count_d[10] <= count_d[10].DB_MAX_OUTPUT_PORT_TYPE
count_d[11] <= count_d[11].DB_MAX_OUTPUT_PORT_TYPE
count_d[12] <= count_d[12].DB_MAX_OUTPUT_PORT_TYPE
count_d[13] <= count_d[13].DB_MAX_OUTPUT_PORT_TYPE
count_d[14] <= count_d[14].DB_MAX_OUTPUT_PORT_TYPE
count_d[15] <= count_d[15].DB_MAX_OUTPUT_PORT_TYPE
count_d[16] <= count_d[16].DB_MAX_OUTPUT_PORT_TYPE
count_d[17] <= count_d[17].DB_MAX_OUTPUT_PORT_TYPE
count_d[18] <= count_d[18].DB_MAX_OUTPUT_PORT_TYPE
count_d[19] <= count_d[19].DB_MAX_OUTPUT_PORT_TYPE
count_d[20] <= count_d[20].DB_MAX_OUTPUT_PORT_TYPE
count_d[21] <= count_d[21].DB_MAX_OUTPUT_PORT_TYPE
count_d[22] <= count_d[22].DB_MAX_OUTPUT_PORT_TYPE
count_d[23] <= count_d[23].DB_MAX_OUTPUT_PORT_TYPE
count_d[24] <= count_d[24].DB_MAX_OUTPUT_PORT_TYPE
count_d[25] <= count_d[25].DB_MAX_OUTPUT_PORT_TYPE
terminal_count <= terminal_count.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg
clk => clk.IN26
reset => reset.IN26
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q
q[4] <= D_FF_Cell:DFF_ARRAY[4].dff_cell.q
q[5] <= D_FF_Cell:DFF_ARRAY[5].dff_cell.q
q[6] <= D_FF_Cell:DFF_ARRAY[6].dff_cell.q
q[7] <= D_FF_Cell:DFF_ARRAY[7].dff_cell.q
q[8] <= D_FF_Cell:DFF_ARRAY[8].dff_cell.q
q[9] <= D_FF_Cell:DFF_ARRAY[9].dff_cell.q
q[10] <= D_FF_Cell:DFF_ARRAY[10].dff_cell.q
q[11] <= D_FF_Cell:DFF_ARRAY[11].dff_cell.q
q[12] <= D_FF_Cell:DFF_ARRAY[12].dff_cell.q
q[13] <= D_FF_Cell:DFF_ARRAY[13].dff_cell.q
q[14] <= D_FF_Cell:DFF_ARRAY[14].dff_cell.q
q[15] <= D_FF_Cell:DFF_ARRAY[15].dff_cell.q
q[16] <= D_FF_Cell:DFF_ARRAY[16].dff_cell.q
q[17] <= D_FF_Cell:DFF_ARRAY[17].dff_cell.q
q[18] <= D_FF_Cell:DFF_ARRAY[18].dff_cell.q
q[19] <= D_FF_Cell:DFF_ARRAY[19].dff_cell.q
q[20] <= D_FF_Cell:DFF_ARRAY[20].dff_cell.q
q[21] <= D_FF_Cell:DFF_ARRAY[21].dff_cell.q
q[22] <= D_FF_Cell:DFF_ARRAY[22].dff_cell.q
q[23] <= D_FF_Cell:DFF_ARRAY[23].dff_cell.q
q[24] <= D_FF_Cell:DFF_ARRAY[24].dff_cell.q
q[25] <= D_FF_Cell:DFF_ARRAY[25].dff_cell.q


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[4].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[5].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[6].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[7].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[8].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[9].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[10].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[11].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[12].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[13].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[14].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[15].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[16].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[17].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[18].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[19].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[20].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[21].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[22].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[23].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[24].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[25].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Comparator_N_bits:terminal_count_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
a[4] => xnor_result.IN0
a[5] => xnor_result.IN0
a[6] => xnor_result.IN0
a[7] => xnor_result.IN0
a[8] => xnor_result.IN0
a[9] => xnor_result.IN0
a[10] => xnor_result.IN0
a[11] => xnor_result.IN0
a[12] => xnor_result.IN0
a[13] => xnor_result.IN0
a[14] => xnor_result.IN0
a[15] => xnor_result.IN0
a[16] => xnor_result.IN0
a[17] => xnor_result.IN0
a[18] => xnor_result.IN0
a[19] => xnor_result.IN0
a[20] => xnor_result.IN0
a[21] => xnor_result.IN0
a[22] => xnor_result.IN0
a[23] => xnor_result.IN0
a[24] => xnor_result.IN0
a[25] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
b[4] => xnor_result.IN1
b[5] => xnor_result.IN1
b[6] => xnor_result.IN1
b[7] => xnor_result.IN1
b[8] => xnor_result.IN1
b[9] => xnor_result.IN1
b[10] => xnor_result.IN1
b[11] => xnor_result.IN1
b[12] => xnor_result.IN1
b[13] => xnor_result.IN1
b[14] => xnor_result.IN1
b[15] => xnor_result.IN1
b[16] => xnor_result.IN1
b[17] => xnor_result.IN1
b[18] => xnor_result.IN1
b[19] => xnor_result.IN1
b[20] => xnor_result.IN1
b[21] => xnor_result.IN1
b[22] => xnor_result.IN1
b[23] => xnor_result.IN1
b[24] => xnor_result.IN1
b[25] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
sum[4] <= Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst.sum
sum[5] <= Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst.sum
sum[6] <= Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst.sum
sum[7] <= Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst.sum
sum[8] <= Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst.sum
sum[9] <= Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst.sum
sum[10] <= Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst.sum
sum[11] <= Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst.sum
sum[12] <= Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst.sum
sum[13] <= Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst.sum
sum[14] <= Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst.sum
sum[15] <= Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst.sum
sum[16] <= Full_Adder:FULL_ADDER_ARRAY[16].full_adder_inst.sum
sum[17] <= Full_Adder:FULL_ADDER_ARRAY[17].full_adder_inst.sum
sum[18] <= Full_Adder:FULL_ADDER_ARRAY[18].full_adder_inst.sum
sum[19] <= Full_Adder:FULL_ADDER_ARRAY[19].full_adder_inst.sum
sum[20] <= Full_Adder:FULL_ADDER_ARRAY[20].full_adder_inst.sum
sum[21] <= Full_Adder:FULL_ADDER_ARRAY[21].full_adder_inst.sum
sum[22] <= Full_Adder:FULL_ADDER_ARRAY[22].full_adder_inst.sum
sum[23] <= Full_Adder:FULL_ADDER_ARRAY[23].full_adder_inst.sum
sum[24] <= Full_Adder:FULL_ADDER_ARRAY[24].full_adder_inst.sum
sum[25] <= Full_Adder:FULL_ADDER_ARRAY[25].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[25].full_adder_inst.cout


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[4].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[5].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[6].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[7].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[8].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[9].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[10].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[11].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[12].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[13].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[14].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[15].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[16].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[17].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[18].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[19].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[20].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[21].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[22].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[23].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[24].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Adder_N_bits:incrementer|Full_Adder:FULL_ADDER_ARRAY[25].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:enable_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in0[16] => out.IN0
in0[17] => out.IN0
in0[18] => out.IN0
in0[19] => out.IN0
in0[20] => out.IN0
in0[21] => out.IN0
in0[22] => out.IN0
in0[23] => out.IN0
in0[24] => out.IN0
in0[25] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
in1[16] => out.IN0
in1[17] => out.IN0
in1[18] => out.IN0
in1[19] => out.IN0
in1[20] => out.IN0
in1[21] => out.IN0
in1[22] => out.IN0
in1[23] => out.IN0
in1[24] => out.IN0
in1[25] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Counter_N_bits:contador_1hz|Mux2to1_N_bits:terminal_count_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in0[16] => out.IN0
in0[17] => out.IN0
in0[18] => out.IN0
in0[19] => out.IN0
in0[20] => out.IN0
in0[21] => out.IN0
in0[22] => out.IN0
in0[23] => out.IN0
in0[24] => out.IN0
in0[25] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
in1[16] => out.IN0
in1[17] => out.IN0
in1[18] => out.IN0
in1[19] => out.IN0
in1[20] => out.IN0
in1[21] => out.IN0
in1[22] => out.IN0
in1[23] => out.IN0
in1[24] => out.IN0
in1[25] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Comparator_N_bits:unidades_zero_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|Comparator_N_bits:decenas_zero_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter
clk => clk.IN1
reset => reset.IN1
enable => enable.IN1
load => load.IN1
load_value[0] => load_value[0].IN1
load_value[1] => load_value[1].IN1
load_value[2] => load_value[2].IN1
load_value[3] => load_value[3].IN1
count_q[0] <= count_q[0].DB_MAX_OUTPUT_PORT_TYPE
count_q[1] <= count_q[1].DB_MAX_OUTPUT_PORT_TYPE
count_q[2] <= count_q[2].DB_MAX_OUTPUT_PORT_TYPE
count_q[3] <= count_q[3].DB_MAX_OUTPUT_PORT_TYPE
count_d[0] <= count_d[0].DB_MAX_OUTPUT_PORT_TYPE
count_d[1] <= count_d[1].DB_MAX_OUTPUT_PORT_TYPE
count_d[2] <= count_d[2].DB_MAX_OUTPUT_PORT_TYPE
count_d[3] <= count_d[3].DB_MAX_OUTPUT_PORT_TYPE
borrow_out <= borrow_out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg
clk => clk.IN4
reset => reset.IN4
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Comparator_N_bits:borrow_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.cout


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:borrow_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:enable_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:unidades_counter|Mux2to1_N_bits:load_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter
clk => clk.IN1
reset => reset.IN1
enable => enable.IN1
load => load.IN1
load_value[0] => load_value[0].IN1
load_value[1] => load_value[1].IN1
load_value[2] => load_value[2].IN1
load_value[3] => load_value[3].IN1
count_q[0] <= count_q[0].DB_MAX_OUTPUT_PORT_TYPE
count_q[1] <= count_q[1].DB_MAX_OUTPUT_PORT_TYPE
count_q[2] <= count_q[2].DB_MAX_OUTPUT_PORT_TYPE
count_q[3] <= count_q[3].DB_MAX_OUTPUT_PORT_TYPE
count_d[0] <= count_d[0].DB_MAX_OUTPUT_PORT_TYPE
count_d[1] <= count_d[1].DB_MAX_OUTPUT_PORT_TYPE
count_d[2] <= count_d[2].DB_MAX_OUTPUT_PORT_TYPE
count_d[3] <= count_d[3].DB_MAX_OUTPUT_PORT_TYPE
borrow_out <= borrow_out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg
clk => clk.IN4
reset => reset.IN4
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
q[0] <= D_FF_Cell:DFF_ARRAY[0].dff_cell.q
q[1] <= D_FF_Cell:DFF_ARRAY[1].dff_cell.q
q[2] <= D_FF_Cell:DFF_ARRAY[2].dff_cell.q
q[3] <= D_FF_Cell:DFF_ARRAY[3].dff_cell.q


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[0].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[1].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[2].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|D_FF_Manual:contador_reg|D_FF_Cell:DFF_ARRAY[3].dff_cell
clk => q~reg0.CLK
reset => q~reg0.ACLR
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Comparator_N_bits:borrow_comparator
a[0] => xnor_result.IN0
a[1] => xnor_result.IN0
a[2] => xnor_result.IN0
a[3] => xnor_result.IN0
b[0] => xnor_result.IN1
b[1] => xnor_result.IN1
b[2] => xnor_result.IN1
b[3] => xnor_result.IN1
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
sum[0] <= Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst.sum
sum[1] <= Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst.sum
sum[2] <= Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst.sum
sum[3] <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.sum
carry_out <= Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst.cout


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[0].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[1].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[2].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Adder_N_bits:decrementer|Full_Adder:FULL_ADDER_ARRAY[3].full_adder_inst
a => sum.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
cin => sum.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:borrow_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:enable_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_Counter:decenas_counter|Mux2to1_N_bits:load_mux
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
sel => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_to_7Segment:bcd_unidades
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN0
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[2] => seg.IN1
bcd[2] => seg.IN0
bcd[2] => seg.IN0
bcd[2] => seg.IN0
bcd[2] => seg.IN1
bcd[2] => seg.IN0
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|Timer:timer_inst|BCD_to_7Segment:bcd_decenas
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN0
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[2] => seg.IN1
bcd[2] => seg.IN0
bcd[2] => seg.IN0
bcd[2] => seg.IN0
bcd[2] => seg.IN1
bcd[2] => seg.IN0
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|uart_fpga_top|BCD_to_7Segment:bcd_to_7seg_inst
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN0
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[0] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN1
bcd[1] => seg.IN0
bcd[1] => seg.IN1
bcd[2] => seg.IN1
bcd[2] => seg.IN0
bcd[2] => seg.IN0
bcd[2] => seg.IN0
bcd[2] => seg.IN1
bcd[2] => seg.IN0
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
bcd[3] => seg.IN1
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


