
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003967                       # Number of seconds simulated
sim_ticks                                  3967086966                       # Number of ticks simulated
final_tick                               533538431220                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311913                       # Simulator instruction rate (inst/s)
host_op_rate                                   403612                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 312108                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927872                       # Number of bytes of host memory used
host_seconds                                 12710.62                       # Real time elapsed on the host
sim_insts                                  3964610357                       # Number of instructions simulated
sim_ops                                    5130151893                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       567808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       367104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       571904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1704448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       276224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            276224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4436                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4468                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13316                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2158                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2158                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1387416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    143129708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1451947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     92537422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1419682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    144162204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1258354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44300516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               429647249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1387416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1451947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1419682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1258354                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5517399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69628925                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69628925                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69628925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1387416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    143129708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1451947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     92537422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1419682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    144162204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1258354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44300516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              499276173                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9513399                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3078927                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2527310                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205659                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193769                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299595                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8855                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3313822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16763434                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3078927                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493364                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3592910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1035941                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1095237                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1630492                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8829091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.329656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5236181     59.31%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354600      4.02%     63.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337432      3.82%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316140      3.58%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261295      2.96%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188423      2.13%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          133891      1.52%     77.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208816      2.37%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792313     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8829091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.323641                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762087                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3468216                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1061265                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3433899                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42442                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823266                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496337                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19934284                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10390                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823266                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3650865                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         638561                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       137746                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286852                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       291798                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19341487                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          270                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        160030                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81224                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26812963                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90104373                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90104373                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10017791                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1868                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707769                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23937                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       425473                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18037566                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14597898                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23330                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5705786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17454779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8829091                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.653386                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.832934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3345901     37.90%     37.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713210     19.40%     57.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1362441     15.43%     72.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814564      9.23%     81.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833357      9.44%     91.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380661      4.31%     95.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242593      2.75%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67089      0.76%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69275      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8829091                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63726     58.80%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20515     18.93%     77.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24134     22.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12006660     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200665      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1541713     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847266      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14597898                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.534457                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108375                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007424                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38156591                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23747061                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14230661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14706273                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46532                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666199                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232561                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823266                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         546410                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15874                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041049                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898561                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014531                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1860                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237589                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14360013                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464612                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       237884                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298813                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018330                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834201                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.509451                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14241124                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14230661                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201758                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24899116                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.495855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369562                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5802658                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204806                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8005825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.528786                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.094466                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3418825     42.70%     42.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046633     25.56%     68.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848270     10.60%     78.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431792      5.39%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450045      5.62%     89.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226637      2.83%     92.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156104      1.95%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89499      1.12%     95.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338020      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8005825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338020                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25709498                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36907547                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 684308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.951340                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.951340                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.051149                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.051149                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64911639                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19469250                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18699623                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                 9513399                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3178716                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2767676                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208650                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1598512                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1535911                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225105                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6441                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3875915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17638088                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3178716                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1761016                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3740291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         969360                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        452218                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1905887                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8827969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.306045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5087678     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          666262      7.55%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          331579      3.76%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          245253      2.78%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          203311      2.30%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176642      2.00%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           61139      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          219609      2.49%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1836496     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8827969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.334130                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.854026                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4014839                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       424913                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3613740                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18220                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        756253                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352703                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3172                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19745517                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4832                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        756253                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4181932                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         215325                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47246                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3463295                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       163914                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19127404                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80051                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25363465                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87134395                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87134395                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16686948                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8676462                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2423                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1297                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           416164                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2906891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       669419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8488                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206401                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18002899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15358333                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20545                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5161522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14090706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8827969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739736                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3178625     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1880970     21.31%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       946881     10.73%     68.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1106951     12.54%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       833567      9.44%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       531128      6.02%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       229041      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67854      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52952      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8827969                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          65535     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13819     15.41%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10300     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12067291     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       123285      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1124      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2611030     17.00%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       555603      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15358333                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.614390                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39654831                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23166976                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14832702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15447987                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24896                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       808156                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175285                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        756253                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         140514                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8619                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18005333                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2906891                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       669419                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105991                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228453                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15029242                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2499006                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       329088                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3039680                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2251295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            540674                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.579797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14860310                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14832702                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8936766                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22083855                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.559138                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404674                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11173140                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12717992                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5287469                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206691                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8071716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.575624                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.290482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3780475     46.84%     46.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1719602     21.30%     68.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       931424     11.54%     79.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       341402      4.23%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       293154      3.63%     87.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130308      1.61%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       315686      3.91%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84256      1.04%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       475409      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8071716                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11173140                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12717992                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2592869                       # Number of memory references committed
system.switch_cpus1.commit.loads              2098735                       # Number of loads committed
system.switch_cpus1.commit.membars               1142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1988133                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11109565                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       173722                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       475409                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25601651                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36768173                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 685430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11173140                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12717992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11173140                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851453                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851453                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174464                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174464                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69555523                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19488497                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20333817                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2290                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9513399                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3088150                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2505019                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210193                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1276106                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1213779                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          327554                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9059                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3229889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17021027                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3088150                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1541333                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3592155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1105824                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        813381                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1588937                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8526218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.460798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4934063     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          225337      2.64%     60.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255335      2.99%     63.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          467832      5.49%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          209044      2.45%     71.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          322338      3.78%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177230      2.08%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149763      1.76%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1785276     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8526218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.324611                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.789164                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3410022                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       765538                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3426643                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35279                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        888733                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525338                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2797                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20251587                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4793                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        888733                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3596303                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         170969                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       335624                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3271203                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       263379                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19461542                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5286                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140961                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76288                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1515                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27261163                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90640612                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90640612                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16768925                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10492224                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4146                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2514                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           675429                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1812488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       927438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12536                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       265453                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18284971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14726945                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29867                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6169801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18461214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          839                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8526218                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.727254                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919896                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3133314     36.75%     36.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1771883     20.78%     57.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1185807     13.91%     71.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       828802      9.72%     81.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       701148      8.22%     89.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       372380      4.37%     93.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372930      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        86662      1.02%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73292      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8526218                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106820     76.53%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14804     10.61%     87.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17949     12.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12276543     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208439      1.42%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1622      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1466713      9.96%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       773628      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14726945                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.548021                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139575                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009478                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38149550                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24459068                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14299193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14866520                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28936                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       706323                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234245                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        888733                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          70031                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9542                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18289128                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1812488                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       927438                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2504                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          151                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       244836                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14447439                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1369049                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279506                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2110960                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2045923                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            741911                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.518641                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14310404                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14299193                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9359042                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26252481                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.503058                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356501                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9828746                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12071674                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6217475                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3315                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212918                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7637484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.580583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3158123     41.35%     41.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2015763     26.39%     67.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       827045     10.83%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       413276      5.41%     83.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       419799      5.50%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164186      2.15%     91.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       179625      2.35%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93219      1.22%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       366448      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7637484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9828746                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12071674                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1799355                       # Number of memory references committed
system.switch_cpus2.commit.loads              1106162                       # Number of loads committed
system.switch_cpus2.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1735561                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10875581                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245617                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       366448                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25560016                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37467893                       # The number of ROB writes
system.switch_cpus2.timesIdled                   6315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 987181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9828746                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12071674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9828746                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.967916                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.967916                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.033148                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.033148                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64950223                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19766580                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18747051                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  15                       # Number of system calls
system.switch_cpus3.numCycles                 9513399                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3394264                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2763822                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       229301                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1403176                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1325908                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          358644                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10177                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3559400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18522200                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3394264                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1684552                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4108040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1177836                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        804624                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1744366                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9418514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.432080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5310474     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          424911      4.51%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          425029      4.51%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          529390      5.62%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          164638      1.75%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          207277      2.20%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          173087      1.84%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          159682      1.70%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         2024026     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9418514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356788                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.946959                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3732411                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       775226                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3927779                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        36957                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        946134                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       575677                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      22084848                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1814                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        946134                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3900948                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          55526                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       523632                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3793994                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       198273                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21327347                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123526                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52989                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29940915                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     99373850                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     99373850                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18635544                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11305309                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4015                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2163                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           541796                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1971827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1023950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9324                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       306701                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          20054167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4027                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16166483                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        33785                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6657848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20115503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          248                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9418514                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.716458                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.905763                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3526736     37.44%     37.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1904204     20.22%     57.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262630     13.41%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       882732      9.37%     80.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       880266      9.35%     89.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420785      4.47%     94.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       400410      4.25%     98.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64634      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76117      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9418514                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         102579     75.84%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16531     12.22%     88.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16140     11.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13509568     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       202406      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1848      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1600813      9.90%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       851848      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16166483                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.699338                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135250                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008366                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41920510                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26716180                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15715827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16301733                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        20169                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       755402                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       251727                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        946134                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          30880                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4928                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20058198                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1971827                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1023950                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2143                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       139066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       128860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       267926                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15888082                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1494761                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       278396                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2317735                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2269701                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            822974                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.670074                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15734148                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15715827                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10205656                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28794020                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.651968                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354437                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10840129                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13362637                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6695577                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       231019                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8472380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.577200                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145938                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3504049     41.36%     41.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2237490     26.41%     67.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       910843     10.75%     78.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       495707      5.85%     84.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       434016      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176968      2.09%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       197125      2.33%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       116770      1.38%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       399412      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8472380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10840129                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13362637                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1988644                       # Number of memory references committed
system.switch_cpus3.commit.loads              1216421                       # Number of loads committed
system.switch_cpus3.commit.membars               1878                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1939202                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12028960                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       276168                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       399412                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28130987                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           41063473                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  94885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10840129                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13362637                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10840129                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.877609                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.877609                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.139459                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.139459                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        71321477                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21838592                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20402359                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3772                       # number of misc regfile writes
system.l20.replacements                          4484                       # number of replacements
system.l20.tagsinuse                      1023.428696                       # Cycle average of tags in use
system.l20.total_refs                           22537                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5508                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.091685                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.459909                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.932949                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   732.653464                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.382374                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006770                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.715482                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.266975                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999442                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6009                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6010                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             951                       # number of Writeback hits
system.l20.Writeback_hits::total                  951                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6057                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6058                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6057                       # number of overall hits
system.l20.overall_hits::total                   6058                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4436                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4479                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4436                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4479                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4436                       # number of overall misses
system.l20.overall_misses::total                 4479                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13284457                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    765064722                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      778349179                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13284457                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    765064722                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       778349179                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13284457                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    765064722                       # number of overall miss cycles
system.l20.overall_miss_latency::total      778349179                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10445                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10489                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          951                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              951                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10493                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10537                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10493                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10537                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424701                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.427019                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422758                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.425074                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422758                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.425074                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 172467.250225                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 173777.445635                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 172467.250225                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 173777.445635                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 172467.250225                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 173777.445635                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 627                       # number of writebacks
system.l20.writebacks::total                      627                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4436                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4479                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4436                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4479                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4436                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4479                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    714598124                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    727394287                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    714598124                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    727394287                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    714598124                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    727394287                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424701                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.427019                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422758                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.425074                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422758                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.425074                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 161090.650135                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 162401.046439                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 161090.650135                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 162401.046439                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 161090.650135                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 162401.046439                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2915                       # number of replacements
system.l21.tagsinuse                      1023.651446                       # Cycle average of tags in use
system.l21.total_refs                           21270                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3936                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.403963                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.618082                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.681455                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   724.805228                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           277.546682                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011346                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009455                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.707818                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.271042                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999660                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2977                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2981                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             685                       # number of Writeback hits
system.l21.Writeback_hits::total                  685                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           27                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   27                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3004                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3008                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3004                       # number of overall hits
system.l21.overall_hits::total                   3008                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2868                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2913                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2868                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2913                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2868                       # number of overall misses
system.l21.overall_misses::total                 2913                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17832786                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    401485910                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      419318696                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17832786                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    401485910                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       419318696                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17832786                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    401485910                       # number of overall miss cycles
system.l21.overall_miss_latency::total      419318696                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5845                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5894                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          685                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              685                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           27                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               27                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5872                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5921                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5872                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5921                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.490676                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.494231                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.488420                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.491978                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.488420                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.491978                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139988.113668                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143947.372468                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139988.113668                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143947.372468                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139988.113668                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143947.372468                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 379                       # number of writebacks
system.l21.writebacks::total                      379                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2868                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2913                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2868                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2913                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2868                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2913                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    367408323                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    384712480                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    367408323                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    384712480                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    367408323                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    384712480                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.490676                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.494231                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.488420                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.491978                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.488420                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.491978                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128106.109833                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 132067.449365                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128106.109833                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 132067.449365                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128106.109833                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 132067.449365                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4515                       # number of replacements
system.l22.tagsinuse                      1022.969693                       # Cycle average of tags in use
system.l22.total_refs                           18476                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5535                       # Sample count of references to valid blocks.
system.l22.avg_refs                          3.338031                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            8.201213                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.820858                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   737.779200                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           266.168422                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.008009                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.010567                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.720487                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.259930                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998994                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2985                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2989                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             845                       # number of Writeback hits
system.l22.Writeback_hits::total                  845                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3037                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3041                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3037                       # number of overall hits
system.l22.overall_hits::total                   3041                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4457                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4501                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           11                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4468                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4512                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4468                       # number of overall misses
system.l22.overall_misses::total                 4512                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      9880885                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    753130609                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      763011494                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2370930                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2370930                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      9880885                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    755501539                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       765382424                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      9880885                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    755501539                       # number of overall miss cycles
system.l22.overall_miss_latency::total      765382424                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           48                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7442                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7490                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          845                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              845                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           63                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           48                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7505                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7553                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           48                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7505                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7553                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.916667                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.598898                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.600935                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.174603                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.174603                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.916667                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.595336                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.597379                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.916667                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.595336                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.597379                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 224565.568182                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 168977.026924                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169520.438569                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 215539.090909                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 215539.090909                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 224565.568182                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169091.660474                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169632.629433                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 224565.568182                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169091.660474                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169632.629433                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 567                       # number of writebacks
system.l22.writebacks::total                      567                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4457                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4501                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           11                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4468                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4512                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4468                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4512                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      9379355                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    702394837                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    711774192                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      2246300                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      2246300                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      9379355                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    704641137                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    714020492                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      9379355                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    704641137                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    714020492                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.598898                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.600935                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.174603                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.174603                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.916667                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.595336                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.597379                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.916667                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.595336                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.597379                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 213167.159091                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157593.636302                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158136.901133                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 204209.090909                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 204209.090909                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 213167.159091                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157708.401298                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158249.222518                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 213167.159091                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157708.401298                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158249.222518                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1414                       # number of replacements
system.l23.tagsinuse                      1023.039176                       # Cycle average of tags in use
system.l23.total_refs                           61688                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2435                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.333881                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.118598                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    17.926475                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   504.505519                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           489.488584                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.010858                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.017506                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492681                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.478016                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999062                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2867                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2868                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             928                       # number of Writeback hits
system.l23.Writeback_hits::total                  928                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           44                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   44                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2911                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2912                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2911                       # number of overall hits
system.l23.overall_hits::total                   2912                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1373                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1412                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1373                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1412                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1373                       # number of overall misses
system.l23.overall_misses::total                 1412                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13325537                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    218610907                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      231936444                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13325537                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    218610907                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       231936444                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13325537                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    218610907                       # number of overall miss cycles
system.l23.overall_miss_latency::total      231936444                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4240                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4280                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          928                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              928                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           44                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4284                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4324                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4284                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4324                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.323821                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.329907                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.320495                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.326549                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.320495                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.326549                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 341680.435897                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 159221.345229                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164260.937677                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 341680.435897                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 159221.345229                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164260.937677                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 341680.435897                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 159221.345229                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164260.937677                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 585                       # number of writebacks
system.l23.writebacks::total                      585                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1373                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1412                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1373                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1412                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1373                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1412                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12879659                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    202910750                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    215790409                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12879659                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    202910750                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    215790409                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12879659                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    202910750                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    215790409                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.323821                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.329907                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.320495                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.326549                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.320495                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.326549                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330247.666667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147786.416606                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 152826.068697                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 330247.666667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 147786.416606                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 152826.068697                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 330247.666667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 147786.416606                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 152826.068697                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.389349                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001639117                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712203.618803                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.725757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.663593                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063663                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863243                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926906                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1630423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1630423                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1630423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1630423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1630423                       # number of overall hits
system.cpu0.icache.overall_hits::total        1630423                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           69                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           69                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           69                       # number of overall misses
system.cpu0.icache.overall_misses::total           69                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24924811                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24924811                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24924811                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24924811                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24924811                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24924811                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1630492                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1630492                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1630492                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1630492                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1630492                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1630492                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 361229.144928                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 361229.144928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 361229.144928                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13398208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13398208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13398208                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 304504.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10493                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371362                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10749                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16222.100847                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.335046                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.664954                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126621                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905093                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905093                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905093                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905093                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37877                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37877                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          173                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38050                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38050                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38050                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38050                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3085560262                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3085560262                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5403687                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5403687                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3090963949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3090963949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3090963949                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3090963949                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1164498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1164498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943143                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943143                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943143                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943143                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032526                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032526                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019582                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019582                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019582                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019582                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81462.635953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81462.635953                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31235.184971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31235.184971                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81234.269356                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81234.269356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81234.269356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81234.269356                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu0.dcache.writebacks::total              951                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27432                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27557                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10445                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10445                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10493                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10493                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10493                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10493                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    819234298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    819234298                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       775415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       775415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    820009713                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    820009713                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    820009713                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    820009713                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005400                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005400                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005400                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005400                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78433.154428                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78433.154428                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16154.479167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16154.479167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78148.261984                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78148.261984                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78148.261984                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78148.261984                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.086705                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913347136                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610841.509700                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.344987                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.741718                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069463                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824907                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894370                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1905827                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1905827                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1905827                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1905827                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1905827                       # number of overall hits
system.cpu1.icache.overall_hits::total        1905827                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20102582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20102582                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1905886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1905886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1905886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1905886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1905886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1905886                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        69751                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 34875.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5872                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206974177                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6128                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33775.159432                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.708859                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.291141                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799644                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200356                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2271613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2271613                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       491687                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        491687                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1266                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1266                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1145                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1145                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2763300                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2763300                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2763300                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2763300                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20516                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20516                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           79                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20595                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20595                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20595                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20595                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2163785286                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2163785286                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2594434                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2594434                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2166379720                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2166379720                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2166379720                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2166379720                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2292129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2292129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       491766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       491766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1145                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1145                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2783895                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2783895                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2783895                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2783895                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008951                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008951                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007398                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007398                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007398                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007398                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105468.185124                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105468.185124                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32840.936709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32840.936709                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105189.595533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105189.595533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105189.595533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105189.595533                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          685                       # number of writebacks
system.cpu1.dcache.writebacks::total              685                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14671                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14671                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5845                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5845                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5872                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5872                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    428601870                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    428601870                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       595510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       595510                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    429197380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    429197380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    429197380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    429197380                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73327.950385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73327.950385                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22055.925926                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22055.925926                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73092.196866                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73092.196866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73092.196866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73092.196866                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.285546                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006633114                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1935832.911538                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.285546                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067765                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.824176                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1588868                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1588868                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1588868                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1588868                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1588868                       # number of overall hits
system.cpu2.icache.overall_hits::total        1588868                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           69                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           69                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           69                       # number of overall misses
system.cpu2.icache.overall_misses::total           69                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     15575825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     15575825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     15575825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     15575825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     15575825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     15575825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1588937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1588937                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1588937                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1588937                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1588937                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1588937                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 225736.594203                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 225736.594203                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 225736.594203                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 225736.594203                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 225736.594203                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 225736.594203                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           48                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           48                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10131724                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10131724                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10131724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10131724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10131724                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10131724                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 211077.583333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 211077.583333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 211077.583333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 211077.583333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 211077.583333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 211077.583333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7505                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165315338                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7761                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21300.777993                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.474338                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.525662                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888572                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111428                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1066124                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1066124                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       689602                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        689602                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2440                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2440                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1755726                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1755726                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1755726                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1755726                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15447                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15447                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          211                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          211                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15658                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15658                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15658                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15658                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1734129147                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1734129147                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10575986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10575986                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1744705133                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1744705133                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1744705133                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1744705133                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1081571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1081571                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       689813                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       689813                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1771384                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1771384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1771384                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1771384                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014282                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014282                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000306                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000306                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112263.167411                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112263.167411                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 50123.156398                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50123.156398                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111425.797228                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111425.797228                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111425.797228                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111425.797228                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu2.dcache.writebacks::total              845                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8005                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8005                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          148                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8153                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8153                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7442                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7442                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7505                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7505                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    782726703                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    782726703                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3575362                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3575362                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    786302065                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    786302065                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    786302065                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    786302065                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004237                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004237                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004237                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004237                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105176.928648                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105176.928648                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 56751.777778                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56751.777778                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 104770.428381                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104770.428381                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 104770.428381                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104770.428381                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.015402                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008077053                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984403.647638                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.015402                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060922                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810922                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1744305                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1744305                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1744305                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1744305                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1744305                       # number of overall hits
system.cpu3.icache.overall_hits::total        1744305                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     23529774                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23529774                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     23529774                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23529774                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     23529774                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23529774                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1744366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1744366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1744366                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1744366                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1744366                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1744366                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       385734                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       385734                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       385734                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       385734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       385734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       385734                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13450393                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13450393                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13450393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13450393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13450393                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13450393                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 336259.825000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 336259.825000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 336259.825000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 336259.825000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 336259.825000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 336259.825000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4284                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               149016918                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4540                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32823.109692                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.934355                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.065645                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.874744                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.125256                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1171069                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1171069                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       768150                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        768150                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2074                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2074                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1886                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1886                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1939219                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1939219                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1939219                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1939219                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8425                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          174                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8599                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8599                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8599                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8599                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    578673958                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    578673958                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5681249                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5681249                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    584355207                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    584355207                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    584355207                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    584355207                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1179494                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1179494                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       768324                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       768324                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1886                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1886                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1947818                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1947818                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1947818                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1947818                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007143                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000226                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004415                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004415                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004415                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004415                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68685.336261                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68685.336261                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32650.856322                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32650.856322                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67956.181765                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67956.181765                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67956.181765                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67956.181765                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          928                       # number of writebacks
system.cpu3.dcache.writebacks::total              928                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4185                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4185                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4315                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4315                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4315                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4315                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4240                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4240                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4284                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4284                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4284                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4284                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    246314745                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    246314745                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       990072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       990072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    247304817                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    247304817                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    247304817                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    247304817                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003595                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003595                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002199                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002199                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58093.100236                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58093.100236                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22501.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22501.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57727.548319                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57727.548319                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57727.548319                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57727.548319                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
