INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.srcs/sources_1/new/simple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.srcs/sim_1/new/simple_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexk/Documents/eecs598/hdl_design/hdl_design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
