<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p132" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_132{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_132{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_132{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_132{left:80px;bottom:998px;letter-spacing:-0.15px;}
#t5_132{left:142px;bottom:998px;letter-spacing:-0.18px;}
#t6_132{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_132{left:437px;bottom:998px;letter-spacing:-0.13px;}
#t8_132{left:530px;bottom:998px;letter-spacing:-0.12px;}
#t9_132{left:530px;bottom:981px;letter-spacing:-0.13px;}
#ta_132{left:530px;bottom:959px;letter-spacing:-0.11px;}
#tb_132{left:530px;bottom:943px;letter-spacing:-0.11px;}
#tc_132{left:530px;bottom:926px;letter-spacing:-0.11px;}
#td_132{left:530px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#te_132{left:530px;bottom:888px;letter-spacing:-0.1px;word-spacing:-0.51px;}
#tf_132{left:530px;bottom:871px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#tg_132{left:530px;bottom:854px;letter-spacing:-0.11px;}
#th_132{left:189px;bottom:830px;letter-spacing:-0.11px;}
#ti_132{left:437px;bottom:830px;letter-spacing:-0.15px;}
#tj_132{left:530px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_132{left:530px;bottom:808px;letter-spacing:-0.12px;}
#tl_132{left:530px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tm_132{left:189px;bottom:767px;letter-spacing:-0.15px;}
#tn_132{left:437px;bottom:767px;letter-spacing:-0.14px;}
#to_132{left:530px;bottom:767px;letter-spacing:-0.11px;}
#tp_132{left:530px;bottom:745px;letter-spacing:-0.12px;}
#tq_132{left:530px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tr_132{left:530px;bottom:712px;letter-spacing:-0.11px;}
#ts_132{left:189px;bottom:687px;letter-spacing:-0.14px;}
#tt_132{left:437px;bottom:687px;letter-spacing:-0.15px;}
#tu_132{left:530px;bottom:687px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tv_132{left:530px;bottom:666px;letter-spacing:-0.12px;}
#tw_132{left:530px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_132{left:530px;bottom:632px;letter-spacing:-0.11px;}
#ty_132{left:189px;bottom:608px;letter-spacing:-0.14px;}
#tz_132{left:437px;bottom:608px;letter-spacing:-0.15px;}
#t10_132{left:530px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t11_132{left:530px;bottom:587px;letter-spacing:-0.12px;}
#t12_132{left:530px;bottom:570px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_132{left:530px;bottom:553px;letter-spacing:-0.11px;}
#t14_132{left:189px;bottom:529px;letter-spacing:-0.14px;}
#t15_132{left:437px;bottom:529px;letter-spacing:-0.15px;}
#t16_132{left:530px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_132{left:530px;bottom:507px;letter-spacing:-0.12px;}
#t18_132{left:530px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_132{left:530px;bottom:474px;letter-spacing:-0.11px;}
#t1a_132{left:189px;bottom:449px;letter-spacing:-0.14px;}
#t1b_132{left:437px;bottom:449px;letter-spacing:-0.15px;}
#t1c_132{left:530px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1d_132{left:530px;bottom:428px;letter-spacing:-0.12px;}
#t1e_132{left:530px;bottom:411px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_132{left:530px;bottom:394px;letter-spacing:-0.11px;}
#t1g_132{left:189px;bottom:370px;letter-spacing:-0.14px;}
#t1h_132{left:437px;bottom:370px;letter-spacing:-0.15px;}
#t1i_132{left:530px;bottom:370px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1j_132{left:530px;bottom:348px;letter-spacing:-0.12px;}
#t1k_132{left:530px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_132{left:530px;bottom:315px;letter-spacing:-0.11px;}
#t1m_132{left:189px;bottom:290px;letter-spacing:-0.14px;}
#t1n_132{left:437px;bottom:290px;letter-spacing:-0.15px;}
#t1o_132{left:530px;bottom:290px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1p_132{left:530px;bottom:269px;letter-spacing:-0.12px;}
#t1q_132{left:530px;bottom:252px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_132{left:530px;bottom:235px;letter-spacing:-0.11px;}
#t1s_132{left:81px;bottom:211px;letter-spacing:-0.15px;}
#t1t_132{left:142px;bottom:211px;letter-spacing:-0.18px;}
#t1u_132{left:189px;bottom:211px;letter-spacing:-0.16px;}
#t1v_132{left:437px;bottom:211px;letter-spacing:-0.14px;}
#t1w_132{left:530px;bottom:211px;letter-spacing:-0.11px;}
#t1x_132{left:530px;bottom:194px;letter-spacing:-0.13px;}
#t1y_132{left:530px;bottom:173px;letter-spacing:-0.11px;}
#t1z_132{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t20_132{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_132{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t22_132{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t23_132{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t24_132{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t25_132{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t26_132{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t27_132{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_132{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_132{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_132{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_132{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_132{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts132" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg132Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg132" style="-webkit-user-select: none;"><object width="935" height="1210" data="132/132.svg" type="image/svg+xml" id="pdf132" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_132" class="t s1_132">2-116 </span><span id="t2_132" class="t s1_132">Vol. 4 </span>
<span id="t3_132" class="t s2_132">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_132" class="t s3_132">1ADH </span><span id="t5_132" class="t s3_132">429 </span><span id="t6_132" class="t s3_132">MSR_TURBO_RATIO_LIMIT </span><span id="t7_132" class="t s3_132">Package </span><span id="t8_132" class="t s3_132">Maximum Ratio Limit of Turbo Mode by Core Groups </span>
<span id="t9_132" class="t s3_132">(R/W) </span>
<span id="ta_132" class="t s3_132">Specifies Maximum Ratio Limit for each Core Group. </span>
<span id="tb_132" class="t s3_132">Max ratio for groups with more cores must decrease </span>
<span id="tc_132" class="t s3_132">monotonically. </span>
<span id="td_132" class="t s3_132">For groups with less than 4 cores, the max ratio must </span>
<span id="te_132" class="t s3_132">be 32 or less. For groups with 4-5 cores, the max ratio </span>
<span id="tf_132" class="t s3_132">must be 22 or less. For groups with more than 5 cores, </span>
<span id="tg_132" class="t s3_132">the max ratio must be 16 or less. </span>
<span id="th_132" class="t s3_132">7:0 </span><span id="ti_132" class="t s3_132">Package </span><span id="tj_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 0 </span>
<span id="tk_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="tl_132" class="t s3_132">cores is less than or equal to the Group 0 threshold. </span>
<span id="tm_132" class="t s3_132">15:8 </span><span id="tn_132" class="t s3_132">Package </span><span id="to_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 1 </span>
<span id="tp_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="tq_132" class="t s3_132">cores is less than or equal to the Group 1 threshold, </span>
<span id="tr_132" class="t s3_132">and greater than the Group 0 threshold. </span>
<span id="ts_132" class="t s3_132">23:16 </span><span id="tt_132" class="t s3_132">Package </span><span id="tu_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 2 </span>
<span id="tv_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="tw_132" class="t s3_132">cores is less than or equal to the Group 2 threshold, </span>
<span id="tx_132" class="t s3_132">and greater than the Group 1 threshold. </span>
<span id="ty_132" class="t s3_132">31:24 </span><span id="tz_132" class="t s3_132">Package </span><span id="t10_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 3 </span>
<span id="t11_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="t12_132" class="t s3_132">cores is less than or equal to the Group 3 threshold, </span>
<span id="t13_132" class="t s3_132">and greater than the Group 2 threshold. </span>
<span id="t14_132" class="t s3_132">39:32 </span><span id="t15_132" class="t s3_132">Package </span><span id="t16_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 4 </span>
<span id="t17_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="t18_132" class="t s3_132">cores is less than or equal to the Group 4 threshold, </span>
<span id="t19_132" class="t s3_132">and greater than the Group 3 threshold. </span>
<span id="t1a_132" class="t s3_132">47:40 </span><span id="t1b_132" class="t s3_132">Package </span><span id="t1c_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 5 </span>
<span id="t1d_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="t1e_132" class="t s3_132">cores is less than or equal to the Group 5 threshold, </span>
<span id="t1f_132" class="t s3_132">and greater than the Group 4 threshold. </span>
<span id="t1g_132" class="t s3_132">55:48 </span><span id="t1h_132" class="t s3_132">Package </span><span id="t1i_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 6 </span>
<span id="t1j_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="t1k_132" class="t s3_132">cores is less than or equal to the Group 6 threshold, </span>
<span id="t1l_132" class="t s3_132">and greater than the Group 5 threshold. </span>
<span id="t1m_132" class="t s3_132">63:56 </span><span id="t1n_132" class="t s3_132">Package </span><span id="t1o_132" class="t s3_132">Maximum Ratio Limit for Active Cores in Group 7 </span>
<span id="t1p_132" class="t s3_132">Maximum turbo ratio limit when the number of active </span>
<span id="t1q_132" class="t s3_132">cores is less than or equal to the Group 7 threshold, </span>
<span id="t1r_132" class="t s3_132">and greater than the Group 6 threshold. </span>
<span id="t1s_132" class="t s3_132">1AEH </span><span id="t1t_132" class="t s3_132">430 </span><span id="t1u_132" class="t s3_132">MSR_TURBO_GROUP_CORECNT </span><span id="t1v_132" class="t s3_132">Package </span><span id="t1w_132" class="t s3_132">Group Size of Active Cores for Turbo Mode Operation </span>
<span id="t1x_132" class="t s3_132">(R/W) </span>
<span id="t1y_132" class="t s3_132">Writes of 0 threshold is ignored. </span>
<span id="t1z_132" class="t s4_132">Table 2-12. </span><span id="t20_132" class="t s4_132">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t21_132" class="t s5_132">Register </span>
<span id="t22_132" class="t s5_132">Address </span><span id="t23_132" class="t s5_132">Register Name / Bit Fields </span><span id="t24_132" class="t s5_132">Scope </span><span id="t25_132" class="t s5_132">Bit Description </span>
<span id="t26_132" class="t s5_132">Hex </span><span id="t27_132" class="t s5_132">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
