$date
	Thu Mar 10 10:00:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module OAI1T $end
$var wire 1 ! w1 $end
$var wire 1 " w3 $end
$var wire 1 # w2 $end
$var wire 1 $ w0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ w $end
$upscope $end
$scope module uut2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( gdd $end
$var wire 1 ) vdd $end
$var wire 1 ! w $end
$var wire 1 * y1 $end
$var wire 1 + y2 $end
$upscope $end
$scope module uut3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 , cb $end
$var wire 1 # w $end
$var wire 1 - wb $end
$var wire 1 . y1 $end
$upscope $end
$scope module uut4 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 " w $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
1)
0(
0'
0&
0%
1$
x#
x"
x!
$end
#5
1,
1!
z*
1+
#10
1"
1.
#19
0-
#24
1#
#52
1'
#59
0,
#64
0$
1&
#68
0*
#71
z!
#72
0!
#78
0"
0.
#88
1-
#90
1%
#95
0#
#97
z+
#104
1$
0'
#109
1,
1!
#114
1"
#123
0-
#128
1#
0&
#156
0$
1'
#160
x!
#163
0,
0!
#170
0"
#173
1-
#180
1$
0#
0%
#185
1+
z*
#190
1!
1"
1.
#192
0$
1&
#196
0*
#199
z!
#200
0!
#204
0-
#206
0"
0.
#208
1$
0'
#209
1#
#213
1,
1!
#218
1"
#256
0&
#260
1'
#261
z*
#266
1.
#267
0,
#270
0$
1%
#274
0*
#277
z+
#278
x!
#284
0!
0"
0.
#294
1-
#301
0#
#312
1$
0'
#317
1,
1!
#320
1&
#322
1"
#331
0-
#336
1#
#360
0%
#364
0$
1'
#365
1+
#368
x!
#371
0,
0!
#378
0"
#381
1-
#384
1$
0&
#388
0#
#389
x!
z*
#394
1!
1"
1.
#408
0-
#413
1#
#416
0'
#421
1,
#448
1&
#450
1%
#452
0*
#457
z+
#462
0.
#468
0$
1'
#472
x!
#475
0,
0!
#482
0"
#485
1-
#492
0#
#512
0&
#520
1$
0'
#525
1,
1!
#530
1"
#539
0-
#544
1#
#572
0$
1'
#576
x!
#579
0,
0!
#586
0"
#589
1-
#596
0#
