

================================================================
== Synthesis Summary Report of 'syr2k'
================================================================
+ General Information: 
    * Date:           Fri Feb 21 05:31:12 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        syr2k
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |         |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    |   URAM  |
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+
    |+ syr2k                          |     -|  0.13|    45738|  2.287e+05|         -|    45739|     -|        no|     -|  128 (1%)|   41744 (1%)|  26473 (2%)|  49 (5%)|
    | + syr2k_Pipeline_lprd_1_lprd_2  |     -|  0.25|     4098|  2.049e+04|         -|     4098|     -|        no|     -|         -|     42 (~0%)|   178 (~0%)|        -|
    |  o lprd_1_lprd_2                |     -|  3.65|     4096|  2.048e+04|         2|        1|  4096|       yes|     -|         -|            -|           -|        -|
    | + syr2k_Pipeline_lp1_lp2        |     -|  0.67|    16712|  8.356e+04|         -|    16712|     -|        no|     -|         -|  16734 (~0%)|  8333 (~0%)|        -|
    |  o lp1_lp2                      |    II|  3.65|    16710|  8.355e+04|       331|        4|  4096|       yes|     -|         -|            -|           -|        -|
    | + syr2k_Pipeline_lp4_lp5        |     -|  0.67|    16712|  8.356e+04|         -|    16712|     -|        no|     -|         -|  16734 (~0%)|  8333 (~0%)|        -|
    |  o lp4_lp5                      |    II|  3.65|    16710|  8.355e+04|       331|        4|  4096|       yes|     -|         -|            -|           -|        -|
    | + syr2k_Pipeline_lp7_lp8        |     -|  0.25|     4109|  2.054e+04|         -|     4109|     -|        no|     -|         -|    320 (~0%)|   210 (~0%)|        -|
    |  o lp7_lp8                      |     -|  3.65|     4107|  2.054e+04|        13|        1|  4096|       yes|     -|         -|            -|           -|        -|
    | + syr2k_Pipeline_lpwr_1_lpwr_2  |     -|  0.13|     4098|  2.049e+04|         -|     4098|     -|        no|     -|         -|     43 (~0%)|   220 (~0%)|        -|
    |  o lpwr_1_lpwr_2                |     -|  3.65|     4096|  2.048e+04|         2|        1|  4096|       yes|     -|         -|            -|           -|        -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_q0           | 32       |
| B_address0     | 12       |
| B_q0           | 32       |
| C_address0     | 12       |
| C_q0           | 32       |
| D_out_address0 | 12       |
| D_out_d0       | 32       |
+----------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| C        | in        | float*   |
| D_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| alpha    | alpha          | port    |          |
| beta     | beta           | port    |          |
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| B        | B_address0     | port    | offset   |
| B        | B_ce0          | port    |          |
| B        | B_q0           | port    |          |
| C        | C_address0     | port    | offset   |
| C        | C_ce0          | port    |          |
| C        | C_q0           | port    |          |
| D_out    | D_out_address0 | port    | offset   |
| D_out    | D_out_ce0      | port    |          |
| D_out    | D_out_we0      | port    |          |
| D_out    | D_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------+-----+--------+------------+-----+--------+---------+
| + syr2k                         | 128 |        |            |     |        |         |
|  + syr2k_Pipeline_lprd_1_lprd_2 | 0   |        |            |     |        |         |
|    add_ln14_1_fu_235_p2         | -   |        | add_ln14_1 | add | fabric | 0       |
|    add_ln14_fu_247_p2           | -   |        | add_ln14   | add | fabric | 0       |
|    add_ln16_fu_291_p2           | -   |        | add_ln16   | add | fabric | 0       |
|    add_ln15_fu_307_p2           | -   |        | add_ln15   | add | fabric | 0       |
|  + syr2k_Pipeline_lp1_lp2       | 0   |        |            |     |        |         |
|    add_ln27_1_fu_1686_p2        | -   |        | add_ln27_1 | add | fabric | 0       |
|    add_ln27_fu_1695_p2          | -   |        | add_ln27   | add | fabric | 0       |
|    empty_18_fu_3161_p2          | -   |        | empty_18   | add | fabric | 0       |
|    add_ln28_fu_3141_p2          | -   |        | add_ln28   | add | fabric | 0       |
|  + syr2k_Pipeline_lp4_lp5       | 0   |        |            |     |        |         |
|    add_ln36_1_fu_1686_p2        | -   |        | add_ln36_1 | add | fabric | 0       |
|    add_ln36_fu_1695_p2          | -   |        | add_ln36   | add | fabric | 0       |
|    empty_15_fu_3161_p2          | -   |        | empty_15   | add | fabric | 0       |
|    add_ln37_fu_3141_p2          | -   |        | add_ln37   | add | fabric | 0       |
|  + syr2k_Pipeline_lp7_lp8       | 0   |        |            |     |        |         |
|    add_ln45_1_fu_156_p2         | -   |        | add_ln45_1 | add | fabric | 0       |
|    add_ln45_fu_168_p2           | -   |        | add_ln45   | add | fabric | 0       |
|    add_ln48_fu_212_p2           | -   |        | add_ln48   | add | fabric | 0       |
|    add_ln46_fu_224_p2           | -   |        | add_ln46   | add | fabric | 0       |
|  + syr2k_Pipeline_lpwr_1_lpwr_2 | 0   |        |            |     |        |         |
|    add_ln52_1_fu_110_p2         | -   |        | add_ln52_1 | add | fabric | 0       |
|    add_ln52_fu_122_p2           | -   |        | add_ln52   | add | fabric | 0       |
|    add_ln55_fu_166_p2           | -   |        | add_ln55   | add | fabric | 0       |
|    add_ln53_fu_183_p2           | -   |        | add_ln53   | add | fabric | 0       |
+---------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + syr2k        | 0    | 49   |        |            |         |      |         |
|   buff_A0_U    | -    | 1    |        | buff_A0    | rom_np  | auto | 1       |
|   buff_A1_U    | -    | 1    |        | buff_A1    | rom_np  | auto | 1       |
|   buff_B0_U    | -    | 1    |        | buff_B0    | rom_np  | auto | 1       |
|   buff_C_U     | -    | 1    |        | buff_C     | ram_1p  | auto | 1       |
|   buff_D_out_U | -    | 1    |        | buff_D_out | ram_1p  | auto | 1       |
|   tmp1_U       | -    | 1    |        | tmp1       | ram_1p  | auto | 1       |
|   tmp2_U       | -    | 1    |        | tmp2       | ram_1p  | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

