# full-adder-in-3-levels-of-abstraction
Verilog implementation of a 1-bit full adder using three levels of abstraction: Behavioral, Dataflow, and Gate level. Includes a common testbench and simulation 
