set ::env(PROJECT_NAME) simon_bit_serial
set ::env(DESIGN_TOP) top_module
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl/simon_bit_serial_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
