

================================================================
== Vivado HLS Report for 'mem_read50230'
================================================================
* Date:           Sat Feb 15 06:58:37 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793| 3.965 us | 3.965 us |  793|  793|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_loop  |      785|      785|         3|          1|          1|   784|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_hw_V_offset)"   --->   Operation 12 'read' 'out_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_reloading_in_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_reloading_in_2)"   --->   Operation 13 'read' 'weights_reloading_in_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_hw_V_offset)"   --->   Operation 14 'read' 'in_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i29P(i29* %out_hw_V_offset_out, i29 %out_hw_V_offset_read)"   --->   Operation 15 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %weights_reloading_in_3, i32 %weights_reloading_in_6)"   --->   Operation 16 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i29 %in_hw_V_offset_read to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 17 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_hw_V_addr = getelementptr i64* %in_hw_V, i64 %zext_ln327" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 18 'getelementptr' 'in_hw_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [7/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 19 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 20 [6/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 20 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 21 [5/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 21 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 22 [4/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 22 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 23 [3/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 23 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 24 [2/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 24 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* %out_hw_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/7] (4.37ns)   --->   "%in_hw_V_addr_i_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %in_hw_V_addr, i32 784)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 50 'readreq' 'in_hw_V_addr_i_i_i_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 51 [1/1] (1.76ns)   --->   "br label %0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.77>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%size_index_0_i_i_i_i = phi i10 [ 0, %entry ], [ %size_index, %read_loop ]"   --->   Operation 52 'phi' 'size_index_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (1.77ns)   --->   "%icmp_ln59 = icmp eq i10 %size_index_0_i_i_i_i, -240" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 53 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.73ns)   --->   "%size_index = add i10 %size_index_0_i_i_i_i, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 55 'add' 'size_index' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.exit, label %read_loop" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 57 [1/1] (4.37ns)   --->   "%r_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %in_hw_V_addr)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104]   --->   Operation 57 'read' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %r_V to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:76->partition_0/src/single_layer_top.cpp:104]   --->   Operation 58 'trunc' 'p_Result_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str19) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 60 'specregionbegin' 'tmp_i_i_i_i_i' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:60->partition_0/src/single_layer_top.cpp:104]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str20) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:65->partition_0/src/single_layer_top.cpp:104]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str21) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:69->partition_0/src/single_layer_top.cpp:104]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %in_0_V_V, i16 %p_Result_s)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:80->partition_0/src/single_layer_top.cpp:104]   --->   Operation 64 'write' <Predicate = (!icmp_ln59)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp_i_i_i_i_i)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:83->partition_0/src/single_layer_top.cpp:104]   --->   Operation 65 'specregionend' 'empty_223' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "br label %0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104]   --->   Operation 66 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	wire read on port 'in_hw_V_offset' [23]  (0 ns)
	'getelementptr' operation ('in_hw_V_addr', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [39]  (0 ns)
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [40]  (4.38 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'phi' operation ('size_index') with incoming values : ('size_index', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104) [43]  (0 ns)
	'icmp' operation ('icmp_ln59', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59->partition_0/src/single_layer_top.cpp:104) [44]  (1.77 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus read on port 'in_hw_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66->partition_0/src/single_layer_top.cpp:104) [53]  (4.38 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'in_0_V_V' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:80->partition_0/src/single_layer_top.cpp:104) [56]  (2.19 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
