Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar  5 22:03:15 2024
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pynqz2_dpu_wrapper_timing_summary_routed.rpt -pb pynqz2_dpu_wrapper_timing_summary_routed.pb -rpx pynqz2_dpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_dpu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.263        0.000                      0               128856        0.049        0.000                      0               128856        2.000        0.000                       0                 66461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_fpga_0                             {0.000 5.000}        10.000          100.000         
  clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_pynqz2_dpu_clk_wiz_0_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                   3.212        0.000                      0                 1963        0.060        0.000                      0                 1963        3.000        0.000                       0                   942  
  clk_out_150M_pynqz2_dpu_clk_wiz_0_0        0.616        0.000                      0                79096        0.049        0.000                      0                79096        3.750        0.000                       0                 40815  
  clk_out_300M_pynqz2_dpu_clk_wiz_0_0        0.263        0.000                      0                42035        0.050        0.000                      0                42035        2.000        0.000                       0                 24701  
  clkfbout_pynqz2_dpu_clk_wiz_0_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_300M_pynqz2_dpu_clk_wiz_0_0  clk_out_150M_pynqz2_dpu_clk_wiz_0_0        2.268        0.000                      0                 3936        0.051        0.000                      0                 3936  
clk_out_150M_pynqz2_dpu_clk_wiz_0_0  clk_out_300M_pynqz2_dpu_clk_wiz_0_0        4.261        0.000                      0                 1827        0.052        0.000                      0                 1827  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.148ns (18.806%)  route 4.957ns (81.194%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.694     2.988    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/Q
                         net (fo=56, routed)          1.161     4.667    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[6]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.153     4.820 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6/O
                         net (fo=22, routed)          1.239     6.060    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I0_O)        0.327     6.387 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.742     7.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X27Y107        LUT5 (Prop_lut5_I4_O)        0.150     7.279 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          1.814     9.093    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X45Y77         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.464    12.643    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X45Y77         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X45Y77         FDRE (Setup_fdre_C_CE)      -0.413    12.305    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[18]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.075ns (17.383%)  route 5.109ns (82.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y94         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          1.390     4.798    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.324     5.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.439     6.561    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I2_O)        0.332     6.893 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_334fc032[31]_i_1/O
                         net (fo=32, routed)          2.281     9.173    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[31]_0[0]
    SLICE_X38Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.464    12.643    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X38Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[18]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[18]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.075ns (17.383%)  route 5.109ns (82.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y94         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          1.390     4.798    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.324     5.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.439     6.561    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I2_O)        0.332     6.893 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_334fc032[31]_i_1/O
                         net (fo=32, routed)          2.281     9.173    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[31]_0[0]
    SLICE_X38Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.464    12.643    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X38Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[7]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[7]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.075ns (17.383%)  route 5.109ns (82.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y94         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          1.390     4.798    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.324     5.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.439     6.561    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I2_O)        0.332     6.893 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_334fc032[31]_i_1/O
                         net (fo=32, routed)          2.281     9.173    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[31]_0[0]
    SLICE_X38Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.464    12.643    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X38Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[8]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.549    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[8]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.148ns (19.239%)  route 4.819ns (80.761%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.694     2.988    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/Q
                         net (fo=56, routed)          1.161     4.667    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[6]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.153     4.820 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6/O
                         net (fo=22, routed)          1.239     6.060    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I0_O)        0.327     6.387 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.742     7.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X27Y107        LUT5 (Prop_lut5_I4_O)        0.150     7.279 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          1.677     8.955    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.508    12.687    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[0]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.413    12.349    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[0]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.148ns (19.239%)  route 4.819ns (80.761%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.694     2.988    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/Q
                         net (fo=56, routed)          1.161     4.667    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[6]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.153     4.820 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6/O
                         net (fo=22, routed)          1.239     6.060    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I0_O)        0.327     6.387 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.742     7.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X27Y107        LUT5 (Prop_lut5_I4_O)        0.150     7.279 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          1.677     8.955    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.508    12.687    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[11]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.413    12.349    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[11]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.148ns (19.239%)  route 4.819ns (80.761%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.694     2.988    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/Q
                         net (fo=56, routed)          1.161     4.667    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[6]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.153     4.820 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6/O
                         net (fo=22, routed)          1.239     6.060    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I0_O)        0.327     6.387 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.742     7.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X27Y107        LUT5 (Prop_lut5_I4_O)        0.150     7.279 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          1.677     8.955    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.508    12.687    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[6]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.413    12.349    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[6]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.148ns (19.239%)  route 4.819ns (80.761%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.694     2.988    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[6]/Q
                         net (fo=56, routed)          1.161     4.667    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[6]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.153     4.820 f  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6/O
                         net (fo=22, routed)          1.239     6.060    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_6_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I0_O)        0.327     6.387 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3/O
                         net (fo=2, routed)           0.742     7.129    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b3608e09_i_3_n_0
    SLICE_X27Y107        LUT5 (Prop_lut5_I4_O)        0.150     7.279 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_c6be7583[27]_i_1/O
                         net (fo=28, routed)          1.677     8.955    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[27]_1[0]
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.508    12.687    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y74         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[9]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDRE (Setup_fdre_C_CE)      -0.413    12.349    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[9]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.075ns (17.595%)  route 5.035ns (82.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y94         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          1.390     4.798    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.324     5.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.326     6.449    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I2_O)        0.332     6.781 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_7749dd92[31]_i_1/O
                         net (fo=32, routed)          2.318     9.099    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[31]_0[0]
    SLICE_X45Y80         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.467    12.646    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X45Y80         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[18]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X45Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.516    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[18]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.075ns (17.595%)  route 5.035ns (82.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.695     2.989    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y94         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[9]/Q
                         net (fo=41, routed)          1.390     4.798    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_438155a2[9]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.324     5.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3/O
                         net (fo=20, routed)          1.326     6.449    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_6679cdec[27]_i_3_n_0
    SLICE_X29Y110        LUT6 (Prop_lut6_I2_O)        0.332     6.781 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_7749dd92[31]_i_1/O
                         net (fo=32, routed)          2.318     9.099    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[31]_0[0]
    SLICE_X45Y80         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.467    12.646    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X45Y80         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[9]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X45Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.516    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_7749dd92_reg[9]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  3.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.609%)  route 0.174ns (48.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.659     0.995    pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X28Y101        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pynqz2_dpu_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[4]/Q
                         net (fo=1, routed)           0.174     1.310    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[30]_0[3]
    SLICE_X26Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.355 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.355    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[4]_i_1_n_0
    SLICE_X26Y98         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.844     1.210    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y98         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     1.296    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.150%)  route 0.359ns (65.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.577     0.913    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y98         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]/Q
                         net (fo=1, routed)           0.359     1.412    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_81bbbaaf[0]
    SLICE_X26Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.457 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.457    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[0]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.930     1.296    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[0]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.494%)  route 0.321ns (71.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.573     0.909    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[15]/Q
                         net (fo=21, routed)          0.321     1.358    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/D[15]
    SLICE_X27Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.930     1.296    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[15]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)        -0.006     1.255    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_c6be7583_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.645     0.981    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6_reg/Q
                         net (fo=1, routed)           0.056     1.178    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2d02b1a6
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.916     1.282    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg/C
                         clock pessimism             -0.301     0.981    
    SLICE_X27Y127        FDRE (Hold_fdre_C_D)         0.076     1.057    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_cdc7cfd1_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.645     0.981    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/Q
                         net (fo=1, routed)           0.056     1.178    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0bdd2060
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.916     1.282    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/C
                         clock pessimism             -0.301     0.981    
    SLICE_X27Y127        FDRE (Hold_fdre_C_D)         0.075     1.056    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.645     0.981    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/Q
                         net (fo=1, routed)           0.056     1.178    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_182904ee
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.916     1.282    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y127        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/C
                         clock pessimism             -0.301     0.981    
    SLICE_X27Y127        FDRE (Hold_fdre_C_D)         0.071     1.052    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b6c4d06d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.943%)  route 0.365ns (74.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.573     0.909    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[14]/Q
                         net (fo=21, routed)          0.365     1.402    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/D[14]
    SLICE_X29Y108        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b6c4d06d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.929     1.295    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y108        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b6c4d06d_reg[14]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.012     1.272    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b6c4d06d_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.988%)  route 0.414ns (69.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.577     0.913    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y98         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[29]/Q
                         net (fo=1, routed)           0.414     1.468    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_81bbbaaf[29]
    SLICE_X26Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.513 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[29]_i_1/O
                         net (fo=1, routed)           0.000     1.513    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[29]_i_1_n_0
    SLICE_X26Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.928     1.294    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]/C
                         clock pessimism             -0.035     1.259    
    SLICE_X26Y107        FDRE (Hold_fdre_C_D)         0.121     1.380    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.409%)  route 0.394ns (70.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.573     0.909    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/s_b1cd6231_reg[0]/Q
                         net (fo=26, routed)          0.394     1.466    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/D[0]
    SLICE_X26Y108        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.928     1.294    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X26Y108        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[0]/C
                         clock pessimism             -0.035     1.259    
    SLICE_X26Y108        FDSE (Hold_fdse_C_D)         0.063     1.322    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b5209131_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2de558d4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.450%)  route 0.241ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.658     0.994    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X30Y103        FDSE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b5209131_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDSE (Prop_fdse_C_Q)         0.164     1.158 r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b5209131_reg/Q
                         net (fo=1, routed)           0.241     1.399    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_b5209131
    SLICE_X28Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2de558d4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.844     1.210    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y95         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2de558d4_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X28Y95         FDRE (Hold_fdre_C_D)         0.076     1.251    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_2de558d4_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y95     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y95     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y103    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X27Y103    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y114    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y114    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y78     pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_0460ec8c_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y105    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_302b1c0e_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y105    pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_302b1c0e_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y81     pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y81     pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y81     pynqz2_dpu_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[20]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y114    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y114    pynqz2_dpu_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X26Y96     pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X27Y103    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X27Y103    pynqz2_dpu_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 0.419ns (4.998%)  route 7.964ns (95.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.841     3.135    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X44Y140        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y140        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/Q
                         net (fo=25, routed)          7.964    11.518    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_ffc31309[0]
    RAMB36_X5Y10         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.646    12.825    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y10         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.081    12.873    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.739    12.134    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 0.478ns (5.902%)  route 7.620ns (94.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.842     3.136    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X38Y139        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y139        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[48]/Q
                         net (fo=25, routed)          7.620    11.234    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_ffc31309[4]
    RAMB36_X5Y11         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.645    12.824    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y11         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                         clock pessimism              0.129    12.953    
                         clock uncertainty           -0.081    12.872    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.743    12.129    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 0.478ns (5.908%)  route 7.613ns (94.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.842     3.136    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X32Y139        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[47]/Q
                         net (fo=25, routed)          7.613    11.227    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_ffc31309[3]
    RAMB36_X5Y10         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.646    12.825    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y10         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.081    12.873    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.743    12.130    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.456ns (5.442%)  route 7.923ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 12.858 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.717     3.011    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X83Y62         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[3]/Q
                         net (fo=27, routed)          7.923    11.390    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_ffc31309[3]
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.678    12.857    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                         clock pessimism              0.129    12.986    
                         clock uncertainty           -0.081    12.905    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    12.339    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                         12.339    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 0.419ns (5.208%)  route 7.626ns (94.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.841     3.135    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X44Y140        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y140        FDRE (Prop_fdre_C_Q)         0.419     3.554 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/Q
                         net (fo=25, routed)          7.626    11.180    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_ffc31309[0]
    RAMB36_X5Y11         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.645    12.824    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y11         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                         clock pessimism              0.129    12.953    
                         clock uncertainty           -0.081    12.872    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.739    12.133    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 0.456ns (5.418%)  route 7.960ns (94.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 12.920 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.717     3.011    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X83Y62         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[0]/Q
                         net (fo=27, routed)          7.960    11.427    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_ffc31309[0]
    RAMB18_X3Y54         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.741    12.920    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB18_X3Y54         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
                         clock pessimism              0.129    13.049    
                         clock uncertainty           -0.081    12.968    
    RAMB18_X3Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    12.402    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 0.456ns (5.425%)  route 7.949ns (94.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 12.920 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.717     3.011    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X83Y62         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDRE (Prop_fdre_C_Q)         0.456     3.467 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[4]/Q
                         net (fo=27, routed)          7.949    11.416    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_ffc31309[4]
    RAMB18_X3Y54         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.741    12.920    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB18_X3Y54         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
                         clock pessimism              0.129    13.049    
                         clock uncertainty           -0.081    12.968    
    RAMB18_X3Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    12.402    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[8].g_7bb4613e.s_8b359289_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 0.518ns (6.150%)  route 7.905ns (93.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 12.978 - 10.000 ) 
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.819     3.113    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X50Y130        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[8].g_7bb4613e.s_8b359289_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_fdre_C_Q)         0.518     3.631 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[8].g_7bb4613e.s_8b359289_reg[88]/Q
                         net (fo=24, routed)          7.905    11.536    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_ffc31309[0]
    RAMB36_X4Y25         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.798    12.977    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y25         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                         clock pessimism              0.247    13.224    
                         clock uncertainty           -0.081    13.143    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.577    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_0
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 0.518ns (6.375%)  route 7.607ns (93.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.842     3.136    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X32Y139        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[49]/Q
                         net (fo=25, routed)          7.607    11.261    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_ffc31309[5]
    RAMB36_X5Y11         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.645    12.824    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y11         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                         clock pessimism              0.129    12.953    
                         clock uncertainty           -0.081    12.872    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.306    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_1
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 0.456ns (5.480%)  route 7.865ns (94.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 12.920 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.716     3.010    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X83Y63         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[7]/Q
                         net (fo=27, routed)          7.865    11.331    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_ffc31309[7]
    RAMB18_X3Y54         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.741    12.920    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB18_X3Y54         RAMB18E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5/CLKBWRCLK
                         clock pessimism              0.129    13.049    
                         clock uncertainty           -0.081    12.968    
    RAMB18_X3Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    12.402    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_5
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/inst_rd_pool_img/u_7c3cc4ce/g_708d66fc[8].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.473%)  route 0.246ns (63.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.562     0.898    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/inst_rd_pool_img/u_7c3cc4ce/m_axi_dpu_aclk
    SLICE_X47Y5          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/inst_rd_pool_img/u_7c3cc4ce/g_708d66fc[8].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/inst_rd_pool_img/u_7c3cc4ce/g_708d66fc[8].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[7]_rep__0/Q
                         net (fo=5, routed)           0.246     1.284    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[1].g_b45c191d[11].s_580e3d8e_reg[7]_1[71]
    SLICE_X51Y2          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.826     1.192    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/m_axi_dpu_aclk
    SLICE_X51Y2          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.078     1.235    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.583%)  route 0.241ns (56.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.557     0.893    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X48Y13         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0][2]/Q
                         net (fo=4, routed)           0.241     1.274    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0]_499[2]
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.319 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.319    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af[0][2]_i_1_n_0
    SLICE_X50Y15         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.819     1.185    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X50Y15         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.120     1.270    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.g_be3bfacb[1].g_53ce4558[8].s_8ee076af_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.u_d0b59e6b/g_cedbdfb3.s_8010d7f1_reg[289]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.108%)  route 0.239ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.562     0.898    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/m_axi_dpu_aclk
    SLICE_X44Y5          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.g_be3bfacb[1].g_53ce4558[8].s_8ee076af_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.g_be3bfacb[1].g_53ce4558[8].s_8ee076af_reg[9]/Q
                         net (fo=2, routed)           0.239     1.277    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.u_d0b59e6b/g_7d855b86.g_be3bfacb[1].g_53ce4558[8].s_8ee076af_reg[9]
    SLICE_X52Y5          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.u_d0b59e6b/g_cedbdfb3.s_8010d7f1_reg[289]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.825     1.191    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.u_d0b59e6b/m_axi_dpu_aclk
    SLICE_X52Y5          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.u_d0b59e6b/g_cedbdfb3.s_8010d7f1_reg[289]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y5          FDRE (Hold_fdre_C_D)         0.071     1.227    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_7d855b86.u_d0b59e6b/g_cedbdfb3.s_8010d7f1_reg[289]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/s_3a70f0ce_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.504%)  route 0.245ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.559     0.895    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/m_axi_dpu_aclk
    SLICE_X51Y2          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[0].g_b45c191d[8].s_580e3d8e_reg[0]/Q
                         net (fo=3, routed)           0.245     1.281    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/g_ef935f65[1].g_b45c191d[11].s_580e3d8e_reg[7]_0[64]
    SLICE_X45Y5          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/s_3a70f0ce_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.829     1.195    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/m_axi_dpu_aclk
    SLICE_X45Y5          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/s_3a70f0ce_reg[64]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X45Y5          FDRE (Hold_fdre_C_D)         0.070     1.230    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_8b08e93b/s_3a70f0ce_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.708%)  route 0.186ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.553     0.889    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/m_axi_dpu_aclk
    SLICE_X51Y16         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[293]/Q
                         net (fo=1, routed)           0.186     1.203    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]_0[293]
    SLICE_X46Y17         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.821     1.187    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X46Y17         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[5]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.000     1.152    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_50d2534e[0].s_c3a4b251_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.095%)  route 0.180ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.608     0.944    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/m_axi_dpu_aclk
    SLICE_X94Y50         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDRE (Prop_fdre_C_Q)         0.148     1.092 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[104]/Q
                         net (fo=1, routed)           0.180     1.272    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg_n_0_[104]
    SLICE_X94Y48         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_50d2534e[0].s_c3a4b251_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.884     1.250    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/m_axi_dpu_aclk
    SLICE_X94Y48         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_50d2534e[0].s_c3a4b251_reg[0][8]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X94Y48         FDRE (Hold_fdre_C_D)         0.000     1.220    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_a838ec59/g_35d7d1fc[0].u_896d2935/g_50d2534e[0].s_c3a4b251_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/u_81af1baf/u_c2b52391/s_f9de5723_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/s_592ea932_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.191%)  route 0.163ns (39.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.557     0.893    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/u_81af1baf/u_c2b52391/m_axi_dpu_aclk
    SLICE_X50Y42         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/u_81af1baf/u_c2b52391/s_f9de5723_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/u_81af1baf/u_c2b52391/s_f9de5723_reg[86]/Q
                         net (fo=2, routed)           0.163     1.204    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/u_81af1baf/u_c2b52391/s_92b08415[86]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.099     1.303 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/u_81af1baf/u_c2b52391/s_592ea932[214]_i_1/O
                         net (fo=1, routed)           0.000     1.303    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/s_592ea9320[214]
    SLICE_X48Y42         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/s_592ea932_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.828     1.194    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/m_axi_dpu_aclk
    SLICE_X48Y42         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/s_592ea932_reg[214]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.092     1.251    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_c17d2da9/s_592ea932_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.178%)  route 0.245ns (56.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.557     0.893    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X48Y13         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0][2]/Q
                         net (fo=4, routed)           0.245     1.278    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e6521e7d.g_a589807b[0].s_1d46baa0_reg[0]_499[2]
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.323 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.323    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af[2][2]_i_1_n_0
    SLICE_X50Y15         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.819     1.185    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X50Y15         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.121     1.271    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.342ns (81.274%)  route 0.079ns (18.726%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.591     0.927    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/m_axi_dpu_aclk
    SLICE_X89Y49         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[5]/Q
                         net (fo=4, routed)           0.078     1.146    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[5]
    SLICE_X89Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.293 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e40_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.293    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e40_carry__0_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.347 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e40_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.347    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e40[8]
    SLICE_X89Y50         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.854     1.220    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/m_axi_dpu_aclk
    SLICE_X89Y50         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[8]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y50         FDRE (Hold_fdre_C_D)         0.105     1.295    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_2332d638/s_656854e4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[2].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.280%)  route 0.288ns (63.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.550     0.886    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[2].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X36Y23         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[2].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[2].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][22]/Q
                         net (fo=1, routed)           0.288     1.338    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/DIC0
    SLICE_X50Y23         RAMD32                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.810     1.176    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/WCLK
    SLICE_X50Y23         RAMD32                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.285    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_150M_pynqz2_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y14      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_1a3af9fa_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X2Y59      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X4Y50      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X1Y14      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X3Y52      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X4Y58      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X3Y36      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X3Y49      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X3Y40      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         10.000      6.557      DSP48_X3Y59      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y70     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y74     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y74     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y77     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_102_102/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y76     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_102_102/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.434ns (9.762%)  route 4.012ns (90.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.845     3.139    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     3.573 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[13]
                         net (fo=2, routed)           4.012     7.584    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_6524d426[0]_7[3]
    SLICE_X32Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.642     7.821    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X32Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]/C
                         clock pessimism              0.115     7.936    
                         clock uncertainty           -0.073     7.863    
    SLICE_X32Y119        FDRE (Setup_fdre_C_D)       -0.016     7.847    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[3]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.456ns (12.148%)  route 3.298ns (87.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.838     3.132    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X45Y114        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/Q
                         net (fo=2, routed)           3.298     6.886    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[0]
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.669     7.848    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.115     7.963    
                         clock uncertainty           -0.073     7.890    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.440    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_8c943739_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.419ns (10.835%)  route 3.448ns (89.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 7.776 - 5.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.900     3.194    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X59Y137        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.419     3.613 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b_reg/Q
                         net (fo=12, routed)          3.448     7.061    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b
    SLICE_X95Y70         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_8c943739_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.597     7.776    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X95Y70         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_8c943739_reg/C
                         clock pessimism              0.129     7.905    
                         clock uncertainty           -0.073     7.832    
    SLICE_X95Y70         FDRE (Setup_fdre_C_D)       -0.215     7.617    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_8c943739_reg
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[10].s_8c943739_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.419ns (10.816%)  route 3.455ns (89.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.900     3.194    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X59Y137        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.419     3.613 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b_reg/Q
                         net (fo=12, routed)          3.455     7.068    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].s_decee84b
    SLICE_X96Y71         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[10].s_8c943739_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.596     7.775    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X96Y71         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[10].s_8c943739_reg/C
                         clock pessimism              0.129     7.904    
                         clock uncertainty           -0.073     7.831    
    SLICE_X96Y71         FDRE (Setup_fdre_C_D)       -0.188     7.643    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[10].s_8c943739_reg
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.419ns (11.890%)  route 3.105ns (88.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.838     3.132    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X45Y114        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.419     3.551 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/Q
                         net (fo=2, routed)           3.105     6.656    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[1]
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.669     7.848    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.115     7.963    
                         clock uncertainty           -0.073     7.890    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.622     7.268    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.434ns (10.732%)  route 3.610ns (89.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 7.863 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.845     3.139    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     3.573 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[13]
                         net (fo=2, routed)           3.610     7.182    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_6524d426[0]_7[3]
    SLICE_X26Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.684     7.863    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X26Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[3]/C
                         clock pessimism              0.115     7.978    
                         clock uncertainty           -0.073     7.905    
    SLICE_X26Y119        FDRE (Setup_fdre_C_D)       -0.045     7.860    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.419ns (11.661%)  route 3.174ns (88.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 7.911 - 5.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.770     3.064    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X95Y71         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_fdre_C_Q)         0.419     3.483 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/Q
                         net (fo=2, routed)           3.174     6.657    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[7]
    DSP48_X2Y51          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.732     7.911    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y51          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.129     8.040    
                         clock uncertainty           -0.073     7.967    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.625     7.342    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.434ns (10.938%)  route 3.534ns (89.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 7.822 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.845     3.139    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     3.573 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[36]
                         net (fo=2, routed)           3.534     7.106    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_6524d426[0]_7[26]
    SLICE_X39Y131        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.643     7.822    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X39Y131        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[26]/C
                         clock pessimism              0.115     7.937    
                         clock uncertainty           -0.073     7.864    
    SLICE_X39Y131        FDRE (Setup_fdre_C_D)       -0.067     7.797    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[26]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.434ns (10.790%)  route 3.588ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 7.863 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.845     3.139    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y17          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CLK_P[41])
                                                      0.434     3.573 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[41]
                         net (fo=2, routed)           3.588     7.161    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_6524d426[0]_82[31]
    SLICE_X27Y120        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.684     7.863    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X27Y120        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[31]/C
                         clock pessimism              0.115     7.978    
                         clock uncertainty           -0.073     7.905    
    SLICE_X27Y120        FDRE (Setup_fdre_C_D)       -0.047     7.858    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[31]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@5.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.518ns (14.289%)  route 3.107ns (85.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 7.891 - 5.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.903     3.197    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X58Y107        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_e786f6ff_reg[1]/Q
                         net (fo=2, routed)           3.107     6.822    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_3[8]
    DSP48_X3Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770     7.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     4.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.712     7.891    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y18          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.115     8.006    
                         clock uncertainty           -0.073     7.933    
    DSP48_X3Y18          DSP48E1 (Setup_dsp48e1_CLK_D[17])
                                                     -0.413     7.520    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  0.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.166%)  route 0.115ns (44.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.615     0.951    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X103Y1         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y1         FDRE (Prop_fdre_C_Q)         0.141     1.092 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     1.206    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X4Y0           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.975     1.341    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X4Y0           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.284     1.056    
    DSP48_X4Y0           DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     1.156    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.560%)  route 0.196ns (60.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.624     0.960    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X53Y121        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_fdre_C_Q)         0.128     1.088 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[21]/Q
                         net (fo=1, routed)           0.196     1.284    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg_n_0_[21]
    SLICE_X46Y123        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.895     1.261    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X46Y123        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[21]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X46Y123        FDRE (Hold_fdre_C_D)         0.011     1.233    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.020%)  route 0.218ns (62.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.636     0.972    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X109Y50        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg[9]/Q
                         net (fo=1, routed)           0.218     1.317    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_ad0850dd_reg_n_0_[9]
    SLICE_X113Y48        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.914     1.280    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X113Y48        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.017     1.267    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.577%)  route 0.113ns (44.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.636     0.972    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X35Y134        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y134        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.113     1.226    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X2Y53          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.994     1.360    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y53          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.285     1.075    
    DSP48_X2Y53          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     1.175    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.129%)  route 0.115ns (44.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.640     0.976    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X35Y143        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     1.232    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X2Y56          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.000     1.366    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y56          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.285     1.081    
    DSP48_X2Y56          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     1.181    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[6].s_6ecfa666_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.174%)  route 0.216ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.549     0.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X51Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[6].s_6ecfa666_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[6].s_6ecfa666_reg[7]/Q
                         net (fo=1, routed)           0.216     1.229    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[7]_0[7]
    SLICE_X49Y31         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.820     1.186    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/dpu_2x_clk
    SLICE_X49Y31         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.025     1.176    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.126ns (32.038%)  route 0.267ns (67.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.696     1.032    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X3Y39          DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.126     1.158 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[37]
                         net (fo=2, routed)           0.267     1.425    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/s_6524d426[0]_72[27]
    SLICE_X99Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.965     1.331    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X99Y100        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[27]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.075     1.371    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.586     0.922    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X11Y22         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     1.177    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X0Y9           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.940     1.306    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y9           DSP48E1                                      r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.283     1.022    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     1.122    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.617%)  route 0.255ns (64.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.549     0.885    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X51Y62         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/Q
                         net (fo=2, routed)           0.255     1.280    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]_0[7]
    SLICE_X44Y68         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.815     1.181    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X44Y68         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y68         FDRE (Hold_fdre_C_D)         0.078     1.224    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.301%)  route 0.164ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.691     1.027    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X99Y101        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[28]/Q
                         net (fo=1, routed)           0.164     1.332    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg_n_0_[28]
    SLICE_X100Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.879     1.245    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X100Y99        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[28]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.064     1.274    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_300M_pynqz2_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X2Y12      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y44      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X4Y10      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y17      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y9       pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X3Y18      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X1Y5       pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X2Y18      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X4Y22      pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y137   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_27e0d716_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y137   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y136   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y136   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y142    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X102Y136   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y136   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y136   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y137   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X111Y136   pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y114    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y114    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y107    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y107    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y114    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X45Y114    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y97     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y97     pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y125    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_27e0d716_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y117    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clkfbout_pynqz2_dpu_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pynqz2_dpu_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   pynqz2_dpu_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 1.088ns (15.569%)  route 5.900ns (84.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 8.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.748     3.042    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X28Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/Q
                         net (fo=7, routed)           3.737     7.235    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[149]
    SLICE_X44Y120        LUT5 (Prop_lut5_I0_O)        0.124     7.359 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__4/O
                         net (fo=2, routed)           0.579     7.938    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/sel_0[1]
    SLICE_X44Y121        LUT4 (Prop_lut4_I3_O)        0.153     8.091 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__34/O
                         net (fo=3, routed)           1.053     9.144    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_5c347808.g_78b48482[1].s_b3fb9c55_reg
    SLICE_X44Y121        LUT4 (Prop_lut4_I0_O)        0.355     9.499 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.531    10.030    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4_22[1]
    SLICE_X42Y121        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.641    12.820    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X42Y121        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.089    12.731    
                         clock uncertainty           -0.201    12.530    
    SLICE_X42Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.298    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 1.511ns (21.778%)  route 5.427ns (78.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns = ( 8.164 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.870     3.164    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X112Y30        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y30        FDRE (Prop_fdre_C_Q)         0.478     3.642 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/Q
                         net (fo=8, routed)           3.129     6.771    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[256]
    SLICE_X112Y108       LUT5 (Prop_lut5_I4_O)        0.319     7.090 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__1/O
                         net (fo=2, routed)           0.813     7.903    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__1_n_0
    SLICE_X113Y108       LUT4 (Prop_lut4_I2_O)        0.354     8.257 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__32/O
                         net (fo=2, routed)           0.669     8.925    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X113Y108       LUT4 (Prop_lut4_I2_O)        0.360     9.285 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.817    10.102    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_7e013b5a[2].g_2f7783b8.s_43e71ef4[1]
    SLICE_X112Y104       SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.860    13.039    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X112Y104       SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.089    12.950    
                         clock uncertainty           -0.201    12.749    
    SLICE_X112Y104       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.517    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 1.052ns (15.654%)  route 5.668ns (84.346%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns = ( 8.094 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.800     3.094    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X93Y6          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDRE (Prop_fdre_C_Q)         0.456     3.550 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/Q
                         net (fo=7, routed)           2.986     6.536    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[41]
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.660 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__10/O
                         net (fo=2, routed)           0.810     7.470    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__10_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I3_O)        0.118     7.588 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__43/O
                         net (fo=3, routed)           1.110     8.697    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[1].s_b3fb9c55_reg_1
    SLICE_X15Y13         LUT4 (Prop_lut4_I0_O)        0.354     9.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.763     9.814    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_7e013b5a[2].g_2f7783b8.s_43e71ef4_25[1]
    SLICE_X18Y17         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.572    12.751    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X18Y17         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.089    12.663    
                         clock uncertainty           -0.201    12.462    
    SLICE_X18Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.230    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.285ns (18.857%)  route 5.530ns (81.143%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns = ( 7.927 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.633     2.927    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X43Y76         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=7, routed)           3.415     6.798    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[225]
    SLICE_X90Y138        LUT5 (Prop_lut5_I4_O)        0.148     6.946 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__16/O
                         net (fo=2, routed)           0.786     7.731    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__16_n_0
    SLICE_X88Y137        LUT4 (Prop_lut4_I3_O)        0.323     8.054 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__53/O
                         net (fo=2, routed)           0.649     8.703    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/s_98866fa5_28[1]
    SLICE_X87Y137        LUT4 (Prop_lut4_I2_O)        0.358     9.061 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.680     9.742    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4_28[1]
    SLICE_X82Y131        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.710    12.889    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X82Y131        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.089    12.800    
                         clock uncertainty           -0.201    12.599    
    SLICE_X82Y131        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.367    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.024ns (15.401%)  route 5.625ns (84.599%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns = ( 8.094 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.800     3.094    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X93Y6          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6          FDRE (Prop_fdre_C_Q)         0.456     3.550 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/Q
                         net (fo=7, routed)           2.986     6.536    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[41]
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.124     6.660 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__10/O
                         net (fo=2, routed)           0.810     7.470    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__10_n_0
    SLICE_X19Y14         LUT4 (Prop_lut4_I3_O)        0.118     7.588 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__43/O
                         net (fo=3, routed)           1.110     8.697    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[1].s_b3fb9c55_reg_1
    SLICE_X15Y13         LUT5 (Prop_lut5_I1_O)        0.326     9.023 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[3].u_srl_i_1__4/O
                         net (fo=1, routed)           0.719     9.743    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X18Y17         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.572    12.751    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X18Y17         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/CLK
                         clock pessimism             -0.089    12.663    
                         clock uncertainty           -0.201    12.462    
    SLICE_X18Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    12.410    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.060ns (15.663%)  route 5.708ns (84.337%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 8.042 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.748     3.042    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X28Y47         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/Q
                         net (fo=7, routed)           3.737     7.235    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[149]
    SLICE_X44Y120        LUT5 (Prop_lut5_I0_O)        0.124     7.359 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__4/O
                         net (fo=2, routed)           0.579     7.938    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/sel_0[1]
    SLICE_X44Y121        LUT4 (Prop_lut4_I3_O)        0.153     8.091 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__34/O
                         net (fo=3, routed)           1.053     9.144    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_5c347808.g_78b48482[1].s_b3fb9c55_reg
    SLICE_X44Y121        LUT5 (Prop_lut5_I1_O)        0.327     9.471 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_5c347808.g_78b48482[3].u_srl_i_1__1/O
                         net (fo=1, routed)           0.339     9.810    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X42Y121        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.641    12.820    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X42Y121        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/CLK
                         clock pessimism             -0.089    12.731    
                         clock uncertainty           -0.201    12.530    
    SLICE_X42Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    12.478    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 2.010ns (29.685%)  route 4.761ns (70.315%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.074ns = ( 8.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.780     3.074    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X101Y64        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y64        FDRE (Prop_fdre_C_Q)         0.456     3.530 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[17]/Q
                         net (fo=2, routed)           4.119     7.649    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][125]
    SLICE_X50Y122        LUT3 (Prop_lut3_I1_O)        0.152     7.801 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[3]_i_3/O
                         net (fo=2, routed)           0.633     8.434    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[18]_0[1]
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.348     8.782 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     8.782    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_7174
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.162 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[3]_i_1_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.279 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.279    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.396 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.405    pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.522 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_10[0]
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.845 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.845    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X50Y126        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.625    12.804    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X50Y126        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.089    12.715    
                         clock uncertainty           -0.201    12.514    
    SLICE_X50Y126        FDRE (Setup_fdre_C_D)        0.109    12.623    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 1.482ns (23.445%)  route 4.839ns (76.555%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 12.803 - 10.000 ) 
    Source Clock Delay      (SCD):    3.176ns = ( 8.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.882     3.176    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X109Y2         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y2         FDRE (Prop_fdre_C_Q)         0.419     3.595 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[15]/Q
                         net (fo=8, routed)           2.506     6.101    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[85]
    SLICE_X102Y37        LUT5 (Prop_lut5_I1_O)        0.327     6.428 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__5__1/O
                         net (fo=2, routed)           0.780     7.208    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__5__1_n_0
    SLICE_X105Y38        LUT4 (Prop_lut4_I2_O)        0.376     7.584 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__22__0/O
                         net (fo=2, routed)           0.810     8.394    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_3
    SLICE_X105Y39        LUT4 (Prop_lut4_I2_O)        0.360     8.754 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.743     9.497    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_7e013b5a[2].g_2f7783b8.s_43e71ef4_41[1]
    SLICE_X100Y42        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.624    12.803    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X100Y42        SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.089    12.715    
                         clock uncertainty           -0.201    12.514    
    SLICE_X100Y42        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.282    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.803ns (25.826%)  route 5.178ns (74.174%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 12.952 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 7.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.651     2.945    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X33Y58         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/Q
                         net (fo=2, routed)           4.584     7.985    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][167]
    SLICE_X93Y131        LUT3 (Prop_lut3_I1_O)        0.149     8.134 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[15]_i_5/O
                         net (fo=2, routed)           0.594     8.728    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[13]_0[0]
    SLICE_X93Y132        LUT4 (Prop_lut4_I3_O)        0.332     9.060 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[15]_i_9/O
                         net (fo=1, routed)           0.000     9.060    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_506
    SLICE_X93Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.592 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.592    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_12[0]
    SLICE_X93Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.926 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.926    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[17]
    SLICE_X93Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.773    12.952    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X93Y133        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.089    12.863    
                         clock uncertainty           -0.201    12.662    
    SLICE_X93Y133        FDRE (Setup_fdre_C_D)        0.062    12.724    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.420ns (22.270%)  route 4.956ns (77.730%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 8.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.789     3.083    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X97Y29         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.419     3.502 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[15]/Q
                         net (fo=8, routed)           2.671     6.173    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[109]
    SLICE_X97Y74         LUT5 (Prop_lut5_I1_O)        0.327     6.500 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__21/O
                         net (fo=2, routed)           0.429     6.929    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__21_n_0
    SLICE_X96Y74         LUT4 (Prop_lut4_I2_O)        0.318     7.247 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__62/O
                         net (fo=2, routed)           0.961     8.207    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X93Y74         LUT4 (Prop_lut4_I2_O)        0.356     8.563 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.896     9.459    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_7e013b5a[2].g_2f7783b8.s_43e71ef4_31[1]
    SLICE_X92Y61         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.603    12.782    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X92Y61         SRL16E                                       r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.089    12.693    
                         clock uncertainty           -0.201    12.492    
    SLICE_X92Y61         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.260    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[4].u_727df53e/g_7e013b5a[2].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  2.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.275ns (40.237%)  route 0.408ns (59.763%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.621     0.957    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X6Y36          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.121 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[1]/Q
                         net (fo=2, routed)           0.408     1.529    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][172]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.574 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[3]_i_7/O
                         net (fo=1, routed)           0.000     1.574    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3334
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.640 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.640    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[1]
    SLICE_X8Y36          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.860     1.226    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X8Y36          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[1]/C
                         clock pessimism              0.028     1.254    
                         clock uncertainty            0.201     1.455    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.134     1.589    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.256ns (37.443%)  route 0.428ns (62.557%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.636     0.972    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X113Y17        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[4]/Q
                         net (fo=2, routed)           0.428     1.540    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][98]
    SLICE_X111Y18        LUT4 (Prop_lut4_I1_O)        0.045     1.585 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     1.585    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8377
    SLICE_X111Y18        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.655 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.655    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[4]
    SLICE_X111Y18        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.904     1.270    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X111Y18        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[4]/C
                         clock pessimism              0.028     1.298    
                         clock uncertainty            0.201     1.499    
    SLICE_X111Y18        FDRE (Hold_fdre_C_D)         0.105     1.604    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.252ns (38.289%)  route 0.406ns (61.711%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.635     0.971    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X107Y32        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y32        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/Q
                         net (fo=2, routed)           0.406     1.518    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][188]
    SLICE_X105Y33        LUT4 (Prop_lut4_I1_O)        0.045     1.563 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     1.563    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_4823
    SLICE_X105Y33        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.629 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.629    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[2]
    SLICE_X105Y33        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.877     1.243    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X105Y33        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]/C
                         clock pessimism              0.028     1.271    
                         clock uncertainty            0.201     1.472    
    SLICE_X105Y33        FDRE (Hold_fdre_C_D)         0.105     1.577    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.252ns (33.978%)  route 0.490ns (66.022%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.665     1.001    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X88Y105        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.141     1.142 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[5]/Q
                         net (fo=2, routed)           0.490     1.632    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][52]
    SLICE_X90Y105        LUT4 (Prop_lut4_I2_O)        0.045     1.677 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[7]_i_8/O
                         net (fo=1, routed)           0.000     1.677    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_2068
    SLICE_X90Y105        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.743 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.743    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[5]
    SLICE_X90Y105        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.962     1.328    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X90Y105        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[5]/C
                         clock pessimism              0.028     1.356    
                         clock uncertainty            0.201     1.557    
    SLICE_X90Y105        FDRE (Hold_fdre_C_D)         0.134     1.691    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.252ns (38.456%)  route 0.403ns (61.544%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.620     0.956    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X7Y16          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[18]/Q
                         net (fo=2, routed)           0.403     1.500    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][204]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.045     1.545 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     1.545    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3522
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.611 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.611    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[2]
    SLICE_X9Y15          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.859     1.225    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X9Y15          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/C
                         clock pessimism              0.028     1.253    
                         clock uncertainty            0.201     1.454    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.105     1.559    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.249ns (37.989%)  route 0.406ns (62.011%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.619     0.955    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X7Y17          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.096 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[8].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[23]/Q
                         net (fo=2, routed)           0.406     1.502    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[15][209]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.045     1.547 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[7]_i_6/O
                         net (fo=1, routed)           0.000     1.547    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3529
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.610 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.610    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[7]
    SLICE_X9Y16          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.858     1.224    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X9Y16          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]/C
                         clock pessimism              0.028     1.252    
                         clock uncertainty            0.201     1.453    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.105     1.558    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.250ns (34.868%)  route 0.467ns (65.132%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.650     0.986    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X31Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.141     1.127 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[3]/Q
                         net (fo=2, routed)           0.467     1.594    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][35]
    SLICE_X30Y117        LUT4 (Prop_lut4_I1_O)        0.045     1.639 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[3]_i_5/O
                         net (fo=1, routed)           0.000     1.639    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_6733
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.703 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.703    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[3]
    SLICE_X30Y117        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.922     1.288    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X30Y117        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]/C
                         clock pessimism              0.028     1.316    
                         clock uncertainty            0.201     1.517    
    SLICE_X30Y117        FDRE (Hold_fdre_C_D)         0.134     1.651    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.249ns (36.323%)  route 0.437ns (63.677%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.624     0.960    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X7Y42          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[11]/Q
                         net (fo=2, routed)           0.437     1.537    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_50a91f5a[1035]
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.582 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[11]_i_6/O
                         net (fo=1, routed)           0.000     1.582    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3402
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.645 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.645    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[11]
    SLICE_X5Y40          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.893     1.259    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X5Y40          FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]/C
                         clock pessimism              0.028     1.287    
                         clock uncertainty            0.201     1.488    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.105     1.593    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.250ns (34.939%)  route 0.466ns (65.061%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.614     0.950    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X105Y43        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y43        FDRE (Prop_fdre_C_Q)         0.141     1.091 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[23]/Q
                         net (fo=2, routed)           0.466     1.556    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][193]
    SLICE_X104Y45        LUT4 (Prop_lut4_I1_O)        0.045     1.601 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[7]_i_6/O
                         net (fo=1, routed)           0.000     1.601    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8814
    SLICE_X104Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.665 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.665    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[7]
    SLICE_X104Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.884     1.250    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X104Y45        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]/C
                         clock pessimism              0.028     1.278    
                         clock uncertainty            0.201     1.479    
    SLICE_X104Y45        FDRE (Hold_fdre_C_D)         0.134     1.613    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.256ns (35.771%)  route 0.460ns (64.229%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.607     0.943    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X99Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y91         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[24]/Q
                         net (fo=2, routed)           0.460     1.543    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][194]
    SLICE_X98Y91         LUT4 (Prop_lut4_I1_O)        0.045     1.588 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[11]_i_9/O
                         net (fo=1, routed)           0.000     1.588    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_6169
    SLICE_X98Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.658 r  pynqz2_dpu_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.658    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[8]
    SLICE_X98Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.877     1.243    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X98Y91         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[8]/C
                         clock pessimism              0.028     1.271    
                         clock uncertainty            0.201     1.472    
    SLICE_X98Y91         FDRE (Hold_fdre_C_D)         0.134     1.606    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_150M_pynqz2_dpu_clk_wiz_0_0
  To Clock:  clk_out_300M_pynqz2_dpu_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.882ns (18.017%)  route 4.013ns (81.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7.697 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[13]
                         net (fo=1, routed)           4.013     8.065    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[181]
    SLICE_X27Y61         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.518    12.697    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X27Y61         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[5]/C
                         clock pessimism             -0.089    12.608    
                         clock uncertainty           -0.201    12.407    
    SLICE_X27Y61         FDRE (Setup_fdre_C_D)       -0.081    12.326    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.882ns (19.546%)  route 3.630ns (80.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[10]
                         net (fo=1, routed)           3.630     7.682    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[178]
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.515    12.694    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[2]/C
                         clock pessimism             -0.089    12.605    
                         clock uncertainty           -0.201    12.404    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)       -0.081    12.323    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.882ns (20.001%)  route 3.528ns (79.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.886     3.180    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     4.062 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/DOBDO[1]
                         net (fo=1, routed)           3.528     7.590    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[151]
    SLICE_X45Y38         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.491    12.670    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X45Y38         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[7]/C
                         clock pessimism             -0.089    12.582    
                         clock uncertainty           -0.201    12.381    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)       -0.061    12.320    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[6].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.882ns (19.149%)  route 3.724ns (80.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.828     3.122    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y10         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     4.004 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_3/DOBDO[1]
                         net (fo=1, routed)           3.724     7.728    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[439]
    SLICE_X88Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[6].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.709    12.888    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X88Y119        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[6].s_56b585a2_reg[7]/C
                         clock pessimism             -0.089    12.799    
                         clock uncertainty           -0.201    12.598    
    SLICE_X88Y119        FDRE (Setup_fdre_C_D)       -0.081    12.517    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[6].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.882ns (20.420%)  route 3.437ns (79.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.886     3.180    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     4.062 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_3/DOBDO[0]
                         net (fo=1, routed)           3.437     7.500    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[150]
    SLICE_X45Y38         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.491    12.670    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X45Y38         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[6]/C
                         clock pessimism             -0.089    12.582    
                         clock uncertainty           -0.201    12.381    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)       -0.081    12.300    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[6].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.882ns (20.225%)  route 3.479ns (79.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 7.697 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[12]
                         net (fo=1, routed)           3.479     7.531    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[180]
    SLICE_X27Y61         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.518    12.697    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X27Y61         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[4]/C
                         clock pessimism             -0.089    12.608    
                         clock uncertainty           -0.201    12.407    
    SLICE_X27Y61         FDRE (Setup_fdre_C_D)       -0.067    12.340    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.882ns (20.618%)  route 3.396ns (79.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[14]
                         net (fo=1, routed)           3.396     7.447    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[182]
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.515    12.694    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[6]/C
                         clock pessimism             -0.089    12.605    
                         clock uncertainty           -0.201    12.404    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)       -0.058    12.346    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.882ns (20.873%)  route 3.343ns (79.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[8]
                         net (fo=1, routed)           3.343     7.395    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[176]
    SLICE_X26Y69         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.510    12.689    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X26Y69         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[0]/C
                         clock pessimism             -0.089    12.600    
                         clock uncertainty           -0.201    12.399    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)       -0.058    12.341    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.882ns (21.247%)  route 3.269ns (78.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[11]
                         net (fo=1, routed)           3.269     7.321    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[179]
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.515    12.694    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[3]/C
                         clock pessimism             -0.089    12.605    
                         clock uncertainty           -0.201    12.404    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)       -0.061    12.343    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@10.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.882ns (21.858%)  route 3.153ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.980     3.274    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       1.875     3.169    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     4.051 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[1].u_023226ce/s_92cda069_reg_4/DOBDO[9]
                         net (fo=1, routed)           3.153     7.205    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[177]
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         1.770    12.949    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     9.076 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    11.088    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       1.515    12.694    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X27Y65         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[1]/C
                         clock pessimism             -0.089    12.605    
                         clock uncertainty           -0.201    12.404    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)       -0.067    12.337    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[1].g_59494928[10].s_56b585a2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  5.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.476%)  route 0.388ns (65.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.643     0.979    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y18         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.183 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[8].u_023226ce/s_92cda069_reg_3/DOBDO[2]
                         net (fo=1, routed)           0.388     1.571    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[824]
    SLICE_X97Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.877     1.243    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X97Y93         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[0]/C
                         clock pessimism              0.028     1.271    
                         clock uncertainty            0.201     1.472    
    SLICE_X97Y93         FDRE (Hold_fdre_C_D)         0.046     1.518    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[8].g_59494928[7].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[3].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[3].s_6ecfa666_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.755%)  route 0.507ns (78.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.577     0.913    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X69Y27         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[3].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y27         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[3].g_5364641e[0].g_e3e91857[0].s_dc1818ef_reg[1]/Q
                         net (fo=1, routed)           0.507     1.561    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[25]
    SLICE_X80Y37         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[3].s_6ecfa666_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.853     1.219    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X80Y37         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[3].s_6ecfa666_reg[1]/C
                         clock pessimism              0.028     1.247    
                         clock uncertainty            0.201     1.448    
    SLICE_X80Y37         FDRE (Hold_fdre_C_D)         0.060     1.508    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[0].g_534ceca6[3].s_6ecfa666_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[2].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.204ns (33.576%)  route 0.404ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.672     1.008    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y23         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     1.212 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_1/DOBDO[5]
                         net (fo=1, routed)           0.404     1.616    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[695]
    SLICE_X45Y121        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[2].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.898     1.264    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X45Y121        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[2].s_56b585a2_reg[7]/C
                         clock pessimism              0.028     1.292    
                         clock uncertainty            0.201     1.493    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.070     1.563    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[2].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.204ns (33.934%)  route 0.397ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.596     0.932    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.136 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_2/DOBDO[0]
                         net (fo=1, routed)           0.397     1.533    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[36]
    SLICE_X46Y32         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.821     1.187    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X46Y32         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[36]/C
                         clock pessimism              0.028     1.215    
                         clock uncertainty            0.201     1.416    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.064     1.480    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[10].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.204ns (33.219%)  route 0.410ns (66.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.692     1.028    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/m_axi_dpu_aclk
    RAMB36_X3Y22         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     1.232 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[4].u_023226ce/s_92cda069_reg_4/DOBDO[14]
                         net (fo=1, routed)           0.410     1.642    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[470]
    SLICE_X57Y123        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[10].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.918     1.284    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X57Y123        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[10].s_56b585a2_reg[6]/C
                         clock pessimism              0.028     1.312    
                         clock uncertainty            0.201     1.513    
    SLICE_X57Y123        FDRE (Hold_fdre_C_D)         0.076     1.589    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[10].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.204ns (33.314%)  route 0.408ns (66.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.642     0.978    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y12         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.182 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_1/DOBDO[3]
                         net (fo=1, routed)           0.408     1.590    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[501]
    SLICE_X95Y66         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.870     1.236    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X95Y66         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]/C
                         clock pessimism              0.028     1.264    
                         clock uncertainty            0.201     1.465    
    SLICE_X95Y66         FDRE (Hold_fdre_C_D)         0.071     1.536    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[2].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.799%)  route 0.400ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.596     0.932    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.136 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[12].u_023226ce/s_92cda069_reg_2/DOBDO[1]
                         net (fo=1, routed)           0.400     1.535    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[95]_0[37]
    SLICE_X42Y33         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.822     1.188    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/dpu_2x_clk
    SLICE_X42Y33         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[37]/C
                         clock pessimism              0.028     1.216    
                         clock uncertainty            0.201     1.417    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.064     1.481    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_febba987/s_ee08f811_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[3].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.204ns (33.148%)  route 0.411ns (66.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.695     1.031    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/m_axi_dpu_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     1.235 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[9].u_023226ce/s_92cda069_reg_1/DOBDO[6]
                         net (fo=1, routed)           0.411     1.647    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[888]
    SLICE_X55Y112        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[3].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.927     1.293    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X55Y112        FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[3].s_56b585a2_reg[0]/C
                         clock pessimism              0.028     1.321    
                         clock uncertainty            0.201     1.522    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.070     1.592    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[9].g_59494928[3].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.255%)  route 0.409ns (66.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.635     0.971    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y14         RAMB36E1                                     r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     1.175 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[11].u_023226ce/s_92cda069_reg_4/DOBDO[7]
                         net (fo=1, routed)           0.409     1.584    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[1135]
    SLICE_X94Y66         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.870     1.236    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X94Y66         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_56b585a2_reg[7]/C
                         clock pessimism              0.028     1.264    
                         clock uncertainty            0.201     1.465    
    SLICE_X94Y66         FDRE (Hold_fdre_C_D)         0.063     1.528    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[11].g_59494928[9].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_150M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[10].s_6ecfa666_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_300M_pynqz2_dpu_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_300M_pynqz2_dpu_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns - clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.141ns (21.202%)  route 0.524ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_150M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.672     1.008    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_150M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40816, routed)       0.575     0.911    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X73Y25         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y25         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[3]/Q
                         net (fo=1, routed)           0.524     1.576    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[179]
    SLICE_X58Y26         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[10].s_6ecfa666_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_300M_pynqz2_dpu_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_dpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=942, routed)         0.945     1.311    pynqz2_dpu_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.415 r  pynqz2_dpu_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.337    pynqz2_dpu_i/clk_wiz_0/inst/clk_out_300M_pynqz2_dpu_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_dpu_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24699, routed)       0.837     1.203    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X58Y26         FDRE                                         r  pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[10].s_6ecfa666_reg[3]/C
                         clock pessimism              0.028     1.231    
                         clock uncertainty            0.201     1.432    
    SLICE_X58Y26         FDRE (Hold_fdre_C_D)         0.087     1.519    pynqz2_dpu_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[10].s_6ecfa666_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.056    





