<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <meta property="og:title" content="CMOS Fundamentals">
<meta property="og:image" content="images/cmos/1.jpg">
<meta property="og:description" content="CMOS Fundamentals : all interview related question and asnswers are discussed.">
 
  <meta name="author" content="vlsi backend adventure ">
  <meta name="keyword" content="CMOS Fundamental description, cmos interview questions, vlsi fundamentals, cmos in vlsi, cmos notes, cmos basics, cmos question answers, cmos fundamentals interview questions, cmos explained, cmos transistor, cmos basics in vlsi, cmos notes, cmos inverter, cmos logic">
  <link rel="shortcut icon" href="img/icon.png" alt="VLSI Back-End adventure">
<meta content="vlsi physical design, cmos question answers, vlsi question amswers">
  <link href = "https://fonts.googleapis.com/icon?family=Material+Icons" rel = "stylesheet">


<style>
      .unselectable {
        -webkit-user-select: none;
        -webkit-touch-callout: none;
        -moz-user-select: none;
        -ms-user-select: none;
        user-select: none;
        color: #000000;
      }
    </style>

   <style>
      img {
        max-width: 100%;
        max-height: 100%;
      }
      div {
        border: 0px dotted #000000;
      }
      .portrait {
        height: 100%;
        width: 40px;
      }
      .landscape {
        height: 100%;
        width: 80px;
      }
      .square {
        height: 100%;
        width: 100px;
      }
    </style>
	<style type="text/css">
.mobileShow {display: none;}

/* Smartphone Portrait and Landscape */
@media only screen
and (min-device-width : 320px)
and (max-device-width : 480px){ 
.mobileShow {display: inline;}
}
.mobileHide { display: inline; }

/* Smartphone Portrait and Landscape */
@media only screen
and (min-device-width : 320px)
and (max-device-width : 480px){
.mobileHide { display: none;}
}
</style>

	

  <title>CMOS Fundamentals | VLSI Back-End Adventure</title>

  <!-- bootstrap theme -->
  <link href="css/bootstrap-theme.css" rel="stylesheet">
  <link href="css/elegant-icons-style.css" rel="stylesheet" />
  <link href="css/style.css" rel="stylesheet">
  <link href="css/style-responsive.css" rel="stylesheet" />
  <!-- =======================================================
    Theme Name: Feroz Ahmed
    Theme URL: https://bootstrapmade.com/nice-admin-bootstrap-admin-html-template/
    Author: BootstrapMade
    Author URL: https://bootstrapmade.com
  ======================================================= -->
</head>

<body>




  <!-- container section start -->
  <section id="container" class="" >


    <header class="header dark-bg" class="nav" style="position:fixed;" "top:0px;>
      <div class="toggle-nav">
        <div class="icon-reorder tooltips" data-original-title="Toggle Navigation" data-placement="bottom"><i class="icon_menu"></i></div>
      </div>

      <!--logo start-->
      <a href="index.html" class="logo">VLSI <span class="lite">Back-End </span>Adventure</a>
      <!--logo end-->

      <div class="nav search-row" id="top_menu">
        <!--  search form start -->
        <ul class="nav top-menu">
          <li>
            <form class="navbar-form">
              <input class="form-control" placeholder="Search" type="text">
            </form>
          </li>
        </ul>
        <!--  search form end -->
      </div>

     
       <style>.goog-logo-link {   display:none !important; } .goog-te-gadget{ color: transparent !important;} </style>
<div style="position:absolute; left:1000px;">   <div class="nav search-row" id="top_menu">
<div id="google_translate_element"> </div>
<script type="text/javascript">function googleTranslateElementInit() { new google.translate.TranslateElement({pageLanguage: 'en'}, 'google_translate_element');}</script>
<script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script>
</div></div>

      <div class="top-nav notification-row">
        <!-- notificatoin dropdown start-->
        <ul class="nav pull-right top-menu">

          <!-- task notificatoin start -->
        
            <ul class="dropdown-menu extended tasks-bar">
              <div class="notify-arrow notify-arrow-blue"></div>
            </ul>
          
         
          <li class="dropdown">
            <a data-toggle="dropdown" class="dropdown-toggle" href="">
                            <span class="profile-ava">
                                <img  src="img/feroz.jpg">
                            </span>
                            <span class="username">Feroz Ahmed</span>
                            <b class="caret"></b>
                        </a>
            <ul class="dropdown-menu extended logout">
              <div class="log-arrow-up"></div>
              <li class="eborder-top">
                <a href="https://www.linkedin.com/in/ferozchoudhary/"><i class="fa fa-linkedin"> </i> My LinkedIn Profile</a>
              </li>
              <li>
                <a href="http://youtube.com/c/FerozAhmed_PhysicalDesign?sub_confirmation=1"><i class="fa fa-youtube"> </i>Youtube Channel</a>				
              </li>
			  <li>
                <a href="http://t.me/VLSI_Learning"><i class="fa fa-telegram"> </i> Telegram</a>
              </li>
			   <li>
                <a href="https://github.com/ferozer"><i class="fa fa-github"> </i> Github</a>
              </li>
              <li>
                <a href="https://www.instagram.com/rising_legend/"><i class="fa fa-instagram"> </i> Instagram</a>
              </li>
              <li>
                <a href="https://www.facebook.com/zoref5619"><i class="fa fa-facebook"> </i> Facebook</a>
              </li>
              
             
              <li>
              
              </li>
            </ul>
          </li>
      </div>
	  
    </header>
    <!--header end-->

    <!--sidebar start-->
    <aside>
      <div id="sidebar" class="nav-collapse " style="position:fixed;" "top:0px;">
        <!-- sidebar menu start-->
        <ul class="sidebar-menu">
          <li class="active">
            <a class="" href="index.html">
                          <i class="icon_house_alt"></i>
                          <span>Home</span>
                      </a>
          </li>
          <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>Physical Design</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="logic_synthesis.html">Logic Synthesis</a></li>
              <li><a class="" href="pd_inputs.html">PD Inputs</a></li>
			   <li><a class="" href="floorplan.html">Floorplan</a></li>
              <li><a class="" href="powerplan.html">Powerplan</a></li>
			   <li><a class="" href="placement.html">Placement</a></li>
              <li><a class="" href="cts.html">Clock Tree Synthesis</a></li>
			  <li><a class="" href="routing.html">Routing</a></li>
              <li><a class="" href="sta.html">Static Timing Analysis</a></li>
            </ul>
          </li>
		  
		  <li>
		   <a class="" href="pd_verification.html">
                       <i class="icon_document_alt"></i>
                          <span>PD Verification</span>
                      </a></li>
		  
		  <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>PD Analysis</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="congestion_analysis.html">Congestion Analysis</a></li>
              <li><a class="" href="power_analysis.html">Power Analysis</a></li>
			   <li><a class="" href="ir_analysis.html">IR Analysis</a></li>
            </ul>
          </li>
		  
		  <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>PD Essentials</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="pd_issues.html">Issues in PD</a></li>
              <li><a class="" href="pd_cells.html">Cells in PD</a></li>
			   <li><a class="" href="io_design.html">IO Design</a></li>
			     <li><a class="" href="delay_models.html">Delay Models</a></li>
              <li><a class="" href="eco.html">ECO</a></li>
			   <li><a class="" href="std_cell_types.html">Types of Std Cells</a></li>
            </ul>
          </li>
		  
		  
		   <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_document_alt"></i>
                          <span>Discontinuity</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="dfm_dfy.html">DFM/DFY</a></li>
              <li><a class="" href="mc_mm_ocv.html">MC/MM/OCV</a></li>
            </ul>
          </li>
		  
		  <li>
		   <a class="" href="videos.html">
                       <i class="icon_desktop"></i>
                          <span>Videos</span>
                      </a></li>
		<li>  <a class="" href="sta_numericals.html">
                       <i class="icon_table"></i>
                          <span>STA Numericals</span>
                      </a>
					  </li>
		  
		  
          <li class="sub-menu">
            <a href="javascript:;" class="">
                          <i class="icon_piechart"></i>
                          <span>Q&A</span>
                          <span class="menu-arrow arrow_carrot-right"></span>
                      </a>
            <ul class="sub">
              <li><a class="" href="pd_mcqs.html">PD MCQs</a></li>
              <li><a class="" href="pd_qa.html">Physical Design</a></li>
              <li><a class="" href="digital_electronics.html">Digital Electronics</a></li>
			  <li><a class="" href="cmos_fundamentals.html">CMOS Fundamentals</a></li>
			  <li><a class="" href="verilog.html">Verilog</a></li>
              <li><a class="" href="tcl.html">TCL Scripting</a></li>
              <li><a class="" href="perl.html">PERL Scripting</a></li>
            </ul>
          </li>
          <li>
		   <a class="" href="Extras.html">
                       <i class="icon_document_alt"></i>
                          <span>Extras</span>
                      </a></li>
        </ul>
        <!-- sidebar menu end-->
      </div>
    </aside>
    <!--sidebar end-->
	
	
	
	
	
	
	
	
	
	

    <!--main content start-->
    <section id="main-content">
      <section class="wrapper">
	  
        <!--overview start-->
        <div class="row">
          <div class="col-lg-12">
           
            <ol class="breadcrumb">
              <li><i class="fa fa-home"></i><a href="index.html">Home</a></li>
			  <li><i class="fa fa-document"></i><a href="#">CMOS Fundamentals </a></li>
            </ol>
          </div>
        </div>

        
          <!--/.col-->

        </div>
        <!--/.row-->


       
<!-- Services section -->

	
<div class="unselectable">










<div>

<div style="background-image: url('img/1231.jpg'); background-attachment:fixed;">

</head>
<body>







<!-- Today status end -->

<a name="1"></a>

        <div class="row">
		
		

		<!--/col-->
		 
           

          <div class="col-lg-10 col-md-6">
            <div class="panel panel-default">
              <div class="panel-heading" style="position:sticky; 
		  top:60px;">
		  <h2><a name="1"></a><a name="1"></a>
                <i class="fa fa-flag-o red"></i><h2><b><a name="1"></a>CMOS Fundamentals </h2></b>
				
                
				
              </div>
              <div class="panel-body">
                <table class="table bootstrap-datatable countries">
                  <thead>
                    <tr>
                      <th></th>
                      <th></th>
                      
                    </tr>
                  </thead>
                  <tbody>
				  
				  
			

<style>
			 .bullets {
			 }
			 .bullets li {
			 list-style-type: square;
			 )
			</style>




<h2> <a name="1"></a><b>CMOS Fundamentals </b></h2>
<hr>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q1. Why low power has become an important issue in the present day VLSI circuit realization?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In deep submicron technology the power has bec : In deep submicron technology the power has become as one of the most important issue because of: Increasing transistor count; the number of transistors is getting doubled in every 18 months based on getting doubled in every 18 months based on Moore,s Moore,s Law Higher speed of operation; the power dissipation is proportional to the clock frequency Greater device leakage currents; In nanometer technology the leakage component becomes a significant percentage of the total power and the leakage current increases at a faster rate than dynamic power in technology generations
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q2. How reliability of a VLSI circuit is related to its power dissipation dissipation?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
It has been observed that : It has been observed that every 10ºC rise in temperature ºC rise in temperature roughly doubles the failure roughly doubles the failure rate because various fa rate because various failure mechanism lure mechanism such as silicon interconnect fatigue, such as silicon interconnect fatigue, electromigrat electromigration diffusion, ion diffusion, junction diffusion and thermal runaway starts occurring as temperature increases.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q3. How environment is affected by the power dissipation of VLSI circuits circuits?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
According to an estimate of the U.S. Environmental Protection Agency (EPA), 80% of the power consumption by office equipment are due to computing equipment and a large part from unused part from unused equipment. Moreover, the power equipment. Moreover, the power is dissipated is dissipated mostly in the form of heat. The cooling techniques, such as AC transfers the heat to the environment.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q4. Why leakage power dissipation has become an important issue in deep submicron technology in deep submicron technology?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In deep submicron technology deep submicron technology the leakage component the leakage component becomes a significant percentage of the total power and the leakage current increases at a faster rate than dynamic power amic power in new technology technology generations. That is why the leakage pow generations. That is why the leakage power has become an important issue.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q5. Distinguish between energy and power dissipation of VLSI circuits. Which one is more important for portable systems systems?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Power (P) is the power dissipation in Watts at : Power (P) is the power dissipation in Watts at different fferent instances of time. On the other has energy (E) refers to the energy consumed in Joule over a period of time (E = P*t).
</div></div></div>
<br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q6. What are the commonly used conducting layers used in IC fabrication?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Fabrication involves fabrication of Fabrication involves fabrication of patterned laye atterned layers of the rs of the three conducting materials: metal, poly-silicon silicon and diffusion by using a series of photolithographic techniques and chemical processes involving oxidation of silicon, diffusion of impurities into the silicon and deposition and etching of aluminum or polysilicon polysilicon on the silicon to provide interconnectio on the silicon to provide interconnection.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q7. Show the basic structure of a MOS transistor.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The basic structure of a MOS transistor is given below. On a lightly doped substrate of silicon two islands of diffusion regions called as source and drain, of opposite polarity of that of the substrate, are created. Between these two regions, a thin insulating layer of silicon dioxide is formed and on top of this a conducting material made of poly-silicon or metal called gate is deposited. 
<center><img src="images/cmos/1.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q8. What is the latch up problem that arises in bulk CMOS technology?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The latch : The latch-up is an inherent problem in both n up is an inherent problem in both n-well as well a well as well as pwell based CMOS circuits. The phenomenon is caused by the parasitic bipolar transistors formed in the bulk of silicon as shown in the figure for the n in the figure for the n-well process. well process. Latch-up can be defined as the formation of a low-impedance path between the power supply and formation of a low-impedance path between the power supply and ground rails through the parasitic ground rails through the parasitic npn and pnp bipolar transistors. bipolar transistors. As shown the BJTs are cross As shown the BJTs are cross-coupled to form the st coupled to form the structure of a ructure of a silicon silicon-controlled controlled-rectifier (SCR) providing a short rectifier (SCR) providing a short-circuit path circuit path between the power rail and ground. Leakage current through the parasitic resistors can cause one transistor to turn on, which in turn turns on the other transistor due to positive feedback and leading to heavy current flow and consequent device failure. 
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q9. How the latch up problem can be overcome?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 There are several approaches to reduce the ten : There are several approaches to reduce the tendency of Latch of Latch-up. Some of the important techniques are up. Some of the important techniques are mentioned below:
<li> Use guard ring around p Use guard ring around p- and/or n and/or n-well with frequent well with frequent contacts to the rings
<li> To reduce the gain product B1XB2
<li> Moving the n Moving the n-well and the n+ source/drain further well and the n+ source/drain further apart
<li> Buried n+ layer in well to reduce gain of Q1
<li> Higher substrate doping level to reduce R Higher substrate doping level to reduce R-sub
<li> Reduce R Reduce R-well by making low resistance contact to well by making low resistance contact to GND
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q10. Distinguish between the bulk CMOS technology with the SoI technology fabrications. technology fabrications.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 In bulk CMOS technology, a lightly doped p : In bulk CMOS technology, a lightly doped p-type or n-type substrate is used to fabricate MOS transis type substrate is used to fabricate MOS transistors. On the other hand, an insulator can be used as a substrate to fabricate MOS transistors
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q11. What are the benefits of SOI technology relative to conventional bulk CMOS technology?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Benefits of SOI technology relative to convent : Benefits of SOI technology relative to conventional silicon al silicon (bulk CMOS):
 <li>Lowers parasitic capacitance due to isolation from the bulk silicon, which improves power consumption and thus high speed performance.
 <li>Reduced short channel effects
 <li>Better sub Better sub-threshold slope. threshold slope.
 <li>No Latch up due to BOX (buried oxide).
 <li>Lower Threshold voltage.
 <li>Reduction in junction depth leads to low leakage current.
 <li>Higher Device density.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q12. What are the basic assumptions of the fluid model?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
There are two basic assumptions as follows: : There are two basic assumptions as follows:
<b>(a)</b> Electrical charge is considered as fluid, which can move from one place to another depending on the difference in their level, of one from the other, just like a fluid.
<br><b>(b)</b> Electrical potentials can be mapped into the geometry of a container, in which the fluid can move around.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q13. Explain the function of a MOS transistor in the Explain the function of a MOS transistor in the nonsaturation saturation mode using the fluid model mode using the fluid model.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Gate voltage higher than the threshold voltage : Gate voltage higher than the threshold voltage and the drain d the drain voltage is slightly higher than source voltage. In such a situation, as the drain voltage is increased the slope of the fluid flowing out increases indicating linear increase in the flow of current.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q14. Explain the three modes of operation of a MOS transistors ransistors.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The three modes are:<br>
<b>(a)</b> Accumulation mode when Accumulation mode when Vgs is much less than is much less than Vt.<br>
<b>(b)</b> Depletion Depletion mode when mode when Vgs is equal to is equal to Vt.<br>
<b>(c)</b> Inversion Inversion mode when mode when Vgs is greater than is greater than Vt.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q15. What are the three regions of operation of a MOS transistor?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The three regions are:
<br><li><b>Cut-off region:</b> This is essentially the accumulation mode, where there is no effective flow of current between the source and drain.
<br><li><b>Non-saturated region:</b> This is the active, active, linear or week inversion region, where the drain current is dependent on both the gate and drain voltages.
<br><li><b>Saturated region:</b> This is the strong inversion region, where the drain current is independent of the drain drain current is independent of the drain-to-source voltage but urce voltage but depends on the gate voltage.
</div></div></div><br>	

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q16. What is the threshold voltage of a MOS transistor? How it varies with the body bias?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 One of the parameters that characterizes the switching behavior of a MOS transistor is its threshold voltage Vt. This can be defined as the gate voltage at which a MOS transistor begins to conduct.
</div></div></div><br>				  
		
<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q17. What is channel length modulation effect? How the voltage current characteristics are affected because of this effect?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
It is assumed that channel length remains constant as the drain voltage is increased appreciably beyond the on set of saturation. As a consequence, the drain current remains constant in the saturation region. In practice, however the channel length shortens as the drain voltage is inccreased. For long channel lengths, say more than 5µm, this variation of length is relatively very small compared to the total length and is of little consequence. However, as the device sizes are scaled down, the variation of length becomes more and more predominant and should be taken into consideration. As a consequence, the drain current increases with the increase in drain voltage even in the saturation region.
</div></div></div><br>				  

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q18. What is body effect? How does it influences the threshold voltage of a MOS transistor?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 All MOS transistors are usually fabricated on a common substrate and substrate (body) voltage of all devices is normally constant. However, as we shall see in subsequent chapters, when circuits are realized using a number of MOS devices, several devices are connected in series. This results in different source potentials for different devices. It may be noted that the threshold voltage Vt is not constant with respect to the voltage difference between the substrate and the source of the MOS transistor. This is known as the substrate-bias effect or body effect. Increasing the Vsb causes the channel to be depleted of charge carries and this leads to increase in the threshold voltage. 
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q19. What is transconductance of a MOS transistor? Explain its role in the operation of the transistor.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Trans-conductance is represented by the change in drain current for change in gate voltage for constant value of drain voltage. This parameter is somewhat similar to β, the current gain of bipolar junction transistors. The following equation shows the dependence of on various parameters. As MOS transistors are voltage controlled devices, this parameter plays an important role in identifying the efficiency of the MOS transistor.
<center><img src="images/cmos/2.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q20. How one nMOS and one pMOS transistor are combined to behave like an ideal switch.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
To overcome the limitation of either of the transistors, one pMOS and one nMOS transistor can be connected in parallel with complementary inputs at their gates. In this case we can get both LOW and HIGH levels of good quality at the output. The low level passes through the nMOS switch and HIGH level passes through the pMOS switch without any degradation as shown in the figure
<center><img src="images/cmos/3.JPG"></center>
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q21. The input of a lightly loaded transmission gate is slowly changes from HIGH level to LOW level. How the currents through the two transistors vary?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Another situation is the operation of the transmission gate when the output is lightly loaded (smaller load capacitance). In this case, the output closely follows the input. In this case the transistors operate in three regions depending on the input voltage as follows:
<br><li>Region I:	nMOS non-saturated, pMOS cut-OFF. 
<br><li>Region II: nMOS non-saturated, pMOS non-saturated. 
<br><li>Region III: nMOS cut off, pMOS non-saturated.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q22. How its ON-resistance of a transmission gate changes as the input varies from 0 V to Vdd, when the output has a light capacitive load.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The variation of ON resistance is shown in the figure. The parallel resistance remains more or less constant.
<center><img src="images/cmos/4.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q23. Draw the ideal characteristics of a CMOS inverter and compare it with the actual characteristics.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The ideal and actual characteristics are given below. In the ideal characteristics, the output voltage is Vdd for input voltage from o to Vdd/ and 0 for input voltage from Vdd/ to Vdd. This is not true in case of the actual characteristics as shown below.
<center><img src="images/cmos/5.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q24. Compare the characteristics of the different types of MOS inverters in terms of noise margin and power dissipation.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Various characteristic parameters are compared in the following table:<br>
<center><img src="images/cmos/6.JPG"></center>
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q25. What is the inversion voltage of an inverter? Find out the inversion voltage of a CMOS inverter.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The inversion voltage Vinv is defined as the voltage at which the output voltage Vo is equal to the input voltage Vin. For a CMOS inverter it can be expressed in terms of the	threshold voltages of the MOS transistors and other parameters.
<center><img src="images/cmos/7.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q26. How the noise margin is affected by voltage scaling?	
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
As the supply voltage is reduced, the margin also decreases as shown in the figure.
<center><img src="images/cmos/8.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q27. What is the lower limit of supply voltage of a CMOS inverter. What happens if the supply voltage is further reduced?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The lower limit of the supply voltage depends on the sum of the threshold voltages of the nMOS and the pMOS transistors. Vdd = Vtn +|Vtp|. As the supply voltage is reduced further, it leads to hysteresis in the transfer characteristic.
<center><img src="images/cmos/9.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q28. What is sheet resistance? Find out the expression of the resistance of rectangular sheet in terms of sheet resistance.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The sheet resistance is defined as the resistance per unit area of a sheet of material. Consider a rectangular sheet of material with Resistivity = , Width = W, Thickness = t and Length = L.
Then, the resistance between the two ends is
<center><img src="images/cmos/10.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q.29 Find out the capacitance of a MOS capacitor.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The capacitance of a parallel plate capacitor is given by
<center><img src="images/cmos/11.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q30. Explain the basic concept of super buffer.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
There are situations when a large load capacitance such as, long buffers, off-chip capacitive load, or I/O buffer are to be driven by a gate. In such cases, the delay can be very high if driven by a standard gate. Limitations of driving by a simple nMOS inverter is the asymmetric drive capability of pull-up and pull-down devices (ratioed logic). Moreover, when the pull-down transistor is ON, the pull-up transistor also remains ON. So, the pull-down transistor should also sink the current of the pull-up device. Although this limitation is overcome in CMOS circuits, there is asymmetry in drive capability of pull-up and pull-down devices having the same minimum size
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q.31 Draw the schematic diagram of an inverting and non-inverting super-buffers and explain its operation.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The schematic diagrams of the super buffers are given below.<br><center><img src="images/cmos/12.JPG"></center>
<br>
The average of the saturation currents for Vds = 5V and linear current for Vds = .5V is approximately 4.4 βpu for the standard inverter. On the other hand the, for the super-buffer, the average current is 19.06 βpu, which is 4 times that of standard inverter.
Thus, the pull-up device is capable of sourcing about four times the current of the standard nMOS inverter.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q32. Give the schematic diagram of a Bi-CMOS inverter.	Explain its operation. Compare the switching characteristics of a BiCMOS inverter with respect to that for static CMOS for different fan out conditions.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The schematic diagram of a BiCMOS inverter is given below. Higher current drive capability of bipolar NPN transistors is used in realizing bi-CMOS inverters. The delays of CMOS and BiCMOS inverters are compared for different fan-outs. It may be noted that for fan-out of 1 or CMOS provides smaller delay compared to BiCMOS. However, as fan-out increases further, BiCMOS performs
better and better.
<center><img src="images/cmos/13.JPG"></center>
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q33. How the transfer characteristic of a CMOS NAND gate is affected with increase in fan-in?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Transfer characteristic does not remain symmetric with increase in fan-in of the NAND gate.	The inversion voltage moves towards right	with the increase in fan-in.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q34. How the transfer characteristic of a CMOS NOR gate is affected with increase in fan-in?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In case of NOR gate the transfer characteristic also does not
remain symmetric and the inversion voltage moves towards left with the increase in fan-in.
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q35 How switching characteristic of a CMOS NAND gate is affected with increase in fan-in?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
When the load capacitance is relatively large, the fall time increases linearly with the increase in fan-in and the rise time	is not affected much.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q36. How switching characteristic of a CMOS NOR gate is affected with increase in fan-in?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
When the load capacitance is relatively large, the rise time increases linearly with the increase in fan-in and the fall time is not affected much. For the same area, NAND gates are superior to NOR gates in switching characteristics because of higher mobility of electrons compared holes. For the same delay, NAND gates require smaller area than NOR gates
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q37. How noise margin of a CMOS NAND/NOR gate	is affected with increase in fan-in?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Because of the change in the inversion voltage, the noise margin is affected	with the increase in fan-in. For equal fan-in, noise margin is better for NAND gates compared to NOR gates. We may conclude that for equal area design NAND gates are faster and better alternative to NOR gates
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q38. For a complex/compound	CMOS logic gate, how do you realize the pull-up and the pull-down networks?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
A CMOS logic gate consists of a nMOS pull-down network and a pMOS pull-up network. The nMOS network is connected between the output and the ground, whereas the pull-up network is connected between the output and the power supply. The nMOS network corresponds to the complement of the function either in sum-of-product or product-of-sum forms and the pMOS network is dual of the nMOS network .
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q.39 Give the two possible topologies AND-OR-INVERT AND-OR- INVERT	(AOI) and OR-AND-INVERT	(OAI) to realize CMOS logic gate. Explain with an example.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The AND-OR-INVERT network corresponds to the realization of the nMOS network in sum-of-product form. Where as the OR- AND-INVERT network corresponds to the realization of the nMOS network in product-of-sum form. In both the cases, the pMOS network is dual of the nMOS network .
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q40. Give the AOI and OAI realizations for the sum and carry functions of a full adder.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
AOI form of realization is shown in the figure.<br>
<center><img src="images/cmos/14.JPG"></center>
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q41. How do you realize pseudo nMOS logic circuits. Compare its advantage and disadvantages with respect to standard static CMOS circuits.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In the pseudo-nMOS realization, the pMOS network of the static CMOS realization is replaced by a single pMOS transistor with its gate connected to GND. An n-input pseudo nMOS requires n+1 transistors compared to n transistors of the corresponding static CMOS gates.	This leads to substantial reduction in area and delay in pseudo nMOS realization. As the pMOS transistor is always ON, it leads to static power dissipation	when the output is LOW.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q42. In what way relay logic circuits differ from pass transistor logic circuits? Why the output of a pass transistor circuit is not used as a control signal for the next stage?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Logic functions can be realized using pass transistors in a manner similar to relay contact networks. However, there are some basic differences as mentioned	below:
<br><b>(a)</b>In relay logic, output is considered to be ‘1’ when there is some voltage passing through the relay logic. Absence of voltage is considered to be ‘0’. On the other hand, is case of pass transistor logic it is essential to provide both charging and discharging path for the output load capacitance.
<br><b>(b)</b>There is no voltage drop in the relay logic, but there is some voltage drop across the pass transistor network.
<br><b>(c)</b>Pass transistor logic is faster than relay logic.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q43. What are the advantages and limitations of pass transistor logic circuits? How the limitations are overcome?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Pass transistor realization is ratioless, i.e. there is no need to have L:W ration in the realization. All the transistors can be of minimum dimension. Lower area due to smaller number of transistors in pass transistor realization compared to static CMOS realization. Pass transistor realization also has lesser power dissipation because there is no static power and short-circuit power dissipation in pass transistor circuits. The limitations are (a) Higher delay in long chain of pass transistors (b) Multi-threshold Voltage drop (Vout = Vdd – Vtn) (c) Complementary control signals and (d) Possibility of sneak path because of the presence of path to Vdd and GND.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q44. Why is it necessary to insert a buffer after not more than four pass transistors in cascade?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
When a signal is steered through several stages of pass transistors, the delay can be considerable. For n stages of pass
transistors, the delay is given by the relationship.<img src="images/cmos/15.JPG">
To overcome the problem of long delay, buffers should be inserted after every three or four pass transistor stages.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q45. Why is it necessary to have swing restoration logic in pass transistor logic circuits? Explain its operation.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In order to avoid the voltage drop at the output (Vout = Vdd – Vtn) , it is necessary to use additional hardware known swing restoration logic at the gate output. At the output of the swing restoration logic there is rail to rail voltage swing.	The swing restoration	can be done using a pMOS transistor with its gate connected to GND.
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q46. What is the ‘sneak path’ problem of pass transistor logic circuits? How sneak path is avoided in Universal Logic Module (ULM) based realization of pass transistor network. Illustrate with an example.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
As shown in the figure, the output is connected to both ‘1’ (Vdd) and ‘0’(GND). The output attains some intermediate Value between Vdd and GND. The MUX based realization allows connection of the output to only one input, which can be either 0 or 1.
<br>Multiplexer realization of Is shown	in the figure.<br>
<center><img src="images/cmos/16.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q47. Explain the basic operation of a 2-phase dynam phase dynamic circuit? ic circuit?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 The operation of the circuit can be explained : The operation of the circuit can be explained using precharge precharge
logic in which the output is logic in which the output is precharged precharged to HIGH level during to HIGH level during φ2
clock and the clock and the output is evaluated during output is evaluated during φ1 clock 1 clock.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q48. How phase clocks can be generated using inverters?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
As shown below, two phase clock can generated using inverters. The timing diagram is given in the next slide.
<center><img src="images/cmos/17.JPG"></center><br>
Timing diagram of the two-phase clock generated from a single-phase clock.<br>
<center><img src="images/cmos/18.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q49. What makes dynamic CMOS circuits faster than static CMOS circuits?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
As MOS dynamic circuits require lesser number of transistors and lesser capacitance is to be driven by it. This makes MOS dynamic circuits faster.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q50. Compare the sources of power dissipation between static CMOS and	dynamic CMOS circuits?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In both the cases there is switching power and leakage power dissipations. However, the short circuit and glitching power dissipations, which are present in static CMOS circuits, are not present in	dynamic CMOS circuits.
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q51. What is charge leakage problem of dynamic CMOS circuits? How is it overcome?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The source-drain diffusions form parasitic diodes with the substrate. There is reverse bias leakage current .The current is in the range 0.1nA to 0.5nA per device at room temperature and the current doubles for every 10°C increase in temperature . This leads to slow but steady discharge of the charge on the capacitor, which represent information. This needs to be compensated by refreshing the charge at regular interval.
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q52. Explain the clock skew problem of dynamic CMOS circuits?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Clock skew problem arises because of	delay due to resistance and parasitic capacitances associated with the wire that carry the clock pulse and this delay is approximately proportional to the square of the length of the wire. When the clock signal reaches a later stage before its preceding stage, the precharge phase of the preceding stage overlaps with the evaluation phase of the later stage, which may lead to premature discharge of the load capacitor and incorrect output during evaluation phase
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q53. How clock skew problem is overcome in in domino CMOS circuits?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 In domino CMOS circuits the problem is overcome by adding an inverter as shown in the diagram. It consists of two distinct components: The first component is a conventional dynamic CMOS gate and the second component is a static inverting CMOS buffer. During precharge phase, the output of the dynamic gate is high, but the output of the inverter is LOW.As a consequence, it cannot drive an nMOS transistor ON. So, the clock skew problem is overcome.
<center><img src="images/cmos/19.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q54. How clock skew problem is overcome in in NORA CMOS circuits?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The problem can be overcome using NORA logic, nMOS and pMOS transistor networks are alternatively used. The output of an nMOS block is HIGH during precharge, which cannot turn a pMOS transistor ON. Similarly, the output of an pMOS block is LOW during precharge, which cannot turn a nMOS transistor ON.
<center><img src="images/cmos/20.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q55. Distinguish between Mealy and Moore machines.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In a Mealy machine the outputs are dependent on the inputs and present state. The Output transition function is represented by	Z = λ(S,X).<br>
<center><img src="images/cmos/21.JPG"></center>
Where as in a Moore machine the outputs are dependent only on present state. The output transition function is represented by	Z =  λ((S)<br>
<center><img src="images/cmos/22.JPG"></center>
</div></div></div><br>
	

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q56.  List various sources of leakage currents.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Various sources of leakage currents are listed : Various sources of leakage currents are listed
below:<ul class="bullets">
<li> I1= Reverse = Reverse-bias p-n junction diode leakage current n junction diode leakage current
<li> I2 = Band-to-band tunneling current band tunneling current
<li> I = Subthreshold leakage current
<li> I3 = Subthreshold leakage current
<li> I4 = Gate Oxide tunneling current
<li> I5 = Gate current due to hot Gate current due to hot-carrier injection carrier injection
<li> I6 = Channel punch Channel punch-through through
<li> I7 = Gate induced drain Gate induced drain-leakage current leakage current</ul>

</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q57.  Why leakage power is an important issue in deep submicron technology?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 In deep submicron technology, the leakage component is a significant %
of total power as shown in the diagram. Moreover, the leakage current is
increasing at a faster rate than dynamic power. As a consequence, it has
become an important issue in DSM.
<center><img src="images/cmos/tech.JPG"></center>
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q58.  What is band-to-band tunneling current?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 When both n regions and p regions are heavily doped, a
high electric field across a reverse biased p high electric field across a reverse biased p-n junction causes nction causes
significant current to flow through the junction due to tunneling
of electrons from the valence bond of the p of electrons from the valence bond of the p-region to the to the
conduction band of n conduction band of n-region. This is known as band region. This is known as band-to-band
tunneling.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q59.  What is body effect?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 As a negative voltage is applied to the substrate with
respect to the source, the well respect to the source, the well-to-source junct source junction the device is ion the device is
reverse biased and bulk depletion region is widened. This leads
to increase the threshold voltage. This effect is known as body
effect.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q60.  What is subthreshold leakage current? Briefly discuss various mechanisms responsible for this leakage current?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The subthreshold subthreshold leakage current in CMOS circuits is due leakage current in CMOS circuits is due to
carrier diffusion between the source and the drain regions of the
transistor in weak inversion, when the gate voltage is below Vt.
The behavior of an MOS transistor in the subthreshold operating
region is similar to a bipolar device, and the region is similar to a bipolar device, and the subthreshold hreshold
current exhibits an exponential dependence on the gate voltage.
The amount of the The amount of the subthreshold subthreshold current may become significant current may become significant
when the gate when the gate-to-source voltage is smaller than source voltage is smaller than, but very close , but very close
to the threshold voltage of the device. 
</div></div></div><br>


<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q61.  Explain the basic concepts of supply voltage scaling.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Power dissipation is proportional the square of the supply voltage. So,
a factor of two reduction in supply voltage yields a factor of four decrease in
energy. But, as the supply voltage is reduced, delay increases as shown in
the diagram. So, the challenge is to scale down the supply voltage without
compromise in performance.
<center><img src="images/cmos/char.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q62.  As you move to a new process technology with a scaling factor
S = 1.4, how the drain current, power dissipation, power density,
delay and energy requirement changes for the constant field
scaling?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Drain current reduces by a factor of S. Although po ough power
dissipation decreases by a factor of S<sup>2</sup> , the power density remains
the same. The delay decreases by a factor of S and the energy
decreases by a factor of S<sup>3</sup> .
<center><img src="images/cmos/scale.JPG"></center>
</div></div></div><br>



<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q63.  Distinguish between constant field and constant voltage
feature size scaling? Compare their advantages and
disadvantages.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
In this approach the magnitude of all the inte : In this approach the magnitude of all the internal electric fields l electric fields
within the device are preserved, while the dimensions are scaled
down by a factor of S. This requires that all potentials must be
scaled down by the same factor. Accordingly, supply as well as
threshold voltages are scaled down proportionately. But, in
constant constant-voltage scaling, all the device dimension voltage scaling, all the device dimensions are scal s are scaled
down by a factor of S just like constant down by a factor of S just like constant-voltage s voltage scaling, supply caling, supply
voltage and threshold voltages are not scaled.
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q64.  Compare Compare the constant constant field and constant constant voltage voltage scaling scaling
approaches approaches in terms of area, delay, energy and power density density
parameters parameters.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
<center><img src="images/cmos/scale1.JPG"></center>
</div></div></div><br>

<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q65.  Explain how parallelism can be used to achieve low power
instead of high performance in realizing digital circuits.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
Traditionally, parallelism is used to improve performance at
the expense of larger power dissipation. But, instead of trying to
improve performance, the power dissipation can be reduced by
scaling down the supply voltage such that the performance
remains unaltered.
</div></div></div><br>
	

	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q66.  Explain how multicore architecture provides low power compared to the
single core architecture of the same performance.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
The idea behind the parallelism for low-power can be extended to
multi-core architecture. The clock frequency can be reduced with
commensurate scaling of the supply voltage as the number of cores is
increased from one to more than one while maintaining the same
throughput.
</div></div></div><br>	

	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q67.  Explain the basic concept of multi level voltage scaling.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
This is an extension of SVS where two or few fixed voltage
domains are used in different parts of a circuit,. As we know,
high Vdd gates have less delay, but higher dynamic and st gates have less delay, but higher dynamic and static
power dissipation and low power dissipation and low Vdd gates have larger delay but gates have larger delay but
lesser power dissipation. Voltage islands can be generated at
different levels of granularity, such as macro level and standard
cell level. The slack of the off cell level. The slack of the off-critical path can critical path can be utilized for be utilized for
allocation of macro modules of low allocation of macro modules of low-Vdd to off-critical critical-path
macro modules. Total power dissipation can be reduced without
degrading the overall circuit performance.
</div></div></div><br>	

	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q68.  What is the impact of multiple supply voltages on the
distribution of path delays of a circuit with respect to that for
single supply voltage?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Path delay for different paths in a circuit for single supply
voltage is shown. The graph of a Gaussian is a characteristic
symmetric "bell curve" shape that quickly falls off towards plus/minus
infinity plus/minus infinity. However, when multiple supply voltages are used, the path delay distribution is not Gaussian because
modules having smaller delays are assigned with smaller supply
voltage and their delay increases.
<center><img src="images/cmos/ga.JPG"></center>
</div></div></div><br>	


	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q69.   List and explain the important issues in the context of multiple
supply voltage scaling?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 Important issues in the context of MVS are listed below:<ul class="bullets">
<li> Voltage Scaling Interfaces
<li> Converter Placement
<li> Floor planning, Routing and Placement
<li> Multiple Supply Voltages
<li> Static Timing Analysis
<li> Power up and Power down Sequencing
<li> Clock distribution </ul>
</div></div></div><br>	

	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q70.   What problem arises when a signal passes from low voltage
domain to high voltage domain? How this problem is overcome?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 A high-level output from the low level output from the low-Vdd domain has output domain has output
VddL, which may turn on both , which may turn on both nMOS and pMOS transistors of the transistors of the
high-Vdd domain inverter resulting in short circuit between VddH to
GND. A level converter needs to be inserted to avoid this static
power consumption
</div></div></div><br>	
	

	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q71.    Explain the design decision for the placement of
converters in the voltage scaling interfaces.
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
One important design decision in the voltage : One important design decision in the voltage
scaling interfaces is the placement of converters . As
the high the high-to-low level converters use low low level converters use low-Vdd voltage voltage
rail, it is a appropriate to place them in the receiving
or destination domain. It is also recommended to
place the low place the low-to-high level converters in the r high level converters in the receiving eceiving
domain. As the low domain. As the low-to-high level converters req high level converters require
both low and high both low and high-Vdd supply rails, at least one of the supply rails, at least one of the
supply rails needs to be routed from one domain to
the other.
</div></div></div><br>	

	<div class="panel-group m-bot20" id="accordion"><div class="panel panel-default"><div class="panel-heading">
Q72.   What problem arises when a signal passes from low voltage
domain to high voltage domain? How this problem is overcome?
</a> </h4></div> <div class="panel-body">  <b>Answer:</b><br> 
 A high-level output from the low level output from the low-Vdd domain has output domain has output
VddL, which may turn on both , which may turn on both nMOS and pMOS transistors of the transistors of the
high-Vdd domain inverter resulting in short circuit between VddH to
GND. A level converter needs to be inserted to avoid this static
power consumption
</div></div></div><br>






				  
                  </tbody>
                </table>
               
              </div>

            </div>

          </div>
          
		  
		  
		  
	
		  
		  
 <div class="col-md-2" style="position:sticky; 
		  top:-1120px;">
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    
    <div class="panel-body"><div class="sidebar">









<center><a href="pd_qa.html" ><span class="icon_download_alt"></span> <img src="images/book.jpg"></a>	</center>
	
      
<BR>
            <div class="btn-row">
                  <div class="btn-group-vertical">
				  
                    <a href="digital_electronics.html"><button class="btn btn-default" type="button">Digital Electronics Q&A </button></a>
                    <a href="pd_mcqs.html"><button class="btn btn-default" type="button"> Physical Design MCQs </button></a>
					<a href="sta_numericals.html"><button class="btn btn-default" type="button"> STA Numericals</button></a>
                    <a href="pd_verification.html"><button class="btn btn-default" type="button"> PD Verification</button></a>
				  </div>
                </div>

				
				

		
				
    </div>
	
  </div>
</div>



















 <div class="panel-group wrap" id="accordion" role="tablist" aria-multiselectable="true">
      <div class="panel">
        <div class="panel-heading" role="tab" id="headingOne">
          <h4 class="panel-title">
        <a role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseOne" aria-expanded="true" aria-controls="collapseOne">
          Logic Synthesis
        </a>
      </h4> </div>
        <div id="collapseOne" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingOne">  <div class="panel-body">
       <ul class="bullets">
<li>What is synthesis?</li>
<li>Goals of synthesis</li>
<li>Synthesis Flow</li>
<li>Synthesis (input & output)</li>
<li>HDL file gen. & lib setup</li>
<li>Reading files</li>
<li>Design envi. Constraints </li>
<li>Compile</li>
<li>Generate Reports</li>
<li>Write files<br></li>
</ul><center><a class="btn btn-danger" href="logic_synthesis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingTwo">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseTwo" aria-expanded="false" aria-controls="collapseTwo">
          PD Inputs
        </a>
      </h4>
        </div>
        <div id="collapseTwo" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingTwo">
          <div class="panel-body">       <ul class="bullets">
<li>Netlist(.v or .vhd)</li>
<li>Constraints</li>
<li>Liberty Timing File(.lib or .db)</li>
<li>Library Exchange Format(LEF)</li>
<li>Technology Related files</li>
<li>TLU+ File</li>
<li>Milkyway Library</li>
<li>Power Specification File</li>
<li>Optimization Directives</li>
<li>Design Exchange Formats</li>
<li>Clock Tree Constraints/ Specification</li>
<li>IO Information File</li></ul>
<center><a class="btn btn-danger" href="pd_inputs.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingThree">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseThree" aria-expanded="false" aria-controls="collapseThree">
          FloorPlan
        </a>
      </h4>
        </div>
        
		<div id="collapseThree" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingThree">
          <div class="panel-body"><ul class="bullets">
<li>import design</li>
<li>sanity checks</li>
<li>partitioning (flat and hierarchy)</li>
<li>objectives of floorplan</li>
<li>Inputs of floorplan</li>
<li>Floorplan flowchart</li>
<li>Floorplan Techniques</li>
<li>Terminologies and definitions  </li>
<li>Steps in FloorPlan </li>
<li>Utilization</li>
<li>IO Placement</li>
<li>Macro Placement</li>
<li>Macro Placement Tips</li>
<li>Blockages (soft,hard,partial)</li>
<li>Halo/keepout margin</li>
<li>Issues arises due to bad floor-plan)</li>
<li>FloorPlan Qualifications</li>
<li>FloorPlan Output</li></ul>
<center><a class="btn btn-danger" href="floorplan.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

      <div class="panel">
        <div class="panel-heading" role="tab" id="headingFour">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseFour" aria-expanded="false" aria-controls="collapseFour">
          PowerPlan
        </a>
      </h4>
        </div>
        <div id="collapseFour" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingFour">
          <div class="panel-body"><ul class="bullets">
<li>levels of power distribution </li>
<li>Power Management</li>
<li>Powerplanning involves</li>
<li>Inputs of powerplan</li>
<li>Properties of ideal powerplan</li>
<li>Power Information </li>
<li>PowerPlan calculations</li>
<li>Sub-Block configuration</li>
<li>fullchip configuration</li>
<li>UPF Content</li>
<li>Isolation Cell</li>
<li>Level Shifters</li>
<li>Retention Registers</li>
<li>Power Switches</li>
<li>Types of Power dissipation</li>
<li>IR Drop</li>
<li>Electromigration</li></ul>
<center><a class="btn btn-danger" href="powerplan.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingFour">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseFive" aria-expanded="false" aria-controls="collapseFour">
          Placement
        </a>
      </h4>
        </div>
        <div id="collapseFive" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingFive">
          <div class="panel-body"><ul class="bullets">
<li>Pre-Placement</li>
<li>Pre-Placement Optimization</li>
<li>Placement</li>
<li>Placement Objectives</li>
<li>Goals of Placement</li>
<li>Inputs of Placement</li>
<li>Checks Before placement </li>
<li>Placement Methods(Timing & Congestion)</li>
<li>Placement Steps</li>
<li>Placement Optimization </li>
<li>Placement Qualifications</li>
<li>Placement Outputs</li></ul>
<center><a class="btn btn-danger" href="placement.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="heading8">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse8" aria-expanded="false" aria-controls="collapseFour">
          CTS
        </a>
      </h4>
        </div>
        <div id="collapse8" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading8">
          <div class="panel-body"><ul class="bullets">
<li>Pre-CTS Optimization</li></a>
<li>CTS</li></a>
<li>Diff b/w HFNS & CTS</li></a>
<li>Diff b/w Clock & normal buffer</li></a>
<li>CTS inputs</li></a>
<li>CTS Goals</li></a>
<li>Clock latency</li></a>
<li>Clock problems </li></a>
<li>Main concerns for Clock design </li></a>
<li>Clock Skew  </li></a>
<li>Clock Jitter</li></a>
<li>CTS Pre requisites</li></a>
<li>CTS Objects</li></a>
<li>CTS Flow</li></a>
<li>Clock Tree Reference</li></a>
<li>Clock Tree Exceptions</li></a>
<li>CTS Algorithm</li></a>
<li>Analyze the Clock tree</li></a>
<li>Post CTS Optimization</li></a>
<li>CTS Outputs</li></ul>
<center><a class="btn btn-danger" href="cts.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingsix">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapsesix" aria-expanded="false" aria-controls="collapseFour">
          Routing
        </a>
      </h4>
        </div>
        <div id="collapsesix" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingsix">
          <div class="panel-body"><ul class="bullets">
<li>Importance of Routing as Technology Shrinks</li>
<li>Routing Objectives</li>
<li>Routing</li>
<li>Routing Inputs</li>
<li>Routing Goals</li>
<li>Routing constraints</li>
<li>Routing Flow</li>
<li>Trial/Global Routing</li>
<li>Track Assignment</li>
<li>Detail/Nano Routing</li>
<li>Grid based Routing</li>
<li>Routing Preferences</li>
<li>Post Routing Optimization </li>
<li>Filler Cell Insertion</li>
<li>Metal Fill</li>
<li>Spare Cells Tie-up/ Tie-down</li></ul>
<center><a class="btn btn-danger" href="routing.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->

 <div class="panel">
        <div class="panel-heading" role="tab" id="headingseven">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapseseven" aria-expanded="false" aria-controls="collapseFour">
          STA
        </a>
      </h4>
        </div>
        <div id="collapseseven" class="panel-collapse collapse" role="tabpanel" aria-labelledby="headingseven">
          <div class="panel-body"><ul class="bullets">
<li>Diff b/w DTA & STA</li>
<li>Static Timing Analysis</li>
<li>main steps in STA</li>
<li>STA(input & output)</li>
<li>Timing Report</li>
<li>Clocked storage elements</li>
<li>Delays </li>
<li>Pins related to clock </li>
<li>Timing Arc</li>
<li>Timing Unate</li>
<li>Clock definitions in STA</li>
<li>Timing Paths </li>
<li>Timing Path Groups </li>
<li>Clock Latency </li>
<li>Insertion Delay </li>
<li>Clock Uncertainty</li>
<li>Clock Skew </li>
<li>Clock Jitter </li>
<li>Glitch</li>
<li>Pulse width</li>
<li>Duty Cycle </li>
<li>Transition/Slew</li>
<li>Asynchronous Path</li>
<li>Critical Path</li>
<li>Shortest Path </li>
<li>Clock Gating Path</li>
<li>Launch path </li>
<li>Arrival Path </li>
<li>Required Time</li>
<li>Common Path Pessimism(CPP/CRPR)</li>
<li>Slack </li>
<li>Setup and Hold time</li>
<li>Setup & hold time violations</li>
<li>Recovery Time</li>
<li>Removal Time </li>
<li>Recovery & Removal time violations</li>
<li>Single Cycle path </li>
<li>Multi Cycle Path </li>
<li>Half Cycle Path</li>
<li>False Path</li>
<li>Clock Domain Crossing(CDC) </li>
<li>Clock Domain Synchronization Scheme</li>
<li>Bottleneck Analysis</li>
<li>Multi-VT Cells(HVT LVT SVT)</li>
<li>Time Borrowing/Stealing</li>
<li>Types of STA (PBA GBA)</li>
<li>Diff b/w PBA & GBA </li>
<li>Block based STA & Path based STA</li></ul>
<center><a class="btn btn-danger" href="sta.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->
<br>

 <div class="panel">
        <div class="panel-heading" role="tab" id="heading10">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse10" aria-expanded="false" aria-controls="collapseFour">
          Congestion Analysis
        </a>
      </h4>
        </div>
        <div id="collapse10" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading10">
          <div class="panel-body"><ul class="bullets">
<li>Congestion Analysis</li>
<li>Routing Congestion Analysis</li>
<li>Placement Cong. Analysis</li>
<li>Routing Congestion causes</li>
<li>Congestion Fixes</li>
<li>Global & local cong.</li>
<li>Congestion Profiles</li></ul>
<center><a class="btn btn-danger" href="congestion_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading11">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse11" aria-expanded="false" aria-controls="collapseFour">
          Power Analysis
        </a>
      </h4>
        </div>
        <div id="collapse11" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading11">
          <div class="panel-body"><ul class="bullets">
<li>Power Analysis</li>
<li>Leakeage Power</li>
<li>Switching Power</li>
<li>Short Circuit</li>
<li>Leakage/static Power </li>
<li>Static power Dissipation</li>
<li>Types of Static Leakage</li>
<li>Static Power Reduction Techniques </li>
<li>Dynamic/Switching Power </li>
<li>Dynamic Power calculation depends on </li>
<li>Types of Dynamic Power </li>
<li>Dynamic Power Reduction Techniques </li></ul>
<center><a class="btn btn-danger" href="power_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading12">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse12" aria-expanded="false" aria-controls="collapseFour">
          IR Analysis
        </a>
      </h4>
        </div>
        <div id="collapse12" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading12">
          <div class="panel-body"><ul class="bullets">
<li>IR Drop Analysis</li>
<li>Types of IR Drop & their methodologies </li>
<li>IR Drop Reasons </li>
<li>IR Drop Robustness Checks </li>
<li>IR Drop Impacts </li>
<li>IR Drop Remedies </li>
<li>Ldi/dt Effects </li></ul>
<center><a class="btn btn-danger" href="ir_analysis.html" ><span class="icon_download_alt"></span> Go To page </a></center>
 </div>
        </div>
      </div>
      <!-- end of panel -->
<br>
 <div class="panel">
        <div class="panel-heading" role="tab" id="heading13">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse13" aria-expanded="false" aria-controls="collapseFour">
          Issues in PD
        </a>
      </h4>
        </div>
        <div id="collapse13" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading13">
          <div class="panel-body"><ul class="bullets">
<li>Design Parasitics</li>
<li>Latch-Up </li>
<li>Electrostatic Discharge(ESD) </li>
<li>Electromigration </li>
<li>Antenna Effect </li>
<li>Crosstalk </li>
<li>Soft Errors </li>
<li>Sef Heating </li>
</ul>
<center><a class="btn btn-danger" href="pd_issues.html" ><span class="icon_download_alt"></span> Go To page </a></center>

    </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading14">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse14" aria-expanded="false" aria-controls="collapseFour">
          Cells in PD
        </a>
      </h4>
        </div>
        <div id="collapse14" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading14">
          <div class="panel-body"><ul class="bullets">
<li>Cells in PD</li>
<li>Standard Cells </li>
<li>ICG Cells </li>
<li>Well Taps </li>
<li>End Caps </li>
<li>Filler Cells </li>
<li>Decap Cells </li>
<li>ESD Clamp </li>
<li>Spare Cells</li>
<li>Tie Cells</li>
<li>Delay Cells</li>
<li>Metrology Cells </li></ul>
<center><a class="btn btn-danger" href="pd_cells.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading15">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse15" aria-expanded="false" aria-controls="collapseFour">
          IO Design
        </a>
      </h4>
        </div>
        <div id="collapse15" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading15">
          <div class="panel-body"><ul class="bullets">
<li>IO Pads</li>
<li>Types of IO Pads</li>
      </ul>
<center><a class="btn btn-danger" href="io_design.html" ><span class="icon_download_alt"></span> Go To page </a></center>


  </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading16">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse16" aria-expanded="false" aria-controls="collapseFour">
          Delay Models
        </a>
      </h4>
        </div>
        <div id="collapse16" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading16">
          <div class="panel-body"><ul class="bullets">
<li>Delay Calculation</li>
<li>Delay Models</li>
<li>Interconnect Delay Models<br> </li>
<li>Cell Delay Models</li>   </ul>     
<center><a class="btn btn-danger" href="delay_models.html" ><span class="icon_download_alt"></span> Go To page </a></center>
  
</div>


        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading17">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse17" aria-expanded="false" aria-controls="collapseFour">
          ECO
        </a>
      </h4>
        </div>
        <div id="collapse17" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading17">
          <div class="panel-body"><ul class="bullets">
<li>Engineering Change Order</li>
<li>Post Synthesis ECO </li>
<li>Post Route ECO </li>
<li>Post Silicon ECO </li>
<li>Metal Layer ECO Example </li></ul>
<center><a class="btn btn-danger" href="eco.html" ><span class="icon_download_alt"></span> Go To page </a></center>
          </div>
        </div>
      </div>
      <!-- end of panel -->
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading18">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse18" aria-expanded="false" aria-controls="collapseFour">
          Types of Std cells
        </a>
      </h4>
        </div>
        <div id="collapse18" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading18">
          <div class="panel-body"><ul class="bullets">
<li>std cell library types</li></a>
<li>Classification wrt density and Vth </li> </ul>
<center><a class="btn btn-danger" href="std_cell_types.html" ><span class="icon_download_alt"></span> Go To page </a></center>
         </div>
        </div>
      </div>
      <!-- end of panel -->
<br>
	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading19">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse19" aria-expanded="false" aria-controls="collapseFour">
          DFM/DFY
        </a>
      </h4>
        </div>
        <div id="collapse19" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading19">
          <div class="panel-body"><ul class="bullets">
<li>The Discontinuity</li>
<li>Discontinuity: Classification</li>
<li>DFM/DFY </li>
<li>Yield Classification </li>
<li>Why DFM/DFY? </li>
<li>DFM/DFY Solution </li>
<li>Wire Spreading</li>
<li>metal Fill</li>
<li>CAA</li>
<li>CMP Aware-Design</li>
<li>Redundant Via</li>
<li>RET</li>
<li>Litho Process Check(LPC)</li>
<li>Layout Dependent Effects </li>
<li>Resolution Enhancement Techniques </li>
<li>Types of RET</li>
<li>Optical Proximity Correction(OPC)</li>
<li>Scattering Bars</li>
<li>Multiple Patterning</li>
<li>Phase-shift Masking </li>
<li>Off-Axis Illumination</li></ul>
<center><a class="btn btn-danger" href="dfm_dfy.html" ><span class="icon_download_alt"></span> Go To page </a></center>

          </div>
        </div>
      </div>
      <!-- end of panel -->	   <div class="panel">
        <div class="panel-heading" role="tab" id="heading20">
          <h4 class="panel-title">
        <a class="collapsed" role="button" data-toggle="collapse" data-parent="#accordion" href="#collapse20" aria-expanded="false" aria-controls="collapseFour">
          MC/MM/OCV
        </a>
      </h4>
        </div>
        <div id="collapse20" class="panel-collapse collapse" role="tabpanel" aria-labelledby="heading20">
          <div class="panel-body"><ul class="bullets">
<li>Corners</li>
<li>Need for corner analysis</li>
<li>PVT Variations </li>
<li>Corner Analysis</li>
<li>PVT/RC Corners</li>
<li>Temperature Inversion</li>
<li>Cross Corner Analysis</li>
<li>Modes of Analysis</li>
<li>MC/MM Analysis</li>
<li>OCV</li>
<li>Derating</li>
<li>OCV Timing Checks</li>
<li>OCV Enhancements</li>
<li>AOCV </li>
<li>SSTA</li>
<li>CRPR/CPPR</li></ul>
          <center><a class="btn btn-danger" href="mc_mm_ocv.html" ><span class="icon_download_alt"></span> Go To page </a></center>

		  </div>
        </div>
      </div>
      <!-- end of panel -->
	 

    </div>
    <!-- end of #accordion -->




<div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>
    <div class="panel-body"><div class="sidebar">
<center><br>
<div class="mobileShow"> <center>

<div id="container-0e8dfd8ec785804b345c34a3ed0d6a73"></div>
</div></center>
    
<div class="mobileHide">
<center>
<div id="container-0e8dfd8ec785804b345c34a3ed0d6a73"></div>
</center>
</div></div></div></div>




  </div>
  <!-- end of wrap -->


<style>
hr { 
  display: block;
  margin-top: 0.5em;
  margin-bottom: 0.5em;
  margin-left: auto;
  margin-right: auto;
  border-color: grey;
  border-width: 1px;
} 
</style>






<!-- end of container -->

  </div>
	 <!--/social-box-->
          </div> 	  
		  
		  
		  
		  
		  

		
            	  <div class="row">
  <div class="panel panel-default col-sm-14">
<div class="emptyBlocks"></div>

    <style>
body {
  margin: 0;
  font-family: 'Roboto';
  font-size: 14px;
  background: #455A64;
}



.container {
  max-width: 970px;
}


.wrap {
  box-shadow: 0px 2px 2px 0px rgba(0, 0, 0, 0.14), 0px 3px 1px -2px rgba(0, 2, 0, 0.2), 0px 1px 5px 0px rgba(0, 0, 0, 0.12);
  border-radius: 0px;
}

a:focus,
a:hover,
a:active {
  outline: 1;
  text-decoration: black;
}

.panel {
  border-width: 0 0 4px 0;
  border-style: solid;
  border-color: #696969;
  background: none;
  box-shadow: black;
}

.panel:last-child {
  border-bottom: none;
}

.panel-group > .panel:first-child .panel-heading {
  border-radius: 0px 0px 0 0;
}

.panel-group .panel {
  border-radius: 0;
}

.panel-group .panel + .panel {
  margin-top: 0;
}

.panel-heading {
  background-color: #black;
  border-radius: 0;
  border: none;
  color: #000000;
  padding: 0;
}

.panel-title a {
  display: block;
  color: #000000;
  padding: 0px;
  position: relative;
  font-size: 16px;
  font-weight: 400;
}

.panel-body {
  background: #fff;
}

.panel:last-child .panel-body {
  border-radius: 1 0 px px;
}

.panel:last-child .panel-heading {
  border-radius: 0 0 4px 4px;
  transition: border-radius 0.3s linear 0.2s;
}

.panel:last-child .panel-heading.active {
  border-radius: 0;
  transition: border-radius linear 0s;
}
/* #bs-collapse icon scale option */

.panel-heading a:before {
  position: absolute;
  font-family: 'Material Icons';
  right: px;
  top: 0px;
  font-size: 24px;
  transition: all 0.5s;
  transform: scale(1);
}

.panel-heading.active a:before {
  content: ' ';
  transition: all 0.9s;
  transform: scale(0);
}

#bs-collapse .panel-heading a:after {
  content: ' ';
  font-size: 24px;
  position: absolute;
  font-family: 'Material Icons';
  right: 5px;
  top: 10px;
  transform: scale(0);
  transition: all 0.5s;
}

#bs-collapse .panel-heading.active a:after {
  content: '\e909';
  transform: scale(1);
  transition: all 0.5s;
}
/* #accordion rotate icon option */

#accordion .panel-heading a:before {
  content: '\e316';
  font-size: 24px;
  position: absolute;
  font-family: 'Material Icons';
  right: 5px;
  top: 10px;
  transform: rotate(180deg);
  transition: all 0.5s;
}

#accordion .panel-heading.active a:before {
  transform: rotate(0deg);
  transition: all 0.5s;
}
	</style>
 

   
   



<script>
$(document).ready(function() {
  $('.collapse.in').prev('.panel-heading').addClass('active');
  $('#accordion, #bs-collapse')
    .on('show.bs.collapse', function(a) {
      $(a.target).prev('.panel-heading').addClass('active');
    })
    .on('hide.bs.collapse', function(a) {
      $(a.target).prev('.panel-heading').removeClass('active');
    });
});
</script>
				
				
				
				
    </div>
  </div>
</div>
  </div>
	 <!--/social-box-->
          </div> 
		  
		  
		  
		  
		  
	
		  
		

          <!--/col-->

        </div>




        <!-- statics end -->




        <!-- project team & activity start -->
        <div class="row">
          <div class="col-md- portlets">
            <!-- Widget -->
            <div class="panel panel-default">
              <div class="panel-heading">
                
				<div class="container">
                
        
</div>
	
	 
	  <div class="text-center">
       
          <!--
            All the links in the footer should remain intact.
            You can delete the links only if you purchased the pro version.
            Licensing information: https://bootstrapmade.com/license/
            Purchase the pro version form: https://bootstrapmade.com/buy/?theme=NiceAdmin
          -->
          
		 <center>



Copyright © 2021 <BR>

<div class="footer-wrapper">
                        
                       
                        <a class="footer-icon linkedin" href="https://www.linkedin.com/in/ferozchoudhary/" target="_blank">
                           <svg style="enable-background:new 0 0 64 64;" version="1.1" viewBox="0 0 64 64" xml:space="preserve" width="35px" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" fill="#0072FF">
                              <g>
                                 <path d="M8,54.7C8,55.4,8.6,56,9.3,56h9.3c0.7,0,1.3-0.6,1.3-1.3V23.9c0-0.7-0.6-1.3-1.3-1.3H9.3   c-0.7,0-1.3,0.6-1.3,1.3V54.7z"/>
                                 <path d="M46.6,22.3c-4.5,0-7.7,1.8-9.4,3.7c-0.4,0.4-1.1,0.1-1.1-0.5l0-1.6c0-0.7-0.6-1.3-1.3-1.3h-9.4   c-0.7,0-1.3,0.6-1.3,1.3c0.1,5.7,0,25.4,0,30.7c0,0.7,0.6,1.3,1.3,1.3h9.5c0.7,0,1.3-0.6,1.3-1.3V37.9c0-1,0-2,0.3-2.7c0.8-2,2.6-4.1,5.7-4.1c4.1,0,6,3.1,6,7.6v15.9c0,0.7,0.6,1.3,1.3,1.3h9.3c0.7,0,1.3-0.6,1.3-1.3V37.4C60,27.1,54.1,22.3,46.6,22.3z"/>
                                 <path d="M13.9,18.9L13.9,18.9c3.8,0,6.1-2.4,6.1-5.4C19.9,10.3,17.7,8,14,8c-3.7,0-6,2.3-6,5.4   C8,16.5,10.3,18.9,13.9,18.9z"/>
                              </g>
                           </svg>
                        </a>
                        <a class="footer-icon youtube" href="http://youtube.com/c/FerozAhmed_PhysicalDesign?sub_confirmation=1" target="_blank">
                           <svg width="35px" viewBox="0 0 32 32" xml:space="preserve" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
                              <g>
                                 <path d="M31.67,9.179c0,0-0.312-2.353-1.271-3.389c-1.217-1.358-2.58-1.366-3.205-1.443C22.717,4,16.002,4,16.002,4   h-0.015c0,0-6.715,0-11.191,0.347C4.171,4.424,2.809,4.432,1.591,5.79C0.633,6.826,0.32,9.179,0.32,9.179S0,11.94,0,14.701v2.588   c0,2.763,0.32,5.523,0.32,5.523s0.312,2.352,1.271,3.386c1.218,1.358,2.815,1.317,3.527,1.459C7.677,27.919,15.995,28,15.995,28   s6.722-0.012,11.199-0.355c0.625-0.08,1.988-0.088,3.205-1.446c0.958-1.034,1.271-3.386,1.271-3.386s0.32-2.761,0.32-5.523v-2.588   C31.99,11.94,31.67,9.179,31.67,9.179z" fill="#E02F2F"/>
                                 <polygon fill="#FFFFFF" points="12,10 12,22 22,16"/>
                              </g>
                           </svg>
                        </a>
						<a class="footer-icon facebook" href="https://www.facebook.com/zoref5619" target="_blank">
                           <svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="35px"
                              viewBox="0 0 512 512" fill="#385C8E" style="enable-background:new 0 0 512 512;" xml:space="preserve">
                              <g>
                                 <path d="M134.941,272.691h56.123v231.051c0,4.562,3.696,8.258,8.258,8.258h95.159c4.562,0,8.258-3.696,8.258-8.258V273.78h64.519c4.195,0,7.725-3.148,8.204-7.315l9.799-85.061c0.269-2.34-0.472-4.684-2.038-6.44c-1.567-1.757-3.81-2.763-6.164-2.763h-74.316V118.88c0-16.073,8.654-24.224,25.726-24.224c2.433,0,48.59,0,48.59,0c4.562,0,8.258-3.698,8.258-8.258V8.319c0-4.562-3.696-8.258-8.258-8.258h-66.965C309.622,0.038,308.573,0,307.027,0c-11.619,0-52.006,2.281-83.909,31.63c-35.348,32.524-30.434,71.465-29.26,78.217v62.352h-58.918c-4.562,0-8.258,3.696-8.258,8.258v83.975C126.683,268.993,130.379,272.691,134.941,272.691z"/>
                              </g>
                           </svg>
                        </a>
                        <a class="footer-icon instagram" href="https://www.instagram.com/rising_legend/" target="_blank">
                           <svg version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" x="0px" y="0px" width="35px"
                              viewBox="0 0 551.034 551.034" xml:space="preserve">
                              <g>
                                 <linearGradient id="SVGID_1_" gradientUnits="userSpaceOnUse" x1="275.517" y1="4.57" x2="275.517" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                              <path class="insta-square" style="fill:url(#SVGID_1_);" d="M386.878,0H164.156C73.64,0,0,73.64,0,164.156v222.722
                                 c0,90.516,73.64,164.156,164.156,164.156h222.722c90.516,0,164.156-73.64,164.156-164.156V164.156
                                 C551.033,73.64,477.393,0,386.878,0z M495.6,386.878c0,60.045-48.677,108.722-108.722,108.722H164.156
                                 c-60.045,0-108.722-48.677-108.722-108.722V164.156c0-60.046,48.677-108.722,108.722-108.722h222.722
                                 c60.045,0,108.722,48.676,108.722,108.722L495.6,386.878L495.6,386.878z"/>
                              
                                 <linearGradient id="SVGID_2_" gradientUnits="userSpaceOnUse" x1="275.517" y1="4.57" x2="275.517" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                              <path style="fill:url(#SVGID_2_);" d="M275.517,133C196.933,133,133,196.933,133,275.516s63.933,142.517,142.517,142.517
                                 S418.034,354.1,418.034,275.516S354.101,133,275.517,133z M275.517,362.6c-48.095,0-87.083-38.988-87.083-87.083
                                 s38.989-87.083,87.083-87.083c48.095,0,87.083,38.988,87.083,87.083C362.6,323.611,323.611,362.6,275.517,362.6z"/>
                              
                              <linearGradient id="SVGID_3_" gradientUnits="userSpaceOnUse" x1="418.31" y1="4.57" x2="418.31" y2="549.72" gradientTransform="matrix(1 0 0 -1 0 554)">
                                 <stop  offset="0" style="stop-color:#E09B3D"/>
                                 <stop  offset="0.3" style="stop-color:#C74C4D"/>
                                 <stop  offset="0.6" style="stop-color:#C21975"/>
                                 <stop  offset="1" style="stop-color:#7024C4"/>
                              </linearGradient>
                                 <circle style="fill:url(#SVGID_3_);" cx="418.31" cy="134.07" r="34.15"/>
                              </g>
                           </svg>
                        </a>
                     </div>

</div>

  </div>
	<center>	<img src="images/footer.jpg"><br>	</center><br>
<style>
body{
  background:#eee;
  
}
.main{
  display:flex;
  margin-top:10px;
  align-items:right;
  justify-content:right;
}
.footer-wrapper .footer-icon,
.footer-wrapper .footer-icon:visited {
  display: inline-block;
  background-color: #fff;
  width: 40px;
  height: 40px;
  border: 0;
  line-height: 60px;
  margin: 0 10px;
  text-align: center;
  position: relative;
  overflow: hidden;
  border-radius: 28%;
  box-shadow: 0 5px 15px -5px rgba(0,0,0,0.3);
  opacity: 0.99;
}
.footer-wrapper .footer-icon:before {
  content: '';
  width: 120%;
  height: 120%;
  position: absolute;
  -webkit-transform: rotate(45deg);
          transform: rotate(45deg);
}

.footer-wrapper .footer-icon,
.footer-wrapper .footer-icon:before,
.footer-wrapper .footer-icon svg{
  transition: all 0.35s;
  transition-timing-function: cubic-bezier(0.31, -0.105, 0.43, 1.59);
  outline: 0;
}
.footer-wrapper .footer-icon:before {
  top: 90%;
  left: -110%;
}
.footer-wrapper .footer-icon:focus,
.footer-wrapper .footer-icon:hover{
    background-color: transparent;
}
.footer-wrapper .footer-icon svg{
  -webkit-transform: scale(0.8);
          transform: scale(0.8);
  height: 30px;
  margin: auto;
  font-size: 0;
  text-align: center;
  position: absolute;
  top: 0;
  bottom: 0;
  left: 0;
  right: 0;
}
.footer-wrapper .footer-icon.facebook:before {
  background-color: #3b5998;
}


.footer-wrapper .footer-icon.telegram:before {
  background-color: #3cf;
}
.footer-wrapper .footer-icon.google:before {
  background-color: #dc4a38;
}
.footer-wrapper .footer-icon.linkedin:before{
  background-color: #0072FF;
}
.footer-wrapper .footer-icon.youtube:before {
  background-color: #E02F2F;
}
.footer-wrapper .footer-icon.youtube:hover svg g path,
.footer-wrapper .footer-icon.youtube:focus svg g path {
  fill:#fff;
}
.footer-wrapper .footer-icon.youtube:hover svg g polygon,
.footer-wrapper .footer-icon.youtube:focus svg g polygon {
  fill:#E02F2F;
}

.footer-wrapper .footer-icon.instagram:before {
    background-color: #C21975;
}
/* .footer-wrapper .footer-icon.instagram:hover svg,
.footer-wrapper .footer-icon.instagram:focus svg {
  filter: invert(200%) sepia(50%) saturate(1) hue-rotate(100deg) brightness(100%) 
 fill : #FFF;
}*/
.footer-icon.instagram:hover svg{
	fill : #FFF;
}

.footer-wrapper .footer-icon:focus:before,
.footer-wrapper .footer-icon:hover:before {
  top: -10%;
  left: -10%;
}
.footer-wrapper .footer-icon:focus svg,
.footer-wrapper .footer-icon:hover svg 
{
  fill:#fff;
  color: #fff;
  -webkit-transform: scale(1);
  transform: scale(1);
}
</style>		
				</div>
                <div class="widget-icons pull-right">
               
                </div>
                <div class="clearfix"></div>
              </div>

              
        <!-- project team & activity end -->


      </section>
     
		 
		 </a></center>
        
      </div>
    </section>
    <!--main content end-->
  </section>
  <!-- container section start -->















  
  
	<!-- /Services section -->
	
	
	
	<style>
body {
  font-family: Arial, Helvetica, sans-serif;
  font-size: 30px;
}

#myBtn {
  display: none;
  position: fixed;
  bottom: 20px;
  right: 30px;
  z-index: 99;
  font-size: 38px;
  border: none;
  outline: none;
  background-color: transparent;
  color: white;
  cursor: pointer;
  padding: 0px;
  border-radius: 8px;
}

#myBtn:hover {
  background-color: #555;
}
</style>


<button onclick="topFunction()" id="myBtn" title="Go to top">&#x1F51D;</button>
	<script>
//Get the button
var mybutton = document.getElementById("myBtn");

// When the user scrolls down 20px from the top of the document, show the button
window.onscroll = function() {scrollFunction()};

function scrollFunction() {
  if (document.body.scrollTop > 20 || document.documentElement.scrollTop > 20) {
    mybutton.style.display = "block";
  } else {
    mybutton.style.display = "none";
  }
}

// When the user clicks on the button, scroll to the top of the document
function topFunction() {
  document.body.scrollTop = 0;
  document.documentElement.scrollTop = 0;
}
</script>
	
	
	
	
	
		
	
	
	


			  
					  
					  
					  
                  </tbody>
                </table>
              </div>

            </div>

          </div>
          

      </section>
     
	
	
	 
	 
    </section>
    <!--main content end-->
  </section>
  <!-- container section start -->

  <!-- javascripts -->


  <script src="js/jquery-1.8.3.min.js"></script>
  <!-- bootstrap -->
  <script src="js/bootstrap.min.js"></script>
  <!-- nice scroll -->
  <script src="js/jquery.scrollTo.min.js"></script>
  <script src="js/jquery.nicescroll.js" type="text/javascript"></script>
  <!-- charts scripts -->
 
  
    <!--custome script for all page-->
    <script src="js/scripts.js"></script>
    <!-- custom script for this page-->

    <script src="js/jquery.slimscroll.min.js"></script>
   
	
	

</body>

</html>
