Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: CAD971Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CAD971Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CAD971Test"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : CAD971Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd" into library work
Parsing entity <VGA_Square>.
Parsing architecture <Behavioral> of entity <vga_square>.
Parsing VHDL file "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_controller.vhd" into library work
Parsing entity <VGA_controller>.
Parsing architecture <Behavioral> of entity <vga_controller>.
Parsing VHDL file "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\CAD971Test.vhd" into library work
Parsing entity <CAD971Test>.
Parsing architecture <CAD971Test> of entity <cad971test>.
WARNING:HDLCompiler:946 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\CAD971Test.vhd" Line 92: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\CAD971Test.vhd" Line 102: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CAD971Test> (architecture <CAD971Test>) from library <work>.

Elaborating entity <VGA_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_Square> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd" Line 58: pseudo_rand should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd" Line 59: pseudo_rand should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd" Line 60: pseudo_rand should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd" Line 142: Assignment to wally1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd" Line 269: Assignment to squarexmax ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\CAD971Test.vhd" Line 159: score should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CAD971Test>.
    Related source file is "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\CAD971Test.vhd".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <flag_key>.
    Found 1-bit register for signal <flag_key_0020>.
    Found 25-bit register for signal <counter>.
    Found 7-bit register for signal <timer_game>.
    Found 8-bit register for signal <Leds>.
    Found 8-bit register for signal <leds_signal>.
    Found 24-bit register for signal <timer_leds>.
    Found 8-bit register for signal <seg0>.
    Found 8-bit register for signal <seg1>.
    Found 8-bit register for signal <seg2>.
    Found 8-bit register for signal <seg3>.
    Found 4-bit register for signal <seg_selectors>.
    Found 7-bit register for signal <input>.
    Found 13-bit register for signal <_v2>.
    Found 13-bit adder for signal <counter[12]_GND_5_o_add_0_OUT> created at line 118.
    Found 25-bit adder for signal <counter[24]_GND_5_o_add_6_OUT> created at line 142.
    Found 7-bit adder for signal <timer_game[6]_GND_5_o_add_8_OUT> created at line 148.
    Found 24-bit adder for signal <timer_leds[23]_GND_5_o_add_19_OUT> created at line 177.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_46_OUT<6:0>> created at line 238.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_48_OUT<6:0>> created at line 242.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_50_OUT<6:0>> created at line 246.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_52_OUT<6:0>> created at line 250.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_54_OUT<6:0>> created at line 254.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_56_OUT<6:0>> created at line 258.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_58_OUT<6:0>> created at line 262.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_60_OUT<6:0>> created at line 266.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_62_OUT<6:0>> created at line 270.
    Found 16x8-bit Read Only RAM for signal <_n0285>
    Found 16x8-bit Read Only RAM for signal <_n0306>
WARNING:Xst:737 - Found 1-bit latch for signal <flag_rst_0018>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit comparator lessequal for signal <n0057> created at line 237
    Found 7-bit comparator lessequal for signal <n0060> created at line 241
    Found 7-bit comparator lessequal for signal <n0063> created at line 245
    Found 7-bit comparator lessequal for signal <n0066> created at line 249
    Found 7-bit comparator lessequal for signal <n0069> created at line 253
    Found 7-bit comparator lessequal for signal <n0072> created at line 257
    Found 7-bit comparator lessequal for signal <n0075> created at line 261
    Found 7-bit comparator lessequal for signal <n0078> created at line 265
    Found 7-bit comparator lessequal for signal <n0081> created at line 269
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   9 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <CAD971Test> synthesized.

Synthesizing Unit <VGA_controller>.
    Related source file is "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_controller.vhd".
    Found 11-bit register for signal <CurrentVPos>.
    Found 11-bit register for signal <CurrentHPos>.
    Found 11-bit adder for signal <CurrentHPos[10]_GND_6_o_add_1_OUT> created at line 48.
    Found 11-bit adder for signal <CurrentVPos[10]_GND_6_o_add_3_OUT> created at line 51.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_20_OUT<10:0>> created at line 79.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_17_OUT<10:0>> created at line 76.
    Found 11-bit comparator greater for signal <CurrentHPos[10]_GND_6_o_LessThan_1_o> created at line 47
    Found 11-bit comparator greater for signal <CurrentVPos[10]_GND_6_o_LessThan_3_o> created at line 50
    Found 11-bit comparator lessequal for signal <CurrentHPos[10]_GND_6_o_LessThan_10_o> created at line 61
    Found 11-bit comparator lessequal for signal <CurrentVPos[10]_GND_6_o_LessThan_11_o> created at line 64
    Found 11-bit comparator lessequal for signal <n0012> created at line 67
    Found 11-bit comparator greater for signal <CurrentHPos[10]_GND_6_o_LessThan_13_o> created at line 67
    Found 11-bit comparator lessequal for signal <n0017> created at line 70
    Found 11-bit comparator greater for signal <CurrentVPos[10]_GND_6_o_LessThan_15_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <VGA_controller> synthesized.

Synthesizing Unit <VGA_Square>.
    Related source file is "E:\ISE\CADProject_MahsaHosseini_ZahraFallahMirMosavi\CAD_VGA_Xilinx\VGA_Square.vhd".
WARNING:Xst:647 - Input <BtnUp<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <flag_wall1>.
    Found 1-bit register for signal <flag_wall2>.
    Found 1-bit register for signal <square.flag_btn>.
    Found 1-bit register for signal <wall.flag_btn>.
    Found 1-bit register for signal <lose>.
    Found 31-bit register for signal <Prescaler>.
    Found 10-bit register for signal <SquareY>.
    Found 2-bit register for signal <square.lock_key>.
    Found 3-bit register for signal <square.timer_up_key>.
    Found 27-bit register for signal <wall.Prescaler_wall>.
    Found 21-bit register for signal <wall.time_wall>.
    Found 10-bit register for signal <wallX1>.
    Found 10-bit register for signal <wallX2>.
    Found 4-bit register for signal <score_signal>.
    Found 2-bit register for signal <flag_plus1>.
    Found 2-bit register for signal <flag_plus2>.
    Found 32-bit register for signal <wall.counter_15s>.
    Found 1-bit register for signal <pseudo_rand<31>>.
    Found 1-bit register for signal <pseudo_rand<30>>.
    Found 1-bit register for signal <pseudo_rand<29>>.
    Found 1-bit register for signal <pseudo_rand<28>>.
    Found 1-bit register for signal <pseudo_rand<27>>.
    Found 1-bit register for signal <pseudo_rand<26>>.
    Found 1-bit register for signal <pseudo_rand<25>>.
    Found 1-bit register for signal <pseudo_rand<24>>.
    Found 1-bit register for signal <pseudo_rand<23>>.
    Found 1-bit register for signal <pseudo_rand<22>>.
    Found 1-bit register for signal <pseudo_rand<21>>.
    Found 1-bit register for signal <pseudo_rand<20>>.
    Found 1-bit register for signal <pseudo_rand<19>>.
    Found 1-bit register for signal <pseudo_rand<18>>.
    Found 1-bit register for signal <pseudo_rand<17>>.
    Found 1-bit register for signal <pseudo_rand<16>>.
    Found 1-bit register for signal <pseudo_rand<15>>.
    Found 1-bit register for signal <pseudo_rand<14>>.
    Found 1-bit register for signal <pseudo_rand<13>>.
    Found 1-bit register for signal <pseudo_rand<12>>.
    Found 1-bit register for signal <pseudo_rand<11>>.
    Found 1-bit register for signal <pseudo_rand<10>>.
    Found 1-bit register for signal <pseudo_rand<9>>.
    Found 1-bit register for signal <pseudo_rand<8>>.
    Found 1-bit register for signal <pseudo_rand<7>>.
    Found 1-bit register for signal <pseudo_rand<6>>.
    Found 1-bit register for signal <pseudo_rand<5>>.
    Found 1-bit register for signal <pseudo_rand<4>>.
    Found 1-bit register for signal <pseudo_rand<3>>.
    Found 1-bit register for signal <pseudo_rand<2>>.
    Found 1-bit register for signal <pseudo_rand<1>>.
    Found 1-bit register for signal <pseudo_rand<0>>.
    Found 1-bit register for signal <p_rand1<9>>.
    Found 1-bit register for signal <p_rand1<8>>.
    Found 1-bit register for signal <p_rand1<7>>.
    Found 1-bit register for signal <p_rand1<6>>.
    Found 1-bit register for signal <p_rand1<5>>.
    Found 1-bit register for signal <p_rand1<4>>.
    Found 1-bit register for signal <p_rand1<3>>.
    Found 1-bit register for signal <p_rand1<2>>.
    Found 1-bit register for signal <p_rand1<1>>.
    Found 1-bit register for signal <p_rand1<0>>.
    Found 1-bit register for signal <p_rand2<9>>.
    Found 1-bit register for signal <p_rand2<8>>.
    Found 1-bit register for signal <p_rand2<7>>.
    Found 1-bit register for signal <p_rand2<6>>.
    Found 1-bit register for signal <p_rand2<5>>.
    Found 1-bit register for signal <p_rand2<4>>.
    Found 1-bit register for signal <p_rand2<3>>.
    Found 1-bit register for signal <p_rand2<2>>.
    Found 1-bit register for signal <p_rand2<1>>.
    Found 1-bit register for signal <p_rand2<0>>.
    Found finite state machine <FSM_0> for signal <flag_plus1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK_24MHz (rising_edge)                        |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <flag_plus2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK_24MHz (rising_edge)                        |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <wallX1[9]_GND_7_o_add_11_OUT> created at line 79.
    Found 10-bit adder for signal <wallX2[9]_GND_7_o_add_14_OUT> created at line 82.
    Found 31-bit adder for signal <Prescaler[30]_GND_7_o_add_19_OUT> created at line 103.
    Found 3-bit adder for signal <square.timer_up_key[2]_GND_7_o_add_23_OUT> created at line 113.
    Found 10-bit adder for signal <SquareY[9]_GND_7_o_add_34_OUT> created at line 131.
    Found 27-bit adder for signal <wall.Prescaler_wall[26]_GND_7_o_add_51_OUT> created at line 163.
    Found 10-bit adder for signal <SquareX[9]_GND_7_o_add_83_OUT> created at line 188.
    Found 10-bit adder for signal <n0723> created at line 188.
    Found 10-bit adder for signal <SquareY[9]_GND_7_o_add_90_OUT> created at line 189.
    Found 10-bit adder for signal <n0726> created at line 193.
    Found 4-bit adder for signal <score_signal[3]_GND_7_o_add_110_OUT> created at line 214.
    Found 10-bit adder for signal <SquareX[9]_GND_7_o_add_145_OUT> created at line 239.
    Found 10-bit adder for signal <SquareY[9]_GND_7_o_add_160_OUT> created at line 240.
    Found 10-bit adder for signal <SquareY[9]_GND_7_o_add_170_OUT> created at line 240.
    Found 10-bit adder for signal <SquareX[9]_GND_7_o_add_185_OUT> created at line 242.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_31_OUT<9:0>> created at line 124.
    Found 21-bit subtractor for signal <GND_7_o_GND_7_o_sub_54_OUT<20:0>> created at line 166.
    Found 32-bit subtractor for signal <wall.counter_15s[31]_GND_7_o_sub_57_OUT<31:0>> created at line 168.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_59_OUT<9:0>> created at line 172.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_60_OUT<9:0>> created at line 173.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_164_OUT<9:0>> created at line 240.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_174_OUT<9:0>> created at line 240.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_189_OUT<9:0>> created at line 242.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_192_OUT<9:0>> created at line 242.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_195_OUT<9:0>> created at line 242.
    Found 10-bit adder for signal <p_rand1[9]_GND_7_o_add_94_OUT> created at line 189.
    Found 10-bit adder for signal <p_rand2[9]_GND_7_o_add_107_OUT> created at line 194.
WARNING:Xst:737 - Found 1-bit latch for signal <SquareX<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <flag_rst_0023>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <GND_7_o_SquareY[9]_LessThan_30_o> created at line 123
    Found 10-bit comparator lessequal for signal <SquareY[9]_SquareYmax[9]_LessThan_34_o> created at line 130
    Found 27-bit comparator equal for signal <wall.Prescaler_wall[26]_GND_7_o_equal_58_o> created at line 170
    Found 10-bit comparator lessequal for signal <n0114> created at line 188
    Found 10-bit comparator lessequal for signal <n0116> created at line 188
    Found 10-bit comparator greater for signal <n0120> created at line 188
    Found 10-bit comparator lessequal for signal <n0122> created at line 188
    Found 10-bit comparator lessequal for signal <n0126> created at line 189
    Found 10-bit comparator lessequal for signal <n0133> created at line 189
    Found 10-bit comparator lessequal for signal <n0138> created at line 193
    Found 10-bit comparator lessequal for signal <n0140> created at line 193
    Found 10-bit comparator greater for signal <n0144> created at line 193
    Found 10-bit comparator greater for signal <n0146> created at line 193
    Found 10-bit comparator lessequal for signal <n0150> created at line 194
    Found 10-bit comparator lessequal for signal <n0156> created at line 194
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_147_o> created at line 239
    Found 11-bit comparator equal for signal <ScanlineY[10]_GND_7_o_equal_153_o> created at line 239
    Found 11-bit comparator equal for signal <ScanlineY[10]_GND_7_o_equal_162_o> created at line 240
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_165_o> created at line 240
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_170_o> created at line 240
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_172_o> created at line 240
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_175_o> created at line 240
    Found 11-bit comparator equal for signal <ScanlineY[10]_GND_7_o_equal_180_o> created at line 241
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_182_o> created at line 241
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_185_o> created at line 241
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_187_o> created at line 242
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_190_o> created at line 242
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_193_o> created at line 242
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_196_o> created at line 242
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_274_o> created at line 254
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_275_o> created at line 254
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_277_o> created at line 254
    Found 11-bit comparator equal for signal <ScanlineY[10]_GND_7_o_equal_278_o> created at line 254
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_279_o> created at line 254
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_281_o> created at line 254
    Found 11-bit comparator equal for signal <ScanlineX[10]_GND_7_o_equal_283_o> created at line 255
    Found 11-bit comparator equal for signal <ScanlineY[10]_GND_7_o_equal_288_o> created at line 255
    Found 11-bit comparator lessequal for signal <n0305> created at line 256
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_294_o> created at line 256
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_295_o> created at line 256
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_300_o> created at line 256
    Found 11-bit comparator lessequal for signal <n0313> created at line 257
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_303_o> created at line 257
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_304_o> created at line 257
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_309_o> created at line 257
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_311_o> created at line 259
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_312_o> created at line 259
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_313_o> created at line 259
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_314_o> created at line 259
    Found 11-bit comparator greater for signal <n0331> created at line 260
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_317_o> created at line 260
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_318_o> created at line 260
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_320_o> created at line 261
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_321_o> created at line 261
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_322_o> created at line 261
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineY[10]_LessThan_323_o> created at line 262
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_324_o> created at line 262
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_325_o> created at line 262
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_326_o> created at line 262
    Found 11-bit comparator greater for signal <n0357> created at line 263
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_329_o> created at line 263
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_330_o> created at line 263
    Found 11-bit comparator greater for signal <ScanlineY[10]_GND_7_o_LessThan_332_o> created at line 264
    Found 11-bit comparator greater for signal <GND_7_o_ScanlineX[10]_LessThan_333_o> created at line 264
    Found 11-bit comparator greater for signal <ScanlineX[10]_GND_7_o_LessThan_334_o> created at line 264
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred 211 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  65 Comparator(s).
	inferred  45 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <VGA_Square> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 35
 10-bit adder                                          : 12
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 7
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 13-bit adder                                          : 1
 21-bit subtractor                                     : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 85
 1-bit register                                        : 59
 10-bit register                                       : 3
 11-bit register                                       : 2
 13-bit register                                       : 1
 2-bit register                                        : 3
 21-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 1
 31-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 6
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 82
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 11
 11-bit comparator equal                               : 14
 11-bit comparator greater                             : 38
 11-bit comparator lessequal                           : 6
 27-bit comparator equal                               : 1
 7-bit comparator lessequal                            : 9
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 6
 11-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 11
 21-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 19
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 29
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch SquareX_9 hinder the constant cleaning in the block VGA_SQ.
   You should achieve better results by setting this init to 0.

Synthesizing (advanced) Unit <CAD971Test>.
The following registers are absorbed into counter <_i000016>: 1 register on signal <_i000016>.
The following registers are absorbed into counter <timer_leds>: 1 register on signal <timer_leds>.
The following registers are absorbed into counter <timer_game>: 1 register on signal <timer_game>.
INFO:Xst:3231 - The small RAM <Mram__n0306> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <input<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0285> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <score<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CAD971Test> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Square>.
The following registers are absorbed into counter <Prescaler>: 1 register on signal <Prescaler>.
The following registers are absorbed into counter <score_signal>: 1 register on signal <score_signal>.
Unit <VGA_Square> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_controller>.
The following registers are absorbed into counter <CurrentHPos>: 1 register on signal <CurrentHPos>.
The following registers are absorbed into counter <CurrentVPos>: 1 register on signal <CurrentVPos>.
Unit <VGA_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 30
 10-bit adder                                          : 12
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 7
 11-bit subtractor                                     : 2
 13-bit adder                                          : 1
 21-bit subtractor                                     : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit subtractor                                     : 1
 7-bit subtractor                                      : 1
# Counters                                             : 7
 11-bit up counter                                     : 2
 13-bit up counter                                     : 1
 24-bit up counter                                     : 1
 31-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 262
 Flip-Flops                                            : 262
# Comparators                                          : 82
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 11
 11-bit comparator equal                               : 14
 11-bit comparator greater                             : 38
 11-bit comparator lessequal                           : 6
 27-bit comparator equal                               : 1
 7-bit comparator lessequal                            : 9
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 28
 10-bit 2-to-1 multiplexer                             : 6
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 11
 25-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 6-bit 2-to-1 multiplexer                              : 19
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 29
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch SquareX_9 hinder the constant cleaning in the block VGA_Square.
   You should achieve better results by setting this init to 0.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_SQ/FSM_0> on signal <flag_plus1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGA_SQ/FSM_1> on signal <flag_plus2[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <seg2_7> has a constant value of 1 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg3_7> has a constant value of 1 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg0_7> has a constant value of 1 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg1_7> has a constant value of 1 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg2_0> in Unit <CAD971Test> is equivalent to the following 2 FFs/Latches, which will be removed : <seg2_3> <seg2_5> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    p_rand1_0 in unit <VGA_Square>
    pseudo_rand_0 in unit <VGA_Square>
    p_rand2_0 in unit <VGA_Square>
    p_rand2_1 in unit <VGA_Square>
    p_rand2_2 in unit <VGA_Square>
    p_rand2_4 in unit <VGA_Square>
    p_rand2_5 in unit <VGA_Square>
    p_rand2_3 in unit <VGA_Square>
    p_rand2_6 in unit <VGA_Square>
    p_rand2_7 in unit <VGA_Square>
    p_rand1_1 in unit <VGA_Square>
    p_rand1_2 in unit <VGA_Square>
    p_rand1_4 in unit <VGA_Square>
    p_rand1_5 in unit <VGA_Square>
    p_rand1_3 in unit <VGA_Square>
    p_rand1_7 in unit <VGA_Square>
    p_rand1_6 in unit <VGA_Square>
    pseudo_rand_1 in unit <VGA_Square>
    pseudo_rand_2 in unit <VGA_Square>
    pseudo_rand_4 in unit <VGA_Square>
    pseudo_rand_5 in unit <VGA_Square>
    pseudo_rand_3 in unit <VGA_Square>
    pseudo_rand_7 in unit <VGA_Square>
    pseudo_rand_8 in unit <VGA_Square>
    pseudo_rand_6 in unit <VGA_Square>
    pseudo_rand_10 in unit <VGA_Square>
    pseudo_rand_11 in unit <VGA_Square>
    pseudo_rand_9 in unit <VGA_Square>
    pseudo_rand_12 in unit <VGA_Square>
    pseudo_rand_13 in unit <VGA_Square>
    pseudo_rand_14 in unit <VGA_Square>
    pseudo_rand_15 in unit <VGA_Square>
    pseudo_rand_17 in unit <VGA_Square>
    pseudo_rand_18 in unit <VGA_Square>
    pseudo_rand_16 in unit <VGA_Square>
    pseudo_rand_20 in unit <VGA_Square>
    pseudo_rand_21 in unit <VGA_Square>
    pseudo_rand_19 in unit <VGA_Square>
    pseudo_rand_23 in unit <VGA_Square>
    pseudo_rand_24 in unit <VGA_Square>
    pseudo_rand_22 in unit <VGA_Square>
    pseudo_rand_25 in unit <VGA_Square>
    pseudo_rand_26 in unit <VGA_Square>
    pseudo_rand_27 in unit <VGA_Square>
    pseudo_rand_28 in unit <VGA_Square>
    pseudo_rand_30 in unit <VGA_Square>
    pseudo_rand_31 in unit <VGA_Square>
    pseudo_rand_29 in unit <VGA_Square>


  List of register instances with asynchronous set or reset and opposite initialization value:
    seg1_6 in unit <CAD971Test>
    seg1_5 in unit <CAD971Test>
    seg1_2 in unit <CAD971Test>
    seg0_6 in unit <CAD971Test>
    seg0_5 in unit <CAD971Test>
    seg0_2 in unit <CAD971Test>
    seg3_6 in unit <CAD971Test>
    seg3_4 in unit <CAD971Test>
    seg3_3 in unit <CAD971Test>
    seg2_4 in unit <CAD971Test>
    seg2_0 in unit <CAD971Test>
    flag_rst_0018 in unit <CAD971Test>
    wallX2_4 in unit <VGA_Square>
    wallX2_3 in unit <VGA_Square>
    wallX2_2 in unit <VGA_Square>
    wallX2_1 in unit <VGA_Square>
    wallX2_0 in unit <VGA_Square>
    wallX1_9 in unit <VGA_Square>
    wallX1_2 in unit <VGA_Square>
    wallX1_1 in unit <VGA_Square>
    wallX1_0 in unit <VGA_Square>
    SquareY_9 in unit <VGA_Square>
    SquareY_8 in unit <VGA_Square>
    SquareY_4 in unit <VGA_Square>
    SquareY_3 in unit <VGA_Square>
    SquareY_2 in unit <VGA_Square>
    SquareY_1 in unit <VGA_Square>
    SquareY_0 in unit <VGA_Square>
    flag_rst_0023 in unit <VGA_Square>
    SquareX_9 in unit <VGA_Square>


Optimizing unit <CAD971Test> ...

Optimizing unit <VGA_Square> ...
WARNING:Xst:1710 - FF/Latch <p_rand1_9> (without init value) has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_rand1_8> (without init value) has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_rand2_9> (without init value) has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_rand2_8> (without init value) has a constant value of 0 in block <VGA_Square>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <VGA_controller> ...
WARNING:Xst:1293 - FF/Latch <VGA_Control/CurrentHPos_10> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_Control/CurrentVPos_10> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/wall.time_wall_19> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/wall.time_wall_20> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/wall.counter_15s_29> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/wall.counter_15s_30> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/wall.counter_15s_31> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_18> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_19> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_20> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_21> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_22> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_23> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_24> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_25> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_26> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_27> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_28> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_29> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VGA_SQ/Prescaler_30> (without init value) has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <input_6> has a constant value of 0 in block <CAD971Test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <leds_signal_1> in Unit <CAD971Test> is equivalent to the following 3 FFs/Latches, which will be removed : <leds_signal_3> <leds_signal_5> <leds_signal_7> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/flag_plus2_FSM_FFd2> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/fsmfake1_0> 
INFO:Xst:2261 - The FF/Latch <Leds_0> in Unit <CAD971Test> is equivalent to the following 3 FFs/Latches, which will be removed : <Leds_2> <Leds_4> <Leds_6> 
INFO:Xst:2261 - The FF/Latch <Leds_1> in Unit <CAD971Test> is equivalent to the following 3 FFs/Latches, which will be removed : <Leds_3> <Leds_5> <Leds_7> 
INFO:Xst:2261 - The FF/Latch <timer_leds_1> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_Control/CurrentHPos_1> 
INFO:Xst:2261 - The FF/Latch <timer_leds_2> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_Control/CurrentHPos_2> 
INFO:Xst:2261 - The FF/Latch <timer_leds_3> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_Control/CurrentHPos_3> 
INFO:Xst:2261 - The FF/Latch <timer_leds_4> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_Control/CurrentHPos_4> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/flag_plus1_FSM_FFd2> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/fsmfake0_0> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/wallX2_0> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/wallX1_0> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/wallX2_1> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/wallX1_1> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/wallX2_2> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/wallX1_2> 
INFO:Xst:3203 - The FF/Latch <leds_signal_1> in Unit <CAD971Test> is the opposite to the following 4 FFs/Latches, which will be removed : <leds_signal_0> <leds_signal_2> <leds_signal_4> <leds_signal_6> 
INFO:Xst:3203 - The FF/Latch <VGA_SQ/square.lock_key_1> in Unit <CAD971Test> is the opposite to the following FF/Latch, which will be removed : <VGA_SQ/square.flag_btn> 
INFO:Xst:2261 - The FF/Latch <flag_rst_0018> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/flag_rst_0023> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CAD971Test, actual ratio is 24.
WARNING:Xst:1426 - The value init of the FF/Latch seg2_0_LD hinder the constant cleaning in the block CAD971Test.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch seg3_6_LD hinder the constant cleaning in the block CAD971Test.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch VGA_SQ/SquareX_9 hinder the constant cleaning in the block CAD971Test.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_25_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_0_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_29_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_4_LDC> 
INFO:Xst:2261 - The FF/Latch <seg3_6_LD> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/SquareX_9> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_5_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_4_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_28_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_3_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_8_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_7_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_3_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_2_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_26_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_1_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_4_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_3_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_7_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_6_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_30_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_5_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_2_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_1_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_27_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_2_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_6_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_5_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_1_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand1_0_LDC> 
INFO:Xst:2261 - The FF/Latch <VGA_SQ/pseudo_rand_31_LDC> in Unit <CAD971Test> is equivalent to the following FF/Latch, which will be removed : <VGA_SQ/p_rand2_6_LDC> 
FlipFlop VGA_SQ/score_signal_0 has been replicated 1 time(s)
FlipFlop VGA_SQ/score_signal_1 has been replicated 1 time(s)
FlipFlop VGA_SQ/score_signal_2 has been replicated 1 time(s)
FlipFlop VGA_SQ/score_signal_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 386
 Flip-Flops                                            : 386

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CAD971Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1648
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 138
#      LUT2                        : 51
#      LUT3                        : 147
#      LUT4                        : 270
#      LUT5                        : 206
#      LUT6                        : 294
#      MUXCY                       : 289
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 215
# FlipFlops/Latches                : 422
#      FD                          : 6
#      FDC                         : 93
#      FDCE                        : 138
#      FDE                         : 56
#      FDP                         : 59
#      FDPE                        : 21
#      FDR                         : 13
#      LD                          : 3
#      LDC                         : 33
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 2
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             422  out of  11440     3%  
 Number of Slice LUTs:                 1135  out of   5720    19%  
    Number used as Logic:              1135  out of   5720    19%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1239
   Number with an unused Flip Flop:     817  out of   1239    65%  
   Number with an unused LUT:           104  out of   1239     8%  
   Number of fully used LUT-FF pairs:   318  out of   1239    25%  
   Number of unique control sets:       123

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  31  out of    102    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)             | Load  |
---------------------------------------------------------------------------------+-----------------------------------+-------+
CLOCK_24                                                                         | BUFGP                             | 386   |
RESET_N                                                                          | IBUF+BUFG                         | 3     |
VGA_SQ/RESET_pseudo_rand[0]_AND_167_o(VGA_SQ/RESET_pseudo_rand[0]_AND_167_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_0_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[31]_AND_185_o(VGA_SQ/RESET_pseudo_rand[31]_AND_185_o1:O)| NONE(*)(VGA_SQ/p_rand2_7_LDC)     | 1     |
VGA_SQ/RESET_pseudo_rand[0]_AND_165_o(VGA_SQ/RESET_pseudo_rand[0]_AND_165_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_1_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[1]_AND_163_o(VGA_SQ/RESET_pseudo_rand[1]_AND_163_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_2_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[3]_AND_159_o(VGA_SQ/RESET_pseudo_rand[3]_AND_159_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_4_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[4]_AND_157_o(VGA_SQ/RESET_pseudo_rand[4]_AND_157_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_5_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[2]_AND_161_o(VGA_SQ/RESET_pseudo_rand[2]_AND_161_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_3_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[6]_AND_153_o(VGA_SQ/RESET_pseudo_rand[6]_AND_153_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_7_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[7]_AND_151_o(VGA_SQ/RESET_pseudo_rand[7]_AND_151_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_8_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[5]_AND_155_o(VGA_SQ/RESET_pseudo_rand[5]_AND_155_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_6_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[9]_AND_147_o(VGA_SQ/RESET_pseudo_rand[9]_AND_147_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_10_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[10]_AND_145_o(VGA_SQ/RESET_pseudo_rand[10]_AND_145_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_11_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[8]_AND_149_o(VGA_SQ/RESET_pseudo_rand[8]_AND_149_o1:O)  | NONE(*)(VGA_SQ/pseudo_rand_9_LDC) | 1     |
VGA_SQ/RESET_pseudo_rand[11]_AND_143_o(VGA_SQ/RESET_pseudo_rand[11]_AND_143_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_12_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[12]_AND_141_o(VGA_SQ/RESET_pseudo_rand[12]_AND_141_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_13_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[13]_AND_139_o(VGA_SQ/RESET_pseudo_rand[13]_AND_139_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_14_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[14]_AND_137_o(VGA_SQ/RESET_pseudo_rand[14]_AND_137_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_15_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[16]_AND_133_o(VGA_SQ/RESET_pseudo_rand[16]_AND_133_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_17_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[17]_AND_131_o(VGA_SQ/RESET_pseudo_rand[17]_AND_131_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_18_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[15]_AND_135_o(VGA_SQ/RESET_pseudo_rand[15]_AND_135_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_16_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[19]_AND_127_o(VGA_SQ/RESET_pseudo_rand[19]_AND_127_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_20_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[20]_AND_125_o(VGA_SQ/RESET_pseudo_rand[20]_AND_125_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_21_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[18]_AND_129_o(VGA_SQ/RESET_pseudo_rand[18]_AND_129_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_19_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[22]_AND_121_o(VGA_SQ/RESET_pseudo_rand[22]_AND_121_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_23_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[23]_AND_119_o(VGA_SQ/RESET_pseudo_rand[23]_AND_119_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_24_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[21]_AND_123_o(VGA_SQ/RESET_pseudo_rand[21]_AND_123_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_22_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[24]_AND_117_o(VGA_SQ/RESET_pseudo_rand[24]_AND_117_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_25_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[25]_AND_115_o(VGA_SQ/RESET_pseudo_rand[25]_AND_115_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_26_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[26]_AND_113_o(VGA_SQ/RESET_pseudo_rand[26]_AND_113_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_27_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[27]_AND_111_o(VGA_SQ/RESET_pseudo_rand[27]_AND_111_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_28_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[29]_AND_107_o(VGA_SQ/RESET_pseudo_rand[29]_AND_107_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_30_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[30]_AND_105_o(VGA_SQ/RESET_pseudo_rand[30]_AND_105_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_31_LDC)| 1     |
VGA_SQ/RESET_pseudo_rand[28]_AND_109_o(VGA_SQ/RESET_pseudo_rand[28]_AND_109_o1:O)| NONE(*)(VGA_SQ/pseudo_rand_29_LDC)| 1     |
---------------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 33 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.930ns (Maximum Frequency: 126.099MHz)
   Minimum input arrival time before clock: 9.101ns
   Maximum output required time after clock: 22.071ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_24'
  Clock period: 7.930ns (frequency: 126.099MHz)
  Total number of paths / destination ports: 97171 / 707
-------------------------------------------------------------------------
Delay:               7.930ns (Levels of Logic = 7)
  Source:            VGA_SQ/SquareY_2_C_2 (FF)
  Destination:       VGA_SQ/lose (FF)
  Source Clock:      CLOCK_24 rising
  Destination Clock: CLOCK_24 rising

  Data Path: VGA_SQ/SquareY_2_C_2 to VGA_SQ/lose
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.525   1.084  VGA_SQ/SquareY_2_C_2 (VGA_SQ/SquareY_2_C_2)
     LUT3:I1->O           21   0.250   1.538  VGA_SQ/SquareY_21 (VGA_SQ/SquareY_2)
     LUT5:I2->O           10   0.235   1.008  VGA_SQ/Madd_SquareY[9]_GND_7_o_add_90_OUT_xor<7>111 (VGA_SQ/Madd_SquareY[9]_GND_7_o_add_90_OUT_xor<7>11)
     LUT4:I3->O            9   0.254   1.252  VGA_SQ/Madd_SquareY[9]_GND_7_o_add_90_OUT_xor<7>12 (VGA_SQ/SquareY[9]_GND_7_o_add_90_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_p_rand1[9]_SquareY[9]_LessThan_96_o_lutdi3 (VGA_SQ/Mcompar_p_rand1[9]_SquareY[9]_LessThan_96_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_p_rand1[9]_SquareY[9]_LessThan_96_o_cy<3> (VGA_SQ/Mcompar_p_rand1[9]_SquareY[9]_LessThan_96_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.790  VGA_SQ/Mcompar_p_rand1[9]_SquareY[9]_LessThan_96_o_cy<4> (VGA_SQ/p_rand1[9]_SquareY[9]_LessThan_96_o)
     LUT6:I4->O            1   0.250   0.000  VGA_SQ/lose_rstpot (VGA_SQ/lose_rstpot)
     FDC:D                     0.074          VGA_SQ/lose
    ----------------------------------------
    Total                      7.930ns (2.258ns logic, 5.672ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_SQ/RESET_pseudo_rand[0]_AND_167_o'
  Clock period: 4.365ns (frequency: 229.095MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.365ns (Levels of Logic = 2)
  Source:            VGA_SQ/pseudo_rand_0_LDC (LATCH)
  Destination:       VGA_SQ/pseudo_rand_0_LDC (LATCH)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[0]_AND_167_o falling
  Destination Clock: VGA_SQ/RESET_pseudo_rand[0]_AND_167_o falling

  Data Path: VGA_SQ/pseudo_rand_0_LDC to VGA_SQ/pseudo_rand_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.581   0.994  VGA_SQ/pseudo_rand_0_LDC (VGA_SQ/pseudo_rand_0_LDC)
     LUT3:I0->O            5   0.235   1.117  VGA_SQ/pseudo_rand_01 (VGA_SQ/pseudo_rand_0)
     LUT5:I1->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[0]_AND_168_o1 (VGA_SQ/RESET_pseudo_rand[0]_AND_168_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_0_LDC
    ----------------------------------------
    Total                      4.365ns (1.529ns logic, 2.836ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_24'
  Total number of paths / destination ports: 619 / 523
-------------------------------------------------------------------------
Offset:              9.101ns (Levels of Logic = 7)
  Source:            Key<0> (PAD)
  Destination:       VGA_SQ/SquareY_9_C_9 (FF)
  Destination Clock: CLOCK_24 rising

  Data Path: Key<0> to VGA_SQ/SquareY_9_C_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   1.328   2.072  Key_0_IBUF (Key_0_IBUF)
     LUT3:I0->O           11   0.235   1.469  VGA_SQ/_n0869_inv11 (VGA_SQ/_n0869_inv1)
     LUT5:I0->O            3   0.254   0.766  VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<4>112 (VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<4>11)
     LUT6:I5->O            1   0.254   0.682  VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<6>112_SW0 (N110)
     LUT6:I5->O            5   0.254   1.296  VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<6>112 (VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<6>11)
     LUT6:I0->O            1   0.254   0.000  VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<9>11_F (N142)
     MUXF7:I0->O           2   0.163   0.000  VGA_SQ/Maddsub_SquareY[9]_SquareY[9]_mux_37_OUT_xor<9>11 (VGA_SQ/SquareY[9]_SquareY[9]_mux_37_OUT<9>)
     FDCE:D                    0.074          VGA_SQ/SquareY_9_C_9
    ----------------------------------------
    Total                      9.101ns (2.816ns logic, 6.285ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RESET_N'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.006ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       flag_rst_0018 (LATCH)
  Destination Clock: RESET_N rising

  Data Path: RESET_N to flag_rst_0018
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   1.967  RESET_N_IBUF (RESET_N_IBUF)
     INV:I->O            216   0.255   2.420  RESET_N_IBUF_BUFG_LUT1_INV_0 (RESET_N_IBUF_BUFG_LUT1)
     LD:D                      0.036          flag_rst_0018
    ----------------------------------------
    Total                      6.006ns (1.619ns logic, 4.387ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[0]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.164ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_0_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[0]_AND_167_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.398  RESET_N_IBUF (RESET_N_IBUF)
     LUT5:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[0]_AND_168_o1 (VGA_SQ/RESET_pseudo_rand[0]_AND_168_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_0_LDC
    ----------------------------------------
    Total                      5.164ns (2.041ns logic, 3.123ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[31]_AND_185_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/p_rand2_7_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[31]_AND_185_o falling

  Data Path: RESET_N to VGA_SQ/p_rand2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[31]_AND_186_o1 (VGA_SQ/RESET_pseudo_rand[31]_AND_186_o)
     LDC:CLR                   0.459          VGA_SQ/p_rand2_7_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[0]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_1_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[0]_AND_165_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[0]_AND_166_o1 (VGA_SQ/RESET_pseudo_rand[0]_AND_166_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_1_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[1]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_2_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[1]_AND_163_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[1]_AND_164_o1 (VGA_SQ/RESET_pseudo_rand[1]_AND_164_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_2_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[3]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_4_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[3]_AND_159_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[3]_AND_160_o1 (VGA_SQ/RESET_pseudo_rand[3]_AND_160_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_4_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[4]_AND_157_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_5_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[4]_AND_157_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[4]_AND_158_o1 (VGA_SQ/RESET_pseudo_rand[4]_AND_158_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_5_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[2]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_3_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[2]_AND_161_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[2]_AND_162_o1 (VGA_SQ/RESET_pseudo_rand[2]_AND_162_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_3_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[6]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_7_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[6]_AND_153_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[6]_AND_154_o1 (VGA_SQ/RESET_pseudo_rand[6]_AND_154_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_7_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[7]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_8_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[7]_AND_151_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[7]_AND_152_o1 (VGA_SQ/RESET_pseudo_rand[7]_AND_152_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_8_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[5]_AND_155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_6_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[5]_AND_155_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[5]_AND_156_o1 (VGA_SQ/RESET_pseudo_rand[5]_AND_156_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_6_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[9]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_10_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[9]_AND_147_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[9]_AND_148_o1 (VGA_SQ/RESET_pseudo_rand[9]_AND_148_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_10_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[10]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_11_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[10]_AND_145_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[10]_AND_146_o1 (VGA_SQ/RESET_pseudo_rand[10]_AND_146_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_11_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[8]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_9_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[8]_AND_149_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[8]_AND_150_o1 (VGA_SQ/RESET_pseudo_rand[8]_AND_150_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_9_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[11]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_12_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[11]_AND_143_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[11]_AND_144_o1 (VGA_SQ/RESET_pseudo_rand[11]_AND_144_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_12_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[12]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_13_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[12]_AND_141_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[12]_AND_142_o1 (VGA_SQ/RESET_pseudo_rand[12]_AND_142_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_13_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[13]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_14_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[13]_AND_139_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[13]_AND_140_o1 (VGA_SQ/RESET_pseudo_rand[13]_AND_140_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_14_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[14]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_15_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[14]_AND_137_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[14]_AND_138_o1 (VGA_SQ/RESET_pseudo_rand[14]_AND_138_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_15_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[16]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_17_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[16]_AND_133_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[16]_AND_134_o1 (VGA_SQ/RESET_pseudo_rand[16]_AND_134_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_17_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[17]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_18_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[17]_AND_131_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[17]_AND_132_o1 (VGA_SQ/RESET_pseudo_rand[17]_AND_132_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_18_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[15]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_16_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[15]_AND_135_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[15]_AND_136_o1 (VGA_SQ/RESET_pseudo_rand[15]_AND_136_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_16_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[19]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_20_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[19]_AND_127_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[19]_AND_128_o1 (VGA_SQ/RESET_pseudo_rand[19]_AND_128_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_20_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[20]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_21_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[20]_AND_125_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[20]_AND_126_o1 (VGA_SQ/RESET_pseudo_rand[20]_AND_126_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_21_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[18]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_19_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[18]_AND_129_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[18]_AND_130_o1 (VGA_SQ/RESET_pseudo_rand[18]_AND_130_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_19_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[22]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_23_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[22]_AND_121_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[22]_AND_122_o1 (VGA_SQ/RESET_pseudo_rand[22]_AND_122_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_23_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[23]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_24_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[23]_AND_119_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[23]_AND_120_o1 (VGA_SQ/RESET_pseudo_rand[23]_AND_120_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_24_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[21]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_22_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[21]_AND_123_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            2   0.254   0.725  VGA_SQ/RESET_pseudo_rand[21]_AND_124_o1 (VGA_SQ/RESET_pseudo_rand[21]_AND_124_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_22_LDC
    ----------------------------------------
    Total                      5.010ns (2.041ns logic, 2.969ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[24]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_25_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[24]_AND_117_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[24]_AND_118_o1 (VGA_SQ/RESET_pseudo_rand[24]_AND_118_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_25_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[25]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_26_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[25]_AND_115_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[25]_AND_116_o1 (VGA_SQ/RESET_pseudo_rand[25]_AND_116_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_26_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[26]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_27_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[26]_AND_113_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[26]_AND_114_o1 (VGA_SQ/RESET_pseudo_rand[26]_AND_114_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_27_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[27]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_28_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[27]_AND_111_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[27]_AND_112_o1 (VGA_SQ/RESET_pseudo_rand[27]_AND_112_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_28_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[29]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_30_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[29]_AND_107_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[29]_AND_108_o1 (VGA_SQ/RESET_pseudo_rand[29]_AND_108_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_30_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[30]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_31_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[30]_AND_105_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[30]_AND_106_o1 (VGA_SQ/RESET_pseudo_rand[30]_AND_106_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_31_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_SQ/RESET_pseudo_rand[28]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.050ns (Levels of Logic = 2)
  Source:            RESET_N (PAD)
  Destination:       VGA_SQ/pseudo_rand_29_LDC (LATCH)
  Destination Clock: VGA_SQ/RESET_pseudo_rand[28]_AND_109_o falling

  Data Path: RESET_N to VGA_SQ/pseudo_rand_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.328   2.244  RESET_N_IBUF (RESET_N_IBUF)
     LUT4:I0->O            3   0.254   0.765  VGA_SQ/RESET_pseudo_rand[28]_AND_110_o1 (VGA_SQ/RESET_pseudo_rand[28]_AND_110_o)
     LDC:CLR                   0.459          VGA_SQ/pseudo_rand_29_LDC
    ----------------------------------------
    Total                      5.050ns (2.041ns logic, 3.009ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_24'
  Total number of paths / destination ports: 109238 / 27
-------------------------------------------------------------------------
Offset:              22.071ns (Levels of Logic = 15)
  Source:            VGA_Control/CurrentVPos_2 (FF)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      CLOCK_24 rising

  Data Path: VGA_Control/CurrentVPos_2 to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.177  VGA_Control/CurrentVPos_2 (VGA_Control/CurrentVPos_2)
     LUT2:I0->O            3   0.250   0.766  VGA_Control/Blank_INV_22_o111 (VGA_Control/Blank_INV_22_o11)
     LUT6:I5->O           11   0.254   1.039  VGA_Control/Blank_INV_22_o2 (VGA_Control/Blank_INV_22_o2)
     LUT5:I4->O           53   0.254   2.299  VGA_Control/Blank_INV_22_o3 (VGA_Control/Blank_INV_22_o)
     LUT6:I0->O           17   0.254   1.209  VGA_Control/Mmux_ScanlineX101 (ScanlineX<8>)
     LUT4:I3->O            8   0.254   1.399  VGA_SQ/ScanlineX[10]_ScanlineY[10]_OR_128_o61 (VGA_SQ/ScanlineX[10]_ScanlineY[10]_OR_128_o6)
     LUT6:I0->O            2   0.254   1.002  VGA_SQ/ScanlineX[10]_GND_7_o_LessThan_322_o1 (VGA_SQ/ScanlineX[10]_GND_7_o_LessThan_322_o)
     LUT5:I1->O            1   0.254   0.000  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o120_F (N140)
     MUXF7:I0->O           1   0.163   0.790  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o120 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o119)
     LUT6:I4->O            1   0.250   0.790  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o121 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o120)
     LUT5:I3->O            1   0.250   0.790  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o122_SW0 (N118)
     LUT5:I3->O            1   0.250   1.112  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o122 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o121)
     LUT6:I1->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     22.071ns (6.867ns logic, 15.204ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RESET_N'
  Total number of paths / destination ports: 4793 / 12
-------------------------------------------------------------------------
Offset:              19.630ns (Levels of Logic = 11)
  Source:            seg3_6_LD (LATCH)
  Destination:       VGA_B<1> (PAD)
  Source Clock:      RESET_N rising

  Data Path: seg3_6_LD to VGA_B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             100   0.581   2.437  seg3_6_LD (seg3_6_LD)
     LUT3:I0->O           21   0.235   1.538  VGA_SQ/SquareY_21 (VGA_SQ/SquareY_2)
     LUT5:I2->O           10   0.235   1.008  VGA_SQ/Madd_SquareY[9]_GND_7_o_add_90_OUT_xor<7>111 (VGA_SQ/Madd_SquareY[9]_GND_7_o_add_90_OUT_xor<7>11)
     LUT4:I3->O            9   0.254   1.431  VGA_SQ/Madd_SquareY[9]_GND_7_o_add_90_OUT_xor<7>12 (VGA_SQ/SquareY[9]_GND_7_o_add_90_OUT<7>)
     LUT6:I0->O            2   0.254   1.181  VGA_SQ/Msub_GND_7_o_GND_7_o_sub_192_OUT<9:0>_xor<9>111 (VGA_SQ/Msub_GND_7_o_GND_7_o_sub_192_OUT<9:0>_xor<9>111)
     LUT6:I0->O            1   0.254   0.910  VGA_SQ/Msub_GND_7_o_GND_7_o_sub_192_OUT<9:0>_xor<8>11 (VGA_SQ/GND_7_o_GND_7_o_sub_192_OUT<8>)
     LUT6:I3->O            1   0.235   0.910  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_193_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_193_o_cy<4>)
     LUT6:I3->O            1   0.235   1.137  VGA_SQ/Mmux_ColorOutput125 (VGA_SQ/Mmux_ColorOutput125)
     LUT6:I0->O            4   0.254   1.259  VGA_SQ/Mmux_ColorOutput1220 (VGA_SQ/Mmux_ColorOutput12)
     LUT6:I0->O            2   0.254   1.181  VGA_Control/Mmux_BLUE2_SW0 (VGA_Control/Mmux_GREEN1)
     LUT6:I0->O            1   0.254   0.681  VGA_Control/Mmux_GREEN14 (VGA_G_0_OBUF)
     OBUF:I->O                 2.912          VGA_G_0_OBUF (VGA_G<0>)
    ----------------------------------------
    Total                     19.630ns (5.957ns logic, 13.673ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[31]_AND_185_o'
  Total number of paths / destination ports: 35 / 6
-------------------------------------------------------------------------
Offset:              14.156ns (Levels of Logic = 10)
  Source:            VGA_SQ/p_rand2_7_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[31]_AND_185_o falling

  Data Path: VGA_SQ/p_rand2_7_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  VGA_SQ/p_rand2_7_LDC (VGA_SQ/p_rand2_7_LDC)
     LUT3:I0->O            7   0.235   1.365  VGA_SQ/p_rand2_71 (VGA_SQ/p_rand2_7)
     LUT6:I0->O            4   0.254   1.080  VGA_SQ/Madd_p_rand2[9]_GND_7_o_add_107_OUT_xor<7>11 (VGA_SQ/p_rand2[9]_GND_7_o_add_107_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     14.156ns (5.880ns logic, 8.276ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[30]_AND_105_o'
  Total number of paths / destination ports: 49 / 6
-------------------------------------------------------------------------
Offset:              14.133ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_31_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[30]_AND_105_o falling

  Data Path: VGA_SQ/pseudo_rand_31_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_31_LDC (VGA_SQ/pseudo_rand_31_LDC)
     LUT3:I0->O            8   0.235   1.220  VGA_SQ/p_rand2_61 (VGA_SQ/p_rand2_6)
     LUT6:I2->O            4   0.254   1.080  VGA_SQ/Madd_p_rand2[9]_GND_7_o_add_107_OUT_xor<7>11 (VGA_SQ/p_rand2[9]_GND_7_o_add_107_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     14.133ns (5.880ns logic, 8.253ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[26]_AND_113_o'
  Total number of paths / destination ports: 105 / 6
-------------------------------------------------------------------------
Offset:              14.202ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_27_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[26]_AND_113_o falling

  Data Path: VGA_SQ/pseudo_rand_27_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.581   1.104  VGA_SQ/pseudo_rand_27_LDC (VGA_SQ/pseudo_rand_27_LDC)
     LUT3:I0->O           10   0.235   1.236  VGA_SQ/p_rand2_21 (VGA_SQ/p_rand2_2)
     LUT6:I3->O            4   0.235   1.080  VGA_SQ/Madd_p_rand2[9]_GND_7_o_add_107_OUT_xor<7>11 (VGA_SQ/p_rand2[9]_GND_7_o_add_107_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     14.202ns (5.861ns logic, 8.341ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[27]_AND_111_o'
  Total number of paths / destination ports: 91 / 6
-------------------------------------------------------------------------
Offset:              14.190ns (Levels of Logic = 11)
  Source:            VGA_SQ/pseudo_rand_28_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[27]_AND_111_o falling

  Data Path: VGA_SQ/pseudo_rand_28_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.069  VGA_SQ/pseudo_rand_28_LDC (VGA_SQ/pseudo_rand_28_LDC)
     LUT3:I0->O           10   0.235   1.236  VGA_SQ/p_rand2_31 (VGA_SQ/p_rand2_3)
     LUT6:I3->O            4   0.235   1.080  VGA_SQ/Madd_p_rand2[9]_GND_7_o_add_107_OUT_xor<5>11 (VGA_SQ/p_rand2[9]_GND_7_o_add_107_OUT<5>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi2 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     14.190ns (5.884ns logic, 8.306ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[28]_AND_109_o'
  Total number of paths / destination ports: 77 / 6
-------------------------------------------------------------------------
Offset:              14.053ns (Levels of Logic = 11)
  Source:            VGA_SQ/pseudo_rand_29_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[28]_AND_109_o falling

  Data Path: VGA_SQ/pseudo_rand_29_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.069  VGA_SQ/pseudo_rand_29_LDC (VGA_SQ/pseudo_rand_29_LDC)
     LUT3:I0->O            9   0.235   1.084  VGA_SQ/p_rand2_41 (VGA_SQ/p_rand2_4)
     LUT6:I4->O            4   0.250   1.080  VGA_SQ/Madd_p_rand2[9]_GND_7_o_add_107_OUT_xor<5>11 (VGA_SQ/p_rand2[9]_GND_7_o_add_107_OUT<5>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi2 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     14.053ns (5.899ns logic, 8.154ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[29]_AND_107_o'
  Total number of paths / destination ports: 63 / 6
-------------------------------------------------------------------------
Offset:              14.324ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_30_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[29]_AND_107_o falling

  Data Path: VGA_SQ/pseudo_rand_30_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.069  VGA_SQ/pseudo_rand_30_LDC (VGA_SQ/pseudo_rand_30_LDC)
     LUT3:I0->O            8   0.235   1.374  VGA_SQ/p_rand2_51 (VGA_SQ/p_rand2_5)
     LUT6:I1->O            4   0.254   1.080  VGA_SQ/Madd_p_rand2[9]_GND_7_o_add_107_OUT_xor<7>11 (VGA_SQ/p_rand2[9]_GND_7_o_add_107_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     14.324ns (5.880ns logic, 8.444ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[25]_AND_115_o'
  Total number of paths / destination ports: 28 / 6
-------------------------------------------------------------------------
Offset:              12.901ns (Levels of Logic = 12)
  Source:            VGA_SQ/pseudo_rand_26_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[25]_AND_115_o falling

  Data Path: VGA_SQ/pseudo_rand_26_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_26_LDC (VGA_SQ/pseudo_rand_26_LDC)
     LUT3:I0->O            9   0.235   1.252  VGA_SQ/p_rand2_11 (VGA_SQ/p_rand2_1)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<0> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<1> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<3>)
     LUT5:I4->O            2   0.254   0.726  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_309_o_cy<4>)
     LUT4:I3->O            1   0.254   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     12.901ns (5.696ns logic, 7.205ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[24]_AND_117_o'
  Total number of paths / destination ports: 28 / 6
-------------------------------------------------------------------------
Offset:              13.039ns (Levels of Logic = 12)
  Source:            VGA_SQ/pseudo_rand_25_LDC (LATCH)
  Destination:       VGA_R<1> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[24]_AND_117_o falling

  Data Path: VGA_SQ/pseudo_rand_25_LDC to VGA_R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_25_LDC (VGA_SQ/pseudo_rand_25_LDC)
     LUT3:I0->O            9   0.235   1.252  VGA_SQ/p_rand2_01 (VGA_SQ/p_rand2_0)
     LUT4:I0->O            1   0.254   0.000  VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_lut<0> (VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<0> (VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<1> (VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<2> (VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<3> (VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<4> (VGA_SQ/Mcompar_ScanlineY[10]_GND_7_o_LessThan_304_o_cy<4>)
     LUT4:I2->O            1   0.250   0.682  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o11 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o1)
     LUT6:I5->O            3   0.254   0.994  VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o127 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_86_o_mmx_out)
     LUT6:I3->O            1   0.235   1.112  VGA_SQ/ColorOutput<5>3 (ColorTable<4>)
     LUT6:I1->O            2   0.254   0.725  VGA_Control/Mmux_RED11 (VGA_R_0_OBUF)
     OBUF:I->O                 2.912          VGA_R_0_OBUF (VGA_R<0>)
    ----------------------------------------
    Total                     13.039ns (5.726ns logic, 7.313ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[7]_AND_151_o'
  Total number of paths / destination ports: 35 / 6
-------------------------------------------------------------------------
Offset:              14.123ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_8_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[7]_AND_151_o falling

  Data Path: VGA_SQ/pseudo_rand_8_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_8_LDC (VGA_SQ/pseudo_rand_8_LDC)
     LUT3:I0->O            7   0.235   1.365  VGA_SQ/p_rand1_71 (VGA_SQ/p_rand1_7)
     LUT6:I0->O            4   0.254   1.080  VGA_SQ/Madd_p_rand1[9]_GND_7_o_add_94_OUT_xor<7>11 (VGA_SQ/p_rand1[9]_GND_7_o_add_94_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     14.123ns (5.891ns logic, 8.232ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[6]_AND_153_o'
  Total number of paths / destination ports: 49 / 6
-------------------------------------------------------------------------
Offset:              13.978ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_7_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[6]_AND_153_o falling

  Data Path: VGA_SQ/pseudo_rand_7_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_7_LDC (VGA_SQ/pseudo_rand_7_LDC)
     LUT3:I0->O            8   0.235   1.220  VGA_SQ/p_rand1_61 (VGA_SQ/p_rand1_6)
     LUT6:I2->O            4   0.254   1.080  VGA_SQ/Madd_p_rand1[9]_GND_7_o_add_94_OUT_xor<7>11 (VGA_SQ/p_rand1[9]_GND_7_o_add_94_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     13.978ns (5.891ns logic, 8.087ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[2]_AND_161_o'
  Total number of paths / destination ports: 105 / 6
-------------------------------------------------------------------------
Offset:              14.047ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_3_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[2]_AND_161_o falling

  Data Path: VGA_SQ/pseudo_rand_3_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.581   1.104  VGA_SQ/pseudo_rand_3_LDC (VGA_SQ/pseudo_rand_3_LDC)
     LUT3:I0->O           10   0.235   1.236  VGA_SQ/p_rand1_21 (VGA_SQ/p_rand1_2)
     LUT6:I3->O            4   0.235   1.080  VGA_SQ/Madd_p_rand1[9]_GND_7_o_add_94_OUT_xor<7>11 (VGA_SQ/p_rand1[9]_GND_7_o_add_94_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     14.047ns (5.872ns logic, 8.175ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[3]_AND_159_o'
  Total number of paths / destination ports: 91 / 6
-------------------------------------------------------------------------
Offset:              14.035ns (Levels of Logic = 11)
  Source:            VGA_SQ/pseudo_rand_4_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[3]_AND_159_o falling

  Data Path: VGA_SQ/pseudo_rand_4_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.069  VGA_SQ/pseudo_rand_4_LDC (VGA_SQ/pseudo_rand_4_LDC)
     LUT3:I0->O           10   0.235   1.236  VGA_SQ/p_rand1_31 (VGA_SQ/p_rand1_3)
     LUT6:I3->O            4   0.235   1.080  VGA_SQ/Madd_p_rand1[9]_GND_7_o_add_94_OUT_xor<5>11 (VGA_SQ/p_rand1[9]_GND_7_o_add_94_OUT<5>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi2 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     14.035ns (5.895ns logic, 8.140ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[4]_AND_157_o'
  Total number of paths / destination ports: 77 / 6
-------------------------------------------------------------------------
Offset:              13.898ns (Levels of Logic = 11)
  Source:            VGA_SQ/pseudo_rand_5_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[4]_AND_157_o falling

  Data Path: VGA_SQ/pseudo_rand_5_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.069  VGA_SQ/pseudo_rand_5_LDC (VGA_SQ/pseudo_rand_5_LDC)
     LUT3:I0->O            9   0.235   1.084  VGA_SQ/p_rand1_41 (VGA_SQ/p_rand1_4)
     LUT6:I4->O            4   0.250   1.080  VGA_SQ/Madd_p_rand1[9]_GND_7_o_add_94_OUT_xor<5>11 (VGA_SQ/p_rand1[9]_GND_7_o_add_94_OUT<5>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi2 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     13.898ns (5.910ns logic, 7.988ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[5]_AND_155_o'
  Total number of paths / destination ports: 63 / 6
-------------------------------------------------------------------------
Offset:              14.169ns (Levels of Logic = 10)
  Source:            VGA_SQ/pseudo_rand_6_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[5]_AND_155_o falling

  Data Path: VGA_SQ/pseudo_rand_6_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.581   1.069  VGA_SQ/pseudo_rand_6_LDC (VGA_SQ/pseudo_rand_6_LDC)
     LUT3:I0->O            8   0.235   1.374  VGA_SQ/p_rand1_51 (VGA_SQ/p_rand1_5)
     LUT6:I1->O            4   0.254   1.080  VGA_SQ/Madd_p_rand1[9]_GND_7_o_add_94_OUT_xor<7>11 (VGA_SQ/p_rand1[9]_GND_7_o_add_94_OUT<7>)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3 (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     14.169ns (5.891ns logic, 8.278ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[1]_AND_163_o'
  Total number of paths / destination ports: 28 / 6
-------------------------------------------------------------------------
Offset:              12.746ns (Levels of Logic = 12)
  Source:            VGA_SQ/pseudo_rand_2_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[1]_AND_163_o falling

  Data Path: VGA_SQ/pseudo_rand_2_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_2_LDC (VGA_SQ/pseudo_rand_2_LDC)
     LUT3:I0->O            9   0.235   1.252  VGA_SQ/p_rand1_11 (VGA_SQ/p_rand1_1)
     LUT4:I0->O            0   0.254   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<0> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<1> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     12.746ns (5.707ns logic, 7.039ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_SQ/RESET_pseudo_rand[0]_AND_165_o'
  Total number of paths / destination ports: 28 / 6
-------------------------------------------------------------------------
Offset:              12.713ns (Levels of Logic = 12)
  Source:            VGA_SQ/pseudo_rand_1_LDC (LATCH)
  Destination:       VGA_B<0> (PAD)
  Source Clock:      VGA_SQ/RESET_pseudo_rand[0]_AND_165_o falling

  Data Path: VGA_SQ/pseudo_rand_1_LDC to VGA_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  VGA_SQ/pseudo_rand_1_LDC (VGA_SQ/pseudo_rand_1_LDC)
     LUT3:I0->O            9   0.235   1.204  VGA_SQ/p_rand1_01 (VGA_SQ/p_rand1_0)
     LUT4:I1->O            1   0.235   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lut<0> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<0> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<1> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<3>)
     LUT5:I4->O            2   0.254   0.834  VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4> (VGA_SQ/Mcompar_GND_7_o_ScanlineY[10]_LessThan_300_o_cy<4>)
     LUT4:I2->O            2   0.250   0.726  VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o1 (VGA_SQ/GND_7_o_ScanlineY[10]_AND_84_o)
     LUT5:I4->O            3   0.254   1.042  VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o13 (VGA_SQ/PWR_8_o_ScanlineY[10]_AND_74_o_mmx_out)
     LUT5:I1->O            1   0.254   0.790  VGA_Control/Mmux_BLUE1_SW0 (N60)
     LUT5:I3->O            1   0.250   0.681  VGA_Control/Mmux_BLUE1 (VGA_B_0_OBUF)
     OBUF:I->O                 2.912          VGA_B_0_OBUF (VGA_B<0>)
    ----------------------------------------
    Total                     12.713ns (5.722ns logic, 6.991ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_24
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |    7.930|         |         |         |
RESET_N                               |    9.324|         |         |         |
VGA_SQ/RESET_pseudo_rand[0]_AND_165_o |         |    6.066|         |         |
VGA_SQ/RESET_pseudo_rand[0]_AND_167_o |         |    4.365|         |         |
VGA_SQ/RESET_pseudo_rand[10]_AND_145_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[11]_AND_143_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[12]_AND_141_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[13]_AND_139_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[14]_AND_137_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[15]_AND_135_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[16]_AND_133_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[17]_AND_131_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[18]_AND_129_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[19]_AND_127_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[1]_AND_163_o |         |    6.099|         |         |
VGA_SQ/RESET_pseudo_rand[20]_AND_125_o|         |    4.193|         |         |
VGA_SQ/RESET_pseudo_rand[21]_AND_123_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[22]_AND_121_o|         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[23]_AND_119_o|         |    3.113|         |         |
VGA_SQ/RESET_pseudo_rand[24]_AND_117_o|         |    5.272|         |         |
VGA_SQ/RESET_pseudo_rand[25]_AND_115_o|         |    5.305|         |         |
VGA_SQ/RESET_pseudo_rand[26]_AND_113_o|         |    6.191|         |         |
VGA_SQ/RESET_pseudo_rand[27]_AND_111_o|         |    6.089|         |         |
VGA_SQ/RESET_pseudo_rand[28]_AND_109_o|         |    5.952|         |         |
VGA_SQ/RESET_pseudo_rand[29]_AND_107_o|         |    6.307|         |         |
VGA_SQ/RESET_pseudo_rand[2]_AND_161_o |         |    6.295|         |         |
VGA_SQ/RESET_pseudo_rand[30]_AND_105_o|         |    6.209|         |         |
VGA_SQ/RESET_pseudo_rand[31]_AND_185_o|         |    6.078|         |         |
VGA_SQ/RESET_pseudo_rand[3]_AND_159_o |         |    6.193|         |         |
VGA_SQ/RESET_pseudo_rand[4]_AND_157_o |         |    6.056|         |         |
VGA_SQ/RESET_pseudo_rand[5]_AND_155_o |         |    6.411|         |         |
VGA_SQ/RESET_pseudo_rand[6]_AND_153_o |         |    6.313|         |         |
VGA_SQ/RESET_pseudo_rand[7]_AND_151_o |         |    6.304|         |         |
VGA_SQ/RESET_pseudo_rand[8]_AND_149_o |         |    3.073|         |         |
VGA_SQ/RESET_pseudo_rand[9]_AND_147_o |         |    3.073|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[0]_AND_165_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[0]_AND_167_o|         |         |    3.034|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[0]_AND_167_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    4.204|         |
VGA_SQ/RESET_pseudo_rand[0]_AND_165_o |         |         |    4.371|         |
VGA_SQ/RESET_pseudo_rand[0]_AND_167_o |         |         |    4.365|         |
VGA_SQ/RESET_pseudo_rand[20]_AND_125_o|         |         |    4.193|         |
VGA_SQ/RESET_pseudo_rand[30]_AND_105_o|         |         |    4.127|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[10]_AND_145_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[9]_AND_147_o|         |         |    2.994|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[11]_AND_143_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[10]_AND_145_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[12]_AND_141_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[11]_AND_143_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[13]_AND_139_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[12]_AND_141_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[14]_AND_137_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[13]_AND_139_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[15]_AND_135_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[14]_AND_137_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[16]_AND_133_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[15]_AND_135_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[17]_AND_131_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[16]_AND_133_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[18]_AND_129_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[17]_AND_131_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[19]_AND_127_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[18]_AND_129_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[1]_AND_163_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[0]_AND_165_o|         |         |    3.072|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[20]_AND_125_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[19]_AND_127_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[21]_AND_123_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[20]_AND_125_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[22]_AND_121_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[21]_AND_123_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[23]_AND_119_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[22]_AND_121_o|         |         |    2.994|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[24]_AND_117_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[23]_AND_119_o|         |         |    3.034|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[25]_AND_115_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[24]_AND_117_o|         |         |    3.072|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[26]_AND_113_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[25]_AND_115_o|         |         |    3.072|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[27]_AND_111_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[26]_AND_113_o|         |         |    3.144|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[28]_AND_109_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[27]_AND_111_o|         |         |    3.109|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[29]_AND_107_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[28]_AND_109_o|         |         |    3.109|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[2]_AND_161_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[1]_AND_163_o|         |         |    3.072|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[30]_AND_105_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[29]_AND_107_o|         |         |    3.109|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[31]_AND_185_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
CLOCK_24                              |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[30]_AND_105_o|         |         |    3.032|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[3]_AND_159_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[2]_AND_161_o|         |         |    3.144|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[4]_AND_157_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[3]_AND_159_o|         |         |    3.109|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[5]_AND_155_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[4]_AND_157_o|         |         |    3.109|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[6]_AND_153_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[5]_AND_155_o|         |         |    3.109|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[7]_AND_151_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.873|         |
VGA_SQ/RESET_pseudo_rand[6]_AND_153_o|         |         |    3.072|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[8]_AND_149_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[7]_AND_151_o|         |         |    3.032|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_SQ/RESET_pseudo_rand[9]_AND_147_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CLOCK_24                             |         |         |    2.833|         |
VGA_SQ/RESET_pseudo_rand[8]_AND_149_o|         |         |    2.994|         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.89 secs
 
--> 

Total memory usage is 4541596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :   36 (   0 filtered)

