#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c526aa7890 .scope module, "TestBench" "TestBench" 2 5;
 .timescale -9 -12;
P_000001c526a64300 .param/l "FUNC_ADD" 0 2 31, C4<010011>;
P_000001c526a64338 .param/l "FUNC_AND" 0 2 33, C4<010100>;
P_000001c526a64370 .param/l "FUNC_NOR" 0 2 40, C4<010101>;
P_000001c526a643a8 .param/l "FUNC_OR" 0 2 34, C4<010110>;
P_000001c526a643e0 .param/l "FUNC_SLL" 0 2 37, C4<000000>;
P_000001c526a64418 .param/l "FUNC_SLLV" 0 2 36, C4<000110>;
P_000001c526a64450 .param/l "FUNC_SLT" 0 2 35, C4<110000>;
P_000001c526a64488 .param/l "FUNC_SRL" 0 2 39, C4<000010>;
P_000001c526a644c0 .param/l "FUNC_SRLV" 0 2 38, C4<000100>;
P_000001c526a644f8 .param/l "FUNC_SUB" 0 2 32, C4<010001>;
P_000001c526a64530 .param/l "OP_ADDI" 0 2 24, C4<001000>;
P_000001c526a64568 .param/l "OP_BEQ" 0 2 25, C4<000100>;
P_000001c526a645a0 .param/l "OP_LUI" 0 2 27, C4<001111>;
P_000001c526a645d8 .param/l "OP_ORI" 0 2 26, C4<001101>;
P_000001c526a64610 .param/l "OP_RTYPE" 0 2 23, C4<000000>;
P_000001c526a64648 .param/l "TOTAL_FUNC" 0 2 29, +C4<00000000000000000000000000001010>;
P_000001c526a64680 .param/l "TOTAL_INS" 0 2 21, +C4<00000000000000000000000000000101>;
v000001c526e5c870_0 .var "CLK", 0 0;
v000001c526e5b970 .array "FUNCTION", 0 9, 5 0;
v000001c526e5cb90 .array "INSTRUCION", 0 4, 5 0;
v000001c526e5b3d0_0 .var "RST", 0 0;
v000001c526e5b290_0 .var/i "count", 31 0;
v000001c526e5bab0_0 .var/i "end_count", 31 0;
v000001c526e5ca50_0 .var/i "handle", 31 0;
v000001c526e5c7d0_0 .var/i "i", 31 0;
v000001c526e5c730_0 .var "instruction", 31 0;
v000001c526e5b0b0_0 .var "pc", 31 0;
v000001c526e5cc30_0 .var "rd", 4 0;
v000001c526e5c9b0 .array/s "register_file", 0 31, 31 0;
v000001c526e5c550_0 .var "rs", 4 0;
v000001c526e5bd30_0 .var "rt", 4 0;
E_000001c526a881e0 .event negedge, v000001c526e55940_0;
S_000001c526aa1dd0 .scope module, "cpu" "Simple_Single_CPU" 2 14, 3 1 0, S_000001c526aa7890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
v000001c526e5a680_0 .net "ALUOp", 2 0, L_000001c526e5c2d0;  1 drivers
v000001c526e5a720_0 .net "ALUSrc", 0 0, L_000001c526e5c230;  1 drivers
v000001c526e59780_0 .net "ALU_operation", 3 0, L_000001c526eb7410;  1 drivers
v000001c526e59320_0 .net "FURslt", 1 0, L_000001c526eb79b0;  1 drivers
v000001c526e59fa0_0 .net "Mux_out_ALU", 31 0, L_000001c526ebdbc0;  1 drivers
v000001c526e5acc0_0 .net "RegDst", 0 0, L_000001c526e5c4b0;  1 drivers
L_000001c526e5d420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c526e5a040_0 .net "RegWrite", 0 0, L_000001c526e5d420;  1 drivers
v000001c526e596e0_0 .net "Shiftnum", 4 0, L_000001c526ebda80;  1 drivers
v000001c526e593c0_0 .net "addr_to_write", 4 0, L_000001c526e5ccd0;  1 drivers
v000001c526e59500_0 .net "clk_i", 0 0, v000001c526e5c870_0;  1 drivers
v000001c526e5aae0_0 .net "data_o_ALU", 31 0, v000001c526e53d20_0;  1 drivers
v000001c526e59c80_0 .net "data_o_Extend", 31 0, L_000001c526eb8090;  1 drivers
v000001c526e5a0e0_0 .net "data_o_Zero", 31 0, L_000001c526ebd8a0;  1 drivers
v000001c526e5ab80_0 .net "instr_o", 31 0, v000001c526e56200_0;  1 drivers
v000001c526e59460_0 .net "pc_in_i", 31 0, L_000001c526e5bb50;  1 drivers
v000001c526e5a180_0 .net "pc_out_o", 31 0, v000001c526e562a0_0;  1 drivers
v000001c526e5a220_0 .net "readData1", 31 0, L_000001c526a83700;  1 drivers
v000001c526e5bfb0_0 .net "readData2", 31 0, L_000001c526a833f0;  1 drivers
v000001c526e5bc90_0 .net "rst_n", 0 0, v000001c526e5b3d0_0;  1 drivers
v000001c526e5ce10_0 .net "sh", 0 0, L_000001c526eb7910;  1 drivers
v000001c526e5ba10_0 .net "shifter_result", 31 0, L_000001c526ebed40;  1 drivers
v000001c526e5c050_0 .net "writeData", 31 0, L_000001c526ebeca0;  1 drivers
L_000001c526e5be70 .part v000001c526e56200_0, 16, 5;
L_000001c526e5c0f0 .part v000001c526e56200_0, 11, 5;
L_000001c526e5bf10 .part v000001c526e56200_0, 21, 5;
L_000001c526e5c910 .part v000001c526e56200_0, 16, 5;
L_000001c526e5b510 .part v000001c526e56200_0, 26, 6;
L_000001c526eb7af0 .part v000001c526e56200_0, 0, 6;
L_000001c526eb8270 .part v000001c526e56200_0, 0, 16;
L_000001c526ebd940 .part v000001c526e56200_0, 0, 16;
L_000001c526ebd260 .part L_000001c526eb7410, 0, 1;
L_000001c526ebe520 .part v000001c526e56200_0, 6, 5;
L_000001c526ebe020 .part L_000001c526a83700, 0, 5;
S_000001c526a9d310 .scope module, "AC" "ALU_Ctrl" 3 62, 4 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALU_operation_o";
    .port_info 3 /OUTPUT 2 "FURslt_o";
    .port_info 4 /OUTPUT 1 "ShifterV_o";
L_000001c526a83460 .functor OR 1, L_000001c526eb83b0, L_000001c526eb8d10, C4<0>, C4<0>;
v000001c526a8e610_0 .net "ALUOp_i", 2 0, L_000001c526e5c2d0;  alias, 1 drivers
v000001c526a8f650_0 .net "ALU_operation_o", 3 0, L_000001c526eb7410;  alias, 1 drivers
v000001c526a8f830_0 .net "FURslt_o", 1 0, L_000001c526eb79b0;  alias, 1 drivers
v000001c526a8ecf0_0 .net "ShifterV_o", 0 0, L_000001c526eb7910;  alias, 1 drivers
v000001c526a8eb10_0 .net *"_ivl_0", 8 0, L_000001c526e5b790;  1 drivers
L_000001c526e5d660 .functor BUFT 1, C4<001000010>, C4<0>, C4<0>, C4<0>;
v000001c526a8ebb0_0 .net/2u *"_ivl_10", 8 0, L_000001c526e5d660;  1 drivers
v000001c526a8f8d0_0 .net *"_ivl_100", 0 0, L_000001c526eb88b0;  1 drivers
L_000001c526e5dc48 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001c526a8f970_0 .net/2s *"_ivl_102", 4 0, L_000001c526e5dc48;  1 drivers
v000001c526abeaf0_0 .net *"_ivl_104", 8 0, L_000001c526eb8950;  1 drivers
L_000001c526e5dc90 .functor BUFT 1, C4<001000010>, C4<0>, C4<0>, C4<0>;
v000001c526abed70_0 .net/2u *"_ivl_106", 8 0, L_000001c526e5dc90;  1 drivers
v000001c526abdfb0_0 .net *"_ivl_108", 0 0, L_000001c526eb70f0;  1 drivers
L_000001c526e5dcd8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c526abd330_0 .net/2s *"_ivl_110", 4 0, L_000001c526e5dcd8;  1 drivers
v000001c526abdab0_0 .net *"_ivl_112", 8 0, L_000001c526eb8a90;  1 drivers
L_000001c526e5dd20 .functor BUFT 1, C4<001000110>, C4<0>, C4<0>, C4<0>;
v000001c526abe230_0 .net/2u *"_ivl_114", 8 0, L_000001c526e5dd20;  1 drivers
v000001c526abecd0_0 .net *"_ivl_116", 0 0, L_000001c526eb81d0;  1 drivers
L_000001c526e5dd68 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001c526abdf10_0 .net/2s *"_ivl_118", 4 0, L_000001c526e5dd68;  1 drivers
v000001c526abd8d0_0 .net *"_ivl_12", 0 0, L_000001c526e5b650;  1 drivers
v000001c526abe870_0 .net *"_ivl_120", 8 0, L_000001c526eb7190;  1 drivers
L_000001c526e5ddb0 .functor BUFT 1, C4<001000100>, C4<0>, C4<0>, C4<0>;
v000001c526abdc90_0 .net/2u *"_ivl_122", 8 0, L_000001c526e5ddb0;  1 drivers
v000001c526abd290_0 .net *"_ivl_124", 0 0, L_000001c526eb8590;  1 drivers
L_000001c526e5ddf8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c526abdd30_0 .net/2s *"_ivl_126", 4 0, L_000001c526e5ddf8;  1 drivers
L_000001c526e5de40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c526abee10_0 .net/2s *"_ivl_128", 4 0, L_000001c526e5de40;  1 drivers
v000001c526abe730_0 .net *"_ivl_130", 4 0, L_000001c526eb8b30;  1 drivers
v000001c526abec30_0 .net *"_ivl_132", 4 0, L_000001c526eb8630;  1 drivers
v000001c526abcf70_0 .net *"_ivl_134", 4 0, L_000001c526eb86d0;  1 drivers
v000001c526abe2d0_0 .net *"_ivl_136", 4 0, L_000001c526eb75f0;  1 drivers
v000001c526abe5f0_0 .net *"_ivl_138", 4 0, L_000001c526eb8bd0;  1 drivers
L_000001c526e5d6a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526abd970_0 .net/2s *"_ivl_14", 1 0, L_000001c526e5d6a8;  1 drivers
v000001c526abe370_0 .net *"_ivl_140", 4 0, L_000001c526eb72d0;  1 drivers
v000001c526abd830_0 .net *"_ivl_142", 4 0, L_000001c526eb7cd0;  1 drivers
v000001c526abd470_0 .net *"_ivl_144", 4 0, L_000001c526eb7230;  1 drivers
v000001c526abe410_0 .net *"_ivl_146", 4 0, L_000001c526eb7370;  1 drivers
v000001c526abe050_0 .net *"_ivl_148", 4 0, L_000001c526eb8310;  1 drivers
v000001c526abdb50_0 .net *"_ivl_152", 8 0, L_000001c526eb7550;  1 drivers
L_000001c526e5de88 .functor BUFT 1, C4<001000110>, C4<0>, C4<0>, C4<0>;
v000001c526abd010_0 .net/2u *"_ivl_154", 8 0, L_000001c526e5de88;  1 drivers
v000001c526abe550_0 .net *"_ivl_156", 0 0, L_000001c526eb7d70;  1 drivers
L_000001c526e5ded0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526abd0b0_0 .net/2s *"_ivl_158", 1 0, L_000001c526e5ded0;  1 drivers
v000001c526abe910_0 .net *"_ivl_16", 8 0, L_000001c526e5c690;  1 drivers
v000001c526abd6f0_0 .net *"_ivl_160", 8 0, L_000001c526eb8130;  1 drivers
L_000001c526e5df18 .functor BUFT 1, C4<001000100>, C4<0>, C4<0>, C4<0>;
v000001c526abe9b0_0 .net/2u *"_ivl_162", 8 0, L_000001c526e5df18;  1 drivers
v000001c526abd150_0 .net *"_ivl_164", 0 0, L_000001c526eb7730;  1 drivers
L_000001c526e5df60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526abdbf0_0 .net/2s *"_ivl_166", 1 0, L_000001c526e5df60;  1 drivers
L_000001c526e5dfa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526abeb90_0 .net/2s *"_ivl_168", 1 0, L_000001c526e5dfa8;  1 drivers
v000001c526abd5b0_0 .net *"_ivl_170", 1 0, L_000001c526eb7870;  1 drivers
v000001c526abddd0_0 .net *"_ivl_172", 1 0, L_000001c526eb7a50;  1 drivers
L_000001c526e5d6f0 .functor BUFT 1, C4<001000110>, C4<0>, C4<0>, C4<0>;
v000001c526abe4b0_0 .net/2u *"_ivl_18", 8 0, L_000001c526e5d6f0;  1 drivers
L_000001c526e5d5d0 .functor BUFT 1, C4<001000000>, C4<0>, C4<0>, C4<0>;
v000001c526abd1f0_0 .net/2u *"_ivl_2", 8 0, L_000001c526e5d5d0;  1 drivers
v000001c526abd3d0_0 .net *"_ivl_20", 0 0, L_000001c526e5b830;  1 drivers
L_000001c526e5d738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526abde70_0 .net/2s *"_ivl_22", 1 0, L_000001c526e5d738;  1 drivers
v000001c526abe7d0_0 .net *"_ivl_24", 8 0, L_000001c526eb7ff0;  1 drivers
L_000001c526e5d780 .functor BUFT 1, C4<001000100>, C4<0>, C4<0>, C4<0>;
v000001c526abd510_0 .net/2u *"_ivl_26", 8 0, L_000001c526e5d780;  1 drivers
v000001c526abda10_0 .net *"_ivl_28", 0 0, L_000001c526eb7e10;  1 drivers
L_000001c526e5d7c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526abe690_0 .net/2s *"_ivl_30", 1 0, L_000001c526e5d7c8;  1 drivers
L_000001c526e5d810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526abd650_0 .net/2s *"_ivl_32", 1 0, L_000001c526e5d810;  1 drivers
v000001c526abd790_0 .net *"_ivl_34", 1 0, L_000001c526eb7b90;  1 drivers
v000001c526abe0f0_0 .net *"_ivl_36", 1 0, L_000001c526eb8e50;  1 drivers
v000001c526abe190_0 .net *"_ivl_38", 1 0, L_000001c526eb7690;  1 drivers
v000001c526abea50_0 .net *"_ivl_4", 0 0, L_000001c526e5b6f0;  1 drivers
v000001c526e53e60_0 .net *"_ivl_42", 8 0, L_000001c526eb74b0;  1 drivers
L_000001c526e5d858 .functor BUFT 1, C4<001010011>, C4<0>, C4<0>, C4<0>;
v000001c526e53be0_0 .net/2u *"_ivl_44", 8 0, L_000001c526e5d858;  1 drivers
v000001c526e53320_0 .net *"_ivl_46", 0 0, L_000001c526eb83b0;  1 drivers
L_000001c526e5d8a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c526e53f00_0 .net/2u *"_ivl_48", 2 0, L_000001c526e5d8a0;  1 drivers
v000001c526e533c0_0 .net *"_ivl_50", 0 0, L_000001c526eb8d10;  1 drivers
v000001c526e53280_0 .net *"_ivl_53", 0 0, L_000001c526a83460;  1 drivers
L_000001c526e5d8e8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001c526e52ce0_0 .net/2s *"_ivl_54", 4 0, L_000001c526e5d8e8;  1 drivers
v000001c526e52060_0 .net *"_ivl_56", 8 0, L_000001c526eb8db0;  1 drivers
L_000001c526e5d930 .functor BUFT 1, C4<001010001>, C4<0>, C4<0>, C4<0>;
v000001c526e53820_0 .net/2u *"_ivl_58", 8 0, L_000001c526e5d930;  1 drivers
L_000001c526e5d618 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526e52d80_0 .net/2s *"_ivl_6", 1 0, L_000001c526e5d618;  1 drivers
v000001c526e52ba0_0 .net *"_ivl_60", 0 0, L_000001c526eb8770;  1 drivers
L_000001c526e5d978 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v000001c526e52a60_0 .net/2s *"_ivl_62", 4 0, L_000001c526e5d978;  1 drivers
v000001c526e53460_0 .net *"_ivl_64", 8 0, L_000001c526eb7c30;  1 drivers
L_000001c526e5d9c0 .functor BUFT 1, C4<001010100>, C4<0>, C4<0>, C4<0>;
v000001c526e538c0_0 .net/2u *"_ivl_66", 8 0, L_000001c526e5d9c0;  1 drivers
v000001c526e53140_0 .net *"_ivl_68", 0 0, L_000001c526eb8450;  1 drivers
L_000001c526e5da08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c526e52e20_0 .net/2s *"_ivl_70", 4 0, L_000001c526e5da08;  1 drivers
v000001c526e53640_0 .net *"_ivl_72", 8 0, L_000001c526eb89f0;  1 drivers
L_000001c526e5da50 .functor BUFT 1, C4<001010110>, C4<0>, C4<0>, C4<0>;
v000001c526e53960_0 .net/2u *"_ivl_74", 8 0, L_000001c526e5da50;  1 drivers
v000001c526e52380_0 .net *"_ivl_76", 0 0, L_000001c526eb8ef0;  1 drivers
L_000001c526e5da98 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001c526e52c40_0 .net/2s *"_ivl_78", 4 0, L_000001c526e5da98;  1 drivers
v000001c526e53a00_0 .net *"_ivl_8", 8 0, L_000001c526e5b5b0;  1 drivers
v000001c526e52100_0 .net *"_ivl_80", 8 0, L_000001c526eb84f0;  1 drivers
L_000001c526e5dae0 .functor BUFT 1, C4<001010101>, C4<0>, C4<0>, C4<0>;
v000001c526e53500_0 .net/2u *"_ivl_82", 8 0, L_000001c526e5dae0;  1 drivers
v000001c526e52600_0 .net *"_ivl_84", 0 0, L_000001c526eb8c70;  1 drivers
L_000001c526e5db28 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v000001c526e524c0_0 .net/2s *"_ivl_86", 4 0, L_000001c526e5db28;  1 drivers
v000001c526e52b00_0 .net *"_ivl_88", 8 0, L_000001c526eb8f90;  1 drivers
L_000001c526e5db70 .functor BUFT 1, C4<001110000>, C4<0>, C4<0>, C4<0>;
v000001c526e527e0_0 .net/2u *"_ivl_90", 8 0, L_000001c526e5db70;  1 drivers
v000001c526e531e0_0 .net *"_ivl_92", 0 0, L_000001c526eb77d0;  1 drivers
L_000001c526e5dbb8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v000001c526e52740_0 .net/2s *"_ivl_94", 4 0, L_000001c526e5dbb8;  1 drivers
v000001c526e52880_0 .net *"_ivl_96", 8 0, L_000001c526eb8810;  1 drivers
L_000001c526e5dc00 .functor BUFT 1, C4<001000000>, C4<0>, C4<0>, C4<0>;
v000001c526e521a0_0 .net/2u *"_ivl_98", 8 0, L_000001c526e5dc00;  1 drivers
v000001c526e53c80_0 .net "funct_i", 5 0, L_000001c526eb7af0;  1 drivers
L_000001c526e5b790 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526e5b6f0 .cmp/eq 9, L_000001c526e5b790, L_000001c526e5d5d0;
L_000001c526e5b5b0 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526e5b650 .cmp/eq 9, L_000001c526e5b5b0, L_000001c526e5d660;
L_000001c526e5c690 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526e5b830 .cmp/eq 9, L_000001c526e5c690, L_000001c526e5d6f0;
L_000001c526eb7ff0 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb7e10 .cmp/eq 9, L_000001c526eb7ff0, L_000001c526e5d780;
L_000001c526eb7b90 .functor MUXZ 2, L_000001c526e5d810, L_000001c526e5d7c8, L_000001c526eb7e10, C4<>;
L_000001c526eb8e50 .functor MUXZ 2, L_000001c526eb7b90, L_000001c526e5d738, L_000001c526e5b830, C4<>;
L_000001c526eb7690 .functor MUXZ 2, L_000001c526eb8e50, L_000001c526e5d6a8, L_000001c526e5b650, C4<>;
L_000001c526eb79b0 .functor MUXZ 2, L_000001c526eb7690, L_000001c526e5d618, L_000001c526e5b6f0, C4<>;
L_000001c526eb74b0 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb83b0 .cmp/eq 9, L_000001c526eb74b0, L_000001c526e5d858;
L_000001c526eb8d10 .cmp/eq 3, L_000001c526e5c2d0, L_000001c526e5d8a0;
L_000001c526eb8db0 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb8770 .cmp/eq 9, L_000001c526eb8db0, L_000001c526e5d930;
L_000001c526eb7c30 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb8450 .cmp/eq 9, L_000001c526eb7c30, L_000001c526e5d9c0;
L_000001c526eb89f0 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb8ef0 .cmp/eq 9, L_000001c526eb89f0, L_000001c526e5da50;
L_000001c526eb84f0 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb8c70 .cmp/eq 9, L_000001c526eb84f0, L_000001c526e5dae0;
L_000001c526eb8f90 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb77d0 .cmp/eq 9, L_000001c526eb8f90, L_000001c526e5db70;
L_000001c526eb8810 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb88b0 .cmp/eq 9, L_000001c526eb8810, L_000001c526e5dc00;
L_000001c526eb8950 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb70f0 .cmp/eq 9, L_000001c526eb8950, L_000001c526e5dc90;
L_000001c526eb8a90 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb81d0 .cmp/eq 9, L_000001c526eb8a90, L_000001c526e5dd20;
L_000001c526eb7190 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb8590 .cmp/eq 9, L_000001c526eb7190, L_000001c526e5ddb0;
L_000001c526eb8b30 .functor MUXZ 5, L_000001c526e5de40, L_000001c526e5ddf8, L_000001c526eb8590, C4<>;
L_000001c526eb8630 .functor MUXZ 5, L_000001c526eb8b30, L_000001c526e5dd68, L_000001c526eb81d0, C4<>;
L_000001c526eb86d0 .functor MUXZ 5, L_000001c526eb8630, L_000001c526e5dcd8, L_000001c526eb70f0, C4<>;
L_000001c526eb75f0 .functor MUXZ 5, L_000001c526eb86d0, L_000001c526e5dc48, L_000001c526eb88b0, C4<>;
L_000001c526eb8bd0 .functor MUXZ 5, L_000001c526eb75f0, L_000001c526e5dbb8, L_000001c526eb77d0, C4<>;
L_000001c526eb72d0 .functor MUXZ 5, L_000001c526eb8bd0, L_000001c526e5db28, L_000001c526eb8c70, C4<>;
L_000001c526eb7cd0 .functor MUXZ 5, L_000001c526eb72d0, L_000001c526e5da98, L_000001c526eb8ef0, C4<>;
L_000001c526eb7230 .functor MUXZ 5, L_000001c526eb7cd0, L_000001c526e5da08, L_000001c526eb8450, C4<>;
L_000001c526eb7370 .functor MUXZ 5, L_000001c526eb7230, L_000001c526e5d978, L_000001c526eb8770, C4<>;
L_000001c526eb8310 .functor MUXZ 5, L_000001c526eb7370, L_000001c526e5d8e8, L_000001c526a83460, C4<>;
L_000001c526eb7410 .part L_000001c526eb8310, 0, 4;
L_000001c526eb7550 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb7d70 .cmp/eq 9, L_000001c526eb7550, L_000001c526e5de88;
L_000001c526eb8130 .concat [ 6 3 0 0], L_000001c526eb7af0, L_000001c526e5c2d0;
L_000001c526eb7730 .cmp/eq 9, L_000001c526eb8130, L_000001c526e5df18;
L_000001c526eb7870 .functor MUXZ 2, L_000001c526e5dfa8, L_000001c526e5df60, L_000001c526eb7730, C4<>;
L_000001c526eb7a50 .functor MUXZ 2, L_000001c526eb7870, L_000001c526e5ded0, L_000001c526eb7d70, C4<>;
L_000001c526eb7910 .part L_000001c526eb7a50, 0, 1;
S_000001c526a2b2c0 .scope module, "ALU" "ALU" 3 87, 5 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "aluSrc1";
    .port_info 2 /INPUT 32 "aluSrc2";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v000001c526e53d20_0 .var "ALUOut", 31 0;
v000001c526e52420_0 .net "ALUctl", 3 0, L_000001c526eb7410;  alias, 1 drivers
v000001c526e52560_0 .net "Zero", 0 0, L_000001c526ebe480;  1 drivers
L_000001c526e5e038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c526e535a0_0 .net/2u *"_ivl_0", 31 0, L_000001c526e5e038;  1 drivers
v000001c526e536e0_0 .net/s "aluSrc1", 31 0, L_000001c526a83700;  alias, 1 drivers
v000001c526e53000_0 .net/s "aluSrc2", 31 0, L_000001c526ebdbc0;  alias, 1 drivers
E_000001c526a88920 .event anyedge, v000001c526e53000_0, v000001c526e536e0_0, v000001c526a8f650_0;
L_000001c526ebe480 .cmp/eq 32, v000001c526e53d20_0, L_000001c526e5e038;
S_000001c526a2b450 .scope module, "ALU_src2Src" "Mux2to1" 3 80, 6 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000001c526a87ee0 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v000001c526e52ec0_0 .net "data0_i", 31 0, L_000001c526a833f0;  alias, 1 drivers
v000001c526e53dc0_0 .net "data1_i", 31 0, L_000001c526eb8090;  alias, 1 drivers
v000001c526e52f60_0 .net "data_o", 31 0, L_000001c526ebdbc0;  alias, 1 drivers
v000001c526e53aa0_0 .net "select_i", 0 0, L_000001c526e5c230;  alias, 1 drivers
L_000001c526ebdbc0 .functor MUXZ 32, L_000001c526a833f0, L_000001c526eb8090, L_000001c526e5c230, C4<>;
S_000001c526a2b5e0 .scope module, "Adder1" "Adder" 3 24, 7 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000001c526e53780_0 .net "src1_i", 31 0, v000001c526e562a0_0;  alias, 1 drivers
L_000001c526e5d078 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c526e530a0_0 .net "src2_i", 31 0, L_000001c526e5d078;  1 drivers
v000001c526e53b40_0 .net "sum_o", 31 0, L_000001c526e5bb50;  alias, 1 drivers
L_000001c526e5bb50 .arith/sum 32, v000001c526e562a0_0, L_000001c526e5d078;
S_000001c526a28470 .scope module, "Decoder" "Decoder" 3 54, 8 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
v000001c526e52240_0 .net "ALUOp_o", 2 0, L_000001c526e5c2d0;  alias, 1 drivers
v000001c526e52920_0 .net "ALUSrc_o", 0 0, L_000001c526e5c230;  alias, 1 drivers
v000001c526e522e0_0 .net "RegDst_o", 0 0, L_000001c526e5c4b0;  alias, 1 drivers
v000001c526e526a0_0 .net "RegWrite_o", 0 0, L_000001c526e5d420;  alias, 1 drivers
L_000001c526e5d150 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c526e529c0_0 .net/2u *"_ivl_0", 5 0, L_000001c526e5d150;  1 drivers
L_000001c526e5d228 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526e55bc0_0 .net/2s *"_ivl_10", 1 0, L_000001c526e5d228;  1 drivers
L_000001c526e5d270 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526e567a0_0 .net/2s *"_ivl_12", 1 0, L_000001c526e5d270;  1 drivers
v000001c526e55d00_0 .net *"_ivl_14", 1 0, L_000001c526e5ceb0;  1 drivers
v000001c526e55b20_0 .net *"_ivl_16", 1 0, L_000001c526e5b330;  1 drivers
v000001c526e55c60_0 .net *"_ivl_2", 0 0, L_000001c526e5c190;  1 drivers
L_000001c526e5d2b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c526e55ee0_0 .net/2u *"_ivl_20", 5 0, L_000001c526e5d2b8;  1 drivers
v000001c526e55080_0 .net *"_ivl_22", 0 0, L_000001c526e5b150;  1 drivers
L_000001c526e5d300 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c526e56160_0 .net/2u *"_ivl_24", 2 0, L_000001c526e5d300;  1 drivers
L_000001c526e5d348 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c526e55da0_0 .net/2u *"_ivl_26", 5 0, L_000001c526e5d348;  1 drivers
v000001c526e55120_0 .net *"_ivl_28", 0 0, L_000001c526e5b8d0;  1 drivers
L_000001c526e5d390 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c526e56a20_0 .net/2u *"_ivl_30", 2 0, L_000001c526e5d390;  1 drivers
L_000001c526e5d3d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c526e55440_0 .net/2u *"_ivl_32", 2 0, L_000001c526e5d3d8;  1 drivers
v000001c526e56ac0_0 .net *"_ivl_34", 2 0, L_000001c526e5c5f0;  1 drivers
L_000001c526e5d198 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526e56f20_0 .net/2s *"_ivl_4", 1 0, L_000001c526e5d198;  1 drivers
L_000001c526e5d468 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c526e563e0_0 .net/2u *"_ivl_40", 5 0, L_000001c526e5d468;  1 drivers
v000001c526e55620_0 .net *"_ivl_42", 0 0, L_000001c526e5b1f0;  1 drivers
L_000001c526e5d4b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526e554e0_0 .net/2s *"_ivl_44", 1 0, L_000001c526e5d4b0;  1 drivers
L_000001c526e5d4f8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c526e55e40_0 .net/2u *"_ivl_46", 5 0, L_000001c526e5d4f8;  1 drivers
v000001c526e55800_0 .net *"_ivl_48", 0 0, L_000001c526e5c370;  1 drivers
L_000001c526e5d540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526e56b60_0 .net/2s *"_ivl_50", 1 0, L_000001c526e5d540;  1 drivers
L_000001c526e5d588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526e55760_0 .net/2s *"_ivl_52", 1 0, L_000001c526e5d588;  1 drivers
v000001c526e558a0_0 .net *"_ivl_54", 1 0, L_000001c526e5b470;  1 drivers
v000001c526e551c0_0 .net *"_ivl_56", 1 0, L_000001c526e5c410;  1 drivers
L_000001c526e5d1e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c526e56c00_0 .net/2u *"_ivl_6", 5 0, L_000001c526e5d1e0;  1 drivers
v000001c526e56480_0 .net *"_ivl_8", 0 0, L_000001c526e5caf0;  1 drivers
v000001c526e55f80_0 .net "instr_op_i", 5 0, L_000001c526e5b510;  1 drivers
L_000001c526e5c190 .cmp/eq 6, L_000001c526e5b510, L_000001c526e5d150;
L_000001c526e5caf0 .cmp/eq 6, L_000001c526e5b510, L_000001c526e5d1e0;
L_000001c526e5ceb0 .functor MUXZ 2, L_000001c526e5d270, L_000001c526e5d228, L_000001c526e5caf0, C4<>;
L_000001c526e5b330 .functor MUXZ 2, L_000001c526e5ceb0, L_000001c526e5d198, L_000001c526e5c190, C4<>;
L_000001c526e5c230 .part L_000001c526e5b330, 0, 1;
L_000001c526e5b150 .cmp/eq 6, L_000001c526e5b510, L_000001c526e5d2b8;
L_000001c526e5b8d0 .cmp/eq 6, L_000001c526e5b510, L_000001c526e5d348;
L_000001c526e5c5f0 .functor MUXZ 3, L_000001c526e5d3d8, L_000001c526e5d390, L_000001c526e5b8d0, C4<>;
L_000001c526e5c2d0 .functor MUXZ 3, L_000001c526e5c5f0, L_000001c526e5d300, L_000001c526e5b150, C4<>;
L_000001c526e5b1f0 .cmp/eq 6, L_000001c526e5b510, L_000001c526e5d468;
L_000001c526e5c370 .cmp/eq 6, L_000001c526e5b510, L_000001c526e5d4f8;
L_000001c526e5b470 .functor MUXZ 2, L_000001c526e5d588, L_000001c526e5d540, L_000001c526e5c370, C4<>;
L_000001c526e5c410 .functor MUXZ 2, L_000001c526e5b470, L_000001c526e5d4b0, L_000001c526e5b1f0, C4<>;
L_000001c526e5c4b0 .part L_000001c526e5c410, 0, 1;
S_000001c526a28600 .scope module, "IM" "Instr_Memory" 3 30, 9 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v000001c526e55580 .array "Instr_Mem", 31 0, 31 0;
v000001c526e56d40_0 .var/i "i", 31 0;
v000001c526e56200_0 .var "instr_o", 31 0;
v000001c526e56ca0_0 .net "pc_addr_i", 31 0, v000001c526e562a0_0;  alias, 1 drivers
E_000001c526a88b60 .event anyedge, v000001c526e53780_0;
S_000001c526a28790 .scope module, "Mux_Write_Reg" "Mux2to1" 3 35, 6 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_000001c526a88060 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v000001c526e56de0_0 .net "data0_i", 4 0, L_000001c526e5be70;  1 drivers
v000001c526e556c0_0 .net "data1_i", 4 0, L_000001c526e5c0f0;  1 drivers
v000001c526e56020_0 .net "data_o", 4 0, L_000001c526e5ccd0;  alias, 1 drivers
v000001c526e553a0_0 .net "select_i", 0 0, L_000001c526e5c4b0;  alias, 1 drivers
L_000001c526e5ccd0 .functor MUXZ 5, L_000001c526e5be70, L_000001c526e5c0f0, L_000001c526e5c4b0, C4<>;
S_000001c526a1cda0 .scope module, "PC" "Program_Counter" 3 17, 10 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v000001c526e55940_0 .net "clk_i", 0 0, v000001c526e5c870_0;  alias, 1 drivers
v000001c526e560c0_0 .net "pc_in_i", 31 0, L_000001c526e5bb50;  alias, 1 drivers
v000001c526e562a0_0 .var "pc_out_o", 31 0;
v000001c526e565c0_0 .net "rst_n", 0 0, v000001c526e5b3d0_0;  alias, 1 drivers
E_000001c526a89620 .event posedge, v000001c526e55940_0;
S_000001c526a1cf30 .scope module, "RDdata_Source" "Mux3to1" 3 102, 11 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_000001c526a89820 .param/l "size" 0 11 3, +C4<00000000000000000000000000100000>;
L_000001c526e5e080 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c526e559e0_0 .net/2u *"_ivl_0", 1 0, L_000001c526e5e080;  1 drivers
v000001c526e56340_0 .net *"_ivl_2", 0 0, L_000001c526ebf420;  1 drivers
L_000001c526e5e0c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c526e55260_0 .net/2u *"_ivl_4", 1 0, L_000001c526e5e0c8;  1 drivers
v000001c526e55300_0 .net *"_ivl_6", 0 0, L_000001c526ebd300;  1 drivers
v000001c526e56520_0 .net *"_ivl_8", 31 0, L_000001c526ebdd00;  1 drivers
v000001c526e55a80_0 .net "data0_i", 31 0, v000001c526e53d20_0;  alias, 1 drivers
v000001c526e56660_0 .net "data1_i", 31 0, L_000001c526ebed40;  alias, 1 drivers
v000001c526e56700_0 .net "data2_i", 31 0, L_000001c526ebd8a0;  alias, 1 drivers
v000001c526e56840_0 .net "data_o", 31 0, L_000001c526ebeca0;  alias, 1 drivers
v000001c526e568e0_0 .net "select_i", 1 0, L_000001c526eb79b0;  alias, 1 drivers
L_000001c526ebf420 .cmp/eq 2, L_000001c526eb79b0, L_000001c526e5e080;
L_000001c526ebd300 .cmp/eq 2, L_000001c526eb79b0, L_000001c526e5e0c8;
L_000001c526ebdd00 .functor MUXZ 32, v000001c526e53d20_0, L_000001c526ebed40, L_000001c526ebd300, C4<>;
L_000001c526ebeca0 .functor MUXZ 32, L_000001c526ebdd00, L_000001c526ebd8a0, L_000001c526ebf420, C4<>;
S_000001c526a1d0c0 .scope module, "RF" "Reg_File" 3 42, 12 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_000001c526a83700 .functor BUFZ 32, L_000001c526e5bbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c526a833f0 .functor BUFZ 32, L_000001c526e5cf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c526e56e80_0 .net "RDaddr_i", 4 0, L_000001c526e5ccd0;  alias, 1 drivers
v000001c526e59aa0_0 .net "RDdata_i", 31 0, L_000001c526ebeca0;  alias, 1 drivers
v000001c526e595a0_0 .net "RSaddr_i", 4 0, L_000001c526e5bf10;  1 drivers
v000001c526e59dc0_0 .net "RSdata_o", 31 0, L_000001c526a83700;  alias, 1 drivers
v000001c526e5ae00_0 .net "RTaddr_i", 4 0, L_000001c526e5c910;  1 drivers
v000001c526e5a9a0_0 .net "RTdata_o", 31 0, L_000001c526a833f0;  alias, 1 drivers
v000001c526e59e60_0 .net "RegWrite_i", 0 0, L_000001c526e5d420;  alias, 1 drivers
v000001c526e5aea0 .array/s "Reg_File", 31 0, 31 0;
v000001c526e59d20_0 .net *"_ivl_0", 31 0, L_000001c526e5bbf0;  1 drivers
v000001c526e598c0_0 .net *"_ivl_10", 6 0, L_000001c526e5bdd0;  1 drivers
L_000001c526e5d108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526e5a400_0 .net *"_ivl_13", 1 0, L_000001c526e5d108;  1 drivers
v000001c526e5af40_0 .net *"_ivl_2", 6 0, L_000001c526e5cd70;  1 drivers
L_000001c526e5d0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c526e5a7c0_0 .net *"_ivl_5", 1 0, L_000001c526e5d0c0;  1 drivers
v000001c526e59640_0 .net *"_ivl_8", 31 0, L_000001c526e5cf50;  1 drivers
v000001c526e5a860_0 .net "clk_i", 0 0, v000001c526e5c870_0;  alias, 1 drivers
v000001c526e5ac20_0 .net "rst_n", 0 0, v000001c526e5b3d0_0;  alias, 1 drivers
E_000001c526a89ba0/0 .event negedge, v000001c526e565c0_0;
E_000001c526a89ba0/1 .event posedge, v000001c526e55940_0;
E_000001c526a89ba0 .event/or E_000001c526a89ba0/0, E_000001c526a89ba0/1;
L_000001c526e5bbf0 .array/port v000001c526e5aea0, L_000001c526e5cd70;
L_000001c526e5cd70 .concat [ 5 2 0 0], L_000001c526e5bf10, L_000001c526e5d0c0;
L_000001c526e5cf50 .array/port v000001c526e5aea0, L_000001c526e5bdd0;
L_000001c526e5bdd0 .concat [ 5 2 0 0], L_000001c526e5c910, L_000001c526e5d108;
S_000001c526a19ff0 .scope module, "SE" "Sign_Extend" 3 70, 13 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001c526e5a360_0 .net *"_ivl_1", 0 0, L_000001c526eb7eb0;  1 drivers
v000001c526e59140_0 .net *"_ivl_2", 15 0, L_000001c526eb7f50;  1 drivers
v000001c526e59a00_0 .net "data_i", 15 0, L_000001c526eb8270;  1 drivers
v000001c526e59b40_0 .net "data_o", 31 0, L_000001c526eb8090;  alias, 1 drivers
L_000001c526eb7eb0 .part L_000001c526eb8270, 15, 1;
LS_000001c526eb7f50_0_0 .concat [ 1 1 1 1], L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0;
LS_000001c526eb7f50_0_4 .concat [ 1 1 1 1], L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0;
LS_000001c526eb7f50_0_8 .concat [ 1 1 1 1], L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0;
LS_000001c526eb7f50_0_12 .concat [ 1 1 1 1], L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0, L_000001c526eb7eb0;
L_000001c526eb7f50 .concat [ 4 4 4 4], LS_000001c526eb7f50_0_0, LS_000001c526eb7f50_0_4, LS_000001c526eb7f50_0_8, LS_000001c526eb7f50_0_12;
L_000001c526eb8090 .concat [ 16 16 0 0], L_000001c526eb8270, L_000001c526eb7f50;
S_000001c526a1a180 .scope module, "ShiftVariable" "Mux2to1" 3 110, 6 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_000001c526a89f60 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v000001c526e59820_0 .net "data0_i", 4 0, L_000001c526ebe520;  1 drivers
v000001c526e5ad60_0 .net "data1_i", 4 0, L_000001c526ebe020;  1 drivers
v000001c526e5a4a0_0 .net "data_o", 4 0, L_000001c526ebda80;  alias, 1 drivers
v000001c526e5a540_0 .net "select_i", 0 0, L_000001c526eb7910;  alias, 1 drivers
L_000001c526ebda80 .functor MUXZ 5, L_000001c526ebe520, L_000001c526ebe020, L_000001c526eb7910, C4<>;
S_000001c526a1a310 .scope module, "ZF" "Zero_Filled" 3 75, 14 1 0, S_000001c526aa1dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_000001c526e5dff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c526e59960_0 .net/2u *"_ivl_0", 15 0, L_000001c526e5dff0;  1 drivers
v000001c526e590a0_0 .net *"_ivl_2", 31 0, L_000001c526ebee80;  1 drivers
v000001c526e5a900_0 .net "data_i", 15 0, L_000001c526ebd940;  1 drivers
v000001c526e5aa40_0 .net "data_o", 31 0, L_000001c526ebd8a0;  alias, 1 drivers
L_000001c526ebee80 .concat [ 16 16 0 0], L_000001c526e5dff0, L_000001c526ebd940;
L_000001c526ebd8a0 .concat [ 32 0 0 0], L_000001c526ebee80;
S_000001c526a15e40 .scope module, "shifter" "Shifter" 3 95, 15 1 0, S_000001c526aa1dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result";
    .port_info 1 /INPUT 1 "leftRight";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 32 "sftSrc";
v000001c526e591e0_0 .net *"_ivl_0", 31 0, L_000001c526ebd9e0;  1 drivers
v000001c526e59be0_0 .net *"_ivl_2", 31 0, L_000001c526ebef20;  1 drivers
v000001c526e5a2c0_0 .net "leftRight", 0 0, L_000001c526ebd260;  1 drivers
v000001c526e59f00_0 .net "result", 31 0, L_000001c526ebed40;  alias, 1 drivers
v000001c526e59280_0 .net "sftSrc", 31 0, L_000001c526ebdbc0;  alias, 1 drivers
v000001c526e5a5e0_0 .net "shamt", 4 0, L_000001c526ebda80;  alias, 1 drivers
L_000001c526ebd9e0 .shift/l 32, L_000001c526ebdbc0, L_000001c526ebda80;
L_000001c526ebef20 .shift/r 32, L_000001c526ebdbc0, L_000001c526ebda80;
L_000001c526ebed40 .functor MUXZ 32, L_000001c526ebef20, L_000001c526ebd9e0, L_000001c526ebd260, C4<>;
    .scope S_000001c526a1cda0;
T_0 ;
    %wait E_000001c526a89620;
    %load/vec4 v000001c526e565c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c526e562a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c526e560c0_0;
    %assign/vec4 v000001c526e562a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c526a28600;
T_1 ;
    %wait E_000001c526a88b60;
    %load/vec4 v000001c526e56ca0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000001c526e55580, 4;
    %store/vec4 v000001c526e56200_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c526a28600;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c526e56d40_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c526e56d40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c526e56d40_0;
    %store/vec4a v000001c526e55580, 4, 0;
    %load/vec4 v000001c526e56d40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c526e56d40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001c526a1d0c0;
T_3 ;
    %wait E_000001c526a89ba0;
    %load/vec4 v000001c526e5ac20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c526e59e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c526e59aa0_0;
    %load/vec4 v000001c526e56e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c526e56e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5aea0, 4;
    %load/vec4 v000001c526e56e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c526e5aea0, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c526a2b2c0;
T_4 ;
    %wait E_000001c526a88920;
    %load/vec4 v000001c526e52420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000001c526e536e0_0;
    %load/vec4 v000001c526e53000_0;
    %and;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000001c526e536e0_0;
    %load/vec4 v000001c526e53000_0;
    %or;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001c526e536e0_0;
    %load/vec4 v000001c526e53000_0;
    %add;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001c526e536e0_0;
    %load/vec4 v000001c526e53000_0;
    %sub;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001c526e536e0_0;
    %load/vec4 v000001c526e53000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001c526e536e0_0;
    %load/vec4 v000001c526e53000_0;
    %or;
    %inv;
    %assign/vec4 v000001c526e53d20_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c526aa7890;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001c526e5c870_0;
    %inv;
    %store/vec4 v000001c526e5c870_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c526aa7890;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5cb90, 4, 0;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5cb90, 4, 0;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5cb90, 4, 0;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5cb90, 4, 0;
    %pushi/vec4 13, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5cb90, 4, 0;
    %pushi/vec4 19, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 17, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 22, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 48, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c526e5b970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c526e5c7d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c526e5c7d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c526e5c7d0_0;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %load/vec4 v000001c526e5c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c526e5c7d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001c526aa7890;
T_7 ;
    %vpi_call 2 75 "$readmemb", "CO_P3_test_data1.txt", v000001c526e55580 {0 0 0};
    %vpi_func 2 76 "$fopen" 32, "CO_P3_result.txt" {0 0 0};
    %store/vec4 v000001c526e5ca50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c526e5c870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c526e5b3d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c526e5b290_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v000001c526e5bab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c526e5c730_0, 0, 32;
    %wait E_000001c526a881e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c526e5b3d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c526e5b0b0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001c526e5b290_0;
    %cmpi/ne 25, 0, 32;
    %jmp/0xz T_7.1, 4;
    %load/vec4 v000001c526e5b0b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001c526e55580, 4;
    %store/vec4 v000001c526e5c730_0, 0, 32;
    %load/vec4 v000001c526e5b0b0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001c526e5b0b0_0, 0, 32;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %vpi_call 2 159 "$display", "ERROR: invalid op code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 161 "$stop" {0 0 0};
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001c526e5c550_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001c526e5bd30_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001c526e5cc30_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %vpi_call 2 130 "$display", "ERROR: invalid function code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 132 "$stop" {0 0 0};
    %jmp T_7.20;
T_7.9 ;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %add;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.10 ;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %sub;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.11 ;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %and;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.12 ;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %or;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.13 ;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.14 ;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v000001c526e5c9b0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.15 ;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.16 ;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v000001c526e5c9b0, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.17 ;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.18 ;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %inv;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %inv;
    %and;
    %load/vec4 v000001c526e5cc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001c526e5c550_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001c526e5bd30_0, 0, 5;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001c526e5c550_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001c526e5bd30_0, 0, 5;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %cmp/e;
    %jmp/0xz  T_7.23, 4;
    %load/vec4 v000001c526e5b0b0_0;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001c526e5b0b0_0, 0, 32;
T_7.23 ;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001c526e5c550_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001c526e5bd30_0, 0, 5;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001c526e5c550_0, 0, 5;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001c526e5bd30_0, 0, 5;
    %load/vec4 v000001c526e5c550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c526e5c9b0, 4;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %add;
    %load/vec4 v000001c526e5bd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c526e5c9b0, 4, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %wait E_000001c526a881e0;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v000001c526e562a0_0;
    %load/vec4 v000001c526e5b0b0_0;
    %cmp/ne;
    %jmp/0xz  T_7.27, 6;
    %vpi_call 2 172 "$display", "ERROR: BEQ instruction fail" {0 0 0};
    %vpi_call 2 173 "$display", "The correct pc address is %d", v000001c526e5b0b0_0 {0 0 0};
    %vpi_call 2 174 "$display", "Your pc address is %d", v000001c526e562a0_0 {0 0 0};
    %vpi_call 2 175 "$stop" {0 0 0};
T_7.27 ;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v000001c526e562a0_0;
    %load/vec4 v000001c526e5b0b0_0;
    %cmp/ne;
    %jmp/0xz  T_7.29, 6;
    %vpi_call 2 180 "$display", "ERROR: Your next PC points to wrong address" {0 0 0};
    %vpi_call 2 181 "$display", "The correct pc address is %d", v000001c526e5b0b0_0 {0 0 0};
    %vpi_call 2 182 "$display", "Your pc address is %d", v000001c526e562a0_0 {0 0 0};
    %vpi_call 2 183 "$stop" {0 0 0};
T_7.29 ;
T_7.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c526e5c7d0_0, 0, 32;
T_7.31 ;
    %load/vec4 v000001c526e5c7d0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.32, 5;
    %ix/getv/s 4, v000001c526e5c7d0_0;
    %load/vec4a v000001c526e5aea0, 4;
    %ix/getv/s 4, v000001c526e5c7d0_0;
    %load/vec4a v000001c526e5c9b0, 4;
    %cmp/ne;
    %jmp/0xz  T_7.33, 6;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %jmp T_7.40;
T_7.35 ;
    %load/vec4 v000001c526e5c730_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.46, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %jmp T_7.51;
T_7.41 ;
    %vpi_call 2 195 "$display", "ERROR: ADD instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.42 ;
    %vpi_call 2 198 "$display", "ERROR: SUB instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.43 ;
    %vpi_call 2 201 "$display", "ERROR: AND instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.44 ;
    %vpi_call 2 204 "$display", "ERROR: OR  instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.45 ;
    %vpi_call 2 207 "$display", "ERROR: SLT instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.46 ;
    %vpi_call 2 210 "$display", "ERROR: SLLV instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.47 ;
    %vpi_call 2 213 "$display", "ERROR: SLL  instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.48 ;
    %vpi_call 2 216 "$display", "ERROR: SRLV instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.49 ;
    %vpi_call 2 219 "$display", "ERROR: SRL  instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.50 ;
    %vpi_call 2 222 "$display", "ERROR: NOR  instruction fail" {0 0 0};
    %jmp T_7.51;
T_7.51 ;
    %pop/vec4 1;
    %jmp T_7.40;
T_7.36 ;
    %vpi_call 2 227 "$display", "ERROR: ADDI instruction fail" {0 0 0};
    %jmp T_7.40;
T_7.37 ;
    %vpi_call 2 230 "$display", "ERROR: BEQ  instruction fail" {0 0 0};
    %jmp T_7.40;
T_7.38 ;
    %vpi_call 2 233 "$display", "ERROR: ORI  instruction fail" {0 0 0};
    %jmp T_7.40;
T_7.39 ;
    %vpi_call 2 236 "$display", "ERROR: LUI  instruction fail" {0 0 0};
    %jmp T_7.40;
T_7.40 ;
    %pop/vec4 1;
    %vpi_call 2 239 "$display", "Register %d contains wrong answer", v000001c526e5c7d0_0 {0 0 0};
    %vpi_call 2 240 "$display", "The correct value is %d ", &A<v000001c526e5c9b0, v000001c526e5c7d0_0 > {0 0 0};
    %vpi_call 2 241 "$display", "Your wrong value is %d ", &A<v000001c526e5aea0, v000001c526e5c7d0_0 > {0 0 0};
    %vpi_call 2 242 "$stop" {0 0 0};
T_7.33 ;
    %load/vec4 v000001c526e5c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c526e5c7d0_0, 0, 32;
    %jmp T_7.31;
T_7.32 ;
    %load/vec4 v000001c526e5b0b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001c526e55580, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.52, 4;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v000001c526e5b290_0, 0, 32;
    %delay 20000, 0;
    %jmp T_7.53;
T_7.52 ;
    %load/vec4 v000001c526e5b290_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c526e5b290_0, 0, 32;
T_7.53 ;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 254 "$display", "============================================" {0 0 0};
    %vpi_call 2 255 "$display", "   Congratulation. You pass  TA's pattern   " {0 0 0};
    %vpi_call 2 256 "$display", "============================================" {0 0 0};
    %vpi_call 2 258 "$fdisplay", v000001c526e5ca50_0, "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d, r8=%d, r9=%d, r10=%d, r11=%d, r12=%d, r13=%d, r14=%d ", &A<v000001c526e5aea0, 0>, &A<v000001c526e5aea0, 1>, &A<v000001c526e5aea0, 2>, &A<v000001c526e5aea0, 3>, &A<v000001c526e5aea0, 4>, &A<v000001c526e5aea0, 5>, &A<v000001c526e5aea0, 6>, &A<v000001c526e5aea0, 7>, &A<v000001c526e5aea0, 8>, &A<v000001c526e5aea0, 9>, &A<v000001c526e5aea0, 10>, &A<v000001c526e5aea0, 11>, &A<v000001c526e5aea0, 12>, &A<v000001c526e5aea0, 13>, &A<v000001c526e5aea0, 14> {0 0 0};
    %vpi_call 2 263 "$fclose", v000001c526e5ca50_0 {0 0 0};
    %vpi_call 2 263 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001c526aa7890;
T_8 ;
    %vpi_call 2 267 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 268 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Mux2to1.v";
    "Adder.v";
    "Decoder.v";
    "Instr_Memory.v";
    "Program_Counter.v";
    "Mux3to1.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Zero_Filled.v";
    "Shifter.v";
