

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">at91_aic.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="compiler_8h_source.html">cfg/compiler.h</a>&gt;</code><br/>
</div>
<p><a href="at91__aic_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb7a154ccc076c9a13fab657c32ee891"></a><!-- doxytag: member="at91_aic.h::AIC_SMR" ref="aeb7a154ccc076c9a13fab657c32ee891" args="(i)" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891">AIC_SMR</a>(i)&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + (i) * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Source mode register array. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#aa288282f3e0f67dfb5ac2fe64fcc2a93">AIC_PRIOR_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority mask.  <a href="#aa288282f3e0f67dfb5ac2fe64fcc2a93"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a73008f0401db55ab0304b505e4a7adc2">AIC_SRCTYPE_MASK</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt source type mask.  <a href="#a73008f0401db55ab0304b505e4a7adc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c1b2c46a137d03362d790b50485f6e8"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_INT_LEVEL_SENSITIVE" ref="a9c1b2c46a137d03362d790b50485f6e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a9c1b2c46a137d03362d790b50485f6e8">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal level sensitive. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d91ee1adc1ef33a042d6d022e980fb8"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_INT_EDGE_TRIGGERED" ref="a2d91ee1adc1ef33a042d6d022e980fb8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a2d91ee1adc1ef33a042d6d022e980fb8">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal edge triggered. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac33ecf783039b17c9f707cdbf09f4680"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_LOW_LEVEL" ref="ac33ecf783039b17c9f707cdbf09f4680" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#ac33ecf783039b17c9f707cdbf09f4680">AIC_SRCTYPE_EXT_LOW_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External low level. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6637e75b3f1276b1b7ac067755b795ec"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_NEGATIVE_EDGE" ref="a6637e75b3f1276b1b7ac067755b795ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a6637e75b3f1276b1b7ac067755b795ec">AIC_SRCTYPE_EXT_NEGATIVE_EDGE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a514afa7a56a0967ccd2b592b2bcf5f0e"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_HIGH_LEVEL" ref="a514afa7a56a0967ccd2b592b2bcf5f0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a514afa7a56a0967ccd2b592b2bcf5f0e">AIC_SRCTYPE_EXT_HIGH_LEVEL</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External high level. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa442dd130bec33333549192013c85ea9"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_EXT_POSITIVE_EDGE" ref="aa442dd130bec33333549192013c85ea9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#aa442dd130bec33333549192013c85ea9">AIC_SRCTYPE_EXT_POSITIVE_EDGE</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External rising edge. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#addd72d70adf6f3093b99bc2ad3a0f2a2">AIC_SVR</a>(i)&#160;&#160;&#160;(*((volatile <a class="el" href="at91__aic_8h.html#a73c40bab4af81ce4df0c8b04471c8ac0">irq_handler_t</a> *)(AIC_BASE + 0x80 + (i) * 4)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Source Vector Registers.  <a href="#addd72d70adf6f3093b99bc2ad3a0f2a2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a0742acf085e5937b4d1540d97d325462">AIC_IVR_OFF</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Vector Register.  <a href="#a0742acf085e5937b4d1540d97d325462"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab650257f5a8740b4ec26fb65b22c0c17"></a><!-- doxytag: member="at91_aic.h::AIC_IVR" ref="ab650257f5a8740b4ec26fb65b22c0c17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#ab650257f5a8740b4ec26fb65b22c0c17">AIC_IVR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_IVR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ vector register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a92c14ed56493ebca6bfc0ec55610c44b">AIC_FVR_OFF</a>&#160;&#160;&#160;0x00000104</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Interrupt Vector Register.  <a href="#a92c14ed56493ebca6bfc0ec55610c44b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c1ca8f6ae7ca2a91893c1533f7d7347"></a><!-- doxytag: member="at91_aic.h::AIC_FVR" ref="a6c1ca8f6ae7ca2a91893c1533f7d7347" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a6c1ca8f6ae7ca2a91893c1533f7d7347">AIC_FVR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_FVR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FIQ vector register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a7dd700db0ddfa74f1dc782437bd0d179">AIC_ISR_OFF</a>&#160;&#160;&#160;0x00000108</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="#a7dd700db0ddfa74f1dc782437bd0d179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39fe93f6dd0b6797d5c47329435a4999"></a><!-- doxytag: member="at91_aic.h::AIC_ISR" ref="a39fe93f6dd0b6797d5c47329435a4999" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a39fe93f6dd0b6797d5c47329435a4999">AIC_ISR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_ISR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84126f95526a97c4f779fed36e9359b4"></a><!-- doxytag: member="at91_aic.h::AIC_IRQID_MASK" ref="a84126f95526a97c4f779fed36e9359b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a84126f95526a97c4f779fed36e9359b4">AIC_IRQID_MASK</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current interrupt identifier mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a033c6fecafffbfc033adc4cfba0aeb03">AIC_IPR_OFF</a>&#160;&#160;&#160;0x0000010C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Pending Register.  <a href="#a033c6fecafffbfc033adc4cfba0aeb03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d7df54774110459746b8e9b7abfed2e"></a><!-- doxytag: member="at91_aic.h::AIC_IPR" ref="a6d7df54774110459746b8e9b7abfed2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a6d7df54774110459746b8e9b7abfed2e">AIC_IPR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_IPR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pending register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a3d5678d511d42b1c039820c488028377">AIC_IMR_OFF</a>&#160;&#160;&#160;0x00000110</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register.  <a href="#a3d5678d511d42b1c039820c488028377"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac49687b0cec8fa2f5648a43dc59e88f4"></a><!-- doxytag: member="at91_aic.h::AIC_IMR" ref="ac49687b0cec8fa2f5648a43dc59e88f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#ac49687b0cec8fa2f5648a43dc59e88f4">AIC_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a13b831735d5ce1ee98ac05cb4aed041d">AIC_CISR_OFF</a>&#160;&#160;&#160;0x00000114</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Core Status Register.  <a href="#a13b831735d5ce1ee98ac05cb4aed041d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4554ba127bfbad0ea59e51efe70b0d30"></a><!-- doxytag: member="at91_aic.h::AIC_CISR" ref="a4554ba127bfbad0ea59e51efe70b0d30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a4554ba127bfbad0ea59e51efe70b0d30">AIC_CISR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_CISR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core interrupt status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3627fac08ff8b3c3b5158e209e495a8"></a><!-- doxytag: member="at91_aic.h::AIC_NFIQ" ref="ab3627fac08ff8b3c3b5158e209e495a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#ab3627fac08ff8b3c3b5158e209e495a8">AIC_NFIQ</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core FIQ Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37e88088cef8814aa1ec1884cb4dcd45"></a><!-- doxytag: member="at91_aic.h::AIC_NIRQ" ref="a37e88088cef8814aa1ec1884cb4dcd45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a37e88088cef8814aa1ec1884cb4dcd45">AIC_NIRQ</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core IRQ Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a5824b5b8be0b47b3e7c46c6e90e2aa2a">AIC_IECR_OFF</a>&#160;&#160;&#160;0x00000120</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Command Register.  <a href="#a5824b5b8be0b47b3e7c46c6e90e2aa2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45352b181aa207c667ae1a30c878044f"></a><!-- doxytag: member="at91_aic.h::AIC_IECR" ref="a45352b181aa207c667ae1a30c878044f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a45352b181aa207c667ae1a30c878044f">AIC_IECR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_IECR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable command register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a851fe5156516ec1bd09e645c6a0d4a73">AIC_IDCR_OFF</a>&#160;&#160;&#160;0x00000124</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Disable Command Register.  <a href="#a851fe5156516ec1bd09e645c6a0d4a73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a164b0cc4ded4b92ebe5c285948a832f8"></a><!-- doxytag: member="at91_aic.h::AIC_IDCR" ref="a164b0cc4ded4b92ebe5c285948a832f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a164b0cc4ded4b92ebe5c285948a832f8">AIC_IDCR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_IDCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable command register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a7b59f422859e81236fd96af070c3bfd9">AIC_ICCR_OFF</a>&#160;&#160;&#160;0x00000128</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Command Register.  <a href="#a7b59f422859e81236fd96af070c3bfd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a379915bd20d308c1816315977452c4f1"></a><!-- doxytag: member="at91_aic.h::AIC_ICCR" ref="a379915bd20d308c1816315977452c4f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a379915bd20d308c1816315977452c4f1">AIC_ICCR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_ICCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear command register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a61eedf2bbaed330e8cab14ddaade2da2">AIC_ISCR_OFF</a>&#160;&#160;&#160;0x0000012C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Set Command Register.  <a href="#a61eedf2bbaed330e8cab14ddaade2da2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef7e5c9a1b130e21ac07c9d1694cff3e"></a><!-- doxytag: member="at91_aic.h::AIC_ISCR" ref="aef7e5c9a1b130e21ac07c9d1694cff3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#aef7e5c9a1b130e21ac07c9d1694cff3e">AIC_ISCR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_ISCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt set command register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a0273fea6ae5efabe811c41236fcc14d6">AIC_EOICR_OFF</a>&#160;&#160;&#160;0x00000130</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End Of Interrupt Command Register.  <a href="#a0273fea6ae5efabe811c41236fcc14d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2e41fc2a881cdeab65a204875cad3e7"></a><!-- doxytag: member="at91_aic.h::AIC_EOICR" ref="aa2e41fc2a881cdeab65a204875cad3e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#aa2e41fc2a881cdeab65a204875cad3e7">AIC_EOICR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_EOICR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of interrupt command register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a26498f4b67f42b4c375afac81b42abd7">AIC_SPU_OFF</a>&#160;&#160;&#160;0x00000134</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Spurious Interrupt Vector Register.  <a href="#a26498f4b67f42b4c375afac81b42abd7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4b15505018f451345232495ca1520ec"></a><!-- doxytag: member="at91_aic.h::AIC_SPU" ref="ac4b15505018f451345232495ca1520ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#ac4b15505018f451345232495ca1520ec">AIC_SPU</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_SPU_OFF)==</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Spurious vector register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#af011123eb2af3b74459d0b558cb1ee32">AIC_DCR_OFF</a>&#160;&#160;&#160;0x0000138</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Control Register.  <a href="#af011123eb2af3b74459d0b558cb1ee32"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30b900047cabdf6176fbd1dd07c3dc7f"></a><!-- doxytag: member="at91_aic.h::AIC_DCR" ref="a30b900047cabdf6176fbd1dd07c3dc7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a30b900047cabdf6176fbd1dd07c3dc7f">AIC_DCR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_DCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a72c0fcad9190fc1695657eba6e16a7ef">AIC_FFER_OFF</a>&#160;&#160;&#160;0x00000140</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Forcing Enable Register.  <a href="#a72c0fcad9190fc1695657eba6e16a7ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8c42b852c8745eef4c1ceddd4bd27a5"></a><!-- doxytag: member="at91_aic.h::AIC_FFER" ref="aa8c42b852c8745eef4c1ceddd4bd27a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#aa8c42b852c8745eef4c1ceddd4bd27a5">AIC_FFER</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_FFER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast forcing enable register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#ac63312a6e2d132f1a210a0d0e3b3339b">AIC_FFDR_OFF</a>&#160;&#160;&#160;0x00000144</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Forcing Disable Register.  <a href="#ac63312a6e2d132f1a210a0d0e3b3339b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a733262f228672999eed8a7f556e518c0"></a><!-- doxytag: member="at91_aic.h::AIC_FFDR" ref="a733262f228672999eed8a7f556e518c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a733262f228672999eed8a7f556e518c0">AIC_FFDR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_FFDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast forcing disable register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a405791187b96f04b5d5e859007ecacd1">AIC_FFSR_OFF</a>&#160;&#160;&#160;0x00000148</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Forcing Status Register.  <a href="#a405791187b96f04b5d5e859007ecacd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77d7d1e58543c17abbf38503849b58b4"></a><!-- doxytag: member="at91_aic.h::AIC_FFSR" ref="a77d7d1e58543c17abbf38503849b58b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a77d7d1e58543c17abbf38503849b58b4">AIC_FFSR</a>&#160;&#160;&#160;(*((reg32_t *)(AIC_BASE + AIC_FFSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast forcing status register address. <br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73c40bab4af81ce4df0c8b04471c8ac0"></a><!-- doxytag: member="at91_aic.h::irq_handler_t" ref="a73c40bab4af81ce4df0c8b04471c8ac0" args=")(void)" -->
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__aic_8h.html#a73c40bab4af81ce4df0c8b04471c8ac0">irq_handler_t</a> )(void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for interrupt handlers. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>AT91 advanced interrupt controller. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a13b831735d5ce1ee98ac05cb4aed041d"></a><!-- doxytag: member="at91_aic.h::AIC_CISR_OFF" ref="a13b831735d5ce1ee98ac05cb4aed041d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_CISR_OFF&#160;&#160;&#160;0x00000114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Core Status Register. </p>
<p>Core interrupt status register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00156">156</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af011123eb2af3b74459d0b558cb1ee32"></a><!-- doxytag: member="at91_aic.h::AIC_DCR_OFF" ref="af011123eb2af3b74459d0b558cb1ee32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_DCR_OFF&#160;&#160;&#160;0x0000138</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Debug Control Register. </p>
<p>Debug control register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00200">200</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0273fea6ae5efabe811c41236fcc14d6"></a><!-- doxytag: member="at91_aic.h::AIC_EOICR_OFF" ref="a0273fea6ae5efabe811c41236fcc14d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_EOICR_OFF&#160;&#160;&#160;0x00000130</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End Of Interrupt Command Register. </p>
<p>End of interrupt command register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00188">188</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac63312a6e2d132f1a210a0d0e3b3339b"></a><!-- doxytag: member="at91_aic.h::AIC_FFDR_OFF" ref="ac63312a6e2d132f1a210a0d0e3b3339b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFDR_OFF&#160;&#160;&#160;0x00000144</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fast Forcing Disable Register. </p>
<p>Fast forcing disable register address. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00212">212</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72c0fcad9190fc1695657eba6e16a7ef"></a><!-- doxytag: member="at91_aic.h::AIC_FFER_OFF" ref="a72c0fcad9190fc1695657eba6e16a7ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFER_OFF&#160;&#160;&#160;0x00000140</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fast Forcing Enable Register. </p>
<p>Fast forcing enable register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00206">206</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a405791187b96f04b5d5e859007ecacd1"></a><!-- doxytag: member="at91_aic.h::AIC_FFSR_OFF" ref="a405791187b96f04b5d5e859007ecacd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FFSR_OFF&#160;&#160;&#160;0x00000148</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fast Forcing Status Register. </p>
<p>Fast forcing status register address. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00218">218</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92c14ed56493ebca6bfc0ec55610c44b"></a><!-- doxytag: member="at91_aic.h::AIC_FVR_OFF" ref="a92c14ed56493ebca6bfc0ec55610c44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_FVR_OFF&#160;&#160;&#160;0x00000104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fast Interrupt Vector Register. </p>
<p>FIQ vector register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00131">131</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b59f422859e81236fd96af070c3bfd9"></a><!-- doxytag: member="at91_aic.h::AIC_ICCR_OFF" ref="a7b59f422859e81236fd96af070c3bfd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ICCR_OFF&#160;&#160;&#160;0x00000128</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Clear Command Register. </p>
<p>Interrupt clear command register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00176">176</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a851fe5156516ec1bd09e645c6a0d4a73"></a><!-- doxytag: member="at91_aic.h::AIC_IDCR_OFF" ref="a851fe5156516ec1bd09e645c6a0d4a73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IDCR_OFF&#160;&#160;&#160;0x00000124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Disable Command Register. </p>
<p>Interrupt disable command register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00170">170</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5824b5b8be0b47b3e7c46c6e90e2aa2a"></a><!-- doxytag: member="at91_aic.h::AIC_IECR_OFF" ref="a5824b5b8be0b47b3e7c46c6e90e2aa2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IECR_OFF&#160;&#160;&#160;0x00000120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Enable Command Register. </p>
<p>Interrupt enable command register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00164">164</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d5678d511d42b1c039820c488028377"></a><!-- doxytag: member="at91_aic.h::AIC_IMR_OFF" ref="a3d5678d511d42b1c039820c488028377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IMR_OFF&#160;&#160;&#160;0x00000110</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Mask Register. </p>
<p>Interrupt mask register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00150">150</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a033c6fecafffbfc033adc4cfba0aeb03"></a><!-- doxytag: member="at91_aic.h::AIC_IPR_OFF" ref="a033c6fecafffbfc033adc4cfba0aeb03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IPR_OFF&#160;&#160;&#160;0x0000010C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Pending Register. </p>
<p>Interrupt pending register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00144">144</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61eedf2bbaed330e8cab14ddaade2da2"></a><!-- doxytag: member="at91_aic.h::AIC_ISCR_OFF" ref="a61eedf2bbaed330e8cab14ddaade2da2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISCR_OFF&#160;&#160;&#160;0x0000012C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Set Command Register. </p>
<p>Interrupt set command register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00182">182</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7dd700db0ddfa74f1dc782437bd0d179"></a><!-- doxytag: member="at91_aic.h::AIC_ISR_OFF" ref="a7dd700db0ddfa74f1dc782437bd0d179" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_ISR_OFF&#160;&#160;&#160;0x00000108</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Status Register. </p>
<p>Interrupt status register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00137">137</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0742acf085e5937b4d1540d97d325462"></a><!-- doxytag: member="at91_aic.h::AIC_IVR_OFF" ref="a0742acf085e5937b4d1540d97d325462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_IVR_OFF&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Vector Register. </p>
<p>IRQ vector register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00125">125</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa288282f3e0f67dfb5ac2fe64fcc2a93"></a><!-- doxytag: member="at91_aic.h::AIC_PRIOR_MASK" ref="aa288282f3e0f67dfb5ac2fe64fcc2a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_PRIOR_MASK&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Priority mask. </p>
<p>Priority levels can be between 0 (lowest) and 7 (highest). </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00088">88</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26498f4b67f42b4c375afac81b42abd7"></a><!-- doxytag: member="at91_aic.h::AIC_SPU_OFF" ref="a26498f4b67f42b4c375afac81b42abd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SPU_OFF&#160;&#160;&#160;0x00000134</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Spurious Interrupt Vector Register. </p>
<p>Spurious vector register offset. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00194">194</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73008f0401db55ab0304b505e4a7adc2"></a><!-- doxytag: member="at91_aic.h::AIC_SRCTYPE_MASK" ref="a73008f0401db55ab0304b505e4a7adc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SRCTYPE_MASK&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt source type mask. </p>
<p>Internal interrupts can level sensitive or edge triggered.</p>
<p>External interrupts can triggered on positive or negative levels or on rising or falling edges. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00098">98</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
<a class="anchor" id="addd72d70adf6f3093b99bc2ad3a0f2a2"></a><!-- doxytag: member="at91_aic.h::AIC_SVR" ref="addd72d70adf6f3093b99bc2ad3a0f2a2" args="(i)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_SVR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;(*((volatile <a class="el" href="at91__aic_8h.html#a73c40bab4af81ce4df0c8b04471c8ac0">irq_handler_t</a> *)(AIC_BASE + 0x80 + (i) * 4)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt Source Vector Registers. </p>
<p>Source vector register array.</p>
<p>Stores the addresses of the corresponding interrupt handlers. </p>

<p>Definition at line <a class="el" href="at91__aic_8h_source.html#l00120">120</a> of file <a class="el" href="at91__aic_8h_source.html">at91_aic.h</a>.</p>

</div>
</div>
</div>


