module wideexpr_00065(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (~|(($signed(4'sb1001))+(6'sb101000)))>>(+((({3'sb110,1'sb0,~(($unsigned(1'sb0))+($unsigned(s3))),5'sb00101})>>>($signed(s6)))&(((ctrl[7]?(s3)<=($signed((6'sb001001)>>(1'sb1))):&(({3'sb110,s3,5'b10011})+($unsigned(4'sb1110)))))==(3'sb111))));
  assign y1 = s0;
  assign y2 = ({1{s0}})-(3'sb001);
  assign y3 = $signed(((s7)-(~^((ctrl[5]?(3'sb101)>>(((u5)>>(s7))>=(u2)):(ctrl[2]?-((6'sb001011)+(s4)):(ctrl[5]?(s2)<<(s7):4'sb1100))))))<<((6'sb010110)==(s6)));
  assign y4 = 6'b110010;
  assign y5 = {s2,(ctrl[7]?(((+((6'sb100100)>>>(s6)))>>>(5'sb00000))!=((1'sb1)>>>(u6)))>>(+(s0)):(2'b00)&((ctrl[6]?&(2'b00):$unsigned(s3)))),2'sb00};
  assign y6 = ((s2)^~((ctrl[5]?$signed(4'sb0011):s0)))>>>((ctrl[5]?((ctrl[4]?$signed((3'sb011)|(1'sb1)):(-(s1))<<<(s4)))|($signed((ctrl[6]?-(u7):(ctrl[2]?s5:4'sb1101)))):(ctrl[1]?(ctrl[1]?(s7)+(5'sb00010):$signed(-(s5))):((s6)&($signed(u0)))&(3'sb111))));
  assign y7 = 4'sb0110;
endmodule
