{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461695623952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461695623960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 13:33:43 2016 " "Processing started: Tue Apr 26 13:33:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461695623960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461695623960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461695623960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461695624342 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "Define mpu-6050_english.v(56) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(56): text macro \"Define\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 56 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"8\";  expecting \".\", or \"(\" mpu-6050_english.v(73) " "Verilog HDL syntax error at mpu-6050_english.v(73) near text: \"8\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DEVICE_WRITE mpu-6050_english.v(165) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(165): text macro \"DEVICE_WRITE\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 165 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(165) " "Verilog HDL syntax error at mpu-6050_english.v(165) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SCL_HIG mpu-6050_english.v(169) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(169): text macro \"SCL_HIG\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 169 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand mpu-6050_english.v(169) " "Verilog HDL syntax error at mpu-6050_english.v(169) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" mpu-6050_english.v(176) " "Verilog HDL syntax error at mpu-6050_english.v(176) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 176 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SCL_LOW mpu-6050_english.v(180) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(180): text macro \"SCL_LOW\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 180 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand mpu-6050_english.v(180) " "Verilog HDL syntax error at mpu-6050_english.v(180) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 180 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" mpu-6050_english.v(196) " "Verilog HDL syntax error at mpu-6050_english.v(196) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 196 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SCL_NEG mpu-6050_english.v(200) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(200): text macro \"SCL_NEG\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 200 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand mpu-6050_english.v(200) " "Verilog HDL syntax error at mpu-6050_english.v(200) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 200 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "PWR_MGMT_1 mpu-6050_english.v(204) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(204): text macro \"PWR_MGMT_1\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 204 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(204) " "Verilog HDL syntax error at mpu-6050_english.v(204) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 204 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SMPLRT_DIV mpu-6050_english.v(205) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(205): text macro \"SMPLRT_DIV\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 205 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(205) " "Verilog HDL syntax error at mpu-6050_english.v(205) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 205 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CONFIG1 mpu-6050_english.v(206) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(206): text macro \"CONFIG1\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 206 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639288 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(206) " "Verilog HDL syntax error at mpu-6050_english.v(206) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 206 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "GYRO_CONFIG mpu-6050_english.v(207) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(207): text macro \"GYRO_CONFIG\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 207 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(207) " "Verilog HDL syntax error at mpu-6050_english.v(207) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 207 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_CONFIG mpu-6050_english.v(208) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(208): text macro \"ACC_CONFIG\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 208 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(208) " "Verilog HDL syntax error at mpu-6050_english.v(208) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 208 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_XH mpu-6050_english.v(209) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(209): text macro \"ACC_XH\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 209 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(209) " "Verilog HDL syntax error at mpu-6050_english.v(209) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 209 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_XL mpu-6050_english.v(210) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(210): text macro \"ACC_XL\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 210 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(210) " "Verilog HDL syntax error at mpu-6050_english.v(210) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 210 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_YH mpu-6050_english.v(211) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(211): text macro \"ACC_YH\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 211 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(211) " "Verilog HDL syntax error at mpu-6050_english.v(211) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 211 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_YL mpu-6050_english.v(212) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(212): text macro \"ACC_YL\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 212 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(212) " "Verilog HDL syntax error at mpu-6050_english.v(212) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 212 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_ZH mpu-6050_english.v(213) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(213): text macro \"ACC_ZH\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 213 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(213) " "Verilog HDL syntax error at mpu-6050_english.v(213) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 213 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ACC_ZL mpu-6050_english.v(214) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(214): text macro \"ACC_ZL\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 214 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(214) " "Verilog HDL syntax error at mpu-6050_english.v(214) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 214 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "GYRO_XH mpu-6050_english.v(215) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(215): text macro \"GYRO_XH\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 215 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand mpu-6050_english.v(215) " "Verilog HDL syntax error at mpu-6050_english.v(215) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 215 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "GYRO_XL mpu-6050_english.v(216) " "Verilog HDL Compiler Directive warning at mpu-6050_english.v(216): text macro \"GYRO_XL\" is undefined" {  } { { "mpu-6050_english.v" "" { Text "F:/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/mpu-6050_english.v" 216 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu-6050_english.v 0 0 " "Found 0 design units, including 0 entities, in source file mpu-6050_english.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461695639296 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461695639405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 13:33:59 2016 " "Processing ended: Tue Apr 26 13:33:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461695639405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461695639405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461695639405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461695639405 ""}
