/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] _00_;
  wire [6:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [27:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire [17:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & celloutsig_1_4z);
  assign celloutsig_1_15z = ~(celloutsig_1_0z & celloutsig_1_12z[0]);
  assign celloutsig_0_4z = ~(in_data[41] & in_data[80]);
  assign celloutsig_1_19z = ~(celloutsig_1_4z & celloutsig_1_10z[3]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_4z);
  assign celloutsig_0_9z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[4] & celloutsig_0_10z);
  assign celloutsig_0_0z = ~in_data[1];
  assign celloutsig_0_32z = ~celloutsig_0_20z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_11z = ~celloutsig_1_16z;
  assign celloutsig_0_15z = ~celloutsig_0_3z[0];
  assign celloutsig_0_16z = ~celloutsig_0_24z;
  assign celloutsig_0_18z = ~in_data[5];
  assign celloutsig_0_25z = ~celloutsig_0_10z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 20'h00000;
    else _00_ <= in_data[174:155];
  reg [6:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _20_ <= 7'h00;
    else _20_ <= { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign { _01_[6:5], celloutsig_1_16z, _01_[3:0] } = _20_;
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_0_24z, _02_[2:0] } = _21_;
  assign celloutsig_1_0z = in_data[161:158] || in_data[180:177];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_2z } || { celloutsig_0_3z[4:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_11z[16:15], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z } || { in_data[60:53], celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_26z[6:2], celloutsig_0_4z, celloutsig_0_24z, _02_[2:0], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_18z } % { 1'h1, celloutsig_0_30z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[26:24], celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[183:176], celloutsig_1_1z } % { 1'h1, in_data[120:113] };
  assign celloutsig_1_12z = { _00_[6], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_9z[1:0] };
  assign celloutsig_1_18z = { celloutsig_1_10z[5], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_17z } % { 1'h1, celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z } % { 1'h1, in_data[55:47], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[83:73], celloutsig_0_8z } % { 1'h1, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_30z = celloutsig_0_19z[19:3] % { 1'h1, celloutsig_0_19z[10:1], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[175:174], celloutsig_1_1z } ~^ in_data[152:150];
  assign celloutsig_1_10z = in_data[164:149] ~^ { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_7z = in_data[8:3] ~^ { in_data[93:89], celloutsig_0_2z };
  assign celloutsig_0_17z = in_data[87:78] ~^ { celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_19z = { celloutsig_0_17z[7:1], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_5z } ~^ { in_data[1:0], celloutsig_0_24z, _02_[2:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_24z, _02_[2:0], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_24z, _02_[2:0] };
  assign celloutsig_0_26z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_12z } ~^ { celloutsig_0_14z[9:3], celloutsig_0_24z, _02_[2:0] };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[179] & in_data[97]));
  assign celloutsig_1_17z = ~((celloutsig_1_10z[8] & celloutsig_1_15z) | (celloutsig_1_9z[4] & celloutsig_1_11z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[10] & celloutsig_0_0z));
  assign celloutsig_0_10z = ~((celloutsig_0_2z & celloutsig_0_9z) | (celloutsig_0_7z[5] & celloutsig_0_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_7z[1] & celloutsig_0_7z[5]) | (in_data[18] & celloutsig_0_3z[2]));
  assign celloutsig_0_2z = ~((in_data[43] & celloutsig_0_1z) | (in_data[36] & celloutsig_0_0z));
  assign _01_[4] = celloutsig_1_16z;
  assign _02_[3] = celloutsig_0_24z;
  assign { out_data[137:128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
