{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 21:44:14 2013 " "Info: Processing started: Thu Dec 05 21:44:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Info: Found entity 1: proj" {  } { { "proj.bdf" "" { Schematic "C:/altera/91/quartus/m ichal/proj.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv25milionow.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freqdiv25milionow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqdiv25milionow-freqdiv25milionow_architecture " "Info: Found design unit 1: freqdiv25milionow-freqdiv25milionow_architecture" {  } { { "freqdiv25milionow.vhd" "" { Text "C:/altera/91/quartus/m ichal/freqdiv25milionow.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 freqdiv25milionow " "Info: Found entity 1: freqdiv25milionow" {  } { { "freqdiv25milionow.vhd" "" { Text "C:/altera/91/quartus/m ichal/freqdiv25milionow.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dekoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dekoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dekoder-dekoder_architecture " "Info: Found design unit 1: dekoder-dekoder_architecture" {  } { { "dekoder.vhd" "" { Text "C:/altera/91/quartus/m ichal/dekoder.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dekoder " "Info: Found entity 1: dekoder" {  } { { "dekoder.vhd" "" { Text "C:/altera/91/quartus/m ichal/dekoder.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file licz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licz-licz_architecture " "Info: Found design unit 1: licz-licz_architecture" {  } { { "licz.vhd" "" { Text "C:/altera/91/quartus/m ichal/licz.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 licz " "Info: Found entity 1: licz" {  } { { "licz.vhd" "" { Text "C:/altera/91/quartus/m ichal/licz.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Info: Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dekoder dekoder:inst " "Info: Elaborating entity \"dekoder\" for hierarchy \"dekoder:inst\"" {  } { { "proj.bdf" "inst" { Schematic "C:/altera/91/quartus/m ichal/proj.bdf" { { 48 600 776 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licz licz:inst2 " "Info: Elaborating entity \"licz\" for hierarchy \"licz:inst2\"" {  } { { "proj.bdf" "inst2" { Schematic "C:/altera/91/quartus/m ichal/proj.bdf" { { 48 392 520 224 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv25milionow freqdiv25milionow:inst1 " "Info: Elaborating entity \"freqdiv25milionow\" for hierarchy \"freqdiv25milionow:inst1\"" {  } { { "proj.bdf" "inst1" { Schematic "C:/altera/91/quartus/m ichal/proj.bdf" { { 48 200 328 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Info: Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Info: Implemented 77 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 21:44:17 2013 " "Info: Processing ended: Thu Dec 05 21:44:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
