###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-05.ece.iastate.edu)
#  Generated on:      Wed Oct  7 15:05:47 2015
#  Design:            lab1
#  Command:           placeDesign -inPlaceOpt -prePlaceOpt
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN lab1 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 30.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 227.025 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 30.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 162.400 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 514050 384800 ) ;

ROW CORE_ROW_0 core 60000 60000 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 core 60000 63600 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 core 60000 69200 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 core 60000 72800 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 core 60000 78400 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 core 60000 82000 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 core 60000 87600 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 core 60000 91200 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 core 60000 96800 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 core 60000 100400 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_10 core 60000 106000 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_11 core 60000 109600 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_12 core 60000 115200 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_13 core 60000 118800 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_14 core 60000 124400 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_15 core 60000 128000 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_16 core 60000 133600 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_17 core 60000 137200 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_18 core 60000 142800 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_19 core 60000 146400 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_20 core 60000 152000 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_21 core 60000 155600 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_22 core 60000 161200 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_23 core 60000 164800 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_24 core 60000 170400 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_25 core 60000 174000 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_26 core 60000 179600 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_27 core 60000 183200 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_28 core 60000 188800 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_29 core 60000 192400 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_30 core 60000 198000 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_31 core 60000 201600 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_32 core 60000 207200 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_33 core 60000 210800 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_34 core 60000 216400 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_35 core 60000 220000 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_36 core 60000 225600 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_37 core 60000 229200 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_38 core 60000 234800 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_39 core 60000 238400 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_40 core 60000 244000 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_41 core 60000 247600 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_42 core 60000 253200 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_43 core 60000 256800 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_44 core 60000 262400 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_45 core 60000 266000 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_46 core 60000 271600 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_47 core 60000 275200 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_48 core 60000 280800 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_49 core 60000 284400 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_50 core 60000 290000 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_51 core 60000 293600 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_52 core 60000 299200 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_53 core 60000 302800 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_54 core 60000 308400 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_55 core 60000 312000 N DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_56 core 60000 317600 FS DO 985 BY 1 STEP 400 0
 ;
ROW CORE_ROW_57 core 60000 321200 N DO 985 BY 1 STEP 400 0
 ;

TRACKS Y 800 DO 240 STEP 1600 LAYER M8 ;
TRACKS X 1000 DO 321 STEP 1600 LAYER M8 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M7 ;
TRACKS Y 800 DO 240 STEP 1600 LAYER M7 ;
TRACKS Y 400 DO 961 STEP 400 LAYER M6 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M6 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 961 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 961 STEP 400 LAYER M4 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M4 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 961 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 961 STEP 400 LAYER M2 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M2 ;
TRACKS X 200 DO 1285 STEP 400 LAYER M1 ;
TRACKS Y 400 DO 961 STEP 400 LAYER M1 ;

GCELLGRID X 512200 DO 2 STEP 1850 ;
GCELLGRID X 200 DO 129 STEP 4000 ;
GCELLGRID X 0 DO 2 STEP 200 ;
GCELLGRID Y 384400 DO 2 STEP 400 ;
GCELLGRID Y 400 DO 97 STEP 4000 ;
GCELLGRID Y 0 DO 2 STEP 400 ;

VIAS 1 ;
- VIAGEN12_1
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 140 140 140 140
 + ROWCOL 43 43
 ;
END VIAS

PINS 52 ;
- iCLK + NET iCLK + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 331500 520 ) W ;
- iRST_N + NET iRST_N + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 305800 0 ) N ;
- iSEL + NET iSEL + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 249400 0 ) N ;
- iA0[7] + NET iA0[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 287000 384800 ) S ;
- iA0[6] + NET iA0[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 435800 384800 ) S ;
- iA0[5] + NET iA0[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 255200 ) W ;
- iA0[4] + NET iA0[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 273600 ) W ;
- iA0[3] + NET iA0[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 246000 ) W ;
- iA0[2] + NET iA0[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 249200 ) W ;
- iA0[1] + NET iA0[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 267600 ) W ;
- iA0[0] + NET iA0[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 209200 ) W ;
- iA1[7] + NET iA1[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 426200 384800 ) S ;
- iA1[6] + NET iA1[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 364600 384800 ) S ;
- iA1[5] + NET iA1[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 218400 ) W ;
- iA1[4] + NET iA1[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 236800 ) W ;
- iA1[3] + NET iA1[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 200000 ) W ;
- iA1[2] + NET iA1[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 258400 ) W ;
- iA1[1] + NET iA1[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -520 0 ) ( 520 200 )
  + PLACED ( 426700 384280 ) W ;
- iA1[0] + NET iA1[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 292000 ) W ;
- iB0[7] + NET iB0[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 269000 384800 ) S ;
- iB0[6] + NET iB0[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 206600 384800 ) S ;
- iB0[5] + NET iB0[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 194000 ) W ;
- iB0[4] + NET iB0[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 172400 ) W ;
- iB0[3] + NET iB0[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 175400 384800 ) S ;
- iB0[2] + NET iB0[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 224200 384800 ) S ;
- iB0[1] + NET iB0[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 227600 ) W ;
- iB0[0] + NET iB0[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 100500 384280 ) E ;
- iB1[7] + NET iB1[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 192200 0 ) N ;
- iB1[6] + NET iB1[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 98100 520 ) E ;
- iB1[5] + NET iB1[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 322200 0 ) N ;
- iB1[4] + NET iB1[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 181600 ) E ;
- iB1[3] + NET iB1[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 126400 ) W ;
- iB1[2] + NET iB1[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -100 0 ) ( 100 1040 )
  + PLACED ( 514050 126400 ) W ;
- iB1[1] + NET iB1[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 382600 0 ) N ;
- iB1[0] + NET iB1[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 369000 0 ) N ;
- oR[16] + NET oR[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 111000 0 ) N ;
- oR[15] + NET oR[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 115400 0 ) N ;
- oR[14] + NET oR[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 97000 0 ) N ;
- oR[13] + NET oR[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 125400 0 ) N ;
- oR[12] + NET oR[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 137800 0 ) N ;
- oR[11] + NET oR[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 199400 0 ) N ;
- oR[10] + NET oR[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 147000 0 ) N ;
- oR[9] + NET oR[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 273800 0 ) N ;
- oR[8] + NET oR[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 335400 0 ) N ;
- oR[7] + NET oR[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 371400 0 ) N ;
- oR[6] + NET oR[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 410600 0 ) N ;
- oR[5] + NET oR[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 402600 0 ) N ;
- oR[4] + NET oR[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 421400 0 ) N ;
- oR[3] + NET oR[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 422300 520 ) W ;
- oR[2] + NET oR[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 427500 520 ) W ;
- oR[1] + NET oR[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 431500 520 ) W ;
- oR[0] + NET oR[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M4 ( -100 0 ) ( 100 1040 )
  + PLACED ( 371800 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS
  + ROUTED M1 19800 + SHAPE RING ( 74570 26500 ) ( 76330 * )
    NEW M1 19800 + SHAPE RING ( 180970 26500 ) ( 181020 * )
    NEW M2 19800 + SHAPE RING ( 26500 16600 ) ( * 368200 )
    NEW M1 19800 + SHAPE RING ( 247980 26500 ) ( 497400 * )
    NEW M1 19800 + SHAPE RING ( 16600 358300 ) ( 497400 * )
    NEW M2 19800 + SHAPE RING ( 487500 16600 ) ( * 368200 )
    NEW M2 0 + SHAPE RING ( 26500 358300 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 487500 26500 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 487500 358300 ) VIAGEN12_1
  + USE GROUND
 ;
- VDD
  + ROUTED M1 19800 + SHAPE RING ( 48090 49900 ) ( 48190 * )
    NEW M2 19800 + SHAPE RING ( 49900 40000 ) ( * 344800 )
    NEW M1 19800 + SHAPE RING ( 255640 49900 ) ( 474000 * )
    NEW M1 19800 + SHAPE RING ( 40000 334900 ) ( 474000 * )
    NEW M2 19800 + SHAPE RING ( 464100 40000 ) ( * 344800 )
    NEW M2 0 + SHAPE RING ( 49900 334900 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 464100 49900 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 464100 334900 ) VIAGEN12_1
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
