// Seed: 2203904571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout tri0 id_8;
  input wire id_7;
  output wire id_6;
  output wand id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout uwire id_1;
  wire id_10;
  wire id_11;
  assign id_1 = -1'b0;
  parameter id_12 = 1;
  assign id_8 = 1 - 1;
  parameter id_13 = 1;
  wire id_14;
  wire id_15;
  ;
  wire [1 : 1] id_16;
  localparam id_17 = id_13;
  wire id_18;
  assign id_5 = id_9;
  assign id_5#(
      .id_7(id_17[1'h0 : 1] - {id_17{id_17}} ==? id_13),
      .id_3(id_17 && id_17)
  ) = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input tri id_2,
    input supply0 id_3
);
  assign id_0 = id_3;
  assign id_0 = id_2;
  tri id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = -1;
  always
    id_1#(
        .id_2(1),
        .id_5(-1),
        .id_3(1)
    ) = id_3;
endmodule
