
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000424  00800100  00002f62  00002ff6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002f62  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000011e  00800524  00800524  0000341a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000341c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00003ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  00003b70  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000054fd  00000000  00000000  00003e30  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001631  00000000  00000000  0000932d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001e57  00000000  00000000  0000a95e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c24  00000000  00000000  0000c7b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000014c3  00000000  00000000  0000d3dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000031d4  00000000  00000000  0000e89f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 16 01 	jmp	0x22c	; 0x22c <__ctors_end>
       4:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
       8:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
       c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      10:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      14:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      18:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      1c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      20:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      24:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      28:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      2c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      30:	0c 94 da 15 	jmp	0x2bb4	; 0x2bb4 <__vector_12>
      34:	0c 94 07 16 	jmp	0x2c0e	; 0x2c0e <__vector_13>
      38:	0c 94 34 16 	jmp	0x2c68	; 0x2c68 <__vector_14>
      3c:	0c 94 e8 16 	jmp	0x2dd0	; 0x2dd0 <__vector_15>
      40:	0c 94 c6 15 	jmp	0x2b8c	; 0x2b8c <__vector_16>
      44:	0c 94 d0 15 	jmp	0x2ba0	; 0x2ba0 <__vector_17>
      48:	0c 94 27 03 	jmp	0x64e	; 0x64e <__vector_18>
      4c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      50:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      54:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      58:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      5c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      60:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      64:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      68:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      6c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      70:	0c 94 61 16 	jmp	0x2cc2	; 0x2cc2 <__vector_28>
      74:	0c 94 8e 16 	jmp	0x2d1c	; 0x2d1c <__vector_29>
      78:	0c 94 bb 16 	jmp	0x2d76	; 0x2d76 <__vector_30>
      7c:	0c 94 f2 16 	jmp	0x2de4	; 0x2de4 <__vector_31>
      80:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      84:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      88:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      8c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      90:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      94:	31 0f       	add	r19, r17
      96:	3a 0f       	add	r19, r26
      98:	43 0f       	add	r20, r19
      9a:	55 0f       	add	r21, r21
      9c:	4c 0f       	add	r20, r28
      9e:	5e 0f       	add	r21, r30
      a0:	67 0f       	add	r22, r23
      a2:	70 0f       	add	r23, r16
      a4:	09 10       	cpse	r0, r9
      a6:	09 10       	cpse	r0, r9
      a8:	09 10       	cpse	r0, r9
      aa:	79 0f       	add	r23, r25
      ac:	09 10       	cpse	r0, r9
      ae:	09 10       	cpse	r0, r9
      b0:	09 10       	cpse	r0, r9
      b2:	09 10       	cpse	r0, r9
      b4:	09 10       	cpse	r0, r9
      b6:	09 10       	cpse	r0, r9
      b8:	09 10       	cpse	r0, r9
      ba:	09 10       	cpse	r0, r9
      bc:	09 10       	cpse	r0, r9
      be:	09 10       	cpse	r0, r9
      c0:	09 10       	cpse	r0, r9
      c2:	09 10       	cpse	r0, r9
      c4:	09 10       	cpse	r0, r9
      c6:	09 10       	cpse	r0, r9
      c8:	09 10       	cpse	r0, r9
      ca:	09 10       	cpse	r0, r9
      cc:	09 10       	cpse	r0, r9
      ce:	09 10       	cpse	r0, r9
      d0:	09 10       	cpse	r0, r9
      d2:	09 10       	cpse	r0, r9
      d4:	09 10       	cpse	r0, r9
      d6:	09 10       	cpse	r0, r9
      d8:	09 10       	cpse	r0, r9
      da:	09 10       	cpse	r0, r9
      dc:	09 10       	cpse	r0, r9
      de:	09 10       	cpse	r0, r9
      e0:	09 10       	cpse	r0, r9
      e2:	09 10       	cpse	r0, r9
      e4:	09 10       	cpse	r0, r9
      e6:	09 10       	cpse	r0, r9
      e8:	09 10       	cpse	r0, r9
      ea:	09 10       	cpse	r0, r9
      ec:	09 10       	cpse	r0, r9
      ee:	09 10       	cpse	r0, r9
      f0:	09 10       	cpse	r0, r9
      f2:	09 10       	cpse	r0, r9
      f4:	09 10       	cpse	r0, r9
      f6:	09 10       	cpse	r0, r9
      f8:	09 10       	cpse	r0, r9
      fa:	09 10       	cpse	r0, r9
      fc:	09 10       	cpse	r0, r9
      fe:	09 10       	cpse	r0, r9
     100:	09 10       	cpse	r0, r9
     102:	09 10       	cpse	r0, r9
     104:	09 10       	cpse	r0, r9
     106:	09 10       	cpse	r0, r9
     108:	09 10       	cpse	r0, r9
     10a:	09 10       	cpse	r0, r9
     10c:	09 10       	cpse	r0, r9
     10e:	09 10       	cpse	r0, r9
     110:	09 10       	cpse	r0, r9
     112:	09 10       	cpse	r0, r9
     114:	09 10       	cpse	r0, r9
     116:	09 10       	cpse	r0, r9
     118:	09 10       	cpse	r0, r9
     11a:	09 10       	cpse	r0, r9
     11c:	09 10       	cpse	r0, r9
     11e:	09 10       	cpse	r0, r9
     120:	09 10       	cpse	r0, r9
     122:	09 10       	cpse	r0, r9
     124:	09 10       	cpse	r0, r9
     126:	09 10       	cpse	r0, r9
     128:	09 10       	cpse	r0, r9
     12a:	09 10       	cpse	r0, r9
     12c:	09 10       	cpse	r0, r9
     12e:	09 10       	cpse	r0, r9
     130:	09 10       	cpse	r0, r9
     132:	09 10       	cpse	r0, r9
     134:	09 10       	cpse	r0, r9
     136:	09 10       	cpse	r0, r9
     138:	09 10       	cpse	r0, r9
     13a:	09 10       	cpse	r0, r9
     13c:	09 10       	cpse	r0, r9
     13e:	09 10       	cpse	r0, r9
     140:	09 10       	cpse	r0, r9
     142:	09 10       	cpse	r0, r9
     144:	09 10       	cpse	r0, r9
     146:	09 10       	cpse	r0, r9
     148:	82 0f       	add	r24, r18
     14a:	8b 0f       	add	r24, r27
     14c:	94 0f       	add	r25, r20
     14e:	9d 0f       	add	r25, r29
     150:	af 0f       	add	r26, r31
     152:	a6 0f       	add	r26, r22
     154:	b8 0f       	add	r27, r24
     156:	09 10       	cpse	r0, r9
     158:	09 10       	cpse	r0, r9
     15a:	09 10       	cpse	r0, r9
     15c:	09 10       	cpse	r0, r9
     15e:	c1 0f       	add	r28, r17
     160:	ca 0f       	add	r28, r26
     162:	d3 0f       	add	r29, r19
     164:	09 10       	cpse	r0, r9
     166:	dc 0f       	add	r29, r28
     168:	e5 0f       	add	r30, r21
     16a:	09 10       	cpse	r0, r9
     16c:	09 10       	cpse	r0, r9
     16e:	09 10       	cpse	r0, r9
     170:	09 10       	cpse	r0, r9
     172:	09 10       	cpse	r0, r9
     174:	09 10       	cpse	r0, r9
     176:	09 10       	cpse	r0, r9
     178:	09 10       	cpse	r0, r9
     17a:	09 10       	cpse	r0, r9
     17c:	09 10       	cpse	r0, r9
     17e:	09 10       	cpse	r0, r9
     180:	09 10       	cpse	r0, r9
     182:	09 10       	cpse	r0, r9
     184:	09 10       	cpse	r0, r9
     186:	09 10       	cpse	r0, r9
     188:	09 10       	cpse	r0, r9
     18a:	09 10       	cpse	r0, r9
     18c:	09 10       	cpse	r0, r9
     18e:	09 10       	cpse	r0, r9
     190:	09 10       	cpse	r0, r9
     192:	09 10       	cpse	r0, r9
     194:	09 10       	cpse	r0, r9
     196:	09 10       	cpse	r0, r9
     198:	09 10       	cpse	r0, r9
     19a:	09 10       	cpse	r0, r9
     19c:	09 10       	cpse	r0, r9
     19e:	09 10       	cpse	r0, r9
     1a0:	09 10       	cpse	r0, r9
     1a2:	09 10       	cpse	r0, r9
     1a4:	09 10       	cpse	r0, r9
     1a6:	09 10       	cpse	r0, r9
     1a8:	09 10       	cpse	r0, r9
     1aa:	09 10       	cpse	r0, r9
     1ac:	09 10       	cpse	r0, r9
     1ae:	09 10       	cpse	r0, r9
     1b0:	09 10       	cpse	r0, r9
     1b2:	09 10       	cpse	r0, r9
     1b4:	09 10       	cpse	r0, r9
     1b6:	09 10       	cpse	r0, r9
     1b8:	09 10       	cpse	r0, r9
     1ba:	09 10       	cpse	r0, r9
     1bc:	09 10       	cpse	r0, r9
     1be:	09 10       	cpse	r0, r9
     1c0:	09 10       	cpse	r0, r9
     1c2:	09 10       	cpse	r0, r9
     1c4:	09 10       	cpse	r0, r9
     1c6:	09 10       	cpse	r0, r9
     1c8:	09 10       	cpse	r0, r9
     1ca:	09 10       	cpse	r0, r9
     1cc:	09 10       	cpse	r0, r9
     1ce:	09 10       	cpse	r0, r9
     1d0:	09 10       	cpse	r0, r9
     1d2:	09 10       	cpse	r0, r9
     1d4:	09 10       	cpse	r0, r9
     1d6:	09 10       	cpse	r0, r9
     1d8:	09 10       	cpse	r0, r9
     1da:	09 10       	cpse	r0, r9
     1dc:	09 10       	cpse	r0, r9
     1de:	09 10       	cpse	r0, r9
     1e0:	09 10       	cpse	r0, r9
     1e2:	09 10       	cpse	r0, r9
     1e4:	09 10       	cpse	r0, r9
     1e6:	09 10       	cpse	r0, r9
     1e8:	09 10       	cpse	r0, r9
     1ea:	09 10       	cpse	r0, r9
     1ec:	09 10       	cpse	r0, r9
     1ee:	09 10       	cpse	r0, r9
     1f0:	09 10       	cpse	r0, r9
     1f2:	09 10       	cpse	r0, r9
     1f4:	09 10       	cpse	r0, r9
     1f6:	09 10       	cpse	r0, r9
     1f8:	09 10       	cpse	r0, r9
     1fa:	09 10       	cpse	r0, r9
     1fc:	09 10       	cpse	r0, r9
     1fe:	09 10       	cpse	r0, r9
     200:	09 10       	cpse	r0, r9
     202:	09 10       	cpse	r0, r9
     204:	09 10       	cpse	r0, r9
     206:	09 10       	cpse	r0, r9
     208:	09 10       	cpse	r0, r9
     20a:	09 10       	cpse	r0, r9
     20c:	09 10       	cpse	r0, r9
     20e:	09 10       	cpse	r0, r9
     210:	09 10       	cpse	r0, r9
     212:	09 10       	cpse	r0, r9
     214:	09 10       	cpse	r0, r9
     216:	09 10       	cpse	r0, r9
     218:	09 10       	cpse	r0, r9
     21a:	09 10       	cpse	r0, r9
     21c:	09 10       	cpse	r0, r9
     21e:	09 10       	cpse	r0, r9
     220:	09 10       	cpse	r0, r9
     222:	09 10       	cpse	r0, r9
     224:	09 10       	cpse	r0, r9
     226:	ee 0f       	add	r30, r30
     228:	f7 0f       	add	r31, r23
     22a:	00 10       	cpse	r0, r0

0000022c <__ctors_end>:
     22c:	11 24       	eor	r1, r1
     22e:	1f be       	out	0x3f, r1	; 63
     230:	cf ef       	ldi	r28, 0xFF	; 255
     232:	d8 e0       	ldi	r29, 0x08	; 8
     234:	de bf       	out	0x3e, r29	; 62
     236:	cd bf       	out	0x3d, r28	; 61

00000238 <__do_copy_data>:
     238:	15 e0       	ldi	r17, 0x05	; 5
     23a:	a0 e0       	ldi	r26, 0x00	; 0
     23c:	b1 e0       	ldi	r27, 0x01	; 1
     23e:	e2 e6       	ldi	r30, 0x62	; 98
     240:	ff e2       	ldi	r31, 0x2F	; 47
     242:	02 c0       	rjmp	.+4      	; 0x248 <__do_copy_data+0x10>
     244:	05 90       	lpm	r0, Z+
     246:	0d 92       	st	X+, r0
     248:	a4 32       	cpi	r26, 0x24	; 36
     24a:	b1 07       	cpc	r27, r17
     24c:	d9 f7       	brne	.-10     	; 0x244 <__do_copy_data+0xc>

0000024e <__do_clear_bss>:
     24e:	16 e0       	ldi	r17, 0x06	; 6
     250:	a4 e2       	ldi	r26, 0x24	; 36
     252:	b5 e0       	ldi	r27, 0x05	; 5
     254:	01 c0       	rjmp	.+2      	; 0x258 <.do_clear_bss_start>

00000256 <.do_clear_bss_loop>:
     256:	1d 92       	st	X+, r1

00000258 <.do_clear_bss_start>:
     258:	a2 34       	cpi	r26, 0x42	; 66
     25a:	b1 07       	cpc	r27, r17
     25c:	e1 f7       	brne	.-8      	; 0x256 <.do_clear_bss_loop>
     25e:	0e 94 35 01 	call	0x26a	; 0x26a <main>
     262:	0c 94 af 17 	jmp	0x2f5e	; 0x2f5e <_exit>

00000266 <__bad_interrupt>:
     266:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000026a <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     26a:	0e 94 52 15 	call	0x2aa4	; 0x2aa4 <main_init>
	
	while(1){	
		wdt_reset();
     26e:	a8 95       	wdr
		EventHandleEvent();
     270:	0e 94 cb 13 	call	0x2796	; 0x2796 <EventHandleEvent>
     274:	fc cf       	rjmp	.-8      	; 0x26e <main+0x4>

00000276 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     276:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     278:	92 95       	swap	r25
     27a:	9f 70       	andi	r25, 0x0F	; 15
     27c:	90 fd       	sbrc	r25, 0
     27e:	0b c0       	rjmp	.+22     	; 0x296 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     280:	e8 2f       	mov	r30, r24
     282:	f0 e0       	ldi	r31, 0x00	; 0
     284:	ee 0f       	add	r30, r30
     286:	ff 1f       	adc	r31, r31
     288:	ee 0f       	add	r30, r30
     28a:	ff 1f       	adc	r31, r31
     28c:	eb 54       	subi	r30, 0x4B	; 75
     28e:	fa 4f       	sbci	r31, 0xFA	; 250
     290:	91 e0       	ldi	r25, 0x01	; 1
     292:	90 83       	st	Z, r25
     294:	09 c0       	rjmp	.+18     	; 0x2a8 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     296:	e8 2f       	mov	r30, r24
     298:	f0 e0       	ldi	r31, 0x00	; 0
     29a:	ee 0f       	add	r30, r30
     29c:	ff 1f       	adc	r31, r31
     29e:	ee 0f       	add	r30, r30
     2a0:	ff 1f       	adc	r31, r31
     2a2:	eb 54       	subi	r30, 0x4B	; 75
     2a4:	fa 4f       	sbci	r31, 0xFA	; 250
     2a6:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     2a8:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     2aa:	92 95       	swap	r25
     2ac:	96 95       	lsr	r25
     2ae:	97 70       	andi	r25, 0x07	; 7
     2b0:	90 fd       	sbrc	r25, 0
     2b2:	0b c0       	rjmp	.+22     	; 0x2ca <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     2b4:	e8 2f       	mov	r30, r24
     2b6:	f0 e0       	ldi	r31, 0x00	; 0
     2b8:	ee 0f       	add	r30, r30
     2ba:	ff 1f       	adc	r31, r31
     2bc:	ee 0f       	add	r30, r30
     2be:	ff 1f       	adc	r31, r31
     2c0:	eb 54       	subi	r30, 0x4B	; 75
     2c2:	fa 4f       	sbci	r31, 0xFA	; 250
     2c4:	91 e0       	ldi	r25, 0x01	; 1
     2c6:	91 83       	std	Z+1, r25	; 0x01
     2c8:	09 c0       	rjmp	.+18     	; 0x2dc <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     2ca:	e8 2f       	mov	r30, r24
     2cc:	f0 e0       	ldi	r31, 0x00	; 0
     2ce:	ee 0f       	add	r30, r30
     2d0:	ff 1f       	adc	r31, r31
     2d2:	ee 0f       	add	r30, r30
     2d4:	ff 1f       	adc	r31, r31
     2d6:	eb 54       	subi	r30, 0x4B	; 75
     2d8:	fa 4f       	sbci	r31, 0xFA	; 250
     2da:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     2dc:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     2de:	92 95       	swap	r25
     2e0:	96 95       	lsr	r25
     2e2:	96 95       	lsr	r25
     2e4:	93 70       	andi	r25, 0x03	; 3
     2e6:	90 fd       	sbrc	r25, 0
     2e8:	0b c0       	rjmp	.+22     	; 0x300 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     2ea:	e8 2f       	mov	r30, r24
     2ec:	f0 e0       	ldi	r31, 0x00	; 0
     2ee:	ee 0f       	add	r30, r30
     2f0:	ff 1f       	adc	r31, r31
     2f2:	ee 0f       	add	r30, r30
     2f4:	ff 1f       	adc	r31, r31
     2f6:	eb 54       	subi	r30, 0x4B	; 75
     2f8:	fa 4f       	sbci	r31, 0xFA	; 250
     2fa:	91 e0       	ldi	r25, 0x01	; 1
     2fc:	92 83       	std	Z+2, r25	; 0x02
     2fe:	09 c0       	rjmp	.+18     	; 0x312 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     300:	e8 2f       	mov	r30, r24
     302:	f0 e0       	ldi	r31, 0x00	; 0
     304:	ee 0f       	add	r30, r30
     306:	ff 1f       	adc	r31, r31
     308:	ee 0f       	add	r30, r30
     30a:	ff 1f       	adc	r31, r31
     30c:	eb 54       	subi	r30, 0x4B	; 75
     30e:	fa 4f       	sbci	r31, 0xFA	; 250
     310:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     312:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     314:	96 95       	lsr	r25
     316:	96 95       	lsr	r25
     318:	96 95       	lsr	r25
     31a:	90 fd       	sbrc	r25, 0
     31c:	0b c0       	rjmp	.+22     	; 0x334 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     31e:	e8 2f       	mov	r30, r24
     320:	f0 e0       	ldi	r31, 0x00	; 0
     322:	ee 0f       	add	r30, r30
     324:	ff 1f       	adc	r31, r31
     326:	ee 0f       	add	r30, r30
     328:	ff 1f       	adc	r31, r31
     32a:	eb 54       	subi	r30, 0x4B	; 75
     32c:	fa 4f       	sbci	r31, 0xFA	; 250
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	83 83       	std	Z+3, r24	; 0x03
     332:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     334:	e8 2f       	mov	r30, r24
     336:	f0 e0       	ldi	r31, 0x00	; 0
     338:	ee 0f       	add	r30, r30
     33a:	ff 1f       	adc	r31, r31
     33c:	ee 0f       	add	r30, r30
     33e:	ff 1f       	adc	r31, r31
     340:	eb 54       	subi	r30, 0x4B	; 75
     342:	fa 4f       	sbci	r31, 0xFA	; 250
     344:	13 82       	std	Z+3, r1	; 0x03
     346:	08 95       	ret

00000348 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     348:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     34a:	76 9a       	sbi	0x0e, 6	; 14
}
     34c:	08 95       	ret

0000034e <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     34e:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     350:	77 9a       	sbi	0x0e, 7	; 14
}
     352:	08 95       	ret

00000354 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     354:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     356:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     358:	08 95       	ret

0000035a <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     35a:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     35c:	6e 9a       	sbi	0x0d, 6	; 13
}
     35e:	08 95       	ret

00000360 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     360:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     362:	6f 9a       	sbi	0x0d, 7	; 13
}
     364:	08 95       	ret

00000366 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     366:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     368:	24 9a       	sbi	0x04, 4	; 4

}
     36a:	08 95       	ret

0000036c <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     36c:	80 91 d6 05 	lds	r24, 0x05D6
     370:	88 23       	and	r24, r24
     372:	21 f0       	breq	.+8      	; 0x37c <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     374:	10 92 d6 05 	sts	0x05D6, r1
		display_down();
     378:	0e 94 7b 12 	call	0x24f6	; 0x24f6 <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     37c:	80 91 d7 05 	lds	r24, 0x05D7
     380:	88 23       	and	r24, r24
     382:	21 f0       	breq	.+8      	; 0x38c <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     384:	10 92 d7 05 	sts	0x05D7, r1
		display_up();		
     388:	0e 94 6d 12 	call	0x24da	; 0x24da <display_up>
	}
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     38c:	80 91 bf 05 	lds	r24, 0x05BF
     390:	88 23       	and	r24, r24
     392:	21 f0       	breq	.+8      	; 0x39c <buttons_react+0x30>
		led_set(LED_ID_TC);
     394:	85 e0       	ldi	r24, 0x05	; 5
     396:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
     39a:	03 c0       	rjmp	.+6      	; 0x3a2 <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     39c:	85 e0       	ldi	r24, 0x05	; 5
     39e:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     3a2:	80 91 bb 05 	lds	r24, 0x05BB
     3a6:	88 23       	and	r24, r24
     3a8:	21 f0       	breq	.+8      	; 0x3b2 <buttons_react+0x46>
		led_set(LED_ID_TV);
     3aa:	86 e0       	ldi	r24, 0x06	; 6
     3ac:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
     3b0:	03 c0       	rjmp	.+6      	; 0x3b8 <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TV);
     3b2:	86 e0       	ldi	r24, 0x06	; 6
     3b4:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     3b8:	80 91 b8 05 	lds	r24, 0x05B8
     3bc:	88 23       	and	r24, r24
     3be:	21 f0       	breq	.+8      	; 0x3c8 <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     3c0:	87 e0       	ldi	r24, 0x07	; 7
     3c2:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
     3c6:	03 c0       	rjmp	.+6      	; 0x3ce <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     3c8:	87 e0       	ldi	r24, 0x07	; 7
     3ca:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     3ce:	80 91 c0 05 	lds	r24, 0x05C0
     3d2:	88 23       	and	r24, r24
     3d4:	21 f0       	breq	.+8      	; 0x3de <buttons_react+0x72>
		led_set(LED_ID_KOBI);
     3d6:	88 e0       	ldi	r24, 0x08	; 8
     3d8:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
     3dc:	03 c0       	rjmp	.+6      	; 0x3e4 <buttons_react+0x78>
	}else{
		led_clear(LED_ID_KOBI);
     3de:	88 e0       	ldi	r24, 0x08	; 8
     3e0:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     3e4:	80 91 bc 05 	lds	r24, 0x05BC
     3e8:	88 23       	and	r24, r24
     3ea:	21 f0       	breq	.+8      	; 0x3f4 <buttons_react+0x88>
		led_set(LED_ID_AD);
     3ec:	89 e0       	ldi	r24, 0x09	; 9
     3ee:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
     3f2:	03 c0       	rjmp	.+6      	; 0x3fa <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     3f4:	89 e0       	ldi	r24, 0x09	; 9
     3f6:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
	}
		
		
	
	
	button_key1=0;
     3fa:	10 92 25 05 	sts	0x0525, r1
	if(button_state[BUTTON_ID_TMS]){
     3fe:	80 91 b7 05 	lds	r24, 0x05B7
     402:	88 23       	and	r24, r24
     404:	19 f0       	breq	.+6      	; 0x40c <buttons_react+0xa0>
		button_key1|=1;
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	80 93 25 05 	sts	0x0525, r24
	}
	if(button_state[BUTTON_ID_TV]){
     40c:	80 91 bf 05 	lds	r24, 0x05BF
     410:	88 23       	and	r24, r24
     412:	29 f0       	breq	.+10     	; 0x41e <buttons_react+0xb2>
		button_key1|=1<<1;
     414:	80 91 25 05 	lds	r24, 0x0525
     418:	82 60       	ori	r24, 0x02	; 2
     41a:	80 93 25 05 	sts	0x0525, r24
	}
	if(button_state[BUTTON_ID_TC]){
     41e:	80 91 bb 05 	lds	r24, 0x05BB
     422:	88 23       	and	r24, r24
     424:	29 f0       	breq	.+10     	; 0x430 <buttons_react+0xc4>
		button_key1|=1<<2;
     426:	80 91 25 05 	lds	r24, 0x0525
     42a:	84 60       	ori	r24, 0x04	; 4
     42c:	80 93 25 05 	sts	0x0525, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     430:	80 91 b8 05 	lds	r24, 0x05B8
     434:	88 23       	and	r24, r24
     436:	29 f0       	breq	.+10     	; 0x442 <buttons_react+0xd6>
		button_key1|=1<<3;
     438:	80 91 25 05 	lds	r24, 0x0525
     43c:	88 60       	ori	r24, 0x08	; 8
     43e:	80 93 25 05 	sts	0x0525, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     442:	80 91 bc 05 	lds	r24, 0x05BC
     446:	88 23       	and	r24, r24
     448:	29 f0       	breq	.+10     	; 0x454 <buttons_react+0xe8>
		button_key1|=1<<4;
     44a:	80 91 25 05 	lds	r24, 0x0525
     44e:	80 61       	ori	r24, 0x10	; 16
     450:	80 93 25 05 	sts	0x0525, r24
	}
	if(button_state[BUTTON_ID_AD]){
     454:	80 91 c0 05 	lds	r24, 0x05C0
     458:	88 23       	and	r24, r24
     45a:	29 f0       	breq	.+10     	; 0x466 <buttons_react+0xfa>
		button_key1|=1<<5;
     45c:	80 91 25 05 	lds	r24, 0x0525
     460:	80 62       	ori	r24, 0x20	; 32
     462:	80 93 25 05 	sts	0x0525, r24
	}
	
	button_key2=0;
     466:	10 92 24 05 	sts	0x0524, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     46a:	80 91 b9 05 	lds	r24, 0x05B9
     46e:	88 23       	and	r24, r24
     470:	19 f0       	breq	.+6      	; 0x478 <buttons_react+0x10c>
		button_key2|=1<<1;
     472:	82 e0       	ldi	r24, 0x02	; 2
     474:	80 93 24 05 	sts	0x0524, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     478:	80 91 ba 05 	lds	r24, 0x05BA
     47c:	88 23       	and	r24, r24
     47e:	29 f0       	breq	.+10     	; 0x48a <buttons_react+0x11e>
		button_key2|=1;
     480:	80 91 24 05 	lds	r24, 0x0524
     484:	81 60       	ori	r24, 0x01	; 1
     486:	80 93 24 05 	sts	0x0524, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     48a:	80 91 b6 05 	lds	r24, 0x05B6
     48e:	88 23       	and	r24, r24
     490:	29 f0       	breq	.+10     	; 0x49c <buttons_react+0x130>
		button_key2|=1<<2;
     492:	80 91 24 05 	lds	r24, 0x0524
     496:	84 60       	ori	r24, 0x04	; 4
     498:	80 93 24 05 	sts	0x0524, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     49c:	80 91 b5 05 	lds	r24, 0x05B5
     4a0:	88 23       	and	r24, r24
     4a2:	29 f0       	breq	.+10     	; 0x4ae <buttons_react+0x142>
		button_key2|=1<<3;
     4a4:	80 91 24 05 	lds	r24, 0x0524
     4a8:	88 60       	ori	r24, 0x08	; 8
     4aa:	80 93 24 05 	sts	0x0524, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     4ae:	80 91 bd 05 	lds	r24, 0x05BD
     4b2:	88 23       	and	r24, r24
     4b4:	29 f0       	breq	.+10     	; 0x4c0 <buttons_react+0x154>
		button_key2|=1<<4;
     4b6:	80 91 24 05 	lds	r24, 0x0524
     4ba:	80 61       	ori	r24, 0x10	; 16
     4bc:	80 93 24 05 	sts	0x0524, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     4c0:	80 91 be 05 	lds	r24, 0x05BE
     4c4:	88 23       	and	r24, r24
     4c6:	29 f0       	breq	.+10     	; 0x4d2 <buttons_react+0x166>
		button_key2|=1<<5;
     4c8:	80 91 24 05 	lds	r24, 0x0524
     4cc:	80 62       	ori	r24, 0x20	; 32
     4ce:	80 93 24 05 	sts	0x0524, r24
     4d2:	08 95       	ret

000004d4 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     4d4:	85 b7       	in	r24, 0x35	; 53
     4d6:	8f 7e       	andi	r24, 0xEF	; 239
     4d8:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     4da:	8d b1       	in	r24, 0x0d	; 13
     4dc:	8f 6b       	ori	r24, 0xBF	; 191
     4de:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     4e0:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     4e2:	8d b1       	in	r24, 0x0d	; 13
     4e4:	8f 67       	ori	r24, 0x7F	; 127
     4e6:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     4e8:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     4ea:	84 b1       	in	r24, 0x04	; 4
     4ec:	8f 6e       	ori	r24, 0xEF	; 239
     4ee:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     4f0:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     4f2:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     4f4:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     4f6:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     4f8:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     4fa:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     4fc:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     4fe:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     500:	43 9a       	sbi	0x08, 3	; 8
     502:	ec ed       	ldi	r30, 0xDC	; 220
     504:	f5 e0       	ldi	r31, 0x05	; 5
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     506:	cf 01       	movw	r24, r30
     508:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     50a:	21 e0       	ldi	r18, 0x01	; 1
     50c:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     50e:	e8 17       	cp	r30, r24
     510:	f9 07       	cpc	r31, r25
     512:	e1 f7       	brne	.-8      	; 0x50c <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     514:	08 95       	ret

00000516 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     516:	cf 92       	push	r12
     518:	df 92       	push	r13
     51a:	ef 92       	push	r14
     51c:	ff 92       	push	r15
     51e:	0f 93       	push	r16
     520:	1f 93       	push	r17
     522:	cf 93       	push	r28
     524:	df 93       	push	r29
		
		
	col1_input_high();
     526:	c4 ea       	ldi	r28, 0xA4	; 164
     528:	d1 e0       	ldi	r29, 0x01	; 1
     52a:	fe 01       	movw	r30, r28
     52c:	09 95       	icall
	col2_input_high();
     52e:	07 ea       	ldi	r16, 0xA7	; 167
     530:	11 e0       	ldi	r17, 0x01	; 1
     532:	f8 01       	movw	r30, r16
     534:	09 95       	icall
	col3_input_high();
     536:	0f 2e       	mov	r0, r31
     538:	fa ea       	ldi	r31, 0xAA	; 170
     53a:	ef 2e       	mov	r14, r31
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	ff 2e       	mov	r15, r31
     540:	f0 2d       	mov	r31, r0
     542:	f7 01       	movw	r30, r14
     544:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     546:	f8 01       	movw	r30, r16
     548:	09 95       	icall
	col3_input_high();
     54a:	f7 01       	movw	r30, r14
     54c:	09 95       	icall
	col1_low();
     54e:	0e 94 ad 01 	call	0x35a	; 0x35a <col1_low>
	
		
	button_read_col(0);
     552:	0f 2e       	mov	r0, r31
     554:	fb e3       	ldi	r31, 0x3B	; 59
     556:	cf 2e       	mov	r12, r31
     558:	f1 e0       	ldi	r31, 0x01	; 1
     55a:	df 2e       	mov	r13, r31
     55c:	f0 2d       	mov	r31, r0
     55e:	80 e0       	ldi	r24, 0x00	; 0
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	f6 01       	movw	r30, r12
     564:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     566:	fe 01       	movw	r30, r28
     568:	09 95       	icall
	col3_input_high();
     56a:	f7 01       	movw	r30, r14
     56c:	09 95       	icall
	col2_low();
     56e:	0e 94 b0 01 	call	0x360	; 0x360 <col2_low>
	
	button_read_col(1);
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	f6 01       	movw	r30, r12
     578:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     57a:	fe 01       	movw	r30, r28
     57c:	09 95       	icall
	col2_input_high();
     57e:	f8 01       	movw	r30, r16
     580:	09 95       	icall
	col3_low();	
     582:	0e 94 b3 01 	call	0x366	; 0x366 <col3_low>
	
	button_read_col(2);
     586:	82 e0       	ldi	r24, 0x02	; 2
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	f6 01       	movw	r30, r12
     58c:	09 95       	icall
	
			
	col1_input_high();
     58e:	fe 01       	movw	r30, r28
     590:	09 95       	icall
	col2_input_high();
     592:	f8 01       	movw	r30, r16
     594:	09 95       	icall
	col3_input_high();
     596:	f7 01       	movw	r30, r14
     598:	09 95       	icall
     59a:	e2 ec       	ldi	r30, 0xC2	; 194
     59c:	f5 e0       	ldi	r31, 0x05	; 5
     59e:	a5 eb       	ldi	r26, 0xB5	; 181
     5a0:	b5 e0       	ldi	r27, 0x05	; 5
     5a2:	0c ed       	ldi	r16, 0xDC	; 220
     5a4:	15 e0       	ldi	r17, 0x05	; 5
     5a6:	8e ec       	ldi	r24, 0xCE	; 206
     5a8:	95 e0       	ldi	r25, 0x05	; 5
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     5aa:	af 01       	movw	r20, r30
     5ac:	44 5f       	subi	r20, 0xF4	; 244
     5ae:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     5b0:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     5b2:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     5b4:	60 81       	ld	r22, Z
     5b6:	66 23       	and	r22, r22
     5b8:	59 f4       	brne	.+22     	; 0x5d0 <button_multiplex_cycle+0xba>
     5ba:	6c 91       	ld	r22, X
     5bc:	61 30       	cpi	r22, 0x01	; 1
     5be:	41 f4       	brne	.+16     	; 0x5d0 <button_multiplex_cycle+0xba>
     5c0:	e8 01       	movw	r28, r16
     5c2:	68 81       	ld	r22, Y
     5c4:	61 30       	cpi	r22, 0x01	; 1
     5c6:	81 f4       	brne	.+32     	; 0x5e8 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     5c8:	ec 01       	movw	r28, r24
     5ca:	78 83       	st	Y, r23
			button_released[i]=0;
     5cc:	e8 01       	movw	r28, r16
     5ce:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     5d0:	e9 01       	movw	r28, r18
     5d2:	28 81       	ld	r18, Y
     5d4:	21 30       	cpi	r18, 0x01	; 1
     5d6:	41 f4       	brne	.+16     	; 0x5e8 <button_multiplex_cycle+0xd2>
     5d8:	2c 91       	ld	r18, X
     5da:	22 23       	and	r18, r18
     5dc:	29 f4       	brne	.+10     	; 0x5e8 <button_multiplex_cycle+0xd2>
     5de:	e8 01       	movw	r28, r16
     5e0:	28 81       	ld	r18, Y
     5e2:	22 23       	and	r18, r18
     5e4:	09 f4       	brne	.+2      	; 0x5e8 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     5e6:	78 83       	st	Y, r23
     5e8:	31 96       	adiw	r30, 0x01	; 1
     5ea:	11 96       	adiw	r26, 0x01	; 1
     5ec:	0f 5f       	subi	r16, 0xFF	; 255
     5ee:	1f 4f       	sbci	r17, 0xFF	; 255
     5f0:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     5f2:	e4 17       	cp	r30, r20
     5f4:	f5 07       	cpc	r31, r21
     5f6:	e9 f6       	brne	.-70     	; 0x5b2 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     5f8:	0e 94 b6 01 	call	0x36c	; 0x36c <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     5fc:	a2 ec       	ldi	r26, 0xC2	; 194
     5fe:	b5 e0       	ldi	r27, 0x05	; 5
     600:	e5 eb       	ldi	r30, 0xB5	; 181
     602:	f5 e0       	ldi	r31, 0x05	; 5
     604:	8c e0       	ldi	r24, 0x0C	; 12
     606:	01 90       	ld	r0, Z+
     608:	0d 92       	st	X+, r0
     60a:	81 50       	subi	r24, 0x01	; 1
     60c:	e1 f7       	brne	.-8      	; 0x606 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     60e:	df 91       	pop	r29
     610:	cf 91       	pop	r28
     612:	1f 91       	pop	r17
     614:	0f 91       	pop	r16
     616:	ff 90       	pop	r15
     618:	ef 90       	pop	r14
     61a:	df 90       	pop	r13
     61c:	cf 90       	pop	r12
     61e:	08 95       	ret

00000620 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     620:	25 eb       	ldi	r18, 0xB5	; 181
     622:	35 e0       	ldi	r19, 0x05	; 5
     624:	28 0f       	add	r18, r24
     626:	31 1d       	adc	r19, r1
}
     628:	f9 01       	movw	r30, r18
     62a:	80 81       	ld	r24, Z
     62c:	08 95       	ret

0000062e <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     62e:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     630:	10 98       	cbi	0x02, 0	; 2
}
     632:	08 95       	ret

00000634 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     634:	10 9a       	sbi	0x02, 0	; 2
}
     636:	08 95       	ret

00000638 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     638:	10 98       	cbi	0x02, 0	; 2
}
     63a:	08 95       	ret

0000063c <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     63c:	0e 94 1a 03 	call	0x634	; 0x634 <buzzer_on>
	buzz_cycles=3;
     640:	83 e0       	ldi	r24, 0x03	; 3
     642:	80 93 26 05 	sts	0x0526, r24
	buzzer_count=4;	
     646:	84 e0       	ldi	r24, 0x04	; 4
     648:	80 93 27 05 	sts	0x0527, r24
}
     64c:	08 95       	ret

0000064e <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     64e:	1f 92       	push	r1
     650:	0f 92       	push	r0
     652:	0f b6       	in	r0, 0x3f	; 63
     654:	0f 92       	push	r0
     656:	11 24       	eor	r1, r1
     658:	2f 93       	push	r18
     65a:	3f 93       	push	r19
     65c:	4f 93       	push	r20
     65e:	5f 93       	push	r21
     660:	6f 93       	push	r22
     662:	7f 93       	push	r23
     664:	8f 93       	push	r24
     666:	9f 93       	push	r25
     668:	af 93       	push	r26
     66a:	bf 93       	push	r27
     66c:	cf 93       	push	r28
     66e:	ef 93       	push	r30
     670:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     672:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     676:	c0 ff       	sbrs	r28, 0
     678:	08 c0       	rjmp	.+16     	; 0x68a <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     67a:	87 e0       	ldi	r24, 0x07	; 7
     67c:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     680:	ee ee       	ldi	r30, 0xEE	; 238
     682:	f0 e0       	ldi	r31, 0x00	; 0
     684:	80 81       	ld	r24, Z
     686:	8e 7f       	andi	r24, 0xFE	; 254
     688:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     68a:	c6 ff       	sbrs	r28, 6
     68c:	08 c0       	rjmp	.+16     	; 0x69e <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     68e:	88 e0       	ldi	r24, 0x08	; 8
     690:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     694:	ee ee       	ldi	r30, 0xEE	; 238
     696:	f0 e0       	ldi	r31, 0x00	; 0
     698:	80 81       	ld	r24, Z
     69a:	8f 7b       	andi	r24, 0xBF	; 191
     69c:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     69e:	c5 ff       	sbrs	r28, 5
     6a0:	08 c0       	rjmp	.+16     	; 0x6b2 <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     6a2:	89 e0       	ldi	r24, 0x09	; 9
     6a4:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     6a8:	eb ed       	ldi	r30, 0xDB	; 219
     6aa:	f0 e0       	ldi	r31, 0x00	; 0
     6ac:	80 81       	ld	r24, Z
     6ae:	8f 77       	andi	r24, 0x7F	; 127
     6b0:	80 83       	st	Z, r24
	}
	return;
}
     6b2:	ff 91       	pop	r31
     6b4:	ef 91       	pop	r30
     6b6:	cf 91       	pop	r28
     6b8:	bf 91       	pop	r27
     6ba:	af 91       	pop	r26
     6bc:	9f 91       	pop	r25
     6be:	8f 91       	pop	r24
     6c0:	7f 91       	pop	r23
     6c2:	6f 91       	pop	r22
     6c4:	5f 91       	pop	r21
     6c6:	4f 91       	pop	r20
     6c8:	3f 91       	pop	r19
     6ca:	2f 91       	pop	r18
     6cc:	0f 90       	pop	r0
     6ce:	0f be       	out	0x3f, r0	; 63
     6d0:	0f 90       	pop	r0
     6d2:	1f 90       	pop	r1
     6d4:	18 95       	reti

000006d6 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     6d6:	85 e0       	ldi	r24, 0x05	; 5
     6d8:	0e 94 22 07 	call	0xe44	; 0xe44 <can_init>
	CANSTMOB=0;
     6dc:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     6e0:	eb ed       	ldi	r30, 0xDB	; 219
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	80 81       	ld	r24, Z
     6e6:	88 6b       	ori	r24, 0xB8	; 184
     6e8:	80 83       	st	Z, r24
	CANIE1=0x7F;
     6ea:	8f e7       	ldi	r24, 0x7F	; 127
     6ec:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     6f0:	8f ef       	ldi	r24, 0xFF	; 255
     6f2:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     6f6:	10 92 f2 05 	sts	0x05F2, r1
	can_queue_tail=0;
     6fa:	10 92 f4 05 	sts	0x05F4, r1
	can_Status=CAN_Ready;
     6fe:	10 92 f3 05 	sts	0x05F3, r1
	can_rx=0;
     702:	10 92 f6 05 	sts	0x05F6, r1
     706:	10 92 f5 05 	sts	0x05F5, r1
}
     70a:	08 95       	ret

0000070c <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     70c:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     70e:	70 87       	std	Z+8, r23	; 0x08
     710:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     712:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     714:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     716:	53 83       	std	Z+3, r21	; 0x03
     718:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     71a:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     71c:	8f ef       	ldi	r24, 0xFF	; 255
     71e:	97 e0       	ldi	r25, 0x07	; 7
     720:	a0 e0       	ldi	r26, 0x00	; 0
     722:	b0 e0       	ldi	r27, 0x00	; 0
     724:	82 87       	std	Z+10, r24	; 0x0a
     726:	93 87       	std	Z+11, r25	; 0x0b
     728:	a4 87       	std	Z+12, r26	; 0x0c
     72a:	b5 87       	std	Z+13, r27	; 0x0d
}
     72c:	08 95       	ret

0000072e <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     72e:	90 93 f6 05 	sts	0x05F6, r25
     732:	80 93 f5 05 	sts	0x05F5, r24
	can_rx->cmd=CMD_RX_DATA;
     736:	25 e0       	ldi	r18, 0x05	; 5
     738:	fc 01       	movw	r30, r24
     73a:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     73c:	80 91 f5 05 	lds	r24, 0x05F5
     740:	90 91 f6 05 	lds	r25, 0x05F6
     744:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
}
     748:	08 95       	ret

0000074a <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     74a:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <can_get_status>
	CANGIE|=(1<<ENIT);
     74e:	eb ed       	ldi	r30, 0xDB	; 219
     750:	f0 e0       	ldi	r31, 0x00	; 0
     752:	80 81       	ld	r24, Z
     754:	80 68       	ori	r24, 0x80	; 128
     756:	80 83       	st	Z, r24
}
     758:	08 95       	ret

0000075a <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     75a:	90 91 f2 05 	lds	r25, 0x05F2
     75e:	80 91 f4 05 	lds	r24, 0x05F4
     762:	98 17       	cp	r25, r24
     764:	41 f1       	breq	.+80     	; 0x7b6 <CANSendData+0x5c>
		if(can_rx!=0){
     766:	e0 91 f5 05 	lds	r30, 0x05F5
     76a:	f0 91 f6 05 	lds	r31, 0x05F6
     76e:	30 97       	sbiw	r30, 0x00	; 0
     770:	41 f0       	breq	.+16     	; 0x782 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     772:	8c e0       	ldi	r24, 0x0C	; 12
     774:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     776:	80 91 f5 05 	lds	r24, 0x05F5
     77a:	90 91 f6 05 	lds	r25, 0x05F6
     77e:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     782:	e0 91 f4 05 	lds	r30, 0x05F4
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	ee 0f       	add	r30, r30
     78a:	ff 1f       	adc	r31, r31
     78c:	e8 51       	subi	r30, 0x18	; 24
     78e:	fa 4f       	sbci	r31, 0xFA	; 250
     790:	a0 81       	ld	r26, Z
     792:	b1 81       	ldd	r27, Z+1	; 0x01
     794:	82 e0       	ldi	r24, 0x02	; 2
     796:	11 96       	adiw	r26, 0x01	; 1
     798:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     79a:	80 81       	ld	r24, Z
     79c:	91 81       	ldd	r25, Z+1	; 0x01
     79e:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
     7a2:	88 23       	and	r24, r24
     7a4:	21 f0       	breq	.+8      	; 0x7ae <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     7a6:	81 e0       	ldi	r24, 0x01	; 1
     7a8:	0e 94 9e 12 	call	0x253c	; 0x253c <AddError>
     7ac:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     7ae:	81 e0       	ldi	r24, 0x01	; 1
     7b0:	80 93 f3 05 	sts	0x05F3, r24
     7b4:	08 95       	ret
		}		
	}else if(can_rx!=0){
     7b6:	e0 91 f5 05 	lds	r30, 0x05F5
     7ba:	f0 91 f6 05 	lds	r31, 0x05F6
     7be:	30 97       	sbiw	r30, 0x00	; 0
     7c0:	41 f0       	breq	.+16     	; 0x7d2 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     7c2:	85 e0       	ldi	r24, 0x05	; 5
     7c4:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     7c6:	80 91 f5 05 	lds	r24, 0x05F5
     7ca:	90 91 f6 05 	lds	r25, 0x05F6
     7ce:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
     7d2:	08 95       	ret

000007d4 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     7d4:	cf 93       	push	r28
     7d6:	df 93       	push	r29
     7d8:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     7da:	e0 91 f2 05 	lds	r30, 0x05F2
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	cf 01       	movw	r24, r30
     7e2:	01 96       	adiw	r24, 0x01	; 1
     7e4:	65 e0       	ldi	r22, 0x05	; 5
     7e6:	70 e0       	ldi	r23, 0x00	; 0
     7e8:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
     7ec:	20 91 f4 05 	lds	r18, 0x05F4
     7f0:	30 e0       	ldi	r19, 0x00	; 0
     7f2:	82 17       	cp	r24, r18
     7f4:	93 07       	cpc	r25, r19
     7f6:	49 f0       	breq	.+18     	; 0x80a <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     7f8:	ee 0f       	add	r30, r30
     7fa:	ff 1f       	adc	r31, r31
     7fc:	e8 51       	subi	r30, 0x18	; 24
     7fe:	fa 4f       	sbci	r31, 0xFA	; 250
     800:	d1 83       	std	Z+1, r29	; 0x01
     802:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     804:	80 93 f2 05 	sts	0x05F2, r24
     808:	03 c0       	rjmp	.+6      	; 0x810 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     80a:	84 e0       	ldi	r24, 0x04	; 4
     80c:	0e 94 9e 12 	call	0x253c	; 0x253c <AddError>
	}
	if(can_Status==CAN_Ready){
     810:	80 91 f3 05 	lds	r24, 0x05F3
     814:	88 23       	and	r24, r24
     816:	11 f4       	brne	.+4      	; 0x81c <CANAddSendData+0x48>
		CANSendData();
     818:	0e 94 ad 03 	call	0x75a	; 0x75a <CANSendData>
	}
}
     81c:	df 91       	pop	r29
     81e:	cf 91       	pop	r28
     820:	08 95       	ret

00000822 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     822:	e0 91 f4 05 	lds	r30, 0x05F4
     826:	f0 e0       	ldi	r31, 0x00	; 0
     828:	ee 0f       	add	r30, r30
     82a:	ff 1f       	adc	r31, r31
     82c:	e8 51       	subi	r30, 0x18	; 24
     82e:	fa 4f       	sbci	r31, 0xFA	; 250
}
     830:	80 81       	ld	r24, Z
     832:	91 81       	ldd	r25, Z+1	; 0x01
     834:	08 95       	ret

00000836 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     836:	e0 91 f4 05 	lds	r30, 0x05F4
     83a:	f0 e0       	ldi	r31, 0x00	; 0
     83c:	ee 0f       	add	r30, r30
     83e:	ff 1f       	adc	r31, r31
     840:	e8 51       	subi	r30, 0x18	; 24
     842:	fa 4f       	sbci	r31, 0xFA	; 250
     844:	a0 81       	ld	r26, Z
     846:	b1 81       	ldd	r27, Z+1	; 0x01
     848:	8c e0       	ldi	r24, 0x0C	; 12
     84a:	11 96       	adiw	r26, 0x01	; 1
     84c:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     84e:	80 81       	ld	r24, Z
     850:	91 81       	ldd	r25, Z+1	; 0x01
     852:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
	can_Status=CAN_Ready;
     856:	10 92 f3 05 	sts	0x05F3, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     85a:	80 91 f4 05 	lds	r24, 0x05F4
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	01 96       	adiw	r24, 0x01	; 1
     862:	65 e0       	ldi	r22, 0x05	; 5
     864:	70 e0       	ldi	r23, 0x00	; 0
     866:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
     86a:	80 93 f4 05 	sts	0x05F4, r24
	CANSendData();
     86e:	0e 94 ad 03 	call	0x75a	; 0x75a <CANSendData>
}
     872:	08 95       	ret

00000874 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     874:	80 91 f3 05 	lds	r24, 0x05F3
     878:	81 30       	cpi	r24, 0x01	; 1
     87a:	f9 f4       	brne	.+62     	; 0x8ba <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     87c:	e0 91 f4 05 	lds	r30, 0x05F4
     880:	f0 e0       	ldi	r31, 0x00	; 0
     882:	ee 0f       	add	r30, r30
     884:	ff 1f       	adc	r31, r31
     886:	e8 51       	subi	r30, 0x18	; 24
     888:	fa 4f       	sbci	r31, 0xFA	; 250
     88a:	a0 81       	ld	r26, Z
     88c:	b1 81       	ldd	r27, Z+1	; 0x01
     88e:	8c e0       	ldi	r24, 0x0C	; 12
     890:	11 96       	adiw	r26, 0x01	; 1
     892:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     894:	80 81       	ld	r24, Z
     896:	91 81       	ldd	r25, Z+1	; 0x01
     898:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
		AddError(ERROR_CAN_SEND);
     89c:	82 e0       	ldi	r24, 0x02	; 2
     89e:	0e 94 9e 12 	call	0x253c	; 0x253c <AddError>
		can_Status=CAN_Ready;
     8a2:	10 92 f3 05 	sts	0x05F3, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     8a6:	80 91 f4 05 	lds	r24, 0x05F4
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	01 96       	adiw	r24, 0x01	; 1
     8ae:	65 e0       	ldi	r22, 0x05	; 5
     8b0:	70 e0       	ldi	r23, 0x00	; 0
     8b2:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
     8b6:	80 93 f4 05 	sts	0x05F4, r24
     8ba:	08 95       	ret

000008bc <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     8bc:	cf 93       	push	r28
     8be:	df 93       	push	r29
     8c0:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     8c2:	8c e0       	ldi	r24, 0x0C	; 12
     8c4:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     8c6:	ce 01       	movw	r24, r28
     8c8:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     8cc:	ce 01       	movw	r24, r28
     8ce:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <can_get_status>
     8d2:	81 30       	cpi	r24, 0x01	; 1
     8d4:	d9 f3       	breq	.-10     	; 0x8cc <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     8d6:	85 e0       	ldi	r24, 0x05	; 5
     8d8:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     8da:	ce 01       	movw	r24, r28
     8dc:	0e 94 37 07 	call	0xe6e	; 0xe6e <can_cmd>
}
     8e0:	df 91       	pop	r29
     8e2:	cf 91       	pop	r28
     8e4:	08 95       	ret

000008e6 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     8e6:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     8e8:	ad ee       	ldi	r26, 0xED	; 237
     8ea:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     8ec:	8e ee       	ldi	r24, 0xEE	; 238
     8ee:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     8f0:	32 2f       	mov	r19, r18
     8f2:	32 95       	swap	r19
     8f4:	30 7f       	andi	r19, 0xF0	; 240
     8f6:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     8f8:	fc 01       	movw	r30, r24
     8fa:	11 92       	st	Z+, r1
     8fc:	e8 3f       	cpi	r30, 0xF8	; 248
     8fe:	f1 05       	cpc	r31, r1
     900:	e1 f7       	brne	.-8      	; 0x8fa <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     902:	2f 5f       	subi	r18, 0xFF	; 255
     904:	2f 30       	cpi	r18, 0x0F	; 15
     906:	a1 f7       	brne	.-24     	; 0x8f0 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     908:	08 95       	ret

0000090a <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     90a:	ed ee       	ldi	r30, 0xED	; 237
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     910:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     912:	80 91 ef 00 	lds	r24, 0x00EF
     916:	80 7c       	andi	r24, 0xC0	; 192
     918:	69 f0       	breq	.+26     	; 0x934 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     91a:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     91c:	ad ee       	ldi	r26, 0xED	; 237
     91e:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     920:	ef ee       	ldi	r30, 0xEF	; 239
     922:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     924:	98 2f       	mov	r25, r24
     926:	92 95       	swap	r25
     928:	90 7f       	andi	r25, 0xF0	; 240
     92a:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     92c:	90 81       	ld	r25, Z
     92e:	90 7c       	andi	r25, 0xC0	; 192
     930:	29 f4       	brne	.+10     	; 0x93c <can_get_mob_free+0x32>
     932:	01 c0       	rjmp	.+2      	; 0x936 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     934:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     936:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     93a:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     93c:	8f 5f       	subi	r24, 0xFF	; 255
     93e:	8f 30       	cpi	r24, 0x0F	; 15
     940:	89 f7       	brne	.-30     	; 0x924 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     942:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     946:	8f ef       	ldi	r24, 0xFF	; 255
}
     948:	08 95       	ret

0000094a <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     94a:	80 91 ef 00 	lds	r24, 0x00EF
     94e:	80 7c       	andi	r24, 0xC0	; 192
     950:	69 f0       	breq	.+26     	; 0x96c <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     952:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     956:	89 2f       	mov	r24, r25
     958:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     95a:	80 32       	cpi	r24, 0x20	; 32
     95c:	41 f0       	breq	.+16     	; 0x96e <can_get_mob_status+0x24>
     95e:	80 34       	cpi	r24, 0x40	; 64
     960:	31 f0       	breq	.+12     	; 0x96e <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     962:	80 3a       	cpi	r24, 0xA0	; 160
     964:	21 f0       	breq	.+8      	; 0x96e <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     966:	89 2f       	mov	r24, r25
     968:	8f 71       	andi	r24, 0x1F	; 31
     96a:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     96c:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     96e:	08 95       	ret

00000970 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     970:	cf 93       	push	r28
     972:	df 93       	push	r29
     974:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     976:	80 91 ef 00 	lds	r24, 0x00EF
     97a:	90 e0       	ldi	r25, 0x00	; 0
     97c:	8f 70       	andi	r24, 0x0F	; 15
     97e:	90 70       	andi	r25, 0x00	; 0
     980:	18 16       	cp	r1, r24
     982:	19 06       	cpc	r1, r25
     984:	a4 f4       	brge	.+40     	; 0x9ae <can_get_data+0x3e>
     986:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     988:	ea ef       	ldi	r30, 0xFA	; 250
     98a:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     98c:	cf ee       	ldi	r28, 0xEF	; 239
     98e:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     990:	80 81       	ld	r24, Z
     992:	da 01       	movw	r26, r20
     994:	a6 0f       	add	r26, r22
     996:	b1 1d       	adc	r27, r1
     998:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     99a:	6f 5f       	subi	r22, 0xFF	; 255
     99c:	88 81       	ld	r24, Y
     99e:	26 2f       	mov	r18, r22
     9a0:	30 e0       	ldi	r19, 0x00	; 0
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	8f 70       	andi	r24, 0x0F	; 15
     9a6:	90 70       	andi	r25, 0x00	; 0
     9a8:	28 17       	cp	r18, r24
     9aa:	39 07       	cpc	r19, r25
     9ac:	8c f3       	brlt	.-30     	; 0x990 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     9ae:	df 91       	pop	r29
     9b0:	cf 91       	pop	r28
     9b2:	08 95       	ret

000009b4 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     9b4:	2f 92       	push	r2
     9b6:	3f 92       	push	r3
     9b8:	4f 92       	push	r4
     9ba:	5f 92       	push	r5
     9bc:	6f 92       	push	r6
     9be:	7f 92       	push	r7
     9c0:	8f 92       	push	r8
     9c2:	9f 92       	push	r9
     9c4:	af 92       	push	r10
     9c6:	bf 92       	push	r11
     9c8:	cf 92       	push	r12
     9ca:	df 92       	push	r13
     9cc:	ef 92       	push	r14
     9ce:	ff 92       	push	r15
     9d0:	0f 93       	push	r16
     9d2:	1f 93       	push	r17
     9d4:	cf 93       	push	r28
     9d6:	df 93       	push	r29
     9d8:	00 d0       	rcall	.+0      	; 0x9da <can_auto_baudrate+0x26>
     9da:	00 d0       	rcall	.+0      	; 0x9dc <can_auto_baudrate+0x28>
     9dc:	00 d0       	rcall	.+0      	; 0x9de <can_auto_baudrate+0x2a>
     9de:	cd b7       	in	r28, 0x3d	; 61
     9e0:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     9e2:	88 23       	and	r24, r24
     9e4:	09 f4       	brne	.+2      	; 0x9e8 <can_auto_baudrate+0x34>
     9e6:	7c c0       	rjmp	.+248    	; 0xae0 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     9e8:	80 91 e2 00 	lds	r24, 0x00E2
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	8e 77       	andi	r24, 0x7E	; 126
     9f0:	90 70       	andi	r25, 0x00	; 0
     9f2:	95 95       	asr	r25
     9f4:	87 95       	ror	r24
     9f6:	01 96       	adiw	r24, 0x01	; 1
     9f8:	82 30       	cpi	r24, 0x02	; 2
     9fa:	91 05       	cpc	r25, r1
     9fc:	5c f0       	brlt	.+22     	; 0xa14 <can_auto_baudrate+0x60>
     9fe:	80 91 e2 00 	lds	r24, 0x00E2
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 77       	andi	r24, 0x7E	; 126
     a06:	90 70       	andi	r25, 0x00	; 0
     a08:	95 95       	asr	r25
     a0a:	87 95       	ror	r24
     a0c:	28 2f       	mov	r18, r24
     a0e:	2f 5f       	subi	r18, 0xFF	; 255
     a10:	29 83       	std	Y+1, r18	; 0x01
     a12:	02 c0       	rjmp	.+4      	; 0xa18 <can_auto_baudrate+0x64>
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     a18:	80 91 e3 00 	lds	r24, 0x00E3
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	8e 70       	andi	r24, 0x0E	; 14
     a20:	90 70       	andi	r25, 0x00	; 0
     a22:	95 95       	asr	r25
     a24:	87 95       	ror	r24
     a26:	01 96       	adiw	r24, 0x01	; 1
     a28:	82 30       	cpi	r24, 0x02	; 2
     a2a:	91 05       	cpc	r25, r1
     a2c:	54 f0       	brlt	.+20     	; 0xa42 <can_auto_baudrate+0x8e>
     a2e:	80 91 e3 00 	lds	r24, 0x00E3
     a32:	90 e0       	ldi	r25, 0x00	; 0
     a34:	8e 70       	andi	r24, 0x0E	; 14
     a36:	90 70       	andi	r25, 0x00	; 0
     a38:	95 95       	asr	r25
     a3a:	87 95       	ror	r24
     a3c:	38 2e       	mov	r3, r24
     a3e:	33 94       	inc	r3
     a40:	02 c0       	rjmp	.+4      	; 0xa46 <can_auto_baudrate+0x92>
     a42:	33 24       	eor	r3, r3
     a44:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     a46:	80 91 e4 00 	lds	r24, 0x00E4
     a4a:	90 e0       	ldi	r25, 0x00	; 0
     a4c:	8e 70       	andi	r24, 0x0E	; 14
     a4e:	90 70       	andi	r25, 0x00	; 0
     a50:	95 95       	asr	r25
     a52:	87 95       	ror	r24
     a54:	01 96       	adiw	r24, 0x01	; 1
     a56:	83 30       	cpi	r24, 0x03	; 3
     a58:	91 05       	cpc	r25, r1
     a5a:	54 f0       	brlt	.+20     	; 0xa70 <can_auto_baudrate+0xbc>
     a5c:	80 91 e4 00 	lds	r24, 0x00E4
     a60:	90 e0       	ldi	r25, 0x00	; 0
     a62:	8e 70       	andi	r24, 0x0E	; 14
     a64:	90 70       	andi	r25, 0x00	; 0
     a66:	95 95       	asr	r25
     a68:	87 95       	ror	r24
     a6a:	78 2e       	mov	r7, r24
     a6c:	73 94       	inc	r7
     a6e:	03 c0       	rjmp	.+6      	; 0xa76 <can_auto_baudrate+0xc2>
     a70:	77 24       	eor	r7, r7
     a72:	68 94       	set
     a74:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     a76:	80 91 e4 00 	lds	r24, 0x00E4
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	80 77       	andi	r24, 0x70	; 112
     a7e:	90 70       	andi	r25, 0x00	; 0
     a80:	95 95       	asr	r25
     a82:	87 95       	ror	r24
     a84:	95 95       	asr	r25
     a86:	87 95       	ror	r24
     a88:	95 95       	asr	r25
     a8a:	87 95       	ror	r24
     a8c:	95 95       	asr	r25
     a8e:	87 95       	ror	r24
     a90:	01 96       	adiw	r24, 0x01	; 1
     a92:	83 30       	cpi	r24, 0x03	; 3
     a94:	91 05       	cpc	r25, r1
     a96:	84 f0       	brlt	.+32     	; 0xab8 <can_auto_baudrate+0x104>
     a98:	80 91 e4 00 	lds	r24, 0x00E4
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	80 77       	andi	r24, 0x70	; 112
     aa0:	90 70       	andi	r25, 0x00	; 0
     aa2:	95 95       	asr	r25
     aa4:	87 95       	ror	r24
     aa6:	95 95       	asr	r25
     aa8:	87 95       	ror	r24
     aaa:	95 95       	asr	r25
     aac:	87 95       	ror	r24
     aae:	95 95       	asr	r25
     ab0:	87 95       	ror	r24
     ab2:	68 2e       	mov	r6, r24
     ab4:	63 94       	inc	r6
     ab6:	03 c0       	rjmp	.+6      	; 0xabe <can_auto_baudrate+0x10a>
     ab8:	66 24       	eor	r6, r6
     aba:	68 94       	set
     abc:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     abe:	87 2d       	mov	r24, r7
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	83 0d       	add	r24, r3
     ac4:	91 1d       	adc	r25, r1
     ac6:	86 0d       	add	r24, r6
     ac8:	91 1d       	adc	r25, r1
     aca:	01 96       	adiw	r24, 0x01	; 1
     acc:	88 30       	cpi	r24, 0x08	; 8
     ace:	91 05       	cpc	r25, r1
     ad0:	14 f4       	brge	.+4      	; 0xad6 <can_auto_baudrate+0x122>
     ad2:	88 e0       	ldi	r24, 0x08	; 8
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     ad8:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     ada:	22 24       	eor	r2, r2
     adc:	23 94       	inc	r2
     ade:	10 c0       	rjmp	.+32     	; 0xb00 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     ae0:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     ae2:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     ae4:	66 24       	eor	r6, r6
     ae6:	68 94       	set
     ae8:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     aea:	77 24       	eor	r7, r7
     aec:	68 94       	set
     aee:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     af0:	98 e0       	ldi	r25, 0x08	; 8
     af2:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     af4:	0f 2e       	mov	r0, r31
     af6:	f3 e0       	ldi	r31, 0x03	; 3
     af8:	3f 2e       	mov	r3, r31
     afa:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     afc:	a1 e0       	ldi	r26, 0x01	; 1
     afe:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     b00:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     b02:	ad ee       	ldi	r26, 0xED	; 237
     b04:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     b06:	8e ee       	ldi	r24, 0xEE	; 238
     b08:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     b0a:	32 2f       	mov	r19, r18
     b0c:	32 95       	swap	r19
     b0e:	30 7f       	andi	r19, 0xF0	; 240
     b10:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     b12:	fc 01       	movw	r30, r24
     b14:	11 92       	st	Z+, r1
     b16:	e8 3f       	cpi	r30, 0xF8	; 248
     b18:	f1 05       	cpc	r31, r1
     b1a:	e1 f7       	brne	.-8      	; 0xb14 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     b1c:	2f 5f       	subi	r18, 0xFF	; 255
     b1e:	2f 30       	cpi	r18, 0x0F	; 15
     b20:	a1 f7       	brne	.-24     	; 0xb0a <can_auto_baudrate+0x156>
     b22:	a4 2e       	mov	r10, r20
     b24:	62 2d       	mov	r22, r2
     b26:	dd 24       	eor	r13, r13
     b28:	88 24       	eor	r8, r8
     b2a:	99 24       	eor	r9, r9
     b2c:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     b2e:	0f 2e       	mov	r0, r31
     b30:	f8 ed       	ldi	r31, 0xD8	; 216
     b32:	ef 2e       	mov	r14, r31
     b34:	ff 24       	eor	r15, r15
     b36:	f0 2d       	mov	r31, r0
     b38:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     b3a:	e9 ed       	ldi	r30, 0xD9	; 217
     b3c:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     b3e:	0a ed       	ldi	r16, 0xDA	; 218
     b40:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     b42:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     b44:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     b46:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b48:	b2 e0       	ldi	r27, 0x02	; 2
     b4a:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b4c:	88 e0       	ldi	r24, 0x08	; 8
     b4e:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     b50:	91 e0       	ldi	r25, 0x01	; 1
     b52:	a9 16       	cp	r10, r25
     b54:	09 f0       	breq	.+2      	; 0xb58 <can_auto_baudrate+0x1a4>
     b56:	57 c0       	rjmp	.+174    	; 0xc06 <can_auto_baudrate+0x252>
        {
            Can_reset();
     b58:	d7 01       	movw	r26, r14
     b5a:	5c 93       	st	X, r21
            conf_index++;
     b5c:	08 94       	sec
     b5e:	81 1c       	adc	r8, r1
     b60:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     b62:	89 81       	ldd	r24, Y+1	; 0x01
     b64:	81 50       	subi	r24, 0x01	; 1
     b66:	88 0f       	add	r24, r24
     b68:	a2 ee       	ldi	r26, 0xE2	; 226
     b6a:	b0 e0       	ldi	r27, 0x00	; 0
     b6c:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     b6e:	86 2d       	mov	r24, r6
     b70:	86 95       	lsr	r24
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	2c 01       	movw	r4, r24
     b78:	44 0c       	add	r4, r4
     b7a:	55 1c       	adc	r5, r5
     b7c:	44 0c       	add	r4, r4
     b7e:	55 1c       	adc	r5, r5
     b80:	44 0c       	add	r4, r4
     b82:	55 1c       	adc	r5, r5
     b84:	44 0c       	add	r4, r4
     b86:	55 1c       	adc	r5, r5
     b88:	44 0c       	add	r4, r4
     b8a:	55 1c       	adc	r5, r5
     b8c:	83 2d       	mov	r24, r3
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	01 97       	sbiw	r24, 0x01	; 1
     b92:	88 0f       	add	r24, r24
     b94:	99 1f       	adc	r25, r25
     b96:	84 29       	or	r24, r4
     b98:	a3 ee       	ldi	r26, 0xE3	; 227
     b9a:	b0 e0       	ldi	r27, 0x00	; 0
     b9c:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     b9e:	86 2d       	mov	r24, r6
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	01 97       	sbiw	r24, 0x01	; 1
     ba4:	2c 01       	movw	r4, r24
     ba6:	44 0c       	add	r4, r4
     ba8:	55 1c       	adc	r5, r5
     baa:	44 0c       	add	r4, r4
     bac:	55 1c       	adc	r5, r5
     bae:	44 0c       	add	r4, r4
     bb0:	55 1c       	adc	r5, r5
     bb2:	44 0c       	add	r4, r4
     bb4:	55 1c       	adc	r5, r5
     bb6:	87 2d       	mov	r24, r7
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	01 97       	sbiw	r24, 0x01	; 1
     bbc:	88 0f       	add	r24, r24
     bbe:	99 1f       	adc	r25, r25
     bc0:	84 29       	or	r24, r4
     bc2:	81 60       	ori	r24, 0x01	; 1
     bc4:	a4 ee       	ldi	r26, 0xE4	; 228
     bc6:	b0 e0       	ldi	r27, 0x00	; 0
     bc8:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     bca:	c4 01       	movw	r24, r8
     bcc:	96 95       	lsr	r25
     bce:	87 95       	ror	r24
     bd0:	96 95       	lsr	r25
     bd2:	87 95       	ror	r24
     bd4:	96 95       	lsr	r25
     bd6:	87 95       	ror	r24
     bd8:	a5 ee       	ldi	r26, 0xE5	; 229
     bda:	b0 e0       	ldi	r27, 0x00	; 0
     bdc:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     bde:	ad ee       	ldi	r26, 0xED	; 237
     be0:	b0 e0       	ldi	r27, 0x00	; 0
     be2:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     be4:	ae ee       	ldi	r26, 0xEE	; 238
     be6:	b0 e0       	ldi	r27, 0x00	; 0
     be8:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     bea:	80 e8       	ldi	r24, 0x80	; 128
     bec:	af ee       	ldi	r26, 0xEF	; 239
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     bf2:	8a e0       	ldi	r24, 0x0A	; 10
     bf4:	d7 01       	movw	r26, r14
     bf6:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     bf8:	80 81       	ld	r24, Z
     bfa:	82 ff       	sbrs	r24, 2
     bfc:	fd cf       	rjmp	.-6      	; 0xbf8 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     bfe:	8f ef       	ldi	r24, 0xFF	; 255
     c00:	d8 01       	movw	r26, r16
     c02:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c04:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     c06:	41 30       	cpi	r20, 0x01	; 1
     c08:	b1 f5       	brne	.+108    	; 0xc76 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     c0a:	ae ee       	ldi	r26, 0xEE	; 238
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	85 ff       	sbrs	r24, 5
     c14:	0e c0       	rjmp	.+28     	; 0xc32 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     c16:	af ee       	ldi	r26, 0xEF	; 239
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	8c 91       	ld	r24, X
     c1c:	8f 73       	andi	r24, 0x3F	; 63
     c1e:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     c20:	d7 01       	movw	r26, r14
     c22:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     c24:	80 81       	ld	r24, Z
     c26:	82 fd       	sbrc	r24, 2
     c28:	fd cf       	rjmp	.-6      	; 0xc24 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     c2a:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     c2c:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     c2e:	32 2f       	mov	r19, r18
     c30:	be c0       	rjmp	.+380    	; 0xdae <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     c32:	8f 71       	andi	r24, 0x1F	; 31
     c34:	90 70       	andi	r25, 0x00	; 0
     c36:	00 97       	sbiw	r24, 0x00	; 0
     c38:	11 f0       	breq	.+4      	; 0xc3e <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     c3a:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     c3c:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     c3e:	d8 01       	movw	r26, r16
     c40:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     c42:	55 24       	eor	r5, r5
     c44:	45 fe       	sbrs	r4, 5
     c46:	0d c0       	rjmp	.+26     	; 0xc62 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     c48:	77 23       	and	r23, r23
     c4a:	29 f4       	brne	.+10     	; 0xc56 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     c4c:	8c 91       	ld	r24, X
     c4e:	80 62       	ori	r24, 0x20	; 32
     c50:	8c 93       	st	X, r24
                        ovrtim_flag++;
     c52:	7c 2d       	mov	r23, r12
     c54:	06 c0       	rjmp	.+12     	; 0xc62 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     c56:	d8 01       	movw	r26, r16
     c58:	8c 91       	ld	r24, X
     c5a:	80 62       	ori	r24, 0x20	; 32
     c5c:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     c5e:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     c60:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     c62:	c2 01       	movw	r24, r4
     c64:	8f 70       	andi	r24, 0x0F	; 15
     c66:	90 70       	andi	r25, 0x00	; 0
     c68:	00 97       	sbiw	r24, 0x00	; 0
     c6a:	09 f0       	breq	.+2      	; 0xc6e <can_auto_baudrate+0x2ba>
     c6c:	9d c0       	rjmp	.+314    	; 0xda8 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     c6e:	41 30       	cpi	r20, 0x01	; 1
     c70:	61 f2       	breq	.-104    	; 0xc0a <can_auto_baudrate+0x256>
     c72:	35 2f       	mov	r19, r21
     c74:	01 c0       	rjmp	.+2      	; 0xc78 <can_auto_baudrate+0x2c4>
     c76:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     c78:	61 30       	cpi	r22, 0x01	; 1
     c7a:	09 f0       	breq	.+2      	; 0xc7e <can_auto_baudrate+0x2ca>
     c7c:	78 c0       	rjmp	.+240    	; 0xd6e <can_auto_baudrate+0x3ba>
     c7e:	83 2f       	mov	r24, r19
     c80:	37 2d       	mov	r19, r7
     c82:	7a 2c       	mov	r7, r10
     c84:	ad 2c       	mov	r10, r13
     c86:	d7 2e       	mov	r13, r23
     c88:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     c8a:	21 10       	cpse	r2, r1
     c8c:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     c8e:	39 30       	cpi	r19, 0x09	; 9
     c90:	78 f1       	brcs	.+94     	; 0xcf0 <can_auto_baudrate+0x33c>
     c92:	b7 e0       	ldi	r27, 0x07	; 7
     c94:	b6 15       	cp	r27, r6
     c96:	60 f5       	brcc	.+88     	; 0xcf0 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     c98:	8a 81       	ldd	r24, Y+2	; 0x02
     c9a:	89 31       	cpi	r24, 0x19	; 25
     c9c:	31 f0       	breq	.+12     	; 0xcaa <can_auto_baudrate+0x2f6>
     c9e:	8f 5f       	subi	r24, 0xFF	; 255
     ca0:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     ca2:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     ca4:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     ca6:	36 2d       	mov	r19, r6
     ca8:	59 c0       	rjmp	.+178    	; 0xd5c <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     caa:	99 81       	ldd	r25, Y+1	; 0x01
     cac:	90 34       	cpi	r25, 0x40	; 64
     cae:	41 f0       	breq	.+16     	; 0xcc0 <can_auto_baudrate+0x30c>
     cb0:	9f 5f       	subi	r25, 0xFF	; 255
     cb2:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     cb4:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     cb6:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     cb8:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     cba:	ae 81       	ldd	r26, Y+6	; 0x06
     cbc:	aa 83       	std	Y+2, r26	; 0x02
     cbe:	4e c0       	rjmp	.+156    	; 0xd5c <can_auto_baudrate+0x3a8>
     cc0:	a7 2c       	mov	r10, r7
     cc2:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     cc4:	af ee       	ldi	r26, 0xEF	; 239
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	8c 91       	ld	r24, X
     cca:	8f 73       	andi	r24, 0x3F	; 63
     ccc:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     cce:	d7 01       	movw	r26, r14
     cd0:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     cd2:	80 81       	ld	r24, Z
     cd4:	82 fd       	sbrc	r24, 2
     cd6:	fd cf       	rjmp	.-6      	; 0xcd2 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     cd8:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     cda:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     cdc:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     cde:	66 24       	eor	r6, r6
     ce0:	68 94       	set
     ce2:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     ce4:	77 24       	eor	r7, r7
     ce6:	68 94       	set
     ce8:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     cea:	b8 e0       	ldi	r27, 0x08	; 8
     cec:	ba 83       	std	Y+2, r27	; 0x02
     cee:	69 c0       	rjmp	.+210    	; 0xdc2 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     cf0:	36 30       	cpi	r19, 0x06	; 6
     cf2:	58 f0       	brcs	.+22     	; 0xd0a <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     cf4:	43 2e       	mov	r4, r19
     cf6:	55 24       	eor	r5, r5
     cf8:	86 2d       	mov	r24, r6
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	01 96       	adiw	r24, 0x01	; 1
     cfe:	84 15       	cp	r24, r4
     d00:	95 05       	cpc	r25, r5
     d02:	24 f4       	brge	.+8      	; 0xd0c <can_auto_baudrate+0x358>
     d04:	63 94       	inc	r6
     d06:	36 2d       	mov	r19, r6
     d08:	01 c0       	rjmp	.+2      	; 0xd0c <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     d0a:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     d0c:	36 2c       	mov	r3, r6
     d0e:	33 0e       	add	r3, r19
     d10:	30 94       	com	r3
     d12:	8a 81       	ldd	r24, Y+2	; 0x02
     d14:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     d16:	83 2d       	mov	r24, r3
     d18:	81 50       	subi	r24, 0x01	; 1
     d1a:	88 30       	cpi	r24, 0x08	; 8
     d1c:	e0 f4       	brcc	.+56     	; 0xd56 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     d1e:	46 2c       	mov	r4, r6
     d20:	55 24       	eor	r5, r5
     d22:	83 2d       	mov	r24, r3
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	dc 01       	movw	r26, r24
     d28:	11 96       	adiw	r26, 0x01	; 1
     d2a:	a3 0f       	add	r26, r19
     d2c:	b1 1d       	adc	r27, r1
     d2e:	bd 83       	std	Y+5, r27	; 0x05
     d30:	ac 83       	std	Y+4, r26	; 0x04
     d32:	c2 01       	movw	r24, r4
     d34:	88 0f       	add	r24, r24
     d36:	99 1f       	adc	r25, r25
     d38:	88 0f       	add	r24, r24
     d3a:	99 1f       	adc	r25, r25
     d3c:	8a 17       	cp	r24, r26
     d3e:	9b 07       	cpc	r25, r27
     d40:	64 f0       	brlt	.+24     	; 0xd5a <can_auto_baudrate+0x3a6>
     d42:	c2 01       	movw	r24, r4
     d44:	88 0f       	add	r24, r24
     d46:	99 1f       	adc	r25, r25
     d48:	84 0d       	add	r24, r4
     d4a:	95 1d       	adc	r25, r5
     d4c:	a8 17       	cp	r26, r24
     d4e:	b9 07       	cpc	r27, r25
     d50:	84 f5       	brge	.+96     	; 0xdb2 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     d52:	2c 2c       	mov	r2, r12
     d54:	03 c0       	rjmp	.+6      	; 0xd5c <can_auto_baudrate+0x3a8>
     d56:	2c 2c       	mov	r2, r12
     d58:	01 c0       	rjmp	.+2      	; 0xd5c <can_auto_baudrate+0x3a8>
     d5a:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     d5c:	61 30       	cpi	r22, 0x01	; 1
     d5e:	09 f4       	brne	.+2      	; 0xd62 <can_auto_baudrate+0x3ae>
     d60:	94 cf       	rjmp	.-216    	; 0xc8a <can_auto_baudrate+0x2d6>
     d62:	87 2f       	mov	r24, r23
     d64:	7d 2d       	mov	r23, r13
     d66:	da 2c       	mov	r13, r10
     d68:	a7 2c       	mov	r10, r7
     d6a:	73 2e       	mov	r7, r19
     d6c:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     d6e:	31 30       	cpi	r19, 0x01	; 1
     d70:	09 f4       	brne	.+2      	; 0xd74 <can_auto_baudrate+0x3c0>
     d72:	ee ce       	rjmp	.-548    	; 0xb50 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     d74:	8d 2d       	mov	r24, r13
     d76:	26 96       	adiw	r28, 0x06	; 6
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	f8 94       	cli
     d7c:	de bf       	out	0x3e, r29	; 62
     d7e:	0f be       	out	0x3f, r0	; 63
     d80:	cd bf       	out	0x3d, r28	; 61
     d82:	df 91       	pop	r29
     d84:	cf 91       	pop	r28
     d86:	1f 91       	pop	r17
     d88:	0f 91       	pop	r16
     d8a:	ff 90       	pop	r15
     d8c:	ef 90       	pop	r14
     d8e:	df 90       	pop	r13
     d90:	cf 90       	pop	r12
     d92:	bf 90       	pop	r11
     d94:	af 90       	pop	r10
     d96:	9f 90       	pop	r9
     d98:	8f 90       	pop	r8
     d9a:	7f 90       	pop	r7
     d9c:	6f 90       	pop	r6
     d9e:	5f 90       	pop	r5
     da0:	4f 90       	pop	r4
     da2:	3f 90       	pop	r3
     da4:	2f 90       	pop	r2
     da6:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     da8:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     daa:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     dac:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     dae:	42 2f       	mov	r20, r18
     db0:	63 cf       	rjmp	.-314    	; 0xc78 <can_auto_baudrate+0x2c4>
     db2:	87 2f       	mov	r24, r23
     db4:	7d 2d       	mov	r23, r13
     db6:	da 2c       	mov	r13, r10
     db8:	a7 2c       	mov	r10, r7
     dba:	73 2e       	mov	r7, r19
     dbc:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     dbe:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     dc0:	25 2e       	mov	r2, r21
     dc2:	62 2f       	mov	r22, r18
     dc4:	d4 cf       	rjmp	.-88     	; 0xd6e <can_auto_baudrate+0x3ba>

00000dc6 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     dc6:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     dca:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     dce:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	08 95       	ret

00000dd6 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     dd6:	91 e0       	ldi	r25, 0x01	; 1
     dd8:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     ddc:	85 30       	cpi	r24, 0x05	; 5
     dde:	31 f4       	brne	.+12     	; 0xdec <can_fixed_baudrate+0x16>
     de0:	82 e0       	ldi	r24, 0x02	; 2
     de2:	68 e0       	ldi	r22, 0x08	; 8
     de4:	45 e2       	ldi	r20, 0x25	; 37
     de6:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <Can_conf_bt_flex>
     dea:	06 c0       	rjmp	.+12     	; 0xdf8 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     dec:	10 92 e2 00 	sts	0x00E2, r1
     df0:	10 92 e3 00 	sts	0x00E3, r1
     df4:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     df8:	81 e0       	ldi	r24, 0x01	; 1
     dfa:	08 95       	ret

00000dfc <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     dfc:	0f 93       	push	r16
     dfe:	1f 93       	push	r17
     e00:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     e02:	87 85       	ldd	r24, Z+15	; 0x0f
     e04:	88 23       	and	r24, r24
     e06:	91 f4       	brne	.+36     	; 0xe2c <get_idmask+0x30>
		mask = cmd->id_mask;
     e08:	02 85       	ldd	r16, Z+10	; 0x0a
     e0a:	13 85       	ldd	r17, Z+11	; 0x0b
     e0c:	24 85       	ldd	r18, Z+12	; 0x0c
     e0e:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     e10:	0f 2e       	mov	r0, r31
     e12:	f2 e1       	ldi	r31, 0x12	; 18
     e14:	00 0f       	add	r16, r16
     e16:	11 1f       	adc	r17, r17
     e18:	22 1f       	adc	r18, r18
     e1a:	33 1f       	adc	r19, r19
     e1c:	fa 95       	dec	r31
     e1e:	d1 f7       	brne	.-12     	; 0xe14 <get_idmask+0x18>
     e20:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     e22:	0f 6f       	ori	r16, 0xFF	; 255
     e24:	1f 6f       	ori	r17, 0xFF	; 255
     e26:	23 60       	ori	r18, 0x03	; 3
     e28:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     e2a:	05 c0       	rjmp	.+10     	; 0xe36 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     e2c:	02 85       	ldd	r16, Z+10	; 0x0a
     e2e:	13 85       	ldd	r17, Z+11	; 0x0b
     e30:	24 85       	ldd	r18, Z+12	; 0x0c
     e32:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     e34:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     e36:	60 2f       	mov	r22, r16
     e38:	71 2f       	mov	r23, r17
     e3a:	82 2f       	mov	r24, r18
     e3c:	93 2f       	mov	r25, r19
     e3e:	1f 91       	pop	r17
     e40:	0f 91       	pop	r16
     e42:	08 95       	ret

00000e44 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     e44:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <can_fixed_baudrate>
     e48:	88 23       	and	r24, r24
     e4a:	49 f0       	breq	.+18     	; 0xe5e <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     e4c:	0e 94 73 04 	call	0x8e6	; 0x8e6 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     e50:	e8 ed       	ldi	r30, 0xD8	; 216
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	80 81       	ld	r24, Z
     e56:	82 60       	ori	r24, 0x02	; 2
     e58:	80 83       	st	Z, r24
    return (1);
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     e5e:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     e60:	08 95       	ret

00000e62 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     e62:	e8 ed       	ldi	r30, 0xD8	; 216
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	8d 7f       	andi	r24, 0xFD	; 253
     e6a:	80 83       	st	Z, r24
}
     e6c:	08 95       	ret

00000e6e <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     e6e:	0f 93       	push	r16
     e70:	1f 93       	push	r17
     e72:	cf 93       	push	r28
     e74:	df 93       	push	r29
     e76:	00 d0       	rcall	.+0      	; 0xe78 <can_cmd+0xa>
     e78:	00 d0       	rcall	.+0      	; 0xe7a <can_cmd+0xc>
     e7a:	cd b7       	in	r28, 0x3d	; 61
     e7c:	de b7       	in	r29, 0x3e	; 62
     e7e:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     e80:	dc 01       	movw	r26, r24
     e82:	11 96       	adiw	r26, 0x01	; 1
     e84:	8c 91       	ld	r24, X
     e86:	11 97       	sbiw	r26, 0x01	; 1
     e88:	8c 30       	cpi	r24, 0x0C	; 12
     e8a:	b1 f4       	brne	.+44     	; 0xeb8 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     e8c:	19 96       	adiw	r26, 0x09	; 9
     e8e:	8c 91       	ld	r24, X
     e90:	19 97       	sbiw	r26, 0x09	; 9
     e92:	80 36       	cpi	r24, 0x60	; 96
     e94:	69 f4       	brne	.+26     	; 0xeb0 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     e96:	8c 91       	ld	r24, X
     e98:	82 95       	swap	r24
     e9a:	80 7f       	andi	r24, 0xF0	; 240
     e9c:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     ea0:	ef ee       	ldi	r30, 0xEF	; 239
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	8f 73       	andi	r24, 0x3F	; 63
     ea8:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     eaa:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     eae:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     eb0:	f8 01       	movw	r30, r16
     eb2:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     eb4:	80 e0       	ldi	r24, 0x00	; 0
     eb6:	ac c5       	rjmp	.+2904   	; 0x1a10 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     eb8:	0e 94 85 04 	call	0x90a	; 0x90a <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     ebc:	8f 3f       	cpi	r24, 0xFF	; 255
     ebe:	09 f4       	brne	.+2      	; 0xec2 <can_cmd+0x54>
     ec0:	a1 c5       	rjmp	.+2882   	; 0x1a04 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     ec2:	90 e6       	ldi	r25, 0x60	; 96
     ec4:	d8 01       	movw	r26, r16
     ec6:	19 96       	adiw	r26, 0x09	; 9
     ec8:	9c 93       	st	X, r25
     eca:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ecc:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ece:	82 95       	swap	r24
     ed0:	80 7f       	andi	r24, 0xF0	; 240
     ed2:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ed6:	ee ee       	ldi	r30, 0xEE	; 238
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	11 92       	st	Z+, r1
     edc:	e8 3f       	cpi	r30, 0xF8	; 248
     ede:	f1 05       	cpc	r31, r1
     ee0:	e1 f7       	brne	.-8      	; 0xeda <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ee2:	f8 01       	movw	r30, r16
     ee4:	81 81       	ldd	r24, Z+1	; 0x01
     ee6:	86 30       	cpi	r24, 0x06	; 6
     ee8:	09 f4       	brne	.+2      	; 0xeec <can_cmd+0x7e>
     eea:	56 c2       	rjmp	.+1196   	; 0x1398 <can_cmd+0x52a>
     eec:	87 30       	cpi	r24, 0x07	; 7
     eee:	90 f4       	brcc	.+36     	; 0xf14 <can_cmd+0xa6>
     ef0:	83 30       	cpi	r24, 0x03	; 3
     ef2:	09 f4       	brne	.+2      	; 0xef6 <can_cmd+0x88>
     ef4:	12 c1       	rjmp	.+548    	; 0x111a <can_cmd+0x2ac>
     ef6:	84 30       	cpi	r24, 0x04	; 4
     ef8:	30 f4       	brcc	.+12     	; 0xf06 <can_cmd+0x98>
     efa:	81 30       	cpi	r24, 0x01	; 1
     efc:	11 f1       	breq	.+68     	; 0xf42 <can_cmd+0xd4>
     efe:	82 30       	cpi	r24, 0x02	; 2
     f00:	09 f0       	breq	.+2      	; 0xf04 <can_cmd+0x96>
     f02:	7c c5       	rjmp	.+2808   	; 0x19fc <can_cmd+0xb8e>
     f04:	98 c0       	rjmp	.+304    	; 0x1036 <can_cmd+0x1c8>
     f06:	84 30       	cpi	r24, 0x04	; 4
     f08:	09 f4       	brne	.+2      	; 0xf0c <can_cmd+0x9e>
     f0a:	67 c1       	rjmp	.+718    	; 0x11da <can_cmd+0x36c>
     f0c:	85 30       	cpi	r24, 0x05	; 5
     f0e:	09 f0       	breq	.+2      	; 0xf12 <can_cmd+0xa4>
     f10:	75 c5       	rjmp	.+2794   	; 0x19fc <can_cmd+0xb8e>
     f12:	aa c1       	rjmp	.+852    	; 0x1268 <can_cmd+0x3fa>
     f14:	89 30       	cpi	r24, 0x09	; 9
     f16:	09 f4       	brne	.+2      	; 0xf1a <can_cmd+0xac>
     f18:	be c3       	rjmp	.+1916   	; 0x1696 <can_cmd+0x828>
     f1a:	8a 30       	cpi	r24, 0x0A	; 10
     f1c:	38 f4       	brcc	.+14     	; 0xf2c <can_cmd+0xbe>
     f1e:	87 30       	cpi	r24, 0x07	; 7
     f20:	09 f4       	brne	.+2      	; 0xf24 <can_cmd+0xb6>
     f22:	8f c2       	rjmp	.+1310   	; 0x1442 <can_cmd+0x5d4>
     f24:	88 30       	cpi	r24, 0x08	; 8
     f26:	09 f0       	breq	.+2      	; 0xf2a <can_cmd+0xbc>
     f28:	69 c5       	rjmp	.+2770   	; 0x19fc <can_cmd+0xb8e>
     f2a:	1b c3       	rjmp	.+1590   	; 0x1562 <can_cmd+0x6f4>
     f2c:	8a 30       	cpi	r24, 0x0A	; 10
     f2e:	21 f0       	breq	.+8      	; 0xf38 <can_cmd+0xca>
     f30:	8b 30       	cpi	r24, 0x0B	; 11
     f32:	09 f0       	breq	.+2      	; 0xf36 <can_cmd+0xc8>
     f34:	63 c5       	rjmp	.+2758   	; 0x19fc <can_cmd+0xb8e>
     f36:	b1 c4       	rjmp	.+2402   	; 0x189a <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     f38:	86 81       	ldd	r24, Z+6	; 0x06
     f3a:	88 23       	and	r24, r24
     f3c:	09 f0       	breq	.+2      	; 0xf40 <can_cmd+0xd2>
     f3e:	49 c4       	rjmp	.+2194   	; 0x17d2 <can_cmd+0x964>
     f40:	57 c4       	rjmp	.+2222   	; 0x17f0 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f42:	f8 01       	movw	r30, r16
     f44:	87 85       	ldd	r24, Z+15	; 0x0f
     f46:	88 23       	and	r24, r24
     f48:	69 f1       	breq	.+90     	; 0xfa4 <can_cmd+0x136>
     f4a:	94 81       	ldd	r25, Z+4	; 0x04
     f4c:	92 95       	swap	r25
     f4e:	96 95       	lsr	r25
     f50:	97 70       	andi	r25, 0x07	; 7
     f52:	85 81       	ldd	r24, Z+5	; 0x05
     f54:	88 0f       	add	r24, r24
     f56:	88 0f       	add	r24, r24
     f58:	88 0f       	add	r24, r24
     f5a:	89 0f       	add	r24, r25
     f5c:	80 93 f3 00 	sts	0x00F3, r24
     f60:	93 81       	ldd	r25, Z+3	; 0x03
     f62:	92 95       	swap	r25
     f64:	96 95       	lsr	r25
     f66:	97 70       	andi	r25, 0x07	; 7
     f68:	84 81       	ldd	r24, Z+4	; 0x04
     f6a:	88 0f       	add	r24, r24
     f6c:	88 0f       	add	r24, r24
     f6e:	88 0f       	add	r24, r24
     f70:	89 0f       	add	r24, r25
     f72:	80 93 f2 00 	sts	0x00F2, r24
     f76:	92 81       	ldd	r25, Z+2	; 0x02
     f78:	92 95       	swap	r25
     f7a:	96 95       	lsr	r25
     f7c:	97 70       	andi	r25, 0x07	; 7
     f7e:	83 81       	ldd	r24, Z+3	; 0x03
     f80:	88 0f       	add	r24, r24
     f82:	88 0f       	add	r24, r24
     f84:	88 0f       	add	r24, r24
     f86:	89 0f       	add	r24, r25
     f88:	80 93 f1 00 	sts	0x00F1, r24
     f8c:	82 81       	ldd	r24, Z+2	; 0x02
     f8e:	88 0f       	add	r24, r24
     f90:	88 0f       	add	r24, r24
     f92:	88 0f       	add	r24, r24
     f94:	80 93 f0 00 	sts	0x00F0, r24
     f98:	ef ee       	ldi	r30, 0xEF	; 239
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	80 61       	ori	r24, 0x10	; 16
     fa0:	80 83       	st	Z, r24
     fa2:	16 c0       	rjmp	.+44     	; 0xfd0 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     fa4:	92 81       	ldd	r25, Z+2	; 0x02
     fa6:	96 95       	lsr	r25
     fa8:	96 95       	lsr	r25
     faa:	96 95       	lsr	r25
     fac:	83 81       	ldd	r24, Z+3	; 0x03
     fae:	82 95       	swap	r24
     fb0:	88 0f       	add	r24, r24
     fb2:	80 7e       	andi	r24, 0xE0	; 224
     fb4:	89 0f       	add	r24, r25
     fb6:	80 93 f3 00 	sts	0x00F3, r24
     fba:	82 81       	ldd	r24, Z+2	; 0x02
     fbc:	82 95       	swap	r24
     fbe:	88 0f       	add	r24, r24
     fc0:	80 7e       	andi	r24, 0xE0	; 224
     fc2:	80 93 f2 00 	sts	0x00F2, r24
     fc6:	ef ee       	ldi	r30, 0xEF	; 239
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	8f 7e       	andi	r24, 0xEF	; 239
     fce:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     fd0:	f8 01       	movw	r30, r16
     fd2:	86 81       	ldd	r24, Z+6	; 0x06
     fd4:	88 23       	and	r24, r24
     fd6:	79 f0       	breq	.+30     	; 0xff6 <can_cmd+0x188>
     fd8:	80 e0       	ldi	r24, 0x00	; 0
     fda:	2a ef       	ldi	r18, 0xFA	; 250
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	f8 01       	movw	r30, r16
     fe0:	a7 81       	ldd	r26, Z+7	; 0x07
     fe2:	b0 85       	ldd	r27, Z+8	; 0x08
     fe4:	a8 0f       	add	r26, r24
     fe6:	b1 1d       	adc	r27, r1
     fe8:	9c 91       	ld	r25, X
     fea:	d9 01       	movw	r26, r18
     fec:	9c 93       	st	X, r25
     fee:	8f 5f       	subi	r24, 0xFF	; 255
     ff0:	96 81       	ldd	r25, Z+6	; 0x06
     ff2:	89 17       	cp	r24, r25
     ff4:	a0 f3       	brcs	.-24     	; 0xfde <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     ff6:	f8 01       	movw	r30, r16
     ff8:	86 85       	ldd	r24, Z+14	; 0x0e
     ffa:	88 23       	and	r24, r24
     ffc:	31 f0       	breq	.+12     	; 0x100a <can_cmd+0x19c>
     ffe:	e0 ef       	ldi	r30, 0xF0	; 240
    1000:	f0 e0       	ldi	r31, 0x00	; 0
    1002:	80 81       	ld	r24, Z
    1004:	84 60       	ori	r24, 0x04	; 4
    1006:	80 83       	st	Z, r24
    1008:	05 c0       	rjmp	.+10     	; 0x1014 <can_cmd+0x1a6>
            else Can_clear_rtr();    
    100a:	e0 ef       	ldi	r30, 0xF0	; 240
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
    1010:	8b 7f       	andi	r24, 0xFB	; 251
    1012:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1014:	ef ee       	ldi	r30, 0xEF	; 239
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	90 81       	ld	r25, Z
    101a:	d8 01       	movw	r26, r16
    101c:	16 96       	adiw	r26, 0x06	; 6
    101e:	8c 91       	ld	r24, X
    1020:	16 97       	sbiw	r26, 0x06	; 6
    1022:	89 2b       	or	r24, r25
    1024:	80 83       	st	Z, r24
          Can_config_tx();
    1026:	80 81       	ld	r24, Z
    1028:	8f 73       	andi	r24, 0x3F	; 63
    102a:	80 83       	st	Z, r24
    102c:	80 81       	ld	r24, Z
    102e:	80 64       	ori	r24, 0x40	; 64
    1030:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1032:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1034:	ed c4       	rjmp	.+2522   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1036:	f8 01       	movw	r30, r16
    1038:	87 85       	ldd	r24, Z+15	; 0x0f
    103a:	88 23       	and	r24, r24
    103c:	69 f1       	breq	.+90     	; 0x1098 <can_cmd+0x22a>
    103e:	94 81       	ldd	r25, Z+4	; 0x04
    1040:	92 95       	swap	r25
    1042:	96 95       	lsr	r25
    1044:	97 70       	andi	r25, 0x07	; 7
    1046:	85 81       	ldd	r24, Z+5	; 0x05
    1048:	88 0f       	add	r24, r24
    104a:	88 0f       	add	r24, r24
    104c:	88 0f       	add	r24, r24
    104e:	89 0f       	add	r24, r25
    1050:	80 93 f3 00 	sts	0x00F3, r24
    1054:	93 81       	ldd	r25, Z+3	; 0x03
    1056:	92 95       	swap	r25
    1058:	96 95       	lsr	r25
    105a:	97 70       	andi	r25, 0x07	; 7
    105c:	84 81       	ldd	r24, Z+4	; 0x04
    105e:	88 0f       	add	r24, r24
    1060:	88 0f       	add	r24, r24
    1062:	88 0f       	add	r24, r24
    1064:	89 0f       	add	r24, r25
    1066:	80 93 f2 00 	sts	0x00F2, r24
    106a:	92 81       	ldd	r25, Z+2	; 0x02
    106c:	92 95       	swap	r25
    106e:	96 95       	lsr	r25
    1070:	97 70       	andi	r25, 0x07	; 7
    1072:	83 81       	ldd	r24, Z+3	; 0x03
    1074:	88 0f       	add	r24, r24
    1076:	88 0f       	add	r24, r24
    1078:	88 0f       	add	r24, r24
    107a:	89 0f       	add	r24, r25
    107c:	80 93 f1 00 	sts	0x00F1, r24
    1080:	82 81       	ldd	r24, Z+2	; 0x02
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	80 93 f0 00 	sts	0x00F0, r24
    108c:	ef ee       	ldi	r30, 0xEF	; 239
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	80 61       	ori	r24, 0x10	; 16
    1094:	80 83       	st	Z, r24
    1096:	16 c0       	rjmp	.+44     	; 0x10c4 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    1098:	92 81       	ldd	r25, Z+2	; 0x02
    109a:	96 95       	lsr	r25
    109c:	96 95       	lsr	r25
    109e:	96 95       	lsr	r25
    10a0:	83 81       	ldd	r24, Z+3	; 0x03
    10a2:	82 95       	swap	r24
    10a4:	88 0f       	add	r24, r24
    10a6:	80 7e       	andi	r24, 0xE0	; 224
    10a8:	89 0f       	add	r24, r25
    10aa:	80 93 f3 00 	sts	0x00F3, r24
    10ae:	82 81       	ldd	r24, Z+2	; 0x02
    10b0:	82 95       	swap	r24
    10b2:	88 0f       	add	r24, r24
    10b4:	80 7e       	andi	r24, 0xE0	; 224
    10b6:	80 93 f2 00 	sts	0x00F2, r24
    10ba:	ef ee       	ldi	r30, 0xEF	; 239
    10bc:	f0 e0       	ldi	r31, 0x00	; 0
    10be:	80 81       	ld	r24, Z
    10c0:	8f 7e       	andi	r24, 0xEF	; 239
    10c2:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    10c4:	f8 01       	movw	r30, r16
    10c6:	86 81       	ldd	r24, Z+6	; 0x06
    10c8:	88 23       	and	r24, r24
    10ca:	79 f0       	breq	.+30     	; 0x10ea <can_cmd+0x27c>
    10cc:	80 e0       	ldi	r24, 0x00	; 0
    10ce:	2a ef       	ldi	r18, 0xFA	; 250
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	f8 01       	movw	r30, r16
    10d4:	a7 81       	ldd	r26, Z+7	; 0x07
    10d6:	b0 85       	ldd	r27, Z+8	; 0x08
    10d8:	a8 0f       	add	r26, r24
    10da:	b1 1d       	adc	r27, r1
    10dc:	9c 91       	ld	r25, X
    10de:	d9 01       	movw	r26, r18
    10e0:	9c 93       	st	X, r25
    10e2:	8f 5f       	subi	r24, 0xFF	; 255
    10e4:	96 81       	ldd	r25, Z+6	; 0x06
    10e6:	89 17       	cp	r24, r25
    10e8:	a0 f3       	brcs	.-24     	; 0x10d2 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    10ea:	f8 01       	movw	r30, r16
    10ec:	16 86       	std	Z+14, r1	; 0x0e
    10ee:	e0 ef       	ldi	r30, 0xF0	; 240
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	8b 7f       	andi	r24, 0xFB	; 251
    10f6:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    10f8:	ef ee       	ldi	r30, 0xEF	; 239
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	90 81       	ld	r25, Z
    10fe:	d8 01       	movw	r26, r16
    1100:	16 96       	adiw	r26, 0x06	; 6
    1102:	8c 91       	ld	r24, X
    1104:	16 97       	sbiw	r26, 0x06	; 6
    1106:	89 2b       	or	r24, r25
    1108:	80 83       	st	Z, r24
          Can_config_tx();
    110a:	80 81       	ld	r24, Z
    110c:	8f 73       	andi	r24, 0x3F	; 63
    110e:	80 83       	st	Z, r24
    1110:	80 81       	ld	r24, Z
    1112:	80 64       	ori	r24, 0x40	; 64
    1114:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1116:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1118:	7b c4       	rjmp	.+2294   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    111a:	f8 01       	movw	r30, r16
    111c:	87 85       	ldd	r24, Z+15	; 0x0f
    111e:	88 23       	and	r24, r24
    1120:	69 f1       	breq	.+90     	; 0x117c <can_cmd+0x30e>
    1122:	94 81       	ldd	r25, Z+4	; 0x04
    1124:	92 95       	swap	r25
    1126:	96 95       	lsr	r25
    1128:	97 70       	andi	r25, 0x07	; 7
    112a:	85 81       	ldd	r24, Z+5	; 0x05
    112c:	88 0f       	add	r24, r24
    112e:	88 0f       	add	r24, r24
    1130:	88 0f       	add	r24, r24
    1132:	89 0f       	add	r24, r25
    1134:	80 93 f3 00 	sts	0x00F3, r24
    1138:	93 81       	ldd	r25, Z+3	; 0x03
    113a:	92 95       	swap	r25
    113c:	96 95       	lsr	r25
    113e:	97 70       	andi	r25, 0x07	; 7
    1140:	84 81       	ldd	r24, Z+4	; 0x04
    1142:	88 0f       	add	r24, r24
    1144:	88 0f       	add	r24, r24
    1146:	88 0f       	add	r24, r24
    1148:	89 0f       	add	r24, r25
    114a:	80 93 f2 00 	sts	0x00F2, r24
    114e:	92 81       	ldd	r25, Z+2	; 0x02
    1150:	92 95       	swap	r25
    1152:	96 95       	lsr	r25
    1154:	97 70       	andi	r25, 0x07	; 7
    1156:	83 81       	ldd	r24, Z+3	; 0x03
    1158:	88 0f       	add	r24, r24
    115a:	88 0f       	add	r24, r24
    115c:	88 0f       	add	r24, r24
    115e:	89 0f       	add	r24, r25
    1160:	80 93 f1 00 	sts	0x00F1, r24
    1164:	82 81       	ldd	r24, Z+2	; 0x02
    1166:	88 0f       	add	r24, r24
    1168:	88 0f       	add	r24, r24
    116a:	88 0f       	add	r24, r24
    116c:	80 93 f0 00 	sts	0x00F0, r24
    1170:	ef ee       	ldi	r30, 0xEF	; 239
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	80 61       	ori	r24, 0x10	; 16
    1178:	80 83       	st	Z, r24
    117a:	16 c0       	rjmp	.+44     	; 0x11a8 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    117c:	92 81       	ldd	r25, Z+2	; 0x02
    117e:	96 95       	lsr	r25
    1180:	96 95       	lsr	r25
    1182:	96 95       	lsr	r25
    1184:	83 81       	ldd	r24, Z+3	; 0x03
    1186:	82 95       	swap	r24
    1188:	88 0f       	add	r24, r24
    118a:	80 7e       	andi	r24, 0xE0	; 224
    118c:	89 0f       	add	r24, r25
    118e:	80 93 f3 00 	sts	0x00F3, r24
    1192:	82 81       	ldd	r24, Z+2	; 0x02
    1194:	82 95       	swap	r24
    1196:	88 0f       	add	r24, r24
    1198:	80 7e       	andi	r24, 0xE0	; 224
    119a:	80 93 f2 00 	sts	0x00F2, r24
    119e:	ef ee       	ldi	r30, 0xEF	; 239
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	8f 7e       	andi	r24, 0xEF	; 239
    11a6:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    11a8:	81 e0       	ldi	r24, 0x01	; 1
    11aa:	f8 01       	movw	r30, r16
    11ac:	86 87       	std	Z+14, r24	; 0x0e
    11ae:	e0 ef       	ldi	r30, 0xF0	; 240
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	80 81       	ld	r24, Z
    11b4:	84 60       	ori	r24, 0x04	; 4
    11b6:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    11b8:	ef ee       	ldi	r30, 0xEF	; 239
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	90 81       	ld	r25, Z
    11be:	d8 01       	movw	r26, r16
    11c0:	16 96       	adiw	r26, 0x06	; 6
    11c2:	8c 91       	ld	r24, X
    11c4:	16 97       	sbiw	r26, 0x06	; 6
    11c6:	89 2b       	or	r24, r25
    11c8:	80 83       	st	Z, r24
          Can_config_tx();
    11ca:	80 81       	ld	r24, Z
    11cc:	8f 73       	andi	r24, 0x3F	; 63
    11ce:	80 83       	st	Z, r24
    11d0:	80 81       	ld	r24, Z
    11d2:	80 64       	ori	r24, 0x40	; 64
    11d4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11d6:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    11d8:	1b c4       	rjmp	.+2102   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    11da:	8f ef       	ldi	r24, 0xFF	; 255
    11dc:	9f ef       	ldi	r25, 0xFF	; 255
    11de:	dc 01       	movw	r26, r24
    11e0:	89 83       	std	Y+1, r24	; 0x01
    11e2:	9a 83       	std	Y+2, r25	; 0x02
    11e4:	ab 83       	std	Y+3, r26	; 0x03
    11e6:	bc 83       	std	Y+4, r27	; 0x04
    11e8:	9b 81       	ldd	r25, Y+3	; 0x03
    11ea:	92 95       	swap	r25
    11ec:	96 95       	lsr	r25
    11ee:	97 70       	andi	r25, 0x07	; 7
    11f0:	8c 81       	ldd	r24, Y+4	; 0x04
    11f2:	88 0f       	add	r24, r24
    11f4:	88 0f       	add	r24, r24
    11f6:	88 0f       	add	r24, r24
    11f8:	89 0f       	add	r24, r25
    11fa:	80 93 f7 00 	sts	0x00F7, r24
    11fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1200:	92 95       	swap	r25
    1202:	96 95       	lsr	r25
    1204:	97 70       	andi	r25, 0x07	; 7
    1206:	8b 81       	ldd	r24, Y+3	; 0x03
    1208:	88 0f       	add	r24, r24
    120a:	88 0f       	add	r24, r24
    120c:	88 0f       	add	r24, r24
    120e:	89 0f       	add	r24, r25
    1210:	80 93 f6 00 	sts	0x00F6, r24
    1214:	99 81       	ldd	r25, Y+1	; 0x01
    1216:	92 95       	swap	r25
    1218:	96 95       	lsr	r25
    121a:	97 70       	andi	r25, 0x07	; 7
    121c:	8a 81       	ldd	r24, Y+2	; 0x02
    121e:	88 0f       	add	r24, r24
    1220:	88 0f       	add	r24, r24
    1222:	88 0f       	add	r24, r24
    1224:	89 0f       	add	r24, r25
    1226:	80 93 f5 00 	sts	0x00F5, r24
    122a:	89 81       	ldd	r24, Y+1	; 0x01
    122c:	88 0f       	add	r24, r24
    122e:	88 0f       	add	r24, r24
    1230:	88 0f       	add	r24, r24
    1232:	24 ef       	ldi	r18, 0xF4	; 244
    1234:	30 e0       	ldi	r19, 0x00	; 0
    1236:	f9 01       	movw	r30, r18
    1238:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    123a:	ef ee       	ldi	r30, 0xEF	; 239
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	90 81       	ld	r25, Z
    1240:	d8 01       	movw	r26, r16
    1242:	16 96       	adiw	r26, 0x06	; 6
    1244:	8c 91       	ld	r24, X
    1246:	89 2b       	or	r24, r25
    1248:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    124a:	d9 01       	movw	r26, r18
    124c:	8c 91       	ld	r24, X
    124e:	8b 7f       	andi	r24, 0xFB	; 251
    1250:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1252:	8c 91       	ld	r24, X
    1254:	8e 7f       	andi	r24, 0xFE	; 254
    1256:	8c 93       	st	X, r24
          Can_config_rx();       
    1258:	80 81       	ld	r24, Z
    125a:	8f 73       	andi	r24, 0x3F	; 63
    125c:	80 83       	st	Z, r24
    125e:	80 81       	ld	r24, Z
    1260:	80 68       	ori	r24, 0x80	; 128
    1262:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1264:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1266:	d4 c3       	rjmp	.+1960   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1268:	f8 01       	movw	r30, r16
    126a:	87 85       	ldd	r24, Z+15	; 0x0f
    126c:	88 23       	and	r24, r24
    126e:	69 f1       	breq	.+90     	; 0x12ca <can_cmd+0x45c>
    1270:	94 81       	ldd	r25, Z+4	; 0x04
    1272:	92 95       	swap	r25
    1274:	96 95       	lsr	r25
    1276:	97 70       	andi	r25, 0x07	; 7
    1278:	85 81       	ldd	r24, Z+5	; 0x05
    127a:	88 0f       	add	r24, r24
    127c:	88 0f       	add	r24, r24
    127e:	88 0f       	add	r24, r24
    1280:	89 0f       	add	r24, r25
    1282:	80 93 f3 00 	sts	0x00F3, r24
    1286:	93 81       	ldd	r25, Z+3	; 0x03
    1288:	92 95       	swap	r25
    128a:	96 95       	lsr	r25
    128c:	97 70       	andi	r25, 0x07	; 7
    128e:	84 81       	ldd	r24, Z+4	; 0x04
    1290:	88 0f       	add	r24, r24
    1292:	88 0f       	add	r24, r24
    1294:	88 0f       	add	r24, r24
    1296:	89 0f       	add	r24, r25
    1298:	80 93 f2 00 	sts	0x00F2, r24
    129c:	92 81       	ldd	r25, Z+2	; 0x02
    129e:	92 95       	swap	r25
    12a0:	96 95       	lsr	r25
    12a2:	97 70       	andi	r25, 0x07	; 7
    12a4:	83 81       	ldd	r24, Z+3	; 0x03
    12a6:	88 0f       	add	r24, r24
    12a8:	88 0f       	add	r24, r24
    12aa:	88 0f       	add	r24, r24
    12ac:	89 0f       	add	r24, r25
    12ae:	80 93 f1 00 	sts	0x00F1, r24
    12b2:	82 81       	ldd	r24, Z+2	; 0x02
    12b4:	88 0f       	add	r24, r24
    12b6:	88 0f       	add	r24, r24
    12b8:	88 0f       	add	r24, r24
    12ba:	80 93 f0 00 	sts	0x00F0, r24
    12be:	ef ee       	ldi	r30, 0xEF	; 239
    12c0:	f0 e0       	ldi	r31, 0x00	; 0
    12c2:	80 81       	ld	r24, Z
    12c4:	80 61       	ori	r24, 0x10	; 16
    12c6:	80 83       	st	Z, r24
    12c8:	16 c0       	rjmp	.+44     	; 0x12f6 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    12ca:	92 81       	ldd	r25, Z+2	; 0x02
    12cc:	96 95       	lsr	r25
    12ce:	96 95       	lsr	r25
    12d0:	96 95       	lsr	r25
    12d2:	83 81       	ldd	r24, Z+3	; 0x03
    12d4:	82 95       	swap	r24
    12d6:	88 0f       	add	r24, r24
    12d8:	80 7e       	andi	r24, 0xE0	; 224
    12da:	89 0f       	add	r24, r25
    12dc:	80 93 f3 00 	sts	0x00F3, r24
    12e0:	82 81       	ldd	r24, Z+2	; 0x02
    12e2:	82 95       	swap	r24
    12e4:	88 0f       	add	r24, r24
    12e6:	80 7e       	andi	r24, 0xE0	; 224
    12e8:	80 93 f2 00 	sts	0x00F2, r24
    12ec:	ef ee       	ldi	r30, 0xEF	; 239
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	80 81       	ld	r24, Z
    12f2:	8f 7e       	andi	r24, 0xEF	; 239
    12f4:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    12f6:	8f ef       	ldi	r24, 0xFF	; 255
    12f8:	9f ef       	ldi	r25, 0xFF	; 255
    12fa:	dc 01       	movw	r26, r24
    12fc:	89 83       	std	Y+1, r24	; 0x01
    12fe:	9a 83       	std	Y+2, r25	; 0x02
    1300:	ab 83       	std	Y+3, r26	; 0x03
    1302:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1304:	9b 81       	ldd	r25, Y+3	; 0x03
    1306:	92 95       	swap	r25
    1308:	96 95       	lsr	r25
    130a:	97 70       	andi	r25, 0x07	; 7
    130c:	8c 81       	ldd	r24, Y+4	; 0x04
    130e:	88 0f       	add	r24, r24
    1310:	88 0f       	add	r24, r24
    1312:	88 0f       	add	r24, r24
    1314:	89 0f       	add	r24, r25
    1316:	80 93 f7 00 	sts	0x00F7, r24
    131a:	9a 81       	ldd	r25, Y+2	; 0x02
    131c:	92 95       	swap	r25
    131e:	96 95       	lsr	r25
    1320:	97 70       	andi	r25, 0x07	; 7
    1322:	8b 81       	ldd	r24, Y+3	; 0x03
    1324:	88 0f       	add	r24, r24
    1326:	88 0f       	add	r24, r24
    1328:	88 0f       	add	r24, r24
    132a:	89 0f       	add	r24, r25
    132c:	80 93 f6 00 	sts	0x00F6, r24
    1330:	99 81       	ldd	r25, Y+1	; 0x01
    1332:	92 95       	swap	r25
    1334:	96 95       	lsr	r25
    1336:	97 70       	andi	r25, 0x07	; 7
    1338:	8a 81       	ldd	r24, Y+2	; 0x02
    133a:	88 0f       	add	r24, r24
    133c:	88 0f       	add	r24, r24
    133e:	88 0f       	add	r24, r24
    1340:	89 0f       	add	r24, r25
    1342:	80 93 f5 00 	sts	0x00F5, r24
    1346:	89 81       	ldd	r24, Y+1	; 0x01
    1348:	88 0f       	add	r24, r24
    134a:	88 0f       	add	r24, r24
    134c:	88 0f       	add	r24, r24
    134e:	44 ef       	ldi	r20, 0xF4	; 244
    1350:	50 e0       	ldi	r21, 0x00	; 0
    1352:	fa 01       	movw	r30, r20
    1354:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1356:	ef ee       	ldi	r30, 0xEF	; 239
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	90 81       	ld	r25, Z
    135c:	d8 01       	movw	r26, r16
    135e:	16 96       	adiw	r26, 0x06	; 6
    1360:	8c 91       	ld	r24, X
    1362:	16 97       	sbiw	r26, 0x06	; 6
    1364:	89 2b       	or	r24, r25
    1366:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1368:	1e 96       	adiw	r26, 0x0e	; 14
    136a:	1c 92       	st	X, r1
    136c:	da 01       	movw	r26, r20
    136e:	8c 91       	ld	r24, X
    1370:	84 60       	ori	r24, 0x04	; 4
    1372:	8c 93       	st	X, r24
    1374:	80 ef       	ldi	r24, 0xF0	; 240
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	dc 01       	movw	r26, r24
    137a:	2c 91       	ld	r18, X
    137c:	2b 7f       	andi	r18, 0xFB	; 251
    137e:	2c 93       	st	X, r18
          Can_set_idemsk();
    1380:	da 01       	movw	r26, r20
    1382:	8c 91       	ld	r24, X
    1384:	81 60       	ori	r24, 0x01	; 1
    1386:	8c 93       	st	X, r24
          Can_config_rx()    
    1388:	80 81       	ld	r24, Z
    138a:	8f 73       	andi	r24, 0x3F	; 63
    138c:	80 83       	st	Z, r24
    138e:	80 81       	ld	r24, Z
    1390:	80 68       	ori	r24, 0x80	; 128
    1392:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1394:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1396:	3c c3       	rjmp	.+1656   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1398:	8f ef       	ldi	r24, 0xFF	; 255
    139a:	9f ef       	ldi	r25, 0xFF	; 255
    139c:	dc 01       	movw	r26, r24
    139e:	89 83       	std	Y+1, r24	; 0x01
    13a0:	9a 83       	std	Y+2, r25	; 0x02
    13a2:	ab 83       	std	Y+3, r26	; 0x03
    13a4:	bc 83       	std	Y+4, r27	; 0x04
    13a6:	9b 81       	ldd	r25, Y+3	; 0x03
    13a8:	92 95       	swap	r25
    13aa:	96 95       	lsr	r25
    13ac:	97 70       	andi	r25, 0x07	; 7
    13ae:	8c 81       	ldd	r24, Y+4	; 0x04
    13b0:	88 0f       	add	r24, r24
    13b2:	88 0f       	add	r24, r24
    13b4:	88 0f       	add	r24, r24
    13b6:	89 0f       	add	r24, r25
    13b8:	80 93 f7 00 	sts	0x00F7, r24
    13bc:	9a 81       	ldd	r25, Y+2	; 0x02
    13be:	92 95       	swap	r25
    13c0:	96 95       	lsr	r25
    13c2:	97 70       	andi	r25, 0x07	; 7
    13c4:	8b 81       	ldd	r24, Y+3	; 0x03
    13c6:	88 0f       	add	r24, r24
    13c8:	88 0f       	add	r24, r24
    13ca:	88 0f       	add	r24, r24
    13cc:	89 0f       	add	r24, r25
    13ce:	80 93 f6 00 	sts	0x00F6, r24
    13d2:	99 81       	ldd	r25, Y+1	; 0x01
    13d4:	92 95       	swap	r25
    13d6:	96 95       	lsr	r25
    13d8:	97 70       	andi	r25, 0x07	; 7
    13da:	8a 81       	ldd	r24, Y+2	; 0x02
    13dc:	88 0f       	add	r24, r24
    13de:	88 0f       	add	r24, r24
    13e0:	88 0f       	add	r24, r24
    13e2:	89 0f       	add	r24, r25
    13e4:	80 93 f5 00 	sts	0x00F5, r24
    13e8:	89 81       	ldd	r24, Y+1	; 0x01
    13ea:	88 0f       	add	r24, r24
    13ec:	88 0f       	add	r24, r24
    13ee:	88 0f       	add	r24, r24
    13f0:	44 ef       	ldi	r20, 0xF4	; 244
    13f2:	50 e0       	ldi	r21, 0x00	; 0
    13f4:	fa 01       	movw	r30, r20
    13f6:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    13f8:	ef ee       	ldi	r30, 0xEF	; 239
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	90 81       	ld	r25, Z
    13fe:	d8 01       	movw	r26, r16
    1400:	16 96       	adiw	r26, 0x06	; 6
    1402:	8c 91       	ld	r24, X
    1404:	16 97       	sbiw	r26, 0x06	; 6
    1406:	89 2b       	or	r24, r25
    1408:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    140a:	81 e0       	ldi	r24, 0x01	; 1
    140c:	1e 96       	adiw	r26, 0x0e	; 14
    140e:	8c 93       	st	X, r24
    1410:	da 01       	movw	r26, r20
    1412:	8c 91       	ld	r24, X
    1414:	84 60       	ori	r24, 0x04	; 4
    1416:	8c 93       	st	X, r24
    1418:	80 ef       	ldi	r24, 0xF0	; 240
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	dc 01       	movw	r26, r24
    141e:	2c 91       	ld	r18, X
    1420:	24 60       	ori	r18, 0x04	; 4
    1422:	2c 93       	st	X, r18
          Can_clear_rplv();
    1424:	80 81       	ld	r24, Z
    1426:	8f 7d       	andi	r24, 0xDF	; 223
    1428:	80 83       	st	Z, r24
          Can_clear_idemsk();
    142a:	da 01       	movw	r26, r20
    142c:	8c 91       	ld	r24, X
    142e:	8e 7f       	andi	r24, 0xFE	; 254
    1430:	8c 93       	st	X, r24
          Can_config_rx();       
    1432:	80 81       	ld	r24, Z
    1434:	8f 73       	andi	r24, 0x3F	; 63
    1436:	80 83       	st	Z, r24
    1438:	80 81       	ld	r24, Z
    143a:	80 68       	ori	r24, 0x80	; 128
    143c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    143e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1440:	e7 c2       	rjmp	.+1486   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1442:	f8 01       	movw	r30, r16
    1444:	87 85       	ldd	r24, Z+15	; 0x0f
    1446:	88 23       	and	r24, r24
    1448:	69 f1       	breq	.+90     	; 0x14a4 <can_cmd+0x636>
    144a:	94 81       	ldd	r25, Z+4	; 0x04
    144c:	92 95       	swap	r25
    144e:	96 95       	lsr	r25
    1450:	97 70       	andi	r25, 0x07	; 7
    1452:	85 81       	ldd	r24, Z+5	; 0x05
    1454:	88 0f       	add	r24, r24
    1456:	88 0f       	add	r24, r24
    1458:	88 0f       	add	r24, r24
    145a:	89 0f       	add	r24, r25
    145c:	80 93 f3 00 	sts	0x00F3, r24
    1460:	93 81       	ldd	r25, Z+3	; 0x03
    1462:	92 95       	swap	r25
    1464:	96 95       	lsr	r25
    1466:	97 70       	andi	r25, 0x07	; 7
    1468:	84 81       	ldd	r24, Z+4	; 0x04
    146a:	88 0f       	add	r24, r24
    146c:	88 0f       	add	r24, r24
    146e:	88 0f       	add	r24, r24
    1470:	89 0f       	add	r24, r25
    1472:	80 93 f2 00 	sts	0x00F2, r24
    1476:	92 81       	ldd	r25, Z+2	; 0x02
    1478:	92 95       	swap	r25
    147a:	96 95       	lsr	r25
    147c:	97 70       	andi	r25, 0x07	; 7
    147e:	83 81       	ldd	r24, Z+3	; 0x03
    1480:	88 0f       	add	r24, r24
    1482:	88 0f       	add	r24, r24
    1484:	88 0f       	add	r24, r24
    1486:	89 0f       	add	r24, r25
    1488:	80 93 f1 00 	sts	0x00F1, r24
    148c:	82 81       	ldd	r24, Z+2	; 0x02
    148e:	88 0f       	add	r24, r24
    1490:	88 0f       	add	r24, r24
    1492:	88 0f       	add	r24, r24
    1494:	80 93 f0 00 	sts	0x00F0, r24
    1498:	ef ee       	ldi	r30, 0xEF	; 239
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 81       	ld	r24, Z
    149e:	80 61       	ori	r24, 0x10	; 16
    14a0:	80 83       	st	Z, r24
    14a2:	16 c0       	rjmp	.+44     	; 0x14d0 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    14a4:	92 81       	ldd	r25, Z+2	; 0x02
    14a6:	96 95       	lsr	r25
    14a8:	96 95       	lsr	r25
    14aa:	96 95       	lsr	r25
    14ac:	83 81       	ldd	r24, Z+3	; 0x03
    14ae:	82 95       	swap	r24
    14b0:	88 0f       	add	r24, r24
    14b2:	80 7e       	andi	r24, 0xE0	; 224
    14b4:	89 0f       	add	r24, r25
    14b6:	80 93 f3 00 	sts	0x00F3, r24
    14ba:	82 81       	ldd	r24, Z+2	; 0x02
    14bc:	82 95       	swap	r24
    14be:	88 0f       	add	r24, r24
    14c0:	80 7e       	andi	r24, 0xE0	; 224
    14c2:	80 93 f2 00 	sts	0x00F2, r24
    14c6:	ef ee       	ldi	r30, 0xEF	; 239
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	80 81       	ld	r24, Z
    14cc:	8f 7e       	andi	r24, 0xEF	; 239
    14ce:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    14d0:	c8 01       	movw	r24, r16
    14d2:	0e 94 fe 06 	call	0xdfc	; 0xdfc <get_idmask>
    14d6:	dc 01       	movw	r26, r24
    14d8:	cb 01       	movw	r24, r22
    14da:	89 83       	std	Y+1, r24	; 0x01
    14dc:	9a 83       	std	Y+2, r25	; 0x02
    14de:	ab 83       	std	Y+3, r26	; 0x03
    14e0:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    14e2:	9b 81       	ldd	r25, Y+3	; 0x03
    14e4:	92 95       	swap	r25
    14e6:	96 95       	lsr	r25
    14e8:	97 70       	andi	r25, 0x07	; 7
    14ea:	8c 81       	ldd	r24, Y+4	; 0x04
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	88 0f       	add	r24, r24
    14f2:	89 0f       	add	r24, r25
    14f4:	80 93 f7 00 	sts	0x00F7, r24
    14f8:	9a 81       	ldd	r25, Y+2	; 0x02
    14fa:	92 95       	swap	r25
    14fc:	96 95       	lsr	r25
    14fe:	97 70       	andi	r25, 0x07	; 7
    1500:	8b 81       	ldd	r24, Y+3	; 0x03
    1502:	88 0f       	add	r24, r24
    1504:	88 0f       	add	r24, r24
    1506:	88 0f       	add	r24, r24
    1508:	89 0f       	add	r24, r25
    150a:	80 93 f6 00 	sts	0x00F6, r24
    150e:	99 81       	ldd	r25, Y+1	; 0x01
    1510:	92 95       	swap	r25
    1512:	96 95       	lsr	r25
    1514:	97 70       	andi	r25, 0x07	; 7
    1516:	8a 81       	ldd	r24, Y+2	; 0x02
    1518:	88 0f       	add	r24, r24
    151a:	88 0f       	add	r24, r24
    151c:	88 0f       	add	r24, r24
    151e:	89 0f       	add	r24, r25
    1520:	80 93 f5 00 	sts	0x00F5, r24
    1524:	89 81       	ldd	r24, Y+1	; 0x01
    1526:	88 0f       	add	r24, r24
    1528:	88 0f       	add	r24, r24
    152a:	88 0f       	add	r24, r24
    152c:	24 ef       	ldi	r18, 0xF4	; 244
    152e:	30 e0       	ldi	r19, 0x00	; 0
    1530:	f9 01       	movw	r30, r18
    1532:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1534:	ef ee       	ldi	r30, 0xEF	; 239
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	90 81       	ld	r25, Z
    153a:	d8 01       	movw	r26, r16
    153c:	16 96       	adiw	r26, 0x06	; 6
    153e:	8c 91       	ld	r24, X
    1540:	89 2b       	or	r24, r25
    1542:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1544:	d9 01       	movw	r26, r18
    1546:	8c 91       	ld	r24, X
    1548:	8b 7f       	andi	r24, 0xFB	; 251
    154a:	8c 93       	st	X, r24
          Can_set_idemsk();
    154c:	8c 91       	ld	r24, X
    154e:	81 60       	ori	r24, 0x01	; 1
    1550:	8c 93       	st	X, r24
          Can_config_rx();       
    1552:	80 81       	ld	r24, Z
    1554:	8f 73       	andi	r24, 0x3F	; 63
    1556:	80 83       	st	Z, r24
    1558:	80 81       	ld	r24, Z
    155a:	80 68       	ori	r24, 0x80	; 128
    155c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    155e:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1560:	57 c2       	rjmp	.+1198   	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1562:	f8 01       	movw	r30, r16
    1564:	87 85       	ldd	r24, Z+15	; 0x0f
    1566:	88 23       	and	r24, r24
    1568:	69 f1       	breq	.+90     	; 0x15c4 <can_cmd+0x756>
    156a:	94 81       	ldd	r25, Z+4	; 0x04
    156c:	92 95       	swap	r25
    156e:	96 95       	lsr	r25
    1570:	97 70       	andi	r25, 0x07	; 7
    1572:	85 81       	ldd	r24, Z+5	; 0x05
    1574:	88 0f       	add	r24, r24
    1576:	88 0f       	add	r24, r24
    1578:	88 0f       	add	r24, r24
    157a:	89 0f       	add	r24, r25
    157c:	80 93 f3 00 	sts	0x00F3, r24
    1580:	93 81       	ldd	r25, Z+3	; 0x03
    1582:	92 95       	swap	r25
    1584:	96 95       	lsr	r25
    1586:	97 70       	andi	r25, 0x07	; 7
    1588:	84 81       	ldd	r24, Z+4	; 0x04
    158a:	88 0f       	add	r24, r24
    158c:	88 0f       	add	r24, r24
    158e:	88 0f       	add	r24, r24
    1590:	89 0f       	add	r24, r25
    1592:	80 93 f2 00 	sts	0x00F2, r24
    1596:	92 81       	ldd	r25, Z+2	; 0x02
    1598:	92 95       	swap	r25
    159a:	96 95       	lsr	r25
    159c:	97 70       	andi	r25, 0x07	; 7
    159e:	83 81       	ldd	r24, Z+3	; 0x03
    15a0:	88 0f       	add	r24, r24
    15a2:	88 0f       	add	r24, r24
    15a4:	88 0f       	add	r24, r24
    15a6:	89 0f       	add	r24, r25
    15a8:	80 93 f1 00 	sts	0x00F1, r24
    15ac:	82 81       	ldd	r24, Z+2	; 0x02
    15ae:	88 0f       	add	r24, r24
    15b0:	88 0f       	add	r24, r24
    15b2:	88 0f       	add	r24, r24
    15b4:	80 93 f0 00 	sts	0x00F0, r24
    15b8:	ef ee       	ldi	r30, 0xEF	; 239
    15ba:	f0 e0       	ldi	r31, 0x00	; 0
    15bc:	80 81       	ld	r24, Z
    15be:	80 61       	ori	r24, 0x10	; 16
    15c0:	80 83       	st	Z, r24
    15c2:	16 c0       	rjmp	.+44     	; 0x15f0 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    15c4:	92 81       	ldd	r25, Z+2	; 0x02
    15c6:	96 95       	lsr	r25
    15c8:	96 95       	lsr	r25
    15ca:	96 95       	lsr	r25
    15cc:	83 81       	ldd	r24, Z+3	; 0x03
    15ce:	82 95       	swap	r24
    15d0:	88 0f       	add	r24, r24
    15d2:	80 7e       	andi	r24, 0xE0	; 224
    15d4:	89 0f       	add	r24, r25
    15d6:	80 93 f3 00 	sts	0x00F3, r24
    15da:	82 81       	ldd	r24, Z+2	; 0x02
    15dc:	82 95       	swap	r24
    15de:	88 0f       	add	r24, r24
    15e0:	80 7e       	andi	r24, 0xE0	; 224
    15e2:	80 93 f2 00 	sts	0x00F2, r24
    15e6:	ef ee       	ldi	r30, 0xEF	; 239
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	8f 7e       	andi	r24, 0xEF	; 239
    15ee:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    15f0:	c8 01       	movw	r24, r16
    15f2:	0e 94 fe 06 	call	0xdfc	; 0xdfc <get_idmask>
    15f6:	dc 01       	movw	r26, r24
    15f8:	cb 01       	movw	r24, r22
    15fa:	89 83       	std	Y+1, r24	; 0x01
    15fc:	9a 83       	std	Y+2, r25	; 0x02
    15fe:	ab 83       	std	Y+3, r26	; 0x03
    1600:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1602:	9b 81       	ldd	r25, Y+3	; 0x03
    1604:	92 95       	swap	r25
    1606:	96 95       	lsr	r25
    1608:	97 70       	andi	r25, 0x07	; 7
    160a:	8c 81       	ldd	r24, Y+4	; 0x04
    160c:	88 0f       	add	r24, r24
    160e:	88 0f       	add	r24, r24
    1610:	88 0f       	add	r24, r24
    1612:	89 0f       	add	r24, r25
    1614:	80 93 f7 00 	sts	0x00F7, r24
    1618:	9a 81       	ldd	r25, Y+2	; 0x02
    161a:	92 95       	swap	r25
    161c:	96 95       	lsr	r25
    161e:	97 70       	andi	r25, 0x07	; 7
    1620:	8b 81       	ldd	r24, Y+3	; 0x03
    1622:	88 0f       	add	r24, r24
    1624:	88 0f       	add	r24, r24
    1626:	88 0f       	add	r24, r24
    1628:	89 0f       	add	r24, r25
    162a:	80 93 f6 00 	sts	0x00F6, r24
    162e:	99 81       	ldd	r25, Y+1	; 0x01
    1630:	92 95       	swap	r25
    1632:	96 95       	lsr	r25
    1634:	97 70       	andi	r25, 0x07	; 7
    1636:	8a 81       	ldd	r24, Y+2	; 0x02
    1638:	88 0f       	add	r24, r24
    163a:	88 0f       	add	r24, r24
    163c:	88 0f       	add	r24, r24
    163e:	89 0f       	add	r24, r25
    1640:	80 93 f5 00 	sts	0x00F5, r24
    1644:	89 81       	ldd	r24, Y+1	; 0x01
    1646:	88 0f       	add	r24, r24
    1648:	88 0f       	add	r24, r24
    164a:	88 0f       	add	r24, r24
    164c:	44 ef       	ldi	r20, 0xF4	; 244
    164e:	50 e0       	ldi	r21, 0x00	; 0
    1650:	fa 01       	movw	r30, r20
    1652:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1654:	ef ee       	ldi	r30, 0xEF	; 239
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	90 81       	ld	r25, Z
    165a:	d8 01       	movw	r26, r16
    165c:	16 96       	adiw	r26, 0x06	; 6
    165e:	8c 91       	ld	r24, X
    1660:	16 97       	sbiw	r26, 0x06	; 6
    1662:	89 2b       	or	r24, r25
    1664:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1666:	1e 96       	adiw	r26, 0x0e	; 14
    1668:	1c 92       	st	X, r1
    166a:	da 01       	movw	r26, r20
    166c:	8c 91       	ld	r24, X
    166e:	84 60       	ori	r24, 0x04	; 4
    1670:	8c 93       	st	X, r24
    1672:	80 ef       	ldi	r24, 0xF0	; 240
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	dc 01       	movw	r26, r24
    1678:	2c 91       	ld	r18, X
    167a:	2b 7f       	andi	r18, 0xFB	; 251
    167c:	2c 93       	st	X, r18
          Can_set_idemsk();
    167e:	da 01       	movw	r26, r20
    1680:	8c 91       	ld	r24, X
    1682:	81 60       	ori	r24, 0x01	; 1
    1684:	8c 93       	st	X, r24
          Can_config_rx();       
    1686:	80 81       	ld	r24, Z
    1688:	8f 73       	andi	r24, 0x3F	; 63
    168a:	80 83       	st	Z, r24
    168c:	80 81       	ld	r24, Z
    168e:	80 68       	ori	r24, 0x80	; 128
    1690:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1692:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1694:	bd c1       	rjmp	.+890    	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1696:	f8 01       	movw	r30, r16
    1698:	87 85       	ldd	r24, Z+15	; 0x0f
    169a:	88 23       	and	r24, r24
    169c:	69 f1       	breq	.+90     	; 0x16f8 <can_cmd+0x88a>
    169e:	94 81       	ldd	r25, Z+4	; 0x04
    16a0:	92 95       	swap	r25
    16a2:	96 95       	lsr	r25
    16a4:	97 70       	andi	r25, 0x07	; 7
    16a6:	85 81       	ldd	r24, Z+5	; 0x05
    16a8:	88 0f       	add	r24, r24
    16aa:	88 0f       	add	r24, r24
    16ac:	88 0f       	add	r24, r24
    16ae:	89 0f       	add	r24, r25
    16b0:	80 93 f3 00 	sts	0x00F3, r24
    16b4:	93 81       	ldd	r25, Z+3	; 0x03
    16b6:	92 95       	swap	r25
    16b8:	96 95       	lsr	r25
    16ba:	97 70       	andi	r25, 0x07	; 7
    16bc:	84 81       	ldd	r24, Z+4	; 0x04
    16be:	88 0f       	add	r24, r24
    16c0:	88 0f       	add	r24, r24
    16c2:	88 0f       	add	r24, r24
    16c4:	89 0f       	add	r24, r25
    16c6:	80 93 f2 00 	sts	0x00F2, r24
    16ca:	92 81       	ldd	r25, Z+2	; 0x02
    16cc:	92 95       	swap	r25
    16ce:	96 95       	lsr	r25
    16d0:	97 70       	andi	r25, 0x07	; 7
    16d2:	83 81       	ldd	r24, Z+3	; 0x03
    16d4:	88 0f       	add	r24, r24
    16d6:	88 0f       	add	r24, r24
    16d8:	88 0f       	add	r24, r24
    16da:	89 0f       	add	r24, r25
    16dc:	80 93 f1 00 	sts	0x00F1, r24
    16e0:	82 81       	ldd	r24, Z+2	; 0x02
    16e2:	88 0f       	add	r24, r24
    16e4:	88 0f       	add	r24, r24
    16e6:	88 0f       	add	r24, r24
    16e8:	80 93 f0 00 	sts	0x00F0, r24
    16ec:	ef ee       	ldi	r30, 0xEF	; 239
    16ee:	f0 e0       	ldi	r31, 0x00	; 0
    16f0:	80 81       	ld	r24, Z
    16f2:	80 61       	ori	r24, 0x10	; 16
    16f4:	80 83       	st	Z, r24
    16f6:	16 c0       	rjmp	.+44     	; 0x1724 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    16f8:	92 81       	ldd	r25, Z+2	; 0x02
    16fa:	96 95       	lsr	r25
    16fc:	96 95       	lsr	r25
    16fe:	96 95       	lsr	r25
    1700:	83 81       	ldd	r24, Z+3	; 0x03
    1702:	82 95       	swap	r24
    1704:	88 0f       	add	r24, r24
    1706:	80 7e       	andi	r24, 0xE0	; 224
    1708:	89 0f       	add	r24, r25
    170a:	80 93 f3 00 	sts	0x00F3, r24
    170e:	82 81       	ldd	r24, Z+2	; 0x02
    1710:	82 95       	swap	r24
    1712:	88 0f       	add	r24, r24
    1714:	80 7e       	andi	r24, 0xE0	; 224
    1716:	80 93 f2 00 	sts	0x00F2, r24
    171a:	ef ee       	ldi	r30, 0xEF	; 239
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	8f 7e       	andi	r24, 0xEF	; 239
    1722:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1724:	c8 01       	movw	r24, r16
    1726:	0e 94 fe 06 	call	0xdfc	; 0xdfc <get_idmask>
    172a:	dc 01       	movw	r26, r24
    172c:	cb 01       	movw	r24, r22
    172e:	89 83       	std	Y+1, r24	; 0x01
    1730:	9a 83       	std	Y+2, r25	; 0x02
    1732:	ab 83       	std	Y+3, r26	; 0x03
    1734:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1736:	9b 81       	ldd	r25, Y+3	; 0x03
    1738:	92 95       	swap	r25
    173a:	96 95       	lsr	r25
    173c:	97 70       	andi	r25, 0x07	; 7
    173e:	8c 81       	ldd	r24, Y+4	; 0x04
    1740:	88 0f       	add	r24, r24
    1742:	88 0f       	add	r24, r24
    1744:	88 0f       	add	r24, r24
    1746:	89 0f       	add	r24, r25
    1748:	80 93 f7 00 	sts	0x00F7, r24
    174c:	9a 81       	ldd	r25, Y+2	; 0x02
    174e:	92 95       	swap	r25
    1750:	96 95       	lsr	r25
    1752:	97 70       	andi	r25, 0x07	; 7
    1754:	8b 81       	ldd	r24, Y+3	; 0x03
    1756:	88 0f       	add	r24, r24
    1758:	88 0f       	add	r24, r24
    175a:	88 0f       	add	r24, r24
    175c:	89 0f       	add	r24, r25
    175e:	80 93 f6 00 	sts	0x00F6, r24
    1762:	99 81       	ldd	r25, Y+1	; 0x01
    1764:	92 95       	swap	r25
    1766:	96 95       	lsr	r25
    1768:	97 70       	andi	r25, 0x07	; 7
    176a:	8a 81       	ldd	r24, Y+2	; 0x02
    176c:	88 0f       	add	r24, r24
    176e:	88 0f       	add	r24, r24
    1770:	88 0f       	add	r24, r24
    1772:	89 0f       	add	r24, r25
    1774:	80 93 f5 00 	sts	0x00F5, r24
    1778:	89 81       	ldd	r24, Y+1	; 0x01
    177a:	88 0f       	add	r24, r24
    177c:	88 0f       	add	r24, r24
    177e:	88 0f       	add	r24, r24
    1780:	44 ef       	ldi	r20, 0xF4	; 244
    1782:	50 e0       	ldi	r21, 0x00	; 0
    1784:	fa 01       	movw	r30, r20
    1786:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1788:	ef ee       	ldi	r30, 0xEF	; 239
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	90 81       	ld	r25, Z
    178e:	d8 01       	movw	r26, r16
    1790:	16 96       	adiw	r26, 0x06	; 6
    1792:	8c 91       	ld	r24, X
    1794:	16 97       	sbiw	r26, 0x06	; 6
    1796:	89 2b       	or	r24, r25
    1798:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    179a:	81 e0       	ldi	r24, 0x01	; 1
    179c:	1e 96       	adiw	r26, 0x0e	; 14
    179e:	8c 93       	st	X, r24
    17a0:	da 01       	movw	r26, r20
    17a2:	8c 91       	ld	r24, X
    17a4:	84 60       	ori	r24, 0x04	; 4
    17a6:	8c 93       	st	X, r24
    17a8:	80 ef       	ldi	r24, 0xF0	; 240
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	dc 01       	movw	r26, r24
    17ae:	2c 91       	ld	r18, X
    17b0:	24 60       	ori	r18, 0x04	; 4
    17b2:	2c 93       	st	X, r18
          Can_clear_rplv();
    17b4:	80 81       	ld	r24, Z
    17b6:	8f 7d       	andi	r24, 0xDF	; 223
    17b8:	80 83       	st	Z, r24
          Can_set_idemsk();
    17ba:	da 01       	movw	r26, r20
    17bc:	8c 91       	ld	r24, X
    17be:	81 60       	ori	r24, 0x01	; 1
    17c0:	8c 93       	st	X, r24
          Can_config_rx();       
    17c2:	80 81       	ld	r24, Z
    17c4:	8f 73       	andi	r24, 0x3F	; 63
    17c6:	80 83       	st	Z, r24
    17c8:	80 81       	ld	r24, Z
    17ca:	80 68       	ori	r24, 0x80	; 128
    17cc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    17ce:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    17d0:	1f c1       	rjmp	.+574    	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    17d2:	80 e0       	ldi	r24, 0x00	; 0
    17d4:	2a ef       	ldi	r18, 0xFA	; 250
    17d6:	30 e0       	ldi	r19, 0x00	; 0
    17d8:	f8 01       	movw	r30, r16
    17da:	a7 81       	ldd	r26, Z+7	; 0x07
    17dc:	b0 85       	ldd	r27, Z+8	; 0x08
    17de:	a8 0f       	add	r26, r24
    17e0:	b1 1d       	adc	r27, r1
    17e2:	9c 91       	ld	r25, X
    17e4:	d9 01       	movw	r26, r18
    17e6:	9c 93       	st	X, r25
    17e8:	8f 5f       	subi	r24, 0xFF	; 255
    17ea:	96 81       	ldd	r25, Z+6	; 0x06
    17ec:	89 17       	cp	r24, r25
    17ee:	a0 f3       	brcs	.-24     	; 0x17d8 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    17f0:	8f ef       	ldi	r24, 0xFF	; 255
    17f2:	9f ef       	ldi	r25, 0xFF	; 255
    17f4:	dc 01       	movw	r26, r24
    17f6:	89 83       	std	Y+1, r24	; 0x01
    17f8:	9a 83       	std	Y+2, r25	; 0x02
    17fa:	ab 83       	std	Y+3, r26	; 0x03
    17fc:	bc 83       	std	Y+4, r27	; 0x04
    17fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1800:	92 95       	swap	r25
    1802:	96 95       	lsr	r25
    1804:	97 70       	andi	r25, 0x07	; 7
    1806:	8c 81       	ldd	r24, Y+4	; 0x04
    1808:	88 0f       	add	r24, r24
    180a:	88 0f       	add	r24, r24
    180c:	88 0f       	add	r24, r24
    180e:	89 0f       	add	r24, r25
    1810:	80 93 f7 00 	sts	0x00F7, r24
    1814:	9a 81       	ldd	r25, Y+2	; 0x02
    1816:	92 95       	swap	r25
    1818:	96 95       	lsr	r25
    181a:	97 70       	andi	r25, 0x07	; 7
    181c:	8b 81       	ldd	r24, Y+3	; 0x03
    181e:	88 0f       	add	r24, r24
    1820:	88 0f       	add	r24, r24
    1822:	88 0f       	add	r24, r24
    1824:	89 0f       	add	r24, r25
    1826:	80 93 f6 00 	sts	0x00F6, r24
    182a:	99 81       	ldd	r25, Y+1	; 0x01
    182c:	92 95       	swap	r25
    182e:	96 95       	lsr	r25
    1830:	97 70       	andi	r25, 0x07	; 7
    1832:	8a 81       	ldd	r24, Y+2	; 0x02
    1834:	88 0f       	add	r24, r24
    1836:	88 0f       	add	r24, r24
    1838:	88 0f       	add	r24, r24
    183a:	89 0f       	add	r24, r25
    183c:	80 93 f5 00 	sts	0x00F5, r24
    1840:	89 81       	ldd	r24, Y+1	; 0x01
    1842:	88 0f       	add	r24, r24
    1844:	88 0f       	add	r24, r24
    1846:	88 0f       	add	r24, r24
    1848:	44 ef       	ldi	r20, 0xF4	; 244
    184a:	50 e0       	ldi	r21, 0x00	; 0
    184c:	fa 01       	movw	r30, r20
    184e:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1850:	ef ee       	ldi	r30, 0xEF	; 239
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	90 81       	ld	r25, Z
    1856:	d8 01       	movw	r26, r16
    1858:	16 96       	adiw	r26, 0x06	; 6
    185a:	8c 91       	ld	r24, X
    185c:	16 97       	sbiw	r26, 0x06	; 6
    185e:	89 2b       	or	r24, r25
    1860:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1862:	81 e0       	ldi	r24, 0x01	; 1
    1864:	1e 96       	adiw	r26, 0x0e	; 14
    1866:	8c 93       	st	X, r24
    1868:	da 01       	movw	r26, r20
    186a:	8c 91       	ld	r24, X
    186c:	84 60       	ori	r24, 0x04	; 4
    186e:	8c 93       	st	X, r24
    1870:	80 ef       	ldi	r24, 0xF0	; 240
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	dc 01       	movw	r26, r24
    1876:	2c 91       	ld	r18, X
    1878:	24 60       	ori	r18, 0x04	; 4
    187a:	2c 93       	st	X, r18
          Can_set_rplv();
    187c:	80 81       	ld	r24, Z
    187e:	80 62       	ori	r24, 0x20	; 32
    1880:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1882:	da 01       	movw	r26, r20
    1884:	8c 91       	ld	r24, X
    1886:	8e 7f       	andi	r24, 0xFE	; 254
    1888:	8c 93       	st	X, r24
          Can_config_rx();       
    188a:	80 81       	ld	r24, Z
    188c:	8f 73       	andi	r24, 0x3F	; 63
    188e:	80 83       	st	Z, r24
    1890:	80 81       	ld	r24, Z
    1892:	80 68       	ori	r24, 0x80	; 128
    1894:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1896:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1898:	bb c0       	rjmp	.+374    	; 0x1a10 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    189a:	f8 01       	movw	r30, r16
    189c:	87 85       	ldd	r24, Z+15	; 0x0f
    189e:	88 23       	and	r24, r24
    18a0:	69 f1       	breq	.+90     	; 0x18fc <can_cmd+0xa8e>
    18a2:	94 81       	ldd	r25, Z+4	; 0x04
    18a4:	92 95       	swap	r25
    18a6:	96 95       	lsr	r25
    18a8:	97 70       	andi	r25, 0x07	; 7
    18aa:	85 81       	ldd	r24, Z+5	; 0x05
    18ac:	88 0f       	add	r24, r24
    18ae:	88 0f       	add	r24, r24
    18b0:	88 0f       	add	r24, r24
    18b2:	89 0f       	add	r24, r25
    18b4:	80 93 f3 00 	sts	0x00F3, r24
    18b8:	93 81       	ldd	r25, Z+3	; 0x03
    18ba:	92 95       	swap	r25
    18bc:	96 95       	lsr	r25
    18be:	97 70       	andi	r25, 0x07	; 7
    18c0:	84 81       	ldd	r24, Z+4	; 0x04
    18c2:	88 0f       	add	r24, r24
    18c4:	88 0f       	add	r24, r24
    18c6:	88 0f       	add	r24, r24
    18c8:	89 0f       	add	r24, r25
    18ca:	80 93 f2 00 	sts	0x00F2, r24
    18ce:	92 81       	ldd	r25, Z+2	; 0x02
    18d0:	92 95       	swap	r25
    18d2:	96 95       	lsr	r25
    18d4:	97 70       	andi	r25, 0x07	; 7
    18d6:	83 81       	ldd	r24, Z+3	; 0x03
    18d8:	88 0f       	add	r24, r24
    18da:	88 0f       	add	r24, r24
    18dc:	88 0f       	add	r24, r24
    18de:	89 0f       	add	r24, r25
    18e0:	80 93 f1 00 	sts	0x00F1, r24
    18e4:	82 81       	ldd	r24, Z+2	; 0x02
    18e6:	88 0f       	add	r24, r24
    18e8:	88 0f       	add	r24, r24
    18ea:	88 0f       	add	r24, r24
    18ec:	80 93 f0 00 	sts	0x00F0, r24
    18f0:	ef ee       	ldi	r30, 0xEF	; 239
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	80 61       	ori	r24, 0x10	; 16
    18f8:	80 83       	st	Z, r24
    18fa:	16 c0       	rjmp	.+44     	; 0x1928 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    18fc:	92 81       	ldd	r25, Z+2	; 0x02
    18fe:	96 95       	lsr	r25
    1900:	96 95       	lsr	r25
    1902:	96 95       	lsr	r25
    1904:	83 81       	ldd	r24, Z+3	; 0x03
    1906:	82 95       	swap	r24
    1908:	88 0f       	add	r24, r24
    190a:	80 7e       	andi	r24, 0xE0	; 224
    190c:	89 0f       	add	r24, r25
    190e:	80 93 f3 00 	sts	0x00F3, r24
    1912:	82 81       	ldd	r24, Z+2	; 0x02
    1914:	82 95       	swap	r24
    1916:	88 0f       	add	r24, r24
    1918:	80 7e       	andi	r24, 0xE0	; 224
    191a:	80 93 f2 00 	sts	0x00F2, r24
    191e:	ef ee       	ldi	r30, 0xEF	; 239
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	80 81       	ld	r24, Z
    1924:	8f 7e       	andi	r24, 0xEF	; 239
    1926:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1928:	f8 01       	movw	r30, r16
    192a:	86 81       	ldd	r24, Z+6	; 0x06
    192c:	88 23       	and	r24, r24
    192e:	79 f0       	breq	.+30     	; 0x194e <can_cmd+0xae0>
    1930:	80 e0       	ldi	r24, 0x00	; 0
    1932:	2a ef       	ldi	r18, 0xFA	; 250
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	f8 01       	movw	r30, r16
    1938:	a7 81       	ldd	r26, Z+7	; 0x07
    193a:	b0 85       	ldd	r27, Z+8	; 0x08
    193c:	a8 0f       	add	r26, r24
    193e:	b1 1d       	adc	r27, r1
    1940:	9c 91       	ld	r25, X
    1942:	d9 01       	movw	r26, r18
    1944:	9c 93       	st	X, r25
    1946:	8f 5f       	subi	r24, 0xFF	; 255
    1948:	96 81       	ldd	r25, Z+6	; 0x06
    194a:	89 17       	cp	r24, r25
    194c:	a0 f3       	brcs	.-24     	; 0x1936 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    194e:	c8 01       	movw	r24, r16
    1950:	0e 94 fe 06 	call	0xdfc	; 0xdfc <get_idmask>
    1954:	dc 01       	movw	r26, r24
    1956:	cb 01       	movw	r24, r22
    1958:	89 83       	std	Y+1, r24	; 0x01
    195a:	9a 83       	std	Y+2, r25	; 0x02
    195c:	ab 83       	std	Y+3, r26	; 0x03
    195e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1960:	9b 81       	ldd	r25, Y+3	; 0x03
    1962:	92 95       	swap	r25
    1964:	96 95       	lsr	r25
    1966:	97 70       	andi	r25, 0x07	; 7
    1968:	8c 81       	ldd	r24, Y+4	; 0x04
    196a:	88 0f       	add	r24, r24
    196c:	88 0f       	add	r24, r24
    196e:	88 0f       	add	r24, r24
    1970:	89 0f       	add	r24, r25
    1972:	80 93 f7 00 	sts	0x00F7, r24
    1976:	9a 81       	ldd	r25, Y+2	; 0x02
    1978:	92 95       	swap	r25
    197a:	96 95       	lsr	r25
    197c:	97 70       	andi	r25, 0x07	; 7
    197e:	8b 81       	ldd	r24, Y+3	; 0x03
    1980:	88 0f       	add	r24, r24
    1982:	88 0f       	add	r24, r24
    1984:	88 0f       	add	r24, r24
    1986:	89 0f       	add	r24, r25
    1988:	80 93 f6 00 	sts	0x00F6, r24
    198c:	99 81       	ldd	r25, Y+1	; 0x01
    198e:	92 95       	swap	r25
    1990:	96 95       	lsr	r25
    1992:	97 70       	andi	r25, 0x07	; 7
    1994:	8a 81       	ldd	r24, Y+2	; 0x02
    1996:	88 0f       	add	r24, r24
    1998:	88 0f       	add	r24, r24
    199a:	88 0f       	add	r24, r24
    199c:	89 0f       	add	r24, r25
    199e:	80 93 f5 00 	sts	0x00F5, r24
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
    19a4:	88 0f       	add	r24, r24
    19a6:	88 0f       	add	r24, r24
    19a8:	88 0f       	add	r24, r24
    19aa:	44 ef       	ldi	r20, 0xF4	; 244
    19ac:	50 e0       	ldi	r21, 0x00	; 0
    19ae:	fa 01       	movw	r30, r20
    19b0:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    19b2:	ef ee       	ldi	r30, 0xEF	; 239
    19b4:	f0 e0       	ldi	r31, 0x00	; 0
    19b6:	90 81       	ld	r25, Z
    19b8:	d8 01       	movw	r26, r16
    19ba:	16 96       	adiw	r26, 0x06	; 6
    19bc:	8c 91       	ld	r24, X
    19be:	16 97       	sbiw	r26, 0x06	; 6
    19c0:	89 2b       	or	r24, r25
    19c2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    19c4:	81 e0       	ldi	r24, 0x01	; 1
    19c6:	1e 96       	adiw	r26, 0x0e	; 14
    19c8:	8c 93       	st	X, r24
    19ca:	da 01       	movw	r26, r20
    19cc:	8c 91       	ld	r24, X
    19ce:	84 60       	ori	r24, 0x04	; 4
    19d0:	8c 93       	st	X, r24
    19d2:	80 ef       	ldi	r24, 0xF0	; 240
    19d4:	90 e0       	ldi	r25, 0x00	; 0
    19d6:	dc 01       	movw	r26, r24
    19d8:	2c 91       	ld	r18, X
    19da:	24 60       	ori	r18, 0x04	; 4
    19dc:	2c 93       	st	X, r18
          Can_set_rplv();
    19de:	80 81       	ld	r24, Z
    19e0:	80 62       	ori	r24, 0x20	; 32
    19e2:	80 83       	st	Z, r24
          Can_set_idemsk();
    19e4:	da 01       	movw	r26, r20
    19e6:	8c 91       	ld	r24, X
    19e8:	81 60       	ori	r24, 0x01	; 1
    19ea:	8c 93       	st	X, r24
          Can_config_rx();       
    19ec:	80 81       	ld	r24, Z
    19ee:	8f 73       	andi	r24, 0x3F	; 63
    19f0:	80 83       	st	Z, r24
    19f2:	80 81       	ld	r24, Z
    19f4:	80 68       	ori	r24, 0x80	; 128
    19f6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    19f8:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    19fa:	0a c0       	rjmp	.+20     	; 0x1a10 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    19fc:	f8 01       	movw	r30, r16
    19fe:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1a00:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1a02:	06 c0       	rjmp	.+12     	; 0x1a10 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1a04:	8f e1       	ldi	r24, 0x1F	; 31
    1a06:	d8 01       	movw	r26, r16
    1a08:	19 96       	adiw	r26, 0x09	; 9
    1a0a:	8c 93       	st	X, r24
    1a0c:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1a0e:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1a10:	0f 90       	pop	r0
    1a12:	0f 90       	pop	r0
    1a14:	0f 90       	pop	r0
    1a16:	0f 90       	pop	r0
    1a18:	df 91       	pop	r29
    1a1a:	cf 91       	pop	r28
    1a1c:	1f 91       	pop	r17
    1a1e:	0f 91       	pop	r16
    1a20:	08 95       	ret

00001a22 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1a22:	ef 92       	push	r14
    1a24:	ff 92       	push	r15
    1a26:	1f 93       	push	r17
    1a28:	cf 93       	push	r28
    1a2a:	df 93       	push	r29
    1a2c:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1a2e:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1a30:	88 23       	and	r24, r24
    1a32:	09 f4       	brne	.+2      	; 0x1a36 <can_get_status+0x14>
    1a34:	96 c0       	rjmp	.+300    	; 0x1b62 <can_get_status+0x140>
    1a36:	8f 31       	cpi	r24, 0x1F	; 31
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <can_get_status+0x1a>
    1a3a:	95 c0       	rjmp	.+298    	; 0x1b66 <can_get_status+0x144>
    1a3c:	8f 3f       	cpi	r24, 0xFF	; 255
    1a3e:	09 f4       	brne	.+2      	; 0x1a42 <can_get_status+0x20>
    1a40:	94 c0       	rjmp	.+296    	; 0x1b6a <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1a42:	88 81       	ld	r24, Y
    1a44:	82 95       	swap	r24
    1a46:	80 7f       	andi	r24, 0xF0	; 240
    1a48:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1a4c:	0e 94 a5 04 	call	0x94a	; 0x94a <can_get_mob_status>
    1a50:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1a52:	80 32       	cpi	r24, 0x20	; 32
    1a54:	61 f0       	breq	.+24     	; 0x1a6e <can_get_status+0x4c>
    1a56:	81 32       	cpi	r24, 0x21	; 33
    1a58:	20 f4       	brcc	.+8      	; 0x1a62 <can_get_status+0x40>
    1a5a:	88 23       	and	r24, r24
    1a5c:	09 f4       	brne	.+2      	; 0x1a60 <can_get_status+0x3e>
    1a5e:	87 c0       	rjmp	.+270    	; 0x1b6e <can_get_status+0x14c>
    1a60:	76 c0       	rjmp	.+236    	; 0x1b4e <can_get_status+0x12c>
    1a62:	80 34       	cpi	r24, 0x40	; 64
    1a64:	09 f4       	brne	.+2      	; 0x1a68 <can_get_status+0x46>
    1a66:	68 c0       	rjmp	.+208    	; 0x1b38 <can_get_status+0x116>
    1a68:	80 3a       	cpi	r24, 0xA0	; 160
    1a6a:	09 f0       	breq	.+2      	; 0x1a6e <can_get_status+0x4c>
    1a6c:	70 c0       	rjmp	.+224    	; 0x1b4e <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1a6e:	0f 2e       	mov	r0, r31
    1a70:	ff ee       	ldi	r31, 0xEF	; 239
    1a72:	ef 2e       	mov	r14, r31
    1a74:	ff 24       	eor	r15, r15
    1a76:	f0 2d       	mov	r31, r0
    1a78:	f7 01       	movw	r30, r14
    1a7a:	80 81       	ld	r24, Z
    1a7c:	8f 70       	andi	r24, 0x0F	; 15
    1a7e:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1a80:	8f 81       	ldd	r24, Y+7	; 0x07
    1a82:	98 85       	ldd	r25, Y+8	; 0x08
    1a84:	0e 94 b8 04 	call	0x970	; 0x970 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1a88:	80 91 f0 00 	lds	r24, 0x00F0
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	84 70       	andi	r24, 0x04	; 4
    1a90:	90 70       	andi	r25, 0x00	; 0
    1a92:	95 95       	asr	r25
    1a94:	87 95       	ror	r24
    1a96:	95 95       	asr	r25
    1a98:	87 95       	ror	r24
    1a9a:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1a9c:	f7 01       	movw	r30, r14
    1a9e:	80 81       	ld	r24, Z
    1aa0:	84 ff       	sbrs	r24, 4
    1aa2:	2d c0       	rjmp	.+90     	; 0x1afe <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1aa8:	e3 ef       	ldi	r30, 0xF3	; 243
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	80 81       	ld	r24, Z
    1aae:	86 95       	lsr	r24
    1ab0:	86 95       	lsr	r24
    1ab2:	86 95       	lsr	r24
    1ab4:	8d 83       	std	Y+5, r24	; 0x05
    1ab6:	a2 ef       	ldi	r26, 0xF2	; 242
    1ab8:	b0 e0       	ldi	r27, 0x00	; 0
    1aba:	8c 91       	ld	r24, X
    1abc:	90 81       	ld	r25, Z
    1abe:	92 95       	swap	r25
    1ac0:	99 0f       	add	r25, r25
    1ac2:	90 7e       	andi	r25, 0xE0	; 224
    1ac4:	86 95       	lsr	r24
    1ac6:	86 95       	lsr	r24
    1ac8:	86 95       	lsr	r24
    1aca:	89 0f       	add	r24, r25
    1acc:	8c 83       	std	Y+4, r24	; 0x04
    1ace:	e1 ef       	ldi	r30, 0xF1	; 241
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	9c 91       	ld	r25, X
    1ad6:	92 95       	swap	r25
    1ad8:	99 0f       	add	r25, r25
    1ada:	90 7e       	andi	r25, 0xE0	; 224
    1adc:	86 95       	lsr	r24
    1ade:	86 95       	lsr	r24
    1ae0:	86 95       	lsr	r24
    1ae2:	89 0f       	add	r24, r25
    1ae4:	8b 83       	std	Y+3, r24	; 0x03
    1ae6:	80 91 f0 00 	lds	r24, 0x00F0
    1aea:	90 81       	ld	r25, Z
    1aec:	92 95       	swap	r25
    1aee:	99 0f       	add	r25, r25
    1af0:	90 7e       	andi	r25, 0xE0	; 224
    1af2:	86 95       	lsr	r24
    1af4:	86 95       	lsr	r24
    1af6:	86 95       	lsr	r24
    1af8:	89 0f       	add	r24, r25
    1afa:	8a 83       	std	Y+2, r24	; 0x02
    1afc:	13 c0       	rjmp	.+38     	; 0x1b24 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1afe:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1b00:	e3 ef       	ldi	r30, 0xF3	; 243
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	80 81       	ld	r24, Z
    1b06:	82 95       	swap	r24
    1b08:	86 95       	lsr	r24
    1b0a:	87 70       	andi	r24, 0x07	; 7
    1b0c:	8b 83       	std	Y+3, r24	; 0x03
    1b0e:	80 91 f2 00 	lds	r24, 0x00F2
    1b12:	90 81       	ld	r25, Z
    1b14:	99 0f       	add	r25, r25
    1b16:	99 0f       	add	r25, r25
    1b18:	99 0f       	add	r25, r25
    1b1a:	82 95       	swap	r24
    1b1c:	86 95       	lsr	r24
    1b1e:	87 70       	andi	r24, 0x07	; 7
    1b20:	89 0f       	add	r24, r25
    1b22:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1b24:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1b26:	ef ee       	ldi	r30, 0xEF	; 239
    1b28:	f0 e0       	ldi	r31, 0x00	; 0
    1b2a:	80 81       	ld	r24, Z
    1b2c:	8f 73       	andi	r24, 0x3F	; 63
    1b2e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1b30:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1b34:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1b36:	1c c0       	rjmp	.+56     	; 0x1b70 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1b38:	80 e4       	ldi	r24, 0x40	; 64
    1b3a:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1b3c:	ef ee       	ldi	r30, 0xEF	; 239
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	8f 73       	andi	r24, 0x3F	; 63
    1b44:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1b46:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1b4a:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1b4c:	11 c0       	rjmp	.+34     	; 0x1b70 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1b4e:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1b50:	ef ee       	ldi	r30, 0xEF	; 239
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	80 81       	ld	r24, Z
    1b56:	8f 73       	andi	r24, 0x3F	; 63
    1b58:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1b5a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1b5e:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1b60:	07 c0       	rjmp	.+14     	; 0x1b70 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1b62:	82 e0       	ldi	r24, 0x02	; 2
    1b64:	05 c0       	rjmp	.+10     	; 0x1b70 <can_get_status+0x14e>
    1b66:	82 e0       	ldi	r24, 0x02	; 2
    1b68:	03 c0       	rjmp	.+6      	; 0x1b70 <can_get_status+0x14e>
    1b6a:	82 e0       	ldi	r24, 0x02	; 2
    1b6c:	01 c0       	rjmp	.+2      	; 0x1b70 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1b6e:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1b70:	df 91       	pop	r29
    1b72:	cf 91       	pop	r28
    1b74:	1f 91       	pop	r17
    1b76:	ff 90       	pop	r15
    1b78:	ef 90       	pop	r14
    1b7a:	08 95       	ret

00001b7c <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1b7c:	fc 01       	movw	r30, r24
    1b7e:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1b80:	86 2f       	mov	r24, r22
    1b82:	64 e6       	ldi	r22, 0x64	; 100
    1b84:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1b88:	48 2f       	mov	r20, r24
    1b8a:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1b8c:	2a e0       	ldi	r18, 0x0A	; 10
    1b8e:	83 2f       	mov	r24, r19
    1b90:	62 2f       	mov	r22, r18
    1b92:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1b96:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1b9a:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1b9c:	40 33       	cpi	r20, 0x30	; 48
    1b9e:	31 f4       	brne	.+12     	; 0x1bac <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1ba0:	90 33       	cpi	r25, 0x30	; 48
    1ba2:	11 f0       	breq	.+4      	; 0x1ba8 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1ba4:	40 e2       	ldi	r20, 0x20	; 32
    1ba6:	02 c0       	rjmp	.+4      	; 0x1bac <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1ba8:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1baa:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1bac:	20 e2       	ldi	r18, 0x20	; 32
    1bae:	20 83       	st	Z, r18
    1bb0:	21 83       	std	Z+1, r18	; 0x01
    1bb2:	22 83       	std	Z+2, r18	; 0x02
    1bb4:	23 83       	std	Z+3, r18	; 0x03
    1bb6:	24 83       	std	Z+4, r18	; 0x04
    1bb8:	25 83       	std	Z+5, r18	; 0x05
    1bba:	26 83       	std	Z+6, r18	; 0x06
    1bbc:	27 83       	std	Z+7, r18	; 0x07
    1bbe:	40 87       	std	Z+8, r20	; 0x08
    1bc0:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1bc2:	83 2f       	mov	r24, r19
    1bc4:	6a e0       	ldi	r22, 0x0A	; 10
    1bc6:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1bca:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1bcc:	92 87       	std	Z+10, r25	; 0x0a
    1bce:	85 e2       	ldi	r24, 0x25	; 37
    1bd0:	83 87       	std	Z+11, r24	; 0x0b
    1bd2:	24 87       	std	Z+12, r18	; 0x0c
    1bd4:	25 87       	std	Z+13, r18	; 0x0d
    1bd6:	26 87       	std	Z+14, r18	; 0x0e
    1bd8:	27 87       	std	Z+15, r18	; 0x0f
    1bda:	20 8b       	std	Z+16, r18	; 0x10
    1bdc:	21 8b       	std	Z+17, r18	; 0x11
    1bde:	22 8b       	std	Z+18, r18	; 0x12
    1be0:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1be2:	08 95       	ret

00001be4 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1be4:	cf 93       	push	r28
    1be6:	fc 01       	movw	r30, r24
    1be8:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1bea:	c4 e6       	ldi	r28, 0x64	; 100
    1bec:	86 2f       	mov	r24, r22
    1bee:	6c 2f       	mov	r22, r28
    1bf0:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1bf4:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1bf6:	80 83       	st	Z, r24
    1bf8:	be e2       	ldi	r27, 0x2E	; 46
    1bfa:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1bfc:	5a e0       	ldi	r21, 0x0A	; 10
    1bfe:	83 2f       	mov	r24, r19
    1c00:	65 2f       	mov	r22, r21
    1c02:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c06:	39 2f       	mov	r19, r25
    1c08:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c0c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c0e:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c10:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c12:	33 83       	std	Z+3, r19	; 0x03
    1c14:	a6 e5       	ldi	r26, 0x56	; 86
    1c16:	a4 83       	std	Z+4, r26	; 0x04
    1c18:	30 e2       	ldi	r19, 0x20	; 32
    1c1a:	35 83       	std	Z+5, r19	; 0x05
    1c1c:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c1e:	84 2f       	mov	r24, r20
    1c20:	6c 2f       	mov	r22, r28
    1c22:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c26:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1c28:	87 83       	std	Z+7, r24	; 0x07
    1c2a:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c2c:	84 2f       	mov	r24, r20
    1c2e:	65 2f       	mov	r22, r21
    1c30:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c34:	49 2f       	mov	r20, r25
    1c36:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c3a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c3c:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c3e:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c40:	42 87       	std	Z+10, r20	; 0x0a
    1c42:	a3 87       	std	Z+11, r26	; 0x0b
    1c44:	34 87       	std	Z+12, r19	; 0x0c
    1c46:	35 87       	std	Z+13, r19	; 0x0d
    1c48:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c4a:	82 2f       	mov	r24, r18
    1c4c:	6c 2f       	mov	r22, r28
    1c4e:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c52:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1c54:	87 87       	std	Z+15, r24	; 0x0f
    1c56:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c58:	82 2f       	mov	r24, r18
    1c5a:	65 2f       	mov	r22, r21
    1c5c:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c60:	29 2f       	mov	r18, r25
    1c62:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1c66:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c68:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1c6a:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c6c:	22 8b       	std	Z+18, r18	; 0x12
    1c6e:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1c70:	cf 91       	pop	r28
    1c72:	08 95       	ret

00001c74 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1c74:	1f 93       	push	r17
    1c76:	cf 93       	push	r28
    1c78:	df 93       	push	r29
    1c7a:	cd b7       	in	r28, 0x3d	; 61
    1c7c:	de b7       	in	r29, 0x3e	; 62
    1c7e:	64 97       	sbiw	r28, 0x14	; 20
    1c80:	0f b6       	in	r0, 0x3f	; 63
    1c82:	f8 94       	cli
    1c84:	de bf       	out	0x3e, r29	; 62
    1c86:	0f be       	out	0x3f, r0	; 63
    1c88:	cd bf       	out	0x3d, r28	; 61
    1c8a:	58 2f       	mov	r21, r24
    1c8c:	19 2f       	mov	r17, r25
    1c8e:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1c90:	ce 01       	movw	r24, r28
    1c92:	01 96       	adiw	r24, 0x01	; 1
    1c94:	e0 e0       	ldi	r30, 0x00	; 0
    1c96:	f1 e0       	ldi	r31, 0x01	; 1
    1c98:	24 e1       	ldi	r18, 0x14	; 20
    1c9a:	01 90       	ld	r0, Z+
    1c9c:	dc 01       	movw	r26, r24
    1c9e:	0d 92       	st	X+, r0
    1ca0:	cd 01       	movw	r24, r26
    1ca2:	21 50       	subi	r18, 0x01	; 1
    1ca4:	d1 f7       	brne	.-12     	; 0x1c9a <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1ca6:	84 2f       	mov	r24, r20
    1ca8:	6a e0       	ldi	r22, 0x0A	; 10
    1caa:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1cae:	b8 2f       	mov	r27, r24
    1cb0:	6b e0       	ldi	r22, 0x0B	; 11
    1cb2:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1cb6:	29 2f       	mov	r18, r25
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	12 16       	cp	r1, r18
    1cbc:	13 06       	cpc	r1, r19
    1cbe:	44 f0       	brlt	.+16     	; 0x1cd0 <display_make_display_line_percent_bar+0x5c>
    1cc0:	20 e0       	ldi	r18, 0x00	; 0
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1cc4:	fe 01       	movw	r30, r28
    1cc6:	e2 0f       	add	r30, r18
    1cc8:	f3 1f       	adc	r31, r19
    1cca:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1ccc:	8a e2       	ldi	r24, 0x2A	; 42
    1cce:	0f c0       	rjmp	.+30     	; 0x1cee <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1cd0:	fe 01       	movw	r30, r28
    1cd2:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1cd4:	bf 01       	movw	r22, r30
    1cd6:	69 0f       	add	r22, r25
    1cd8:	71 1d       	adc	r23, r1
    1cda:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1cdc:	66 e1       	ldi	r22, 0x16	; 22
    1cde:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1ce0:	e8 17       	cp	r30, r24
    1ce2:	f9 07       	cpc	r31, r25
    1ce4:	e1 f7       	brne	.-8      	; 0x1cde <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1ce6:	2a 30       	cpi	r18, 0x0A	; 10
    1ce8:	31 05       	cpc	r19, r1
    1cea:	64 f3       	brlt	.-40     	; 0x1cc4 <display_make_display_line_percent_bar+0x50>
    1cec:	06 c0       	rjmp	.+12     	; 0x1cfa <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1cee:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1cf0:	2f 5f       	subi	r18, 0xFF	; 255
    1cf2:	3f 4f       	sbci	r19, 0xFF	; 255
    1cf4:	2a 30       	cpi	r18, 0x0A	; 10
    1cf6:	31 05       	cpc	r19, r1
    1cf8:	d4 f3       	brlt	.-12     	; 0x1cee <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1cfa:	44 56       	subi	r20, 0x64	; 100
    1cfc:	44 36       	cpi	r20, 0x64	; 100
    1cfe:	30 f4       	brcc	.+12     	; 0x1d0c <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1d00:	fe 01       	movw	r30, r28
    1d02:	e2 0f       	add	r30, r18
    1d04:	f3 1f       	adc	r31, r19
    1d06:	81 e3       	ldi	r24, 0x31	; 49
    1d08:	86 83       	std	Z+6, r24	; 0x06
    1d0a:	05 c0       	rjmp	.+10     	; 0x1d16 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1d0c:	fe 01       	movw	r30, r28
    1d0e:	e2 0f       	add	r30, r18
    1d10:	f3 1f       	adc	r31, r19
    1d12:	80 e2       	ldi	r24, 0x20	; 32
    1d14:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1d16:	fe 01       	movw	r30, r28
    1d18:	e2 0f       	add	r30, r18
    1d1a:	f3 1f       	adc	r31, r19
    1d1c:	8b 2f       	mov	r24, r27
    1d1e:	6a e0       	ldi	r22, 0x0A	; 10
    1d20:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1d24:	90 5d       	subi	r25, 0xD0	; 208
    1d26:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1d28:	fe 01       	movw	r30, r28
    1d2a:	e2 0f       	add	r30, r18
    1d2c:	f3 1f       	adc	r31, r19
    1d2e:	80 e3       	ldi	r24, 0x30	; 48
    1d30:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1d32:	85 e2       	ldi	r24, 0x25	; 37
    1d34:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1d36:	e5 2f       	mov	r30, r21
    1d38:	f1 2f       	mov	r31, r17
    1d3a:	de 01       	movw	r26, r28
    1d3c:	11 96       	adiw	r26, 0x01	; 1
    1d3e:	84 e1       	ldi	r24, 0x14	; 20
    1d40:	0d 90       	ld	r0, X+
    1d42:	01 92       	st	Z+, r0
    1d44:	81 50       	subi	r24, 0x01	; 1
    1d46:	e1 f7       	brne	.-8      	; 0x1d40 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1d48:	64 96       	adiw	r28, 0x14	; 20
    1d4a:	0f b6       	in	r0, 0x3f	; 63
    1d4c:	f8 94       	cli
    1d4e:	de bf       	out	0x3e, r29	; 62
    1d50:	0f be       	out	0x3f, r0	; 63
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	df 91       	pop	r29
    1d56:	cf 91       	pop	r28
    1d58:	1f 91       	pop	r17
    1d5a:	08 95       	ret

00001d5c <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1d5c:	cf 93       	push	r28
    1d5e:	fc 01       	movw	r30, r24
    1d60:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1d62:	c4 e6       	ldi	r28, 0x64	; 100
    1d64:	86 2f       	mov	r24, r22
    1d66:	6c 2f       	mov	r22, r28
    1d68:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1d6c:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d6e:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1d70:	5a e0       	ldi	r21, 0x0A	; 10
    1d72:	83 2f       	mov	r24, r19
    1d74:	65 2f       	mov	r22, r21
    1d76:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1d7a:	39 2f       	mov	r19, r25
    1d7c:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1d80:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d82:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1d84:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d86:	32 83       	std	Z+2, r19	; 0x02
    1d88:	b0 eb       	ldi	r27, 0xB0	; 176
    1d8a:	b3 83       	std	Z+3, r27	; 0x03
    1d8c:	a3 e4       	ldi	r26, 0x43	; 67
    1d8e:	a4 83       	std	Z+4, r26	; 0x04
    1d90:	30 e2       	ldi	r19, 0x20	; 32
    1d92:	35 83       	std	Z+5, r19	; 0x05
    1d94:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1d96:	84 2f       	mov	r24, r20
    1d98:	6c 2f       	mov	r22, r28
    1d9a:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1d9e:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1da0:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1da2:	84 2f       	mov	r24, r20
    1da4:	65 2f       	mov	r22, r21
    1da6:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1daa:	49 2f       	mov	r20, r25
    1dac:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1db0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1db2:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1db4:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1db6:	41 87       	std	Z+9, r20	; 0x09
    1db8:	b2 87       	std	Z+10, r27	; 0x0a
    1dba:	a3 87       	std	Z+11, r26	; 0x0b
    1dbc:	34 87       	std	Z+12, r19	; 0x0c
    1dbe:	35 87       	std	Z+13, r19	; 0x0d
    1dc0:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1dc2:	82 2f       	mov	r24, r18
    1dc4:	6c 2f       	mov	r22, r28
    1dc6:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1dca:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1dcc:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1dce:	82 2f       	mov	r24, r18
    1dd0:	65 2f       	mov	r22, r21
    1dd2:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1dd6:	29 2f       	mov	r18, r25
    1dd8:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1ddc:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1dde:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1de0:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1de2:	21 8b       	std	Z+17, r18	; 0x11
    1de4:	b2 8b       	std	Z+18, r27	; 0x12
    1de6:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1de8:	cf 91       	pop	r28
    1dea:	08 95       	ret

00001dec <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1dec:	fc 01       	movw	r30, r24
    1dee:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1df0:	20 e2       	ldi	r18, 0x20	; 32
    1df2:	20 83       	st	Z, r18
    1df4:	21 83       	std	Z+1, r18	; 0x01
    1df6:	22 83       	std	Z+2, r18	; 0x02
    1df8:	23 83       	std	Z+3, r18	; 0x03
    1dfa:	24 83       	std	Z+4, r18	; 0x04
    1dfc:	25 83       	std	Z+5, r18	; 0x05
    1dfe:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1e00:	86 2f       	mov	r24, r22
    1e02:	64 e6       	ldi	r22, 0x64	; 100
    1e04:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1e08:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e0a:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1e0c:	3a e0       	ldi	r19, 0x0A	; 10
    1e0e:	84 2f       	mov	r24, r20
    1e10:	63 2f       	mov	r22, r19
    1e12:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1e16:	49 2f       	mov	r20, r25
    1e18:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    1e1c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e1e:	90 87       	std	Z+8, r25	; 0x08
    1e20:	8e e2       	ldi	r24, 0x2E	; 46
    1e22:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1e24:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e26:	42 87       	std	Z+10, r20	; 0x0a
    1e28:	86 e5       	ldi	r24, 0x56	; 86
    1e2a:	83 87       	std	Z+11, r24	; 0x0b
    1e2c:	24 87       	std	Z+12, r18	; 0x0c
    1e2e:	25 87       	std	Z+13, r18	; 0x0d
    1e30:	26 87       	std	Z+14, r18	; 0x0e
    1e32:	27 87       	std	Z+15, r18	; 0x0f
    1e34:	20 8b       	std	Z+16, r18	; 0x10
    1e36:	21 8b       	std	Z+17, r18	; 0x11
    1e38:	22 8b       	std	Z+18, r18	; 0x12
    1e3a:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1e3c:	08 95       	ret

00001e3e <display_make_display_line_error_or_message>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1e3e:	cf 93       	push	r28
    1e40:	df 93       	push	r29
    1e42:	ec 01       	movw	r28, r24
    1e44:	36 2f       	mov	r19, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1e46:	e6 2f       	mov	r30, r22
    1e48:	f0 e0       	ldi	r31, 0x00	; 0
    1e4a:	ec 3c       	cpi	r30, 0xCC	; 204
    1e4c:	f1 05       	cpc	r31, r1
    1e4e:	08 f0       	brcs	.+2      	; 0x1e52 <display_make_display_line_error_or_message+0x14>
    1e50:	e0 c0       	rjmp	.+448    	; 0x2012 <display_make_display_line_error_or_message+0x1d4>
    1e52:	e6 5b       	subi	r30, 0xB6	; 182
    1e54:	ff 4f       	sbci	r31, 0xFF	; 255
    1e56:	ee 0f       	add	r30, r30
    1e58:	ff 1f       	adc	r31, r31
    1e5a:	05 90       	lpm	r0, Z+
    1e5c:	f4 91       	lpm	r31, Z
    1e5e:	e0 2d       	mov	r30, r0
    1e60:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1e62:	fc 01       	movw	r30, r24
    1e64:	a0 e1       	ldi	r26, 0x10	; 16
    1e66:	b5 e0       	ldi	r27, 0x05	; 5
    1e68:	84 e1       	ldi	r24, 0x14	; 20
    1e6a:	0d 90       	ld	r0, X+
    1e6c:	01 92       	st	Z+, r0
    1e6e:	81 50       	subi	r24, 0x01	; 1
    1e70:	e1 f7       	brne	.-8      	; 0x1e6a <display_make_display_line_error_or_message+0x2c>
    1e72:	31 c1       	rjmp	.+610    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1e74:	fc 01       	movw	r30, r24
    1e76:	ac ef       	ldi	r26, 0xFC	; 252
    1e78:	b4 e0       	ldi	r27, 0x04	; 4
    1e7a:	84 e1       	ldi	r24, 0x14	; 20
    1e7c:	0d 90       	ld	r0, X+
    1e7e:	01 92       	st	Z+, r0
    1e80:	81 50       	subi	r24, 0x01	; 1
    1e82:	e1 f7       	brne	.-8      	; 0x1e7c <display_make_display_line_error_or_message+0x3e>
    1e84:	28 c1       	rjmp	.+592    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1e86:	fc 01       	movw	r30, r24
    1e88:	a4 ed       	ldi	r26, 0xD4	; 212
    1e8a:	b4 e0       	ldi	r27, 0x04	; 4
    1e8c:	84 e1       	ldi	r24, 0x14	; 20
    1e8e:	0d 90       	ld	r0, X+
    1e90:	01 92       	st	Z+, r0
    1e92:	81 50       	subi	r24, 0x01	; 1
    1e94:	e1 f7       	brne	.-8      	; 0x1e8e <display_make_display_line_error_or_message+0x50>
    1e96:	1f c1       	rjmp	.+574    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1e98:	fc 01       	movw	r30, r24
    1e9a:	a0 ec       	ldi	r26, 0xC0	; 192
    1e9c:	b4 e0       	ldi	r27, 0x04	; 4
    1e9e:	84 e1       	ldi	r24, 0x14	; 20
    1ea0:	0d 90       	ld	r0, X+
    1ea2:	01 92       	st	Z+, r0
    1ea4:	81 50       	subi	r24, 0x01	; 1
    1ea6:	e1 f7       	brne	.-8      	; 0x1ea0 <display_make_display_line_error_or_message+0x62>
    1ea8:	16 c1       	rjmp	.+556    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1eaa:	fc 01       	movw	r30, r24
    1eac:	ac ea       	ldi	r26, 0xAC	; 172
    1eae:	b4 e0       	ldi	r27, 0x04	; 4
    1eb0:	84 e1       	ldi	r24, 0x14	; 20
    1eb2:	0d 90       	ld	r0, X+
    1eb4:	01 92       	st	Z+, r0
    1eb6:	81 50       	subi	r24, 0x01	; 1
    1eb8:	e1 f7       	brne	.-8      	; 0x1eb2 <display_make_display_line_error_or_message+0x74>
    1eba:	0d c1       	rjmp	.+538    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1ebc:	fc 01       	movw	r30, r24
    1ebe:	a8 e9       	ldi	r26, 0x98	; 152
    1ec0:	b4 e0       	ldi	r27, 0x04	; 4
    1ec2:	84 e1       	ldi	r24, 0x14	; 20
    1ec4:	0d 90       	ld	r0, X+
    1ec6:	01 92       	st	Z+, r0
    1ec8:	81 50       	subi	r24, 0x01	; 1
    1eca:	e1 f7       	brne	.-8      	; 0x1ec4 <display_make_display_line_error_or_message+0x86>
    1ecc:	04 c1       	rjmp	.+520    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1ece:	fc 01       	movw	r30, r24
    1ed0:	a4 e8       	ldi	r26, 0x84	; 132
    1ed2:	b4 e0       	ldi	r27, 0x04	; 4
    1ed4:	84 e1       	ldi	r24, 0x14	; 20
    1ed6:	0d 90       	ld	r0, X+
    1ed8:	01 92       	st	Z+, r0
    1eda:	81 50       	subi	r24, 0x01	; 1
    1edc:	e1 f7       	brne	.-8      	; 0x1ed6 <display_make_display_line_error_or_message+0x98>
    1ede:	fb c0       	rjmp	.+502    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1ee0:	fc 01       	movw	r30, r24
    1ee2:	a0 e7       	ldi	r26, 0x70	; 112
    1ee4:	b4 e0       	ldi	r27, 0x04	; 4
    1ee6:	84 e1       	ldi	r24, 0x14	; 20
    1ee8:	0d 90       	ld	r0, X+
    1eea:	01 92       	st	Z+, r0
    1eec:	81 50       	subi	r24, 0x01	; 1
    1eee:	e1 f7       	brne	.-8      	; 0x1ee8 <display_make_display_line_error_or_message+0xaa>
    1ef0:	f2 c0       	rjmp	.+484    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1ef2:	fc 01       	movw	r30, r24
    1ef4:	ac e5       	ldi	r26, 0x5C	; 92
    1ef6:	b4 e0       	ldi	r27, 0x04	; 4
    1ef8:	84 e1       	ldi	r24, 0x14	; 20
    1efa:	0d 90       	ld	r0, X+
    1efc:	01 92       	st	Z+, r0
    1efe:	81 50       	subi	r24, 0x01	; 1
    1f00:	e1 f7       	brne	.-8      	; 0x1efa <display_make_display_line_error_or_message+0xbc>
    1f02:	e9 c0       	rjmp	.+466    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    1f04:	fc 01       	movw	r30, r24
    1f06:	a8 ef       	ldi	r26, 0xF8	; 248
    1f08:	b3 e0       	ldi	r27, 0x03	; 3
    1f0a:	84 e1       	ldi	r24, 0x14	; 20
    1f0c:	0d 90       	ld	r0, X+
    1f0e:	01 92       	st	Z+, r0
    1f10:	81 50       	subi	r24, 0x01	; 1
    1f12:	e1 f7       	brne	.-8      	; 0x1f0c <display_make_display_line_error_or_message+0xce>
    1f14:	e0 c0       	rjmp	.+448    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    1f16:	fc 01       	movw	r30, r24
    1f18:	a4 ee       	ldi	r26, 0xE4	; 228
    1f1a:	b3 e0       	ldi	r27, 0x03	; 3
    1f1c:	84 e1       	ldi	r24, 0x14	; 20
    1f1e:	0d 90       	ld	r0, X+
    1f20:	01 92       	st	Z+, r0
    1f22:	81 50       	subi	r24, 0x01	; 1
    1f24:	e1 f7       	brne	.-8      	; 0x1f1e <display_make_display_line_error_or_message+0xe0>
    1f26:	d7 c0       	rjmp	.+430    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    1f28:	fc 01       	movw	r30, r24
    1f2a:	a0 ed       	ldi	r26, 0xD0	; 208
    1f2c:	b3 e0       	ldi	r27, 0x03	; 3
    1f2e:	84 e1       	ldi	r24, 0x14	; 20
    1f30:	0d 90       	ld	r0, X+
    1f32:	01 92       	st	Z+, r0
    1f34:	81 50       	subi	r24, 0x01	; 1
    1f36:	e1 f7       	brne	.-8      	; 0x1f30 <display_make_display_line_error_or_message+0xf2>
    1f38:	ce c0       	rjmp	.+412    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    1f3a:	fc 01       	movw	r30, r24
    1f3c:	ac eb       	ldi	r26, 0xBC	; 188
    1f3e:	b3 e0       	ldi	r27, 0x03	; 3
    1f40:	84 e1       	ldi	r24, 0x14	; 20
    1f42:	0d 90       	ld	r0, X+
    1f44:	01 92       	st	Z+, r0
    1f46:	81 50       	subi	r24, 0x01	; 1
    1f48:	e1 f7       	brne	.-8      	; 0x1f42 <display_make_display_line_error_or_message+0x104>
    1f4a:	c5 c0       	rjmp	.+394    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    1f4c:	fc 01       	movw	r30, r24
    1f4e:	a8 ea       	ldi	r26, 0xA8	; 168
    1f50:	b3 e0       	ldi	r27, 0x03	; 3
    1f52:	84 e1       	ldi	r24, 0x14	; 20
    1f54:	0d 90       	ld	r0, X+
    1f56:	01 92       	st	Z+, r0
    1f58:	81 50       	subi	r24, 0x01	; 1
    1f5a:	e1 f7       	brne	.-8      	; 0x1f54 <display_make_display_line_error_or_message+0x116>
    1f5c:	bc c0       	rjmp	.+376    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    1f5e:	fc 01       	movw	r30, r24
    1f60:	a4 e9       	ldi	r26, 0x94	; 148
    1f62:	b3 e0       	ldi	r27, 0x03	; 3
    1f64:	84 e1       	ldi	r24, 0x14	; 20
    1f66:	0d 90       	ld	r0, X+
    1f68:	01 92       	st	Z+, r0
    1f6a:	81 50       	subi	r24, 0x01	; 1
    1f6c:	e1 f7       	brne	.-8      	; 0x1f66 <display_make_display_line_error_or_message+0x128>
    1f6e:	b3 c0       	rjmp	.+358    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    1f70:	fc 01       	movw	r30, r24
    1f72:	a0 e8       	ldi	r26, 0x80	; 128
    1f74:	b3 e0       	ldi	r27, 0x03	; 3
    1f76:	84 e1       	ldi	r24, 0x14	; 20
    1f78:	0d 90       	ld	r0, X+
    1f7a:	01 92       	st	Z+, r0
    1f7c:	81 50       	subi	r24, 0x01	; 1
    1f7e:	e1 f7       	brne	.-8      	; 0x1f78 <display_make_display_line_error_or_message+0x13a>
    1f80:	aa c0       	rjmp	.+340    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    1f82:	fc 01       	movw	r30, r24
    1f84:	ac e6       	ldi	r26, 0x6C	; 108
    1f86:	b3 e0       	ldi	r27, 0x03	; 3
    1f88:	84 e1       	ldi	r24, 0x14	; 20
    1f8a:	0d 90       	ld	r0, X+
    1f8c:	01 92       	st	Z+, r0
    1f8e:	81 50       	subi	r24, 0x01	; 1
    1f90:	e1 f7       	brne	.-8      	; 0x1f8a <display_make_display_line_error_or_message+0x14c>
    1f92:	a1 c0       	rjmp	.+322    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    1f94:	fc 01       	movw	r30, r24
    1f96:	a8 e5       	ldi	r26, 0x58	; 88
    1f98:	b3 e0       	ldi	r27, 0x03	; 3
    1f9a:	84 e1       	ldi	r24, 0x14	; 20
    1f9c:	0d 90       	ld	r0, X+
    1f9e:	01 92       	st	Z+, r0
    1fa0:	81 50       	subi	r24, 0x01	; 1
    1fa2:	e1 f7       	brne	.-8      	; 0x1f9c <display_make_display_line_error_or_message+0x15e>
    1fa4:	98 c0       	rjmp	.+304    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharged,20);
    1fa6:	fc 01       	movw	r30, r24
    1fa8:	a0 e3       	ldi	r26, 0x30	; 48
    1faa:	b3 e0       	ldi	r27, 0x03	; 3
    1fac:	84 e1       	ldi	r24, 0x14	; 20
    1fae:	0d 90       	ld	r0, X+
    1fb0:	01 92       	st	Z+, r0
    1fb2:	81 50       	subi	r24, 0x01	; 1
    1fb4:	e1 f7       	brne	.-8      	; 0x1fae <display_make_display_line_error_or_message+0x170>
    1fb6:	8f c0       	rjmp	.+286    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_precharged,20);
    1fb8:	fc 01       	movw	r30, r24
    1fba:	a0 e3       	ldi	r26, 0x30	; 48
    1fbc:	b3 e0       	ldi	r27, 0x03	; 3
    1fbe:	84 e1       	ldi	r24, 0x14	; 20
    1fc0:	0d 90       	ld	r0, X+
    1fc2:	01 92       	st	Z+, r0
    1fc4:	81 50       	subi	r24, 0x01	; 1
    1fc6:	e1 f7       	brne	.-8      	; 0x1fc0 <display_make_display_line_error_or_message+0x182>
    1fc8:	86 c0       	rjmp	.+268    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    1fca:	fc 01       	movw	r30, r24
    1fcc:	a8 e0       	ldi	r26, 0x08	; 8
    1fce:	b3 e0       	ldi	r27, 0x03	; 3
    1fd0:	84 e1       	ldi	r24, 0x14	; 20
    1fd2:	0d 90       	ld	r0, X+
    1fd4:	01 92       	st	Z+, r0
    1fd6:	81 50       	subi	r24, 0x01	; 1
    1fd8:	e1 f7       	brne	.-8      	; 0x1fd2 <display_make_display_line_error_or_message+0x194>
    1fda:	7d c0       	rjmp	.+250    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    1fdc:	fc 01       	movw	r30, r24
    1fde:	a4 ef       	ldi	r26, 0xF4	; 244
    1fe0:	b2 e0       	ldi	r27, 0x02	; 2
    1fe2:	84 e1       	ldi	r24, 0x14	; 20
    1fe4:	0d 90       	ld	r0, X+
    1fe6:	01 92       	st	Z+, r0
    1fe8:	81 50       	subi	r24, 0x01	; 1
    1fea:	e1 f7       	brne	.-8      	; 0x1fe4 <display_make_display_line_error_or_message+0x1a6>
    1fec:	74 c0       	rjmp	.+232    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    1fee:	fc 01       	movw	r30, r24
    1ff0:	a0 ee       	ldi	r26, 0xE0	; 224
    1ff2:	b2 e0       	ldi	r27, 0x02	; 2
    1ff4:	84 e1       	ldi	r24, 0x14	; 20
    1ff6:	0d 90       	ld	r0, X+
    1ff8:	01 92       	st	Z+, r0
    1ffa:	81 50       	subi	r24, 0x01	; 1
    1ffc:	e1 f7       	brne	.-8      	; 0x1ff6 <display_make_display_line_error_or_message+0x1b8>
    1ffe:	6b c0       	rjmp	.+214    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    2000:	fc 01       	movw	r30, r24
    2002:	a8 eb       	ldi	r26, 0xB8	; 184
    2004:	b2 e0       	ldi	r27, 0x02	; 2
    2006:	84 e1       	ldi	r24, 0x14	; 20
    2008:	0d 90       	ld	r0, X+
    200a:	01 92       	st	Z+, r0
    200c:	81 50       	subi	r24, 0x01	; 1
    200e:	e1 f7       	brne	.-8      	; 0x2008 <display_make_display_line_error_or_message+0x1ca>
    2010:	62 c0       	rjmp	.+196    	; 0x20d6 <display_make_display_line_error_or_message+0x298>
			break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    2012:	fe 01       	movw	r30, r28
    2014:	a8 ee       	ldi	r26, 0xE8	; 232
    2016:	b4 e0       	ldi	r27, 0x04	; 4
    2018:	84 e1       	ldi	r24, 0x14	; 20
    201a:	0d 90       	ld	r0, X+
    201c:	01 92       	st	Z+, r0
    201e:	81 50       	subi	r24, 0x01	; 1
    2020:	e1 f7       	brne	.-8      	; 0x201a <display_make_display_line_error_or_message+0x1dc>
		break;
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    2022:	83 2f       	mov	r24, r19
    2024:	6a e0       	ldi	r22, 0x0A	; 10
    2026:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    202a:	28 2f       	mov	r18, r24
    202c:	48 2f       	mov	r20, r24
    202e:	50 e0       	ldi	r21, 0x00	; 0
    2030:	ca 01       	movw	r24, r20
    2032:	88 0f       	add	r24, r24
    2034:	99 1f       	adc	r25, r25
    2036:	ac 01       	movw	r20, r24
    2038:	44 0f       	add	r20, r20
    203a:	55 1f       	adc	r21, r21
    203c:	44 0f       	add	r20, r20
    203e:	55 1f       	adc	r21, r21
    2040:	84 0f       	add	r24, r20
    2042:	95 1f       	adc	r25, r21
    2044:	8e 31       	cpi	r24, 0x1E	; 30
    2046:	91 05       	cpc	r25, r1
    2048:	b9 f0       	breq	.+46     	; 0x2078 <display_make_display_line_error_or_message+0x23a>
    204a:	8f 31       	cpi	r24, 0x1F	; 31
    204c:	91 05       	cpc	r25, r1
    204e:	24 f4       	brge	.+8      	; 0x2058 <display_make_display_line_error_or_message+0x21a>
    2050:	84 31       	cpi	r24, 0x14	; 20
    2052:	91 05       	cpc	r25, r1
    2054:	59 f5       	brne	.+86     	; 0x20ac <display_make_display_line_error_or_message+0x26e>
    2056:	07 c0       	rjmp	.+14     	; 0x2066 <display_make_display_line_error_or_message+0x228>
    2058:	88 32       	cpi	r24, 0x28	; 40
    205a:	91 05       	cpc	r25, r1
    205c:	b1 f0       	breq	.+44     	; 0x208a <display_make_display_line_error_or_message+0x24c>
    205e:	82 33       	cpi	r24, 0x32	; 50
    2060:	91 05       	cpc	r25, r1
    2062:	21 f5       	brne	.+72     	; 0x20ac <display_make_display_line_error_or_message+0x26e>
    2064:	1b c0       	rjmp	.+54     	; 0x209c <display_make_display_line_error_or_message+0x25e>
		case ERROR_BMS:
			memcpy(dpl,display_line_error_bms,20);
    2066:	de 01       	movw	r26, r28
    2068:	e4 e3       	ldi	r30, 0x34	; 52
    206a:	f4 e0       	ldi	r31, 0x04	; 4
    206c:	84 e1       	ldi	r24, 0x14	; 20
    206e:	01 90       	ld	r0, Z+
    2070:	0d 92       	st	X+, r0
    2072:	81 50       	subi	r24, 0x01	; 1
    2074:	e1 f7       	brne	.-8      	; 0x206e <display_make_display_line_error_or_message+0x230>
    2076:	1a c0       	rjmp	.+52     	; 0x20ac <display_make_display_line_error_or_message+0x26e>
			break;
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    2078:	de 01       	movw	r26, r28
    207a:	e0 e2       	ldi	r30, 0x20	; 32
    207c:	f4 e0       	ldi	r31, 0x04	; 4
    207e:	84 e1       	ldi	r24, 0x14	; 20
    2080:	01 90       	ld	r0, Z+
    2082:	0d 92       	st	X+, r0
    2084:	81 50       	subi	r24, 0x01	; 1
    2086:	e1 f7       	brne	.-8      	; 0x2080 <display_make_display_line_error_or_message+0x242>
    2088:	11 c0       	rjmp	.+34     	; 0x20ac <display_make_display_line_error_or_message+0x26e>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    208a:	de 01       	movw	r26, r28
    208c:	ec e0       	ldi	r30, 0x0C	; 12
    208e:	f4 e0       	ldi	r31, 0x04	; 4
    2090:	84 e1       	ldi	r24, 0x14	; 20
    2092:	01 90       	ld	r0, Z+
    2094:	0d 92       	st	X+, r0
    2096:	81 50       	subi	r24, 0x01	; 1
    2098:	e1 f7       	brne	.-8      	; 0x2092 <display_make_display_line_error_or_message+0x254>
    209a:	08 c0       	rjmp	.+16     	; 0x20ac <display_make_display_line_error_or_message+0x26e>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    209c:	de 01       	movw	r26, r28
    209e:	ec e0       	ldi	r30, 0x0C	; 12
    20a0:	f4 e0       	ldi	r31, 0x04	; 4
    20a2:	84 e1       	ldi	r24, 0x14	; 20
    20a4:	01 90       	ld	r0, Z+
    20a6:	0d 92       	st	X+, r0
    20a8:	81 50       	subi	r24, 0x01	; 1
    20aa:	e1 f7       	brne	.-8      	; 0x20a4 <display_make_display_line_error_or_message+0x266>
	
		
		
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    20ac:	83 2f       	mov	r24, r19
    20ae:	64 e6       	ldi	r22, 0x64	; 100
    20b0:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    20b4:	80 5d       	subi	r24, 0xD0	; 208
    20b6:	89 83       	std	Y+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(code);
    20b8:	4a e0       	ldi	r20, 0x0A	; 10
    20ba:	82 2f       	mov	r24, r18
    20bc:	64 2f       	mov	r22, r20
    20be:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    20c2:	90 5d       	subi	r25, 0xD0	; 208
    20c4:	9a 83       	std	Y+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(code);
    20c6:	83 2f       	mov	r24, r19
    20c8:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    20cc:	90 5d       	subi	r25, 0xD0	; 208
    20ce:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    20d0:	df 91       	pop	r29
    20d2:	cf 91       	pop	r28
    20d4:	08 95       	ret
			memcpy(dpl,display_line_error_unknown_code,20);
		break;
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    20d6:	83 2f       	mov	r24, r19
    20d8:	6a e0       	ldi	r22, 0x0A	; 10
    20da:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    20de:	28 2f       	mov	r18, r24
    20e0:	e5 cf       	rjmp	.-54     	; 0x20ac <display_make_display_line_error_or_message+0x26e>

000020e2 <display_make_display_line_button_test>:
} /*end display_make_display_error*/

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    20e2:	fc 01       	movw	r30, r24
    20e4:	e6 0f       	add	r30, r22
    20e6:	f1 1d       	adc	r31, r1
    20e8:	40 5d       	subi	r20, 0xD0	; 208
    20ea:	40 83       	st	Z, r20

	
}	
    20ec:	08 95       	ret

000020ee <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    20ee:	cf 93       	push	r28
    20f0:	df 93       	push	r29
    20f2:	cd b7       	in	r28, 0x3d	; 61
    20f4:	de b7       	in	r29, 0x3e	; 62
    20f6:	64 97       	sbiw	r28, 0x14	; 20
    20f8:	0f b6       	in	r0, 0x3f	; 63
    20fa:	f8 94       	cli
    20fc:	de bf       	out	0x3e, r29	; 62
    20fe:	0f be       	out	0x3f, r0	; 63
    2100:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    2102:	de 01       	movw	r26, r28
    2104:	11 96       	adiw	r26, 0x01	; 1
    2106:	e4 e1       	ldi	r30, 0x14	; 20
    2108:	f1 e0       	ldi	r31, 0x01	; 1
    210a:	24 e1       	ldi	r18, 0x14	; 20
    210c:	01 90       	ld	r0, Z+
    210e:	0d 92       	st	X+, r0
    2110:	21 50       	subi	r18, 0x01	; 1
    2112:	e1 f7       	brne	.-8      	; 0x210c <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    2114:	e8 2f       	mov	r30, r24
    2116:	f9 2f       	mov	r31, r25
    2118:	de 01       	movw	r26, r28
    211a:	11 96       	adiw	r26, 0x01	; 1
    211c:	84 e1       	ldi	r24, 0x14	; 20
    211e:	0d 90       	ld	r0, X+
    2120:	01 92       	st	Z+, r0
    2122:	81 50       	subi	r24, 0x01	; 1
    2124:	e1 f7       	brne	.-8      	; 0x211e <display_make_display_line_blank+0x30>
}
    2126:	64 96       	adiw	r28, 0x14	; 20
    2128:	0f b6       	in	r0, 0x3f	; 63
    212a:	f8 94       	cli
    212c:	de bf       	out	0x3e, r29	; 62
    212e:	0f be       	out	0x3f, r0	; 63
    2130:	cd bf       	out	0x3d, r28	; 61
    2132:	df 91       	pop	r29
    2134:	cf 91       	pop	r28
    2136:	08 95       	ret

00002138 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    2138:	cf 92       	push	r12
    213a:	df 92       	push	r13
    213c:	ef 92       	push	r14
    213e:	ff 92       	push	r15
    2140:	0f 93       	push	r16
    2142:	1f 93       	push	r17
    2144:	cf 93       	push	r28
    2146:	df 93       	push	r29
    2148:	cd b7       	in	r28, 0x3d	; 61
    214a:	de b7       	in	r29, 0x3e	; 62
    214c:	64 97       	sbiw	r28, 0x14	; 20
    214e:	0f b6       	in	r0, 0x3f	; 63
    2150:	f8 94       	cli
    2152:	de bf       	out	0x3e, r29	; 62
    2154:	0f be       	out	0x3f, r0	; 63
    2156:	cd bf       	out	0x3d, r28	; 61
    2158:	f8 2e       	mov	r15, r24
    215a:	e9 2e       	mov	r14, r25
    215c:	9b 01       	movw	r18, r22
    215e:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    2160:	04 e6       	ldi	r16, 0x64	; 100
    2162:	10 e0       	ldi	r17, 0x00	; 0
    2164:	cb 01       	movw	r24, r22
    2166:	b8 01       	movw	r22, r16
    2168:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    216c:	46 2f       	mov	r20, r22
    216e:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    2170:	ea e0       	ldi	r30, 0x0A	; 10
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	c9 01       	movw	r24, r18
    2176:	bf 01       	movw	r22, r30
    2178:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    217c:	cb 01       	movw	r24, r22
    217e:	bf 01       	movw	r22, r30
    2180:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    2184:	38 2f       	mov	r19, r24
    2186:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    2188:	c6 01       	movw	r24, r12
    218a:	b8 01       	movw	r22, r16
    218c:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    2190:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    2192:	40 33       	cpi	r20, 0x30	; 48
    2194:	21 f4       	brne	.+8      	; 0x219e <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    2196:	30 33       	cpi	r19, 0x30	; 48
    2198:	21 f0       	breq	.+8      	; 0x21a2 <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    219a:	80 e2       	ldi	r24, 0x20	; 32
    219c:	04 c0       	rjmp	.+8      	; 0x21a6 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    219e:	84 2f       	mov	r24, r20
    21a0:	02 c0       	rjmp	.+4      	; 0x21a6 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    21a2:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    21a4:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    21a6:	60 33       	cpi	r22, 0x30	; 48
    21a8:	09 f4       	brne	.+2      	; 0x21ac <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    21aa:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    21ac:	20 e2       	ldi	r18, 0x20	; 32
    21ae:	29 83       	std	Y+1, r18	; 0x01
    21b0:	8a 83       	std	Y+2, r24	; 0x02
    21b2:	3b 83       	std	Y+3, r19	; 0x03
    21b4:	4c 83       	std	Y+4, r20	; 0x04
    21b6:	40 eb       	ldi	r20, 0xB0	; 176
    21b8:	4d 83       	std	Y+5, r20	; 0x05
    21ba:	33 e4       	ldi	r19, 0x43	; 67
    21bc:	3e 83       	std	Y+6, r19	; 0x06
    21be:	2f 83       	std	Y+7, r18	; 0x07
    21c0:	28 87       	std	Y+8, r18	; 0x08
    21c2:	29 87       	std	Y+9, r18	; 0x09
    21c4:	2a 87       	std	Y+10, r18	; 0x0a
    21c6:	2b 87       	std	Y+11, r18	; 0x0b
    21c8:	2c 87       	std	Y+12, r18	; 0x0c
    21ca:	2d 87       	std	Y+13, r18	; 0x0d
    21cc:	2e 87       	std	Y+14, r18	; 0x0e
    21ce:	6f 87       	std	Y+15, r22	; 0x0f
    21d0:	68 8b       	std	Y+16, r22	; 0x10
    21d2:	c6 01       	movw	r24, r12
    21d4:	6a e0       	ldi	r22, 0x0A	; 10
    21d6:	70 e0       	ldi	r23, 0x00	; 0
    21d8:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    21dc:	80 5d       	subi	r24, 0xD0	; 208
    21de:	89 8b       	std	Y+17, r24	; 0x11
    21e0:	4a 8b       	std	Y+18, r20	; 0x12
    21e2:	3b 8b       	std	Y+19, r19	; 0x13
    21e4:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    21e6:	ef 2d       	mov	r30, r15
    21e8:	fe 2d       	mov	r31, r14
    21ea:	de 01       	movw	r26, r28
    21ec:	11 96       	adiw	r26, 0x01	; 1
    21ee:	84 e1       	ldi	r24, 0x14	; 20
    21f0:	0d 90       	ld	r0, X+
    21f2:	01 92       	st	Z+, r0
    21f4:	81 50       	subi	r24, 0x01	; 1
    21f6:	e1 f7       	brne	.-8      	; 0x21f0 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    21f8:	64 96       	adiw	r28, 0x14	; 20
    21fa:	0f b6       	in	r0, 0x3f	; 63
    21fc:	f8 94       	cli
    21fe:	de bf       	out	0x3e, r29	; 62
    2200:	0f be       	out	0x3f, r0	; 63
    2202:	cd bf       	out	0x3d, r28	; 61
    2204:	df 91       	pop	r29
    2206:	cf 91       	pop	r28
    2208:	1f 91       	pop	r17
    220a:	0f 91       	pop	r16
    220c:	ff 90       	pop	r15
    220e:	ef 90       	pop	r14
    2210:	df 90       	pop	r13
    2212:	cf 90       	pop	r12
    2214:	08 95       	ret

00002216 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    2216:	cf 93       	push	r28
    2218:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    221a:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    221c:	8a ef       	ldi	r24, 0xFA	; 250
    221e:	0e 94 91 15 	call	0x2b22	; 0x2b22 <spi_putchar>
	spi_putchar(data);
    2222:	8c 2f       	mov	r24, r28
    2224:	0e 94 91 15 	call	0x2b22	; 0x2b22 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2228:	28 9a       	sbi	0x05, 0	; 5
}
    222a:	cf 91       	pop	r28
    222c:	08 95       	ret

0000222e <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    222e:	cf 93       	push	r28
    2230:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    2232:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    2234:	88 ef       	ldi	r24, 0xF8	; 248
    2236:	0e 94 91 15 	call	0x2b22	; 0x2b22 <spi_putchar>
	spi_putchar(inst);
    223a:	8c 2f       	mov	r24, r28
    223c:	0e 94 91 15 	call	0x2b22	; 0x2b22 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2240:	28 9a       	sbi	0x05, 0	; 5
}
    2242:	cf 91       	pop	r28
    2244:	08 95       	ret

00002246 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    2246:	ef 92       	push	r14
    2248:	ff 92       	push	r15
    224a:	0f 93       	push	r16
    224c:	1f 93       	push	r17
    224e:	cf 93       	push	r28
    2250:	df 93       	push	r29
    2252:	d8 2f       	mov	r29, r24
    2254:	c9 2f       	mov	r28, r25
    2256:	f6 2e       	mov	r15, r22
    2258:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    225a:	82 e0       	ldi	r24, 0x02	; 2
    225c:	0e 94 17 11 	call	0x222e	; 0x222e <display_write_instruction>
    2260:	0d 2f       	mov	r16, r29
    2262:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    2264:	c0 e0       	ldi	r28, 0x00	; 0
    2266:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    2268:	f8 01       	movw	r30, r16
    226a:	81 91       	ld	r24, Z+
    226c:	8f 01       	movw	r16, r30
    226e:	0e 94 0b 11 	call	0x2216	; 0x2216 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    2272:	21 96       	adiw	r28, 0x01	; 1
    2274:	c4 31       	cpi	r28, 0x14	; 20
    2276:	d1 05       	cpc	r29, r1
    2278:	b9 f7       	brne	.-18     	; 0x2268 <display_write_display_lines+0x22>
    227a:	c4 e1       	ldi	r28, 0x14	; 20
    227c:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    227e:	84 e1       	ldi	r24, 0x14	; 20
    2280:	0e 94 17 11 	call	0x222e	; 0x222e <display_write_instruction>
    2284:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    2286:	d9 f7       	brne	.-10     	; 0x227e <display_write_display_lines+0x38>
    2288:	0f 2d       	mov	r16, r15
    228a:	1e 2d       	mov	r17, r14
    228c:	c0 e0       	ldi	r28, 0x00	; 0
    228e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    2290:	f8 01       	movw	r30, r16
    2292:	81 91       	ld	r24, Z+
    2294:	8f 01       	movw	r16, r30
    2296:	0e 94 0b 11 	call	0x2216	; 0x2216 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    229a:	21 96       	adiw	r28, 0x01	; 1
    229c:	c4 31       	cpi	r28, 0x14	; 20
    229e:	d1 05       	cpc	r29, r1
    22a0:	b9 f7       	brne	.-18     	; 0x2290 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    22a2:	df 91       	pop	r29
    22a4:	cf 91       	pop	r28
    22a6:	1f 91       	pop	r17
    22a8:	0f 91       	pop	r16
    22aa:	ff 90       	pop	r15
    22ac:	ef 90       	pop	r14
    22ae:	08 95       	ret

000022b0 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    22b0:	0f 93       	push	r16
    22b2:	1f 93       	push	r17
    22b4:	cf 93       	push	r28
    22b6:	df 93       	push	r29
    22b8:	c6 2f       	mov	r28, r22
	char * dpl=display_line_blank;
	
	switch(request_id){
    22ba:	86 30       	cpi	r24, 0x06	; 6
    22bc:	09 f4       	brne	.+2      	; 0x22c0 <display_update+0x10>
    22be:	7e c0       	rjmp	.+252    	; 0x23bc <display_update+0x10c>
    22c0:	87 30       	cpi	r24, 0x07	; 7
    22c2:	90 f4       	brcc	.+36     	; 0x22e8 <display_update+0x38>
    22c4:	82 30       	cpi	r24, 0x02	; 2
    22c6:	09 f4       	brne	.+2      	; 0x22ca <display_update+0x1a>
    22c8:	51 c0       	rjmp	.+162    	; 0x236c <display_update+0xbc>
    22ca:	83 30       	cpi	r24, 0x03	; 3
    22cc:	30 f4       	brcc	.+12     	; 0x22da <display_update+0x2a>
    22ce:	88 23       	and	r24, r24
    22d0:	09 f1       	breq	.+66     	; 0x2314 <display_update+0x64>
    22d2:	81 30       	cpi	r24, 0x01	; 1
    22d4:	09 f0       	breq	.+2      	; 0x22d8 <display_update+0x28>
    22d6:	d2 c0       	rjmp	.+420    	; 0x247c <display_update+0x1cc>
    22d8:	3d c0       	rjmp	.+122    	; 0x2354 <display_update+0xa4>
    22da:	84 30       	cpi	r24, 0x04	; 4
    22dc:	09 f4       	brne	.+2      	; 0x22e0 <display_update+0x30>
    22de:	62 c0       	rjmp	.+196    	; 0x23a4 <display_update+0xf4>
    22e0:	85 30       	cpi	r24, 0x05	; 5
    22e2:	08 f0       	brcs	.+2      	; 0x22e6 <display_update+0x36>
    22e4:	78 c0       	rjmp	.+240    	; 0x23d6 <display_update+0x126>
    22e6:	50 c0       	rjmp	.+160    	; 0x2388 <display_update+0xd8>
    22e8:	8a 30       	cpi	r24, 0x0A	; 10
    22ea:	09 f4       	brne	.+2      	; 0x22ee <display_update+0x3e>
    22ec:	a5 c0       	rjmp	.+330    	; 0x2438 <display_update+0x188>
    22ee:	8b 30       	cpi	r24, 0x0B	; 11
    22f0:	38 f4       	brcc	.+14     	; 0x2300 <display_update+0x50>
    22f2:	88 30       	cpi	r24, 0x08	; 8
    22f4:	09 f4       	brne	.+2      	; 0x22f8 <display_update+0x48>
    22f6:	7c c0       	rjmp	.+248    	; 0x23f0 <display_update+0x140>
    22f8:	89 30       	cpi	r24, 0x09	; 9
    22fa:	08 f0       	brcs	.+2      	; 0x22fe <display_update+0x4e>
    22fc:	91 c0       	rjmp	.+290    	; 0x2420 <display_update+0x170>
    22fe:	84 c0       	rjmp	.+264    	; 0x2408 <display_update+0x158>
    2300:	8d 30       	cpi	r24, 0x0D	; 13
    2302:	09 f4       	brne	.+2      	; 0x2306 <display_update+0x56>
    2304:	a5 c0       	rjmp	.+330    	; 0x2450 <display_update+0x1a0>
    2306:	8e 30       	cpi	r24, 0x0E	; 14
    2308:	09 f4       	brne	.+2      	; 0x230c <display_update+0x5c>
    230a:	ae c0       	rjmp	.+348    	; 0x2468 <display_update+0x1b8>
    230c:	8c 30       	cpi	r24, 0x0C	; 12
    230e:	09 f0       	breq	.+2      	; 0x2312 <display_update+0x62>
    2310:	b5 c0       	rjmp	.+362    	; 0x247c <display_update+0x1cc>
    2312:	0b c0       	rjmp	.+22     	; 0x232a <display_update+0x7a>
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    2314:	c8 e7       	ldi	r28, 0x78	; 120
    2316:	d1 e0       	ldi	r29, 0x01	; 1
    2318:	ce 01       	movw	r24, r28
    231a:	0e 94 77 10 	call	0x20ee	; 0x20ee <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    231e:	84 ea       	ldi	r24, 0xA4	; 164
    2320:	92 e0       	ldi	r25, 0x02	; 2
    2322:	be 01       	movw	r22, r28
    2324:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    2328:	a9 c0       	rjmp	.+338    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,value1);
    232a:	88 e7       	ldi	r24, 0x78	; 120
    232c:	91 e0       	ldi	r25, 0x01	; 1
    232e:	70 e0       	ldi	r23, 0x00	; 0
    2330:	0e 94 1f 0f 	call	0x1e3e	; 0x1e3e <display_make_display_line_error_or_message>
				if(value1>=200){// is message
    2334:	c8 3c       	cpi	r28, 0xC8	; 200
    2336:	38 f0       	brcs	.+14     	; 0x2346 <display_update+0x96>
					display_write_display_lines(display_line_message,dpl);
    2338:	8c e7       	ldi	r24, 0x7C	; 124
    233a:	92 e0       	ldi	r25, 0x02	; 2
    233c:	68 e7       	ldi	r22, 0x78	; 120
    233e:	71 e0       	ldi	r23, 0x01	; 1
    2340:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
    2344:	9b c0       	rjmp	.+310    	; 0x247c <display_update+0x1cc>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    2346:	80 e9       	ldi	r24, 0x90	; 144
    2348:	92 e0       	ldi	r25, 0x02	; 2
    234a:	68 e7       	ldi	r22, 0x78	; 120
    234c:	71 e0       	ldi	r23, 0x01	; 1
    234e:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
    2352:	94 c0       	rjmp	.+296    	; 0x247c <display_update+0x1cc>
				}				
			break;
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    2354:	08 e7       	ldi	r16, 0x78	; 120
    2356:	11 e0       	ldi	r17, 0x01	; 1
    2358:	c8 01       	movw	r24, r16
    235a:	70 e0       	ldi	r23, 0x00	; 0
    235c:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    2360:	88 e6       	ldi	r24, 0x68	; 104
    2362:	92 e0       	ldi	r25, 0x02	; 2
    2364:	b8 01       	movw	r22, r16
    2366:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    236a:	88 c0       	rjmp	.+272    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    236c:	08 e7       	ldi	r16, 0x78	; 120
    236e:	11 e0       	ldi	r17, 0x01	; 1
    2370:	c8 01       	movw	r24, r16
    2372:	70 e0       	ldi	r23, 0x00	; 0
    2374:	50 e0       	ldi	r21, 0x00	; 0
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	0e 94 f2 0d 	call	0x1be4	; 0x1be4 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    237c:	84 e5       	ldi	r24, 0x54	; 84
    237e:	92 e0       	ldi	r25, 0x02	; 2
    2380:	b8 01       	movw	r22, r16
    2382:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    2386:	7a c0       	rjmp	.+244    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    2388:	08 e7       	ldi	r16, 0x78	; 120
    238a:	11 e0       	ldi	r17, 0x01	; 1
    238c:	c8 01       	movw	r24, r16
    238e:	70 e0       	ldi	r23, 0x00	; 0
    2390:	50 e0       	ldi	r21, 0x00	; 0
    2392:	30 e0       	ldi	r19, 0x00	; 0
    2394:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    2398:	80 e4       	ldi	r24, 0x40	; 64
    239a:	92 e0       	ldi	r25, 0x02	; 2
    239c:	b8 01       	movw	r22, r16
    239e:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    23a2:	6c c0       	rjmp	.+216    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    23a4:	08 e7       	ldi	r16, 0x78	; 120
    23a6:	11 e0       	ldi	r17, 0x01	; 1
    23a8:	c8 01       	movw	r24, r16
    23aa:	70 e0       	ldi	r23, 0x00	; 0
    23ac:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    23b0:	8c e2       	ldi	r24, 0x2C	; 44
    23b2:	92 e0       	ldi	r25, 0x02	; 2
    23b4:	b8 01       	movw	r22, r16
    23b6:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    23ba:	60 c0       	rjmp	.+192    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    23bc:	08 e7       	ldi	r16, 0x78	; 120
    23be:	11 e0       	ldi	r17, 0x01	; 1
    23c0:	c8 01       	movw	r24, r16
    23c2:	70 e0       	ldi	r23, 0x00	; 0
    23c4:	50 e0       	ldi	r21, 0x00	; 0
    23c6:	0e 94 9c 10 	call	0x2138	; 0x2138 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    23ca:	8c ed       	ldi	r24, 0xDC	; 220
    23cc:	91 e0       	ldi	r25, 0x01	; 1
    23ce:	b8 01       	movw	r22, r16
    23d0:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    23d4:	53 c0       	rjmp	.+166    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    23d6:	08 e7       	ldi	r16, 0x78	; 120
    23d8:	11 e0       	ldi	r17, 0x01	; 1
    23da:	c8 01       	movw	r24, r16
    23dc:	70 e0       	ldi	r23, 0x00	; 0
    23de:	50 e0       	ldi	r21, 0x00	; 0
    23e0:	0e 94 9c 10 	call	0x2138	; 0x2138 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    23e4:	80 ef       	ldi	r24, 0xF0	; 240
    23e6:	91 e0       	ldi	r25, 0x01	; 1
    23e8:	b8 01       	movw	r22, r16
    23ea:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    23ee:	46 c0       	rjmp	.+140    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    23f0:	08 e7       	ldi	r16, 0x78	; 120
    23f2:	11 e0       	ldi	r17, 0x01	; 1
    23f4:	c8 01       	movw	r24, r16
    23f6:	70 e0       	ldi	r23, 0x00	; 0
    23f8:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    23fc:	84 e0       	ldi	r24, 0x04	; 4
    23fe:	92 e0       	ldi	r25, 0x02	; 2
    2400:	b8 01       	movw	r22, r16
    2402:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;	
    2406:	3a c0       	rjmp	.+116    	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2408:	08 e7       	ldi	r16, 0x78	; 120
    240a:	11 e0       	ldi	r17, 0x01	; 1
    240c:	c8 01       	movw	r24, r16
    240e:	70 e0       	ldi	r23, 0x00	; 0
    2410:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    2414:	88 e1       	ldi	r24, 0x18	; 24
    2416:	92 e0       	ldi	r25, 0x02	; 2
    2418:	b8 01       	movw	r22, r16
    241a:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    241e:	2e c0       	rjmp	.+92     	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2420:	08 e7       	ldi	r16, 0x78	; 120
    2422:	11 e0       	ldi	r17, 0x01	; 1
    2424:	c8 01       	movw	r24, r16
    2426:	70 e0       	ldi	r23, 0x00	; 0
    2428:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    242c:	88 ec       	ldi	r24, 0xC8	; 200
    242e:	91 e0       	ldi	r25, 0x01	; 1
    2430:	b8 01       	movw	r22, r16
    2432:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;				
    2436:	22 c0       	rjmp	.+68     	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2438:	08 e7       	ldi	r16, 0x78	; 120
    243a:	11 e0       	ldi	r17, 0x01	; 1
    243c:	c8 01       	movw	r24, r16
    243e:	70 e0       	ldi	r23, 0x00	; 0
    2440:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    2444:	84 eb       	ldi	r24, 0xB4	; 180
    2446:	91 e0       	ldi	r25, 0x01	; 1
    2448:	b8 01       	movw	r22, r16
    244a:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
				break;
    244e:	16 c0       	rjmp	.+44     	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2450:	08 e7       	ldi	r16, 0x78	; 120
    2452:	11 e0       	ldi	r17, 0x01	; 1
    2454:	c8 01       	movw	r24, r16
    2456:	70 e0       	ldi	r23, 0x00	; 0
    2458:	0e 94 71 10 	call	0x20e2	; 0x20e2 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    245c:	8c e8       	ldi	r24, 0x8C	; 140
    245e:	91 e0       	ldi	r25, 0x01	; 1
    2460:	b8 01       	movw	r22, r16
    2462:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
    2466:	0a c0       	rjmp	.+20     	; 0x247c <display_update+0x1cc>
		case DISPLAY_MENU_TSAL:
				display_make_display_line_blank(dpl);
    2468:	c8 e7       	ldi	r28, 0x78	; 120
    246a:	d1 e0       	ldi	r29, 0x01	; 1
    246c:	ce 01       	movw	r24, r28
    246e:	0e 94 77 10 	call	0x20ee	; 0x20ee <display_make_display_line_blank>
				display_write_display_lines(display_line_tsal,dpl);
    2472:	84 e6       	ldi	r24, 0x64	; 100
    2474:	91 e0       	ldi	r25, 0x01	; 1
    2476:	be 01       	movw	r22, r28
    2478:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    247c:	df 91       	pop	r29
    247e:	cf 91       	pop	r28
    2480:	1f 91       	pop	r17
    2482:	0f 91       	pop	r16
    2484:	08 95       	ret

00002486 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    2486:	ef 92       	push	r14
    2488:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    248a:	8e e1       	ldi	r24, 0x1E	; 30
    248c:	0e 94 7b 15 	call	0x2af6	; 0x2af6 <spi_init>
	Spi_disable_it();	
    2490:	8c b5       	in	r24, 0x2c	; 44
    2492:	8f 77       	andi	r24, 0x7F	; 127
    2494:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    2496:	8c b5       	in	r24, 0x2c	; 44
    2498:	80 61       	ori	r24, 0x10	; 16
    249a:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    249c:	10 92 c1 05 	sts	0x05C1, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    24a0:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    24a2:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    24a4:	8c e0       	ldi	r24, 0x0C	; 12
    24a6:	0e 94 17 11 	call	0x222e	; 0x222e <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    24aa:	88 e3       	ldi	r24, 0x38	; 56
    24ac:	0e 94 17 11 	call	0x222e	; 0x222e <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    24b0:	80 e0       	ldi	r24, 0x00	; 0
    24b2:	60 e0       	ldi	r22, 0x00	; 0
    24b4:	40 e0       	ldi	r20, 0x00	; 0
    24b6:	20 e0       	ldi	r18, 0x00	; 0
    24b8:	00 e0       	ldi	r16, 0x00	; 0
    24ba:	ee 24       	eor	r14, r14
    24bc:	0e 94 58 11 	call	0x22b0	; 0x22b0 <display_update>
	
	
}
    24c0:	0f 91       	pop	r16
    24c2:	ef 90       	pop	r14
    24c4:	08 95       	ret

000024c6 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    24c6:	e8 2f       	mov	r30, r24
    24c8:	f9 2f       	mov	r31, r25
    24ca:	af e7       	ldi	r26, 0x7F	; 127
    24cc:	b5 e0       	ldi	r27, 0x05	; 5
    24ce:	84 e1       	ldi	r24, 0x14	; 20
    24d0:	0d 90       	ld	r0, X+
    24d2:	01 92       	st	Z+, r0
    24d4:	81 50       	subi	r24, 0x01	; 1
    24d6:	e1 f7       	brne	.-8      	; 0x24d0 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    24d8:	08 95       	ret

000024da <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	selected_menu++;
    24da:	80 91 c1 05 	lds	r24, 0x05C1
    24de:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER);
    24e0:	6b e0       	ldi	r22, 0x0B	; 11
    24e2:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    24e6:	90 93 c1 05 	sts	0x05C1, r25
	if(selected_menu==0) selected_menu=1;
    24ea:	99 23       	and	r25, r25
    24ec:	19 f4       	brne	.+6      	; 0x24f4 <display_up+0x1a>
    24ee:	81 e0       	ldi	r24, 0x01	; 1
    24f0:	80 93 c1 05 	sts	0x05C1, r24
    24f4:	08 95       	ret

000024f6 <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    24f6:	80 91 c1 05 	lds	r24, 0x05C1
    24fa:	82 30       	cpi	r24, 0x02	; 2
    24fc:	20 f4       	brcc	.+8      	; 0x2506 <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    24fe:	8a e0       	ldi	r24, 0x0A	; 10
    2500:	80 93 c1 05 	sts	0x05C1, r24
		return;
    2504:	08 95       	ret
	}
	
	selected_menu--;	
    2506:	81 50       	subi	r24, 0x01	; 1
    2508:	80 93 c1 05 	sts	0x05C1, r24
    250c:	08 95       	ret

0000250e <display_starting>:
	return;

}

void display_starting(uint8_t percent){
    250e:	cf 93       	push	r28
    2510:	df 93       	push	r29
    2512:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    2514:	c8 e7       	ldi	r28, 0x78	; 120
    2516:	d1 e0       	ldi	r29, 0x01	; 1
    2518:	ce 01       	movw	r24, r28
    251a:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    251e:	80 e5       	ldi	r24, 0x50	; 80
    2520:	91 e0       	ldi	r25, 0x01	; 1
    2522:	be 01       	movw	r22, r28
    2524:	0e 94 23 11 	call	0x2246	; 0x2246 <display_write_display_lines>
	
    2528:	df 91       	pop	r29
    252a:	cf 91       	pop	r28
    252c:	08 95       	ret

0000252e <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    252e:	90 93 29 05 	sts	0x0529, r25
    2532:	80 93 28 05 	sts	0x0528, r24
	CheckWDT();
    2536:	0e 94 72 17 	call	0x2ee4	; 0x2ee4 <CheckWDT>
}
    253a:	08 95       	ret

0000253c <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    253c:	e0 91 28 05 	lds	r30, 0x0528
    2540:	f0 91 29 05 	lds	r31, 0x0529
    2544:	90 81       	ld	r25, Z
    2546:	89 2b       	or	r24, r25
    2548:	80 83       	st	Z, r24
}
    254a:	08 95       	ret

0000254c <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    254c:	e0 91 28 05 	lds	r30, 0x0528
    2550:	f0 91 29 05 	lds	r31, 0x0529
    2554:	10 82       	st	Z, r1
    2556:	08 95       	ret

00002558 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    2558:	10 92 40 06 	sts	0x0640, r1
	event_queue_tail=0;
    255c:	10 92 41 06 	sts	0x0641, r1
}
    2560:	08 95       	ret

00002562 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2562:	cf 93       	push	r28
    2564:	df 93       	push	r29
    2566:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    2568:	c0 91 40 06 	lds	r28, 0x0640
    256c:	d0 e0       	ldi	r29, 0x00	; 0
    256e:	ce 01       	movw	r24, r28
    2570:	01 96       	adiw	r24, 0x01	; 1
    2572:	60 e1       	ldi	r22, 0x10	; 16
    2574:	70 e0       	ldi	r23, 0x00	; 0
    2576:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    257a:	40 91 41 06 	lds	r20, 0x0641
    257e:	50 e0       	ldi	r21, 0x00	; 0
    2580:	84 17       	cp	r24, r20
    2582:	95 07       	cpc	r25, r21
    2584:	31 f0       	breq	.+12     	; 0x2592 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2586:	c0 5d       	subi	r28, 0xD0	; 208
    2588:	d9 4f       	sbci	r29, 0xF9	; 249
    258a:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    258c:	80 93 40 06 	sts	0x0640, r24
    2590:	03 c0       	rjmp	.+6      	; 0x2598 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2592:	88 e0       	ldi	r24, 0x08	; 8
    2594:	0e 94 9e 12 	call	0x253c	; 0x253c <AddError>
	}
}
    2598:	df 91       	pop	r29
    259a:	cf 91       	pop	r28
    259c:	08 95       	ret

0000259e <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    259e:	80 91 41 06 	lds	r24, 0x0641
    25a2:	90 91 40 06 	lds	r25, 0x0640
    25a6:	98 17       	cp	r25, r24
    25a8:	31 f0       	breq	.+12     	; 0x25b6 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    25aa:	e0 e3       	ldi	r30, 0x30	; 48
    25ac:	f6 e0       	ldi	r31, 0x06	; 6
    25ae:	e8 0f       	add	r30, r24
    25b0:	f1 1d       	adc	r31, r1
    25b2:	80 81       	ld	r24, Z
    25b4:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    25b6:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    25b8:	08 95       	ret

000025ba <Dashboard>:



void Dashboard(void){
    25ba:	ef 92       	push	r14
    25bc:	0f 93       	push	r16
    25be:	cf 93       	push	r28
    25c0:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    25c2:	80 91 41 06 	lds	r24, 0x0641
    25c6:	e0 e3       	ldi	r30, 0x30	; 48
    25c8:	f6 e0       	ldi	r31, 0x06	; 6
    25ca:	e8 0f       	add	r30, r24
    25cc:	f1 1d       	adc	r31, r1
    25ce:	80 81       	ld	r24, Z
    25d0:	86 30       	cpi	r24, 0x06	; 6
    25d2:	09 f4       	brne	.+2      	; 0x25d6 <Dashboard+0x1c>
    25d4:	4c c0       	rjmp	.+152    	; 0x266e <Dashboard+0xb4>
    25d6:	87 30       	cpi	r24, 0x07	; 7
    25d8:	40 f4       	brcc	.+16     	; 0x25ea <Dashboard+0x30>
    25da:	81 30       	cpi	r24, 0x01	; 1
    25dc:	81 f1       	breq	.+96     	; 0x263e <Dashboard+0x84>
    25de:	81 30       	cpi	r24, 0x01	; 1
    25e0:	70 f0       	brcs	.+28     	; 0x25fe <Dashboard+0x44>
    25e2:	84 30       	cpi	r24, 0x04	; 4
    25e4:	09 f0       	breq	.+2      	; 0x25e8 <Dashboard+0x2e>
    25e6:	d2 c0       	rjmp	.+420    	; 0x278c <Dashboard+0x1d2>
    25e8:	22 c0       	rjmp	.+68     	; 0x262e <Dashboard+0x74>
    25ea:	88 30       	cpi	r24, 0x08	; 8
    25ec:	09 f4       	brne	.+2      	; 0x25f0 <Dashboard+0x36>
    25ee:	68 c0       	rjmp	.+208    	; 0x26c0 <Dashboard+0x106>
    25f0:	88 30       	cpi	r24, 0x08	; 8
    25f2:	08 f4       	brcc	.+2      	; 0x25f6 <Dashboard+0x3c>
    25f4:	62 c0       	rjmp	.+196    	; 0x26ba <Dashboard+0x100>
    25f6:	89 30       	cpi	r24, 0x09	; 9
    25f8:	09 f0       	breq	.+2      	; 0x25fc <Dashboard+0x42>
    25fa:	c8 c0       	rjmp	.+400    	; 0x278c <Dashboard+0x1d2>
    25fc:	64 c0       	rjmp	.+200    	; 0x26c6 <Dashboard+0x10c>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    25fe:	8a e2       	ldi	r24, 0x2A	; 42
    2600:	95 e0       	ldi	r25, 0x05	; 5
    2602:	6a e3       	ldi	r22, 0x3A	; 58
    2604:	75 e0       	ldi	r23, 0x05	; 5
    2606:	42 e0       	ldi	r20, 0x02	; 2
    2608:	55 e0       	ldi	r21, 0x05	; 5
    260a:	28 e0       	ldi	r18, 0x08	; 8
    260c:	0e 94 86 03 	call	0x70c	; 0x70c <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2610:	c2 e4       	ldi	r28, 0x42	; 66
    2612:	d5 e0       	ldi	r29, 0x05	; 5
    2614:	ce 01       	movw	r24, r28
    2616:	62 e5       	ldi	r22, 0x52	; 82
    2618:	75 e0       	ldi	r23, 0x05	; 5
    261a:	41 e0       	ldi	r20, 0x01	; 1
    261c:	55 e0       	ldi	r21, 0x05	; 5
    261e:	21 e0       	ldi	r18, 0x01	; 1
    2620:	0e 94 86 03 	call	0x70c	; 0x70c <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2624:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2626:	ce 01       	movw	r24, r28
    2628:	0e 94 97 03 	call	0x72e	; 0x72e <CANStartRx>
		
				
			return;
    262c:	af c0       	rjmp	.+350    	; 0x278c <Dashboard+0x1d2>
		break;
		case EVENT_10HZ:
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    262e:	80 91 66 05 	lds	r24, 0x0566
    2632:	88 23       	and	r24, r24
    2634:	09 f0       	breq	.+2      	; 0x2638 <Dashboard+0x7e>
    2636:	aa c0       	rjmp	.+340    	; 0x278c <Dashboard+0x1d2>
			startup_sequence();
    2638:	0e 94 aa 15 	call	0x2b54	; 0x2b54 <startup_sequence>
			
		return;
    263c:	a7 c0       	rjmp	.+334    	; 0x278c <Dashboard+0x1d2>
		break;
		case EVENT_50HZ:
		
		if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    263e:	80 91 66 05 	lds	r24, 0x0566
    2642:	81 30       	cpi	r24, 0x01	; 1
    2644:	09 f0       	breq	.+2      	; 0x2648 <Dashboard+0x8e>
    2646:	a2 c0       	rjmp	.+324    	; 0x278c <Dashboard+0x1d2>
		
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    2648:	0e 94 8b 02 	call	0x516	; 0x516 <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    264c:	80 91 c1 05 	lds	r24, 0x05C1
    2650:	80 93 3a 05 	sts	0x053A, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    2654:	80 91 25 05 	lds	r24, 0x0525
    2658:	80 93 3b 05 	sts	0x053B, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    265c:	80 91 24 05 	lds	r24, 0x0524
    2660:	80 93 3c 05 	sts	0x053C, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2664:	8a e2       	ldi	r24, 0x2A	; 42
    2666:	95 e0       	ldi	r25, 0x05	; 5
    2668:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <CANAddSendData>
		
			
		return;
    266c:	8f c0       	rjmp	.+286    	; 0x278c <Dashboard+0x1d2>
		break;
		case EVENT_4HZ:
	
		if(buzz_cycles!=0){
    266e:	80 91 26 05 	lds	r24, 0x0526
    2672:	88 23       	and	r24, r24
    2674:	f9 f0       	breq	.+62     	; 0x26b4 <Dashboard+0xfa>
			if(buzzer_count<=2){
    2676:	80 91 27 05 	lds	r24, 0x0527
    267a:	83 30       	cpi	r24, 0x03	; 3
    267c:	40 f4       	brcc	.+16     	; 0x268e <Dashboard+0xd4>
				buzzer_off();
    267e:	0e 94 1c 03 	call	0x638	; 0x638 <buzzer_off>
				buzzer_count--;
    2682:	80 91 27 05 	lds	r24, 0x0527
    2686:	81 50       	subi	r24, 0x01	; 1
    2688:	80 93 27 05 	sts	0x0527, r24
    268c:	03 c0       	rjmp	.+6      	; 0x2694 <Dashboard+0xda>
			}else{
				buzzer_count--;
    268e:	81 50       	subi	r24, 0x01	; 1
    2690:	80 93 27 05 	sts	0x0527, r24
			}
			if(buzzer_count==0){
    2694:	80 91 27 05 	lds	r24, 0x0527
    2698:	88 23       	and	r24, r24
    269a:	09 f0       	breq	.+2      	; 0x269e <Dashboard+0xe4>
    269c:	77 c0       	rjmp	.+238    	; 0x278c <Dashboard+0x1d2>
				buzzer_count=4;
    269e:	84 e0       	ldi	r24, 0x04	; 4
    26a0:	80 93 27 05 	sts	0x0527, r24
				buzzer_on();
    26a4:	0e 94 1a 03 	call	0x634	; 0x634 <buzzer_on>
				buzz_cycles--;
    26a8:	80 91 26 05 	lds	r24, 0x0526
    26ac:	81 50       	subi	r24, 0x01	; 1
    26ae:	80 93 26 05 	sts	0x0526, r24
    26b2:	6c c0       	rjmp	.+216    	; 0x278c <Dashboard+0x1d2>
			}
		}else{
			buzzer_off();
    26b4:	0e 94 1c 03 	call	0x638	; 0x638 <buzzer_off>
    26b8:	69 c0       	rjmp	.+210    	; 0x278c <Dashboard+0x1d2>
				
		return;
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    26ba:	0e 94 3a 04 	call	0x874	; 0x874 <CANAbortCMD>
		return;
    26be:	66 c0       	rjmp	.+204    	; 0x278c <Dashboard+0x1d2>
		break;
		case EVENT_CANTX:
			CANSendNext();
    26c0:	0e 94 1b 04 	call	0x836	; 0x836 <CANSendNext>
		break;
    26c4:	63 c0       	rjmp	.+198    	; 0x278c <Dashboard+0x1d2>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    26c6:	82 e4       	ldi	r24, 0x42	; 66
    26c8:	95 e0       	ldi	r25, 0x05	; 5
    26ca:	0e 94 a5 03 	call	0x74a	; 0x74a <CANGetData>
			// check for communication error
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    26ce:	d0 91 54 05 	lds	r29, 0x0554
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    26d2:	c0 91 52 05 	lds	r28, 0x0552
			
			
			if(leds&1){
    26d6:	c0 ff       	sbrs	r28, 0
    26d8:	04 c0       	rjmp	.+8      	; 0x26e2 <Dashboard+0x128>
				led_set(LED_ID_START);
    26da:	80 e0       	ldi	r24, 0x00	; 0
    26dc:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    26e0:	03 c0       	rjmp	.+6      	; 0x26e8 <Dashboard+0x12e>
			}else{
				led_clear(LED_ID_START);
    26e2:	80 e0       	ldi	r24, 0x00	; 0
    26e4:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
			}
			if((leds>>1)&1){
    26e8:	8c 2f       	mov	r24, r28
    26ea:	86 95       	lsr	r24
    26ec:	80 ff       	sbrs	r24, 0
    26ee:	04 c0       	rjmp	.+8      	; 0x26f8 <Dashboard+0x13e>
				led_set(LED_ID_LV_LOW);
    26f0:	8a e0       	ldi	r24, 0x0A	; 10
    26f2:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    26f6:	03 c0       	rjmp	.+6      	; 0x26fe <Dashboard+0x144>
			}else{
				led_clear(LED_ID_LV_LOW);
    26f8:	8a e0       	ldi	r24, 0x0A	; 10
    26fa:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
			}
			if((leds>>2)&1){
    26fe:	8c 2f       	mov	r24, r28
    2700:	86 95       	lsr	r24
    2702:	86 95       	lsr	r24
    2704:	80 ff       	sbrs	r24, 0
    2706:	04 c0       	rjmp	.+8      	; 0x2710 <Dashboard+0x156>
				led_set(LED_ID_IMD);
    2708:	82 e0       	ldi	r24, 0x02	; 2
    270a:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    270e:	03 c0       	rjmp	.+6      	; 0x2716 <Dashboard+0x15c>
			}else{
				led_clear(LED_ID_IMD);
    2710:	82 e0       	ldi	r24, 0x02	; 2
    2712:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
			}	
			if((leds>>3)&1){
    2716:	8c 2f       	mov	r24, r28
    2718:	86 95       	lsr	r24
    271a:	86 95       	lsr	r24
    271c:	86 95       	lsr	r24
    271e:	80 ff       	sbrs	r24, 0
    2720:	04 c0       	rjmp	.+8      	; 0x272a <Dashboard+0x170>
				led_set(LED_ID_OK);
    2722:	83 e0       	ldi	r24, 0x03	; 3
    2724:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    2728:	03 c0       	rjmp	.+6      	; 0x2730 <Dashboard+0x176>
			}else{
				led_clear(LED_ID_OK);			
    272a:	83 e0       	ldi	r24, 0x03	; 3
    272c:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
			}
			if((leds>>4)&1){
    2730:	8c 2f       	mov	r24, r28
    2732:	82 95       	swap	r24
    2734:	8f 70       	andi	r24, 0x0F	; 15
    2736:	80 ff       	sbrs	r24, 0
    2738:	04 c0       	rjmp	.+8      	; 0x2742 <Dashboard+0x188>
				led_set(LED_ID_BRAKE);
    273a:	84 e0       	ldi	r24, 0x04	; 4
    273c:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    2740:	03 c0       	rjmp	.+6      	; 0x2748 <Dashboard+0x18e>
			}else{
				led_clear(LED_ID_BRAKE);
    2742:	84 e0       	ldi	r24, 0x04	; 4
    2744:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
			}
			if((leds>>5)&1){
    2748:	8c 2f       	mov	r24, r28
    274a:	82 95       	swap	r24
    274c:	86 95       	lsr	r24
    274e:	87 70       	andi	r24, 0x07	; 7
    2750:	80 ff       	sbrs	r24, 0
    2752:	02 c0       	rjmp	.+4      	; 0x2758 <Dashboard+0x19e>
				buzzer_buzz_ready_to_drive();
    2754:	0e 94 1e 03 	call	0x63c	; 0x63c <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2758:	c2 95       	swap	r28
    275a:	c6 95       	lsr	r28
    275c:	c6 95       	lsr	r28
    275e:	c3 70       	andi	r28, 0x03	; 3
    2760:	c0 ff       	sbrs	r28, 0
    2762:	04 c0       	rjmp	.+8      	; 0x276c <Dashboard+0x1b2>
				led_set(LED_ID_AMS);
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    276a:	03 c0       	rjmp	.+6      	; 0x2772 <Dashboard+0x1b8>
			}else{
				led_clear(LED_ID_AMS);							
    276c:	81 e0       	ldi	r24, 0x01	; 1
    276e:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
			}
				
			display_update(id,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    2772:	8d 2f       	mov	r24, r29
    2774:	60 91 55 05 	lds	r22, 0x0555
    2778:	40 91 56 05 	lds	r20, 0x0556
    277c:	20 91 57 05 	lds	r18, 0x0557
    2780:	00 91 58 05 	lds	r16, 0x0558
    2784:	e0 90 59 05 	lds	r14, 0x0559
    2788:	0e 94 58 11 	call	0x22b0	; 0x22b0 <display_update>
		return;
		break;
		default:
		break;
	}
}
    278c:	df 91       	pop	r29
    278e:	cf 91       	pop	r28
    2790:	0f 91       	pop	r16
    2792:	ef 90       	pop	r14
    2794:	08 95       	ret

00002796 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2796:	90 91 40 06 	lds	r25, 0x0640
    279a:	80 91 41 06 	lds	r24, 0x0641
    279e:	98 17       	cp	r25, r24
    27a0:	61 f0       	breq	.+24     	; 0x27ba <EventHandleEvent+0x24>
		Dashboard();		
    27a2:	0e 94 dd 12 	call	0x25ba	; 0x25ba <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    27a6:	80 91 41 06 	lds	r24, 0x0641
    27aa:	90 e0       	ldi	r25, 0x00	; 0
    27ac:	01 96       	adiw	r24, 0x01	; 1
    27ae:	60 e1       	ldi	r22, 0x10	; 16
    27b0:	70 e0       	ldi	r23, 0x00	; 0
    27b2:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    27b6:	80 93 41 06 	sts	0x0641, r24
    27ba:	08 95       	ret

000027bc <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    27bc:	8c 30       	cpi	r24, 0x0C	; 12
    27be:	a8 f5       	brcc	.+106    	; 0x282a <led_set+0x6e>
	
	switch(led_id){
    27c0:	85 30       	cpi	r24, 0x05	; 5
    27c2:	91 f1       	breq	.+100    	; 0x2828 <led_set+0x6c>
    27c4:	86 30       	cpi	r24, 0x06	; 6
    27c6:	70 f4       	brcc	.+28     	; 0x27e4 <led_set+0x28>
    27c8:	82 30       	cpi	r24, 0x02	; 2
    27ca:	31 f1       	breq	.+76     	; 0x2818 <led_set+0x5c>
    27cc:	83 30       	cpi	r24, 0x03	; 3
    27ce:	28 f4       	brcc	.+10     	; 0x27da <led_set+0x1e>
    27d0:	88 23       	and	r24, r24
    27d2:	41 f1       	breq	.+80     	; 0x2824 <led_set+0x68>
    27d4:	81 30       	cpi	r24, 0x01	; 1
    27d6:	49 f5       	brne	.+82     	; 0x282a <led_set+0x6e>
    27d8:	13 c0       	rjmp	.+38     	; 0x2800 <led_set+0x44>
    27da:	83 30       	cpi	r24, 0x03	; 3
    27dc:	09 f1       	breq	.+66     	; 0x2820 <led_set+0x64>
    27de:	84 30       	cpi	r24, 0x04	; 4
    27e0:	21 f5       	brne	.+72     	; 0x282a <led_set+0x6e>
    27e2:	1c c0       	rjmp	.+56     	; 0x281c <led_set+0x60>
    27e4:	88 30       	cpi	r24, 0x08	; 8
    27e6:	91 f0       	breq	.+36     	; 0x280c <led_set+0x50>
    27e8:	89 30       	cpi	r24, 0x09	; 9
    27ea:	28 f4       	brcc	.+10     	; 0x27f6 <led_set+0x3a>
    27ec:	86 30       	cpi	r24, 0x06	; 6
    27ee:	51 f0       	breq	.+20     	; 0x2804 <led_set+0x48>
    27f0:	87 30       	cpi	r24, 0x07	; 7
    27f2:	d9 f4       	brne	.+54     	; 0x282a <led_set+0x6e>
    27f4:	09 c0       	rjmp	.+18     	; 0x2808 <led_set+0x4c>
    27f6:	89 30       	cpi	r24, 0x09	; 9
    27f8:	59 f0       	breq	.+22     	; 0x2810 <led_set+0x54>
    27fa:	8a 30       	cpi	r24, 0x0A	; 10
    27fc:	b1 f4       	brne	.+44     	; 0x282a <led_set+0x6e>
    27fe:	0a c0       	rjmp	.+20     	; 0x2814 <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    2800:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    2802:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    2804:	11 9a       	sbi	0x02, 1	; 2
			break;
    2806:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    2808:	13 9a       	sbi	0x02, 3	; 2
			break;
    280a:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    280c:	14 9a       	sbi	0x02, 4	; 2
				break;
    280e:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    2810:	a2 9a       	sbi	0x14, 2	; 20
				break;
    2812:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    2814:	44 9a       	sbi	0x08, 4	; 8
				break;
    2816:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    2818:	40 9a       	sbi	0x08, 0	; 8
				break;
    281a:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    281c:	a1 9a       	sbi	0x14, 1	; 20
				break;
    281e:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    2820:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2822:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    2824:	41 9a       	sbi	0x08, 1	; 8
				break;
    2826:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    2828:	12 9a       	sbi	0x02, 2	; 2
    282a:	08 95       	ret

0000282c <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    282c:	8c 30       	cpi	r24, 0x0C	; 12
    282e:	a8 f5       	brcc	.+106    	; 0x289a <led_clear+0x6e>
	
	switch(led_id){
    2830:	85 30       	cpi	r24, 0x05	; 5
    2832:	91 f1       	breq	.+100    	; 0x2898 <led_clear+0x6c>
    2834:	86 30       	cpi	r24, 0x06	; 6
    2836:	70 f4       	brcc	.+28     	; 0x2854 <led_clear+0x28>
    2838:	82 30       	cpi	r24, 0x02	; 2
    283a:	31 f1       	breq	.+76     	; 0x2888 <led_clear+0x5c>
    283c:	83 30       	cpi	r24, 0x03	; 3
    283e:	28 f4       	brcc	.+10     	; 0x284a <led_clear+0x1e>
    2840:	88 23       	and	r24, r24
    2842:	41 f1       	breq	.+80     	; 0x2894 <led_clear+0x68>
    2844:	81 30       	cpi	r24, 0x01	; 1
    2846:	49 f5       	brne	.+82     	; 0x289a <led_clear+0x6e>
    2848:	13 c0       	rjmp	.+38     	; 0x2870 <led_clear+0x44>
    284a:	83 30       	cpi	r24, 0x03	; 3
    284c:	09 f1       	breq	.+66     	; 0x2890 <led_clear+0x64>
    284e:	84 30       	cpi	r24, 0x04	; 4
    2850:	21 f5       	brne	.+72     	; 0x289a <led_clear+0x6e>
    2852:	1c c0       	rjmp	.+56     	; 0x288c <led_clear+0x60>
    2854:	88 30       	cpi	r24, 0x08	; 8
    2856:	91 f0       	breq	.+36     	; 0x287c <led_clear+0x50>
    2858:	89 30       	cpi	r24, 0x09	; 9
    285a:	28 f4       	brcc	.+10     	; 0x2866 <led_clear+0x3a>
    285c:	86 30       	cpi	r24, 0x06	; 6
    285e:	51 f0       	breq	.+20     	; 0x2874 <led_clear+0x48>
    2860:	87 30       	cpi	r24, 0x07	; 7
    2862:	d9 f4       	brne	.+54     	; 0x289a <led_clear+0x6e>
    2864:	09 c0       	rjmp	.+18     	; 0x2878 <led_clear+0x4c>
    2866:	89 30       	cpi	r24, 0x09	; 9
    2868:	59 f0       	breq	.+22     	; 0x2880 <led_clear+0x54>
    286a:	8a 30       	cpi	r24, 0x0A	; 10
    286c:	b1 f4       	brne	.+44     	; 0x289a <led_clear+0x6e>
    286e:	0a c0       	rjmp	.+20     	; 0x2884 <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    2870:	5f 98       	cbi	0x0b, 7	; 11
				break;
    2872:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    2874:	11 98       	cbi	0x02, 1	; 2
				break;
    2876:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    2878:	13 98       	cbi	0x02, 3	; 2
				break;
    287a:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    287c:	14 98       	cbi	0x02, 4	; 2
				break;
    287e:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    2880:	a2 98       	cbi	0x14, 2	; 20
				break;
    2882:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    2884:	44 98       	cbi	0x08, 4	; 8
				break;
    2886:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    2888:	40 98       	cbi	0x08, 0	; 8
				break;
    288a:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    288c:	a1 98       	cbi	0x14, 1	; 20
				break;
    288e:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    2890:	a0 98       	cbi	0x14, 0	; 20
				break;
    2892:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    2894:	41 98       	cbi	0x08, 1	; 8
				break;
    2896:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    2898:	12 98       	cbi	0x02, 2	; 2
    289a:	08 95       	ret

0000289c <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    289c:	8c 30       	cpi	r24, 0x0C	; 12
    289e:	08 f0       	brcs	.+2      	; 0x28a2 <led_is_set+0x6>
    28a0:	79 c0       	rjmp	.+242    	; 0x2994 <led_is_set+0xf8>
	
	switch(led_id){
    28a2:	85 30       	cpi	r24, 0x05	; 5
    28a4:	59 f1       	breq	.+86     	; 0x28fc <led_is_set+0x60>
    28a6:	86 30       	cpi	r24, 0x06	; 6
    28a8:	98 f4       	brcc	.+38     	; 0x28d0 <led_is_set+0x34>
    28aa:	82 30       	cpi	r24, 0x02	; 2
    28ac:	09 f4       	brne	.+2      	; 0x28b0 <led_is_set+0x14>
    28ae:	4f c0       	rjmp	.+158    	; 0x294e <led_is_set+0xb2>
    28b0:	83 30       	cpi	r24, 0x03	; 3
    28b2:	38 f4       	brcc	.+14     	; 0x28c2 <led_is_set+0x26>
    28b4:	88 23       	and	r24, r24
    28b6:	09 f4       	brne	.+2      	; 0x28ba <led_is_set+0x1e>
    28b8:	5d c0       	rjmp	.+186    	; 0x2974 <led_is_set+0xd8>
    28ba:	81 30       	cpi	r24, 0x01	; 1
    28bc:	09 f0       	breq	.+2      	; 0x28c0 <led_is_set+0x24>
    28be:	69 c0       	rjmp	.+210    	; 0x2992 <led_is_set+0xf6>
    28c0:	18 c0       	rjmp	.+48     	; 0x28f2 <led_is_set+0x56>
    28c2:	83 30       	cpi	r24, 0x03	; 3
    28c4:	09 f4       	brne	.+2      	; 0x28c8 <led_is_set+0x2c>
    28c6:	50 c0       	rjmp	.+160    	; 0x2968 <led_is_set+0xcc>
    28c8:	84 30       	cpi	r24, 0x04	; 4
    28ca:	09 f0       	breq	.+2      	; 0x28ce <led_is_set+0x32>
    28cc:	62 c0       	rjmp	.+196    	; 0x2992 <led_is_set+0xf6>
    28ce:	45 c0       	rjmp	.+138    	; 0x295a <led_is_set+0xbe>
    28d0:	88 30       	cpi	r24, 0x08	; 8
    28d2:	69 f1       	breq	.+90     	; 0x292e <led_is_set+0x92>
    28d4:	89 30       	cpi	r24, 0x09	; 9
    28d6:	38 f4       	brcc	.+14     	; 0x28e6 <led_is_set+0x4a>
    28d8:	86 30       	cpi	r24, 0x06	; 6
    28da:	09 f4       	brne	.+2      	; 0x28de <led_is_set+0x42>
    28dc:	52 c0       	rjmp	.+164    	; 0x2982 <led_is_set+0xe6>
    28de:	87 30       	cpi	r24, 0x07	; 7
    28e0:	09 f0       	breq	.+2      	; 0x28e4 <led_is_set+0x48>
    28e2:	57 c0       	rjmp	.+174    	; 0x2992 <led_is_set+0xf6>
    28e4:	13 c0       	rjmp	.+38     	; 0x290c <led_is_set+0x70>
    28e6:	89 30       	cpi	r24, 0x09	; 9
    28e8:	d1 f0       	breq	.+52     	; 0x291e <led_is_set+0x82>
    28ea:	8a 30       	cpi	r24, 0x0A	; 10
    28ec:	09 f0       	breq	.+2      	; 0x28f0 <led_is_set+0x54>
    28ee:	51 c0       	rjmp	.+162    	; 0x2992 <led_is_set+0xf6>
    28f0:	26 c0       	rjmp	.+76     	; 0x293e <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    28f2:	81 e0       	ldi	r24, 0x01	; 1
    28f4:	5f 99       	sbic	0x0b, 7	; 11
    28f6:	4e c0       	rjmp	.+156    	; 0x2994 <led_is_set+0xf8>
    28f8:	80 e0       	ldi	r24, 0x00	; 0
    28fa:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    28fc:	92 b1       	in	r25, 0x02	; 2
    28fe:	96 95       	lsr	r25
    2900:	81 e0       	ldi	r24, 0x01	; 1
    2902:	91 30       	cpi	r25, 0x01	; 1
    2904:	09 f4       	brne	.+2      	; 0x2908 <led_is_set+0x6c>
    2906:	46 c0       	rjmp	.+140    	; 0x2994 <led_is_set+0xf8>
    2908:	80 e0       	ldi	r24, 0x00	; 0
    290a:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    290c:	92 b1       	in	r25, 0x02	; 2
    290e:	96 95       	lsr	r25
    2910:	96 95       	lsr	r25
    2912:	96 95       	lsr	r25
    2914:	81 e0       	ldi	r24, 0x01	; 1
    2916:	91 30       	cpi	r25, 0x01	; 1
    2918:	e9 f1       	breq	.+122    	; 0x2994 <led_is_set+0xf8>
    291a:	80 e0       	ldi	r24, 0x00	; 0
    291c:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    291e:	92 b1       	in	r25, 0x02	; 2
    2920:	92 95       	swap	r25
    2922:	9f 70       	andi	r25, 0x0F	; 15
    2924:	81 e0       	ldi	r24, 0x01	; 1
    2926:	91 30       	cpi	r25, 0x01	; 1
    2928:	a9 f1       	breq	.+106    	; 0x2994 <led_is_set+0xf8>
    292a:	80 e0       	ldi	r24, 0x00	; 0
    292c:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    292e:	94 b3       	in	r25, 0x14	; 20
    2930:	96 95       	lsr	r25
    2932:	96 95       	lsr	r25
    2934:	81 e0       	ldi	r24, 0x01	; 1
    2936:	91 30       	cpi	r25, 0x01	; 1
    2938:	69 f1       	breq	.+90     	; 0x2994 <led_is_set+0xf8>
    293a:	80 e0       	ldi	r24, 0x00	; 0
    293c:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    293e:	98 b1       	in	r25, 0x08	; 8
    2940:	92 95       	swap	r25
    2942:	9f 70       	andi	r25, 0x0F	; 15
    2944:	81 e0       	ldi	r24, 0x01	; 1
    2946:	91 30       	cpi	r25, 0x01	; 1
    2948:	29 f1       	breq	.+74     	; 0x2994 <led_is_set+0xf8>
    294a:	80 e0       	ldi	r24, 0x00	; 0
    294c:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    294e:	98 b1       	in	r25, 0x08	; 8
    2950:	81 e0       	ldi	r24, 0x01	; 1
    2952:	91 30       	cpi	r25, 0x01	; 1
    2954:	f9 f0       	breq	.+62     	; 0x2994 <led_is_set+0xf8>
    2956:	80 e0       	ldi	r24, 0x00	; 0
    2958:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    295a:	94 b3       	in	r25, 0x14	; 20
    295c:	96 95       	lsr	r25
    295e:	81 e0       	ldi	r24, 0x01	; 1
    2960:	91 30       	cpi	r25, 0x01	; 1
    2962:	c1 f0       	breq	.+48     	; 0x2994 <led_is_set+0xf8>
    2964:	80 e0       	ldi	r24, 0x00	; 0
    2966:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    2968:	94 b3       	in	r25, 0x14	; 20
    296a:	81 e0       	ldi	r24, 0x01	; 1
    296c:	91 30       	cpi	r25, 0x01	; 1
    296e:	91 f0       	breq	.+36     	; 0x2994 <led_is_set+0xf8>
    2970:	80 e0       	ldi	r24, 0x00	; 0
    2972:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    2974:	98 b1       	in	r25, 0x08	; 8
    2976:	96 95       	lsr	r25
    2978:	81 e0       	ldi	r24, 0x01	; 1
    297a:	91 30       	cpi	r25, 0x01	; 1
    297c:	59 f0       	breq	.+22     	; 0x2994 <led_is_set+0xf8>
    297e:	80 e0       	ldi	r24, 0x00	; 0
    2980:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    2982:	92 b1       	in	r25, 0x02	; 2
    2984:	96 95       	lsr	r25
    2986:	96 95       	lsr	r25
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	91 30       	cpi	r25, 0x01	; 1
    298c:	19 f0       	breq	.+6      	; 0x2994 <led_is_set+0xf8>
    298e:	80 e0       	ldi	r24, 0x00	; 0
    2990:	08 95       	ret
    2992:	08 95       	ret
			break;
		default:
		break;
	}
}
    2994:	08 95       	ret

00002996 <led_toggle>:



void led_toggle(uint8_t led_id){
    2996:	cf 93       	push	r28
    2998:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    299a:	0e 94 4e 14 	call	0x289c	; 0x289c <led_is_set>
    299e:	88 23       	and	r24, r24
    29a0:	21 f0       	breq	.+8      	; 0x29aa <led_toggle+0x14>
		led_clear(led_id);
    29a2:	8c 2f       	mov	r24, r28
    29a4:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
    29a8:	03 c0       	rjmp	.+6      	; 0x29b0 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    29aa:	8c 2f       	mov	r24, r28
    29ac:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
	}
}
    29b0:	cf 91       	pop	r28
    29b2:	08 95       	ret

000029b4 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    29b4:	ef 92       	push	r14
    29b6:	ff 92       	push	r15
    29b8:	0f 93       	push	r16
    29ba:	1f 93       	push	r17
    29bc:	cf 93       	push	r28
    29be:	df 93       	push	r29
    29c0:	7c 01       	movw	r14, r24
    29c2:	c0 e0       	ldi	r28, 0x00	; 0
    29c4:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    29c6:	01 e0       	ldi	r16, 0x01	; 1
    29c8:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    29ca:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    29cc:	98 01       	movw	r18, r16
    29ce:	0c 2e       	mov	r0, r28
    29d0:	02 c0       	rjmp	.+4      	; 0x29d6 <led_state_set+0x22>
    29d2:	22 0f       	add	r18, r18
    29d4:	33 1f       	adc	r19, r19
    29d6:	0a 94       	dec	r0
    29d8:	e2 f7       	brpl	.-8      	; 0x29d2 <led_state_set+0x1e>
    29da:	2e 21       	and	r18, r14
    29dc:	3f 21       	and	r19, r15
    29de:	21 15       	cp	r18, r1
    29e0:	31 05       	cpc	r19, r1
    29e2:	11 f0       	breq	.+4      	; 0x29e8 <led_state_set+0x34>
			led_set(i);
    29e4:	0e 94 de 13 	call	0x27bc	; 0x27bc <led_set>
    29e8:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    29ea:	cb 30       	cpi	r28, 0x0B	; 11
    29ec:	d1 05       	cpc	r29, r1
    29ee:	69 f7       	brne	.-38     	; 0x29ca <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    29f0:	df 91       	pop	r29
    29f2:	cf 91       	pop	r28
    29f4:	1f 91       	pop	r17
    29f6:	0f 91       	pop	r16
    29f8:	ff 90       	pop	r15
    29fa:	ef 90       	pop	r14
    29fc:	08 95       	ret

000029fe <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    29fe:	cf 93       	push	r28
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2a00:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2a02:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2a04:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    2a06:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    2a08:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    2a0a:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2a0c:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2a0e:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2a10:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2a12:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2a14:	0a 9a       	sbi	0x01, 2	; 1
	
	// Set I/O Pins High (all leds on)	

	uint8_t j=0;
    2a16:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
			led_clear(j);
    2a18:	8c 2f       	mov	r24, r28
    2a1a:	0e 94 16 14 	call	0x282c	; 0x282c <led_clear>
	DDRA|=(0x01)<<(2);/* set data direction to output*/
	
	// Set I/O Pins High (all leds on)	

	uint8_t j=0;
	for(j;j<12;j++){
    2a1e:	cf 5f       	subi	r28, 0xFF	; 255
    2a20:	cc 30       	cpi	r28, 0x0C	; 12
    2a22:	d1 f7       	brne	.-12     	; 0x2a18 <led_init+0x1a>
			led_clear(j);
	}
	
	
	led_state=0xFFFF;
    2a24:	8f ef       	ldi	r24, 0xFF	; 255
    2a26:	9f ef       	ldi	r25, 0xFF	; 255
    2a28:	90 93 68 05 	sts	0x0568, r25
    2a2c:	80 93 67 05 	sts	0x0567, r24
	led_state_set(led_state);
    2a30:	0e 94 da 14 	call	0x29b4	; 0x29b4 <led_state_set>
	
}
    2a34:	cf 91       	pop	r28
    2a36:	08 95       	ret

00002a38 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    2a38:	0f 93       	push	r16
    2a3a:	1f 93       	push	r17
    2a3c:	cf 93       	push	r28
    2a3e:	df 93       	push	r29
    2a40:	c0 e0       	ldi	r28, 0x00	; 0
    2a42:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2a44:	8c 2f       	mov	r24, r28
    2a46:	0e 94 4e 14 	call	0x289c	; 0x289c <led_is_set>
    2a4a:	90 e0       	ldi	r25, 0x00	; 0
    2a4c:	0c 2e       	mov	r0, r28
    2a4e:	02 c0       	rjmp	.+4      	; 0x2a54 <led_state_return+0x1c>
    2a50:	88 0f       	add	r24, r24
    2a52:	99 1f       	adc	r25, r25
    2a54:	0a 94       	dec	r0
    2a56:	e2 f7       	brpl	.-8      	; 0x2a50 <led_state_return+0x18>
    2a58:	08 2b       	or	r16, r24
    2a5a:	19 2b       	or	r17, r25
    2a5c:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2a5e:	cb 30       	cpi	r28, 0x0B	; 11
    2a60:	d1 05       	cpc	r29, r1
    2a62:	81 f7       	brne	.-32     	; 0x2a44 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2a64:	80 2f       	mov	r24, r16
    2a66:	91 2f       	mov	r25, r17
    2a68:	df 91       	pop	r29
    2a6a:	cf 91       	pop	r28
    2a6c:	1f 91       	pop	r17
    2a6e:	0f 91       	pop	r16
    2a70:	08 95       	ret

00002a72 <main_deinit>:
		
}

void main_deinit(){
	
}
    2a72:	08 95       	ret

00002a74 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2a74:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2a76:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2a78:	87 b1       	in	r24, 0x07	; 7
    2a7a:	80 76       	andi	r24, 0x60	; 96
    2a7c:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2a7e:	8f ef       	ldi	r24, 0xFF	; 255
    2a80:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2a82:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2a84:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2a86:	93 b3       	in	r25, 0x13	; 19
    2a88:	90 7e       	andi	r25, 0xE0	; 224
    2a8a:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2a8c:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2a8e:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2a90:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2a92:	9b b1       	in	r25, 0x0b	; 11
    2a94:	9f 69       	ori	r25, 0x9F	; 159
    2a96:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2a98:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2a9a:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2a9c:	84 b3       	in	r24, 0x14	; 20
    2a9e:	8f 61       	ori	r24, 0x1F	; 31
    2aa0:	84 bb       	out	0x14, r24	; 20
	
}
    2aa2:	08 95       	ret

00002aa4 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    2aa4:	10 92 66 05 	sts	0x0566, r1
	
	ports_init();
    2aa8:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <ports_init>
	
	CANInit();
    2aac:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2ab0:	82 e0       	ldi	r24, 0x02	; 2
    2ab2:	60 e0       	ldi	r22, 0x00	; 0
    2ab4:	0e 94 fc 16 	call	0x2df8	; 0x2df8 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2ab8:	83 e0       	ldi	r24, 0x03	; 3
    2aba:	60 e0       	ldi	r22, 0x00	; 0
    2abc:	0e 94 01 17 	call	0x2e02	; 0x2e02 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2ac0:	0e 94 06 17 	call	0x2e0c	; 0x2e0c <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2ac4:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2ac8:	0e 94 17 03 	call	0x62e	; 0x62e <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2acc:	0e 94 56 17 	call	0x2eac	; 0x2eac <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    2ad0:	0e 94 ff 14 	call	0x29fe	; 0x29fe <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2ad4:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2ad8:	0e 94 43 12 	call	0x2486	; 0x2486 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    2adc:	0e 94 66 17 	call	0x2ecc	; 0x2ecc <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2ae0:	80 e0       	ldi	r24, 0x00	; 0
    2ae2:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	
		
}
    2ae6:	08 95       	ret

00002ae8 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2ae8:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2aea:	5a 98       	cbi	0x0b, 2	; 11
}
    2aec:	08 95       	ret

00002aee <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2aee:	5a 9a       	sbi	0x0b, 2	; 11
}
    2af0:	08 95       	ret

00002af2 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2af2:	5a 98       	cbi	0x0b, 2	; 11
}
    2af4:	08 95       	ret

00002af6 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2af6:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2af8:	20 9a       	sbi	0x04, 0	; 4
    2afa:	94 b1       	in	r25, 0x04	; 4
    2afc:	96 60       	ori	r25, 0x06	; 6
    2afe:	94 b9       	out	0x04, r25	; 4
    2b00:	9c b5       	in	r25, 0x2c	; 44
    2b02:	90 7c       	andi	r25, 0xC0	; 192
    2b04:	9c bd       	out	0x2c, r25	; 44
    2b06:	9c b5       	in	r25, 0x2c	; 44
    2b08:	8f 73       	andi	r24, 0x3F	; 63
    2b0a:	89 2b       	or	r24, r25
    2b0c:	8c bd       	out	0x2c, r24	; 44
    2b0e:	8d b5       	in	r24, 0x2d	; 45
    2b10:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2b12:	8c b5       	in	r24, 0x2c	; 44
    2b14:	80 64       	ori	r24, 0x40	; 64
    2b16:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2b18:	81 e0       	ldi	r24, 0x01	; 1
    2b1a:	08 95       	ret

00002b1c <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2b1c:	8d b5       	in	r24, 0x2d	; 45
}
    2b1e:	80 78       	andi	r24, 0x80	; 128
    2b20:	08 95       	ret

00002b22 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2b22:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2b24:	0d b4       	in	r0, 0x2d	; 45
    2b26:	07 fe       	sbrs	r0, 7
    2b28:	fd cf       	rjmp	.-6      	; 0x2b24 <spi_putchar+0x2>
    return ch;
}
    2b2a:	08 95       	ret

00002b2c <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2b2c:	0d b4       	in	r0, 0x2d	; 45
    2b2e:	07 fe       	sbrs	r0, 7
    2b30:	fd cf       	rjmp	.-6      	; 0x2b2c <spi_getchar>
    ch = Spi_get_byte();
    2b32:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2b34:	08 95       	ret

00002b36 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    2b36:	0d b4       	in	r0, 0x2d	; 45
    2b38:	07 fe       	sbrs	r0, 7
    2b3a:	fd cf       	rjmp	.-6      	; 0x2b36 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2b3c:	8e bd       	out	0x2e, r24	; 46
}
    2b3e:	08 95       	ret

00002b40 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2b40:	1f 92       	push	r1
    2b42:	0f 92       	push	r0
    2b44:	0f b6       	in	r0, 0x3f	; 63
    2b46:	0f 92       	push	r0
    2b48:	11 24       	eor	r1, r1
}
    2b4a:	0f 90       	pop	r0
    2b4c:	0f be       	out	0x3f, r0	; 63
    2b4e:	0f 90       	pop	r0
    2b50:	1f 90       	pop	r1
    2b52:	18 95       	reti

00002b54 <startup_sequence>:
#include "../includes/MyCommon.h"

uint8_t start_up_count=0;

void startup_sequence(void){
			start_up_count++;
    2b54:	20 91 5a 05 	lds	r18, 0x055A
    2b58:	2f 5f       	subi	r18, 0xFF	; 255
    2b5a:	20 93 5a 05 	sts	0x055A, r18
			
			if((start_up_count%6)==0){
    2b5e:	82 2f       	mov	r24, r18
    2b60:	66 e0       	ldi	r22, 0x06	; 6
    2b62:	0e 94 7c 17 	call	0x2ef8	; 0x2ef8 <__udivmodqi4>
    2b66:	99 23       	and	r25, r25
    2b68:	49 f4       	brne	.+18     	; 0x2b7c <startup_sequence+0x28>
				display_starting((60/start_up_count));
    2b6a:	62 2f       	mov	r22, r18
    2b6c:	8c e3       	ldi	r24, 0x3C	; 60
    2b6e:	90 e0       	ldi	r25, 0x00	; 0
    2b70:	70 e0       	ldi	r23, 0x00	; 0
    2b72:	0e 94 88 17 	call	0x2f10	; 0x2f10 <__divmodhi4>
    2b76:	cb 01       	movw	r24, r22
    2b78:	0e 94 87 12 	call	0x250e	; 0x250e <display_starting>
			}
			
			if(start_up_count>=60){
    2b7c:	80 91 5a 05 	lds	r24, 0x055A
    2b80:	8c 33       	cpi	r24, 0x3C	; 60
    2b82:	18 f0       	brcs	.+6      	; 0x2b8a <startup_sequence+0x36>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    2b84:	81 e0       	ldi	r24, 0x01	; 1
    2b86:	80 93 66 05 	sts	0x0566, r24
    2b8a:	08 95       	ret

00002b8c <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    2b8c:	1f 92       	push	r1
    2b8e:	0f 92       	push	r0
    2b90:	0f b6       	in	r0, 0x3f	; 63
    2b92:	0f 92       	push	r0
    2b94:	11 24       	eor	r1, r1
	return;
}
    2b96:	0f 90       	pop	r0
    2b98:	0f be       	out	0x3f, r0	; 63
    2b9a:	0f 90       	pop	r0
    2b9c:	1f 90       	pop	r1
    2b9e:	18 95       	reti

00002ba0 <__vector_17>:

ISR(TIMER0_OVF_vect){
    2ba0:	1f 92       	push	r1
    2ba2:	0f 92       	push	r0
    2ba4:	0f b6       	in	r0, 0x3f	; 63
    2ba6:	0f 92       	push	r0
    2ba8:	11 24       	eor	r1, r1
	return;
}
    2baa:	0f 90       	pop	r0
    2bac:	0f be       	out	0x3f, r0	; 63
    2bae:	0f 90       	pop	r0
    2bb0:	1f 90       	pop	r1
    2bb2:	18 95       	reti

00002bb4 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    2bb4:	1f 92       	push	r1
    2bb6:	0f 92       	push	r0
    2bb8:	0f b6       	in	r0, 0x3f	; 63
    2bba:	0f 92       	push	r0
    2bbc:	11 24       	eor	r1, r1
    2bbe:	2f 93       	push	r18
    2bc0:	3f 93       	push	r19
    2bc2:	4f 93       	push	r20
    2bc4:	5f 93       	push	r21
    2bc6:	6f 93       	push	r22
    2bc8:	7f 93       	push	r23
    2bca:	8f 93       	push	r24
    2bcc:	9f 93       	push	r25
    2bce:	af 93       	push	r26
    2bd0:	bf 93       	push	r27
    2bd2:	ef 93       	push	r30
    2bd4:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2bd6:	e8 e8       	ldi	r30, 0x88	; 136
    2bd8:	f0 e0       	ldi	r31, 0x00	; 0
    2bda:	80 81       	ld	r24, Z
    2bdc:	91 81       	ldd	r25, Z+1	; 0x01
    2bde:	80 5d       	subi	r24, 0xD0	; 208
    2be0:	9a 48       	sbci	r25, 0x8A	; 138
    2be2:	91 83       	std	Z+1, r25	; 0x01
    2be4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    2be6:	81 e0       	ldi	r24, 0x01	; 1
    2be8:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	return;
}
    2bec:	ff 91       	pop	r31
    2bee:	ef 91       	pop	r30
    2bf0:	bf 91       	pop	r27
    2bf2:	af 91       	pop	r26
    2bf4:	9f 91       	pop	r25
    2bf6:	8f 91       	pop	r24
    2bf8:	7f 91       	pop	r23
    2bfa:	6f 91       	pop	r22
    2bfc:	5f 91       	pop	r21
    2bfe:	4f 91       	pop	r20
    2c00:	3f 91       	pop	r19
    2c02:	2f 91       	pop	r18
    2c04:	0f 90       	pop	r0
    2c06:	0f be       	out	0x3f, r0	; 63
    2c08:	0f 90       	pop	r0
    2c0a:	1f 90       	pop	r1
    2c0c:	18 95       	reti

00002c0e <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2c0e:	1f 92       	push	r1
    2c10:	0f 92       	push	r0
    2c12:	0f b6       	in	r0, 0x3f	; 63
    2c14:	0f 92       	push	r0
    2c16:	11 24       	eor	r1, r1
    2c18:	2f 93       	push	r18
    2c1a:	3f 93       	push	r19
    2c1c:	4f 93       	push	r20
    2c1e:	5f 93       	push	r21
    2c20:	6f 93       	push	r22
    2c22:	7f 93       	push	r23
    2c24:	8f 93       	push	r24
    2c26:	9f 93       	push	r25
    2c28:	af 93       	push	r26
    2c2a:	bf 93       	push	r27
    2c2c:	ef 93       	push	r30
    2c2e:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2c30:	ea e8       	ldi	r30, 0x8A	; 138
    2c32:	f0 e0       	ldi	r31, 0x00	; 0
    2c34:	80 81       	ld	r24, Z
    2c36:	91 81       	ldd	r25, Z+1	; 0x01
    2c38:	80 5a       	subi	r24, 0xA0	; 160
    2c3a:	95 41       	sbci	r25, 0x15	; 21
    2c3c:	91 83       	std	Z+1, r25	; 0x01
    2c3e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    2c40:	82 e0       	ldi	r24, 0x02	; 2
    2c42:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	return;
}
    2c46:	ff 91       	pop	r31
    2c48:	ef 91       	pop	r30
    2c4a:	bf 91       	pop	r27
    2c4c:	af 91       	pop	r26
    2c4e:	9f 91       	pop	r25
    2c50:	8f 91       	pop	r24
    2c52:	7f 91       	pop	r23
    2c54:	6f 91       	pop	r22
    2c56:	5f 91       	pop	r21
    2c58:	4f 91       	pop	r20
    2c5a:	3f 91       	pop	r19
    2c5c:	2f 91       	pop	r18
    2c5e:	0f 90       	pop	r0
    2c60:	0f be       	out	0x3f, r0	; 63
    2c62:	0f 90       	pop	r0
    2c64:	1f 90       	pop	r1
    2c66:	18 95       	reti

00002c68 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2c68:	1f 92       	push	r1
    2c6a:	0f 92       	push	r0
    2c6c:	0f b6       	in	r0, 0x3f	; 63
    2c6e:	0f 92       	push	r0
    2c70:	11 24       	eor	r1, r1
    2c72:	2f 93       	push	r18
    2c74:	3f 93       	push	r19
    2c76:	4f 93       	push	r20
    2c78:	5f 93       	push	r21
    2c7a:	6f 93       	push	r22
    2c7c:	7f 93       	push	r23
    2c7e:	8f 93       	push	r24
    2c80:	9f 93       	push	r25
    2c82:	af 93       	push	r26
    2c84:	bf 93       	push	r27
    2c86:	ef 93       	push	r30
    2c88:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    2c8a:	ec e8       	ldi	r30, 0x8C	; 140
    2c8c:	f0 e0       	ldi	r31, 0x00	; 0
    2c8e:	80 81       	ld	r24, Z
    2c90:	91 81       	ldd	r25, Z+1	; 0x01
    2c92:	88 56       	subi	r24, 0x68	; 104
    2c94:	95 4c       	sbci	r25, 0xC5	; 197
    2c96:	91 83       	std	Z+1, r25	; 0x01
    2c98:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    2c9a:	83 e0       	ldi	r24, 0x03	; 3
    2c9c:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	return;
}
    2ca0:	ff 91       	pop	r31
    2ca2:	ef 91       	pop	r30
    2ca4:	bf 91       	pop	r27
    2ca6:	af 91       	pop	r26
    2ca8:	9f 91       	pop	r25
    2caa:	8f 91       	pop	r24
    2cac:	7f 91       	pop	r23
    2cae:	6f 91       	pop	r22
    2cb0:	5f 91       	pop	r21
    2cb2:	4f 91       	pop	r20
    2cb4:	3f 91       	pop	r19
    2cb6:	2f 91       	pop	r18
    2cb8:	0f 90       	pop	r0
    2cba:	0f be       	out	0x3f, r0	; 63
    2cbc:	0f 90       	pop	r0
    2cbe:	1f 90       	pop	r1
    2cc0:	18 95       	reti

00002cc2 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    2cc2:	1f 92       	push	r1
    2cc4:	0f 92       	push	r0
    2cc6:	0f b6       	in	r0, 0x3f	; 63
    2cc8:	0f 92       	push	r0
    2cca:	11 24       	eor	r1, r1
    2ccc:	2f 93       	push	r18
    2cce:	3f 93       	push	r19
    2cd0:	4f 93       	push	r20
    2cd2:	5f 93       	push	r21
    2cd4:	6f 93       	push	r22
    2cd6:	7f 93       	push	r23
    2cd8:	8f 93       	push	r24
    2cda:	9f 93       	push	r25
    2cdc:	af 93       	push	r26
    2cde:	bf 93       	push	r27
    2ce0:	ef 93       	push	r30
    2ce2:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    2ce4:	e8 e9       	ldi	r30, 0x98	; 152
    2ce6:	f0 e0       	ldi	r31, 0x00	; 0
    2ce8:	80 81       	ld	r24, Z
    2cea:	91 81       	ldd	r25, Z+1	; 0x01
    2cec:	80 59       	subi	r24, 0x90	; 144
    2cee:	96 4b       	sbci	r25, 0xB6	; 182
    2cf0:	91 83       	std	Z+1, r25	; 0x01
    2cf2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    2cf4:	84 e0       	ldi	r24, 0x04	; 4
    2cf6:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	return;
}
    2cfa:	ff 91       	pop	r31
    2cfc:	ef 91       	pop	r30
    2cfe:	bf 91       	pop	r27
    2d00:	af 91       	pop	r26
    2d02:	9f 91       	pop	r25
    2d04:	8f 91       	pop	r24
    2d06:	7f 91       	pop	r23
    2d08:	6f 91       	pop	r22
    2d0a:	5f 91       	pop	r21
    2d0c:	4f 91       	pop	r20
    2d0e:	3f 91       	pop	r19
    2d10:	2f 91       	pop	r18
    2d12:	0f 90       	pop	r0
    2d14:	0f be       	out	0x3f, r0	; 63
    2d16:	0f 90       	pop	r0
    2d18:	1f 90       	pop	r1
    2d1a:	18 95       	reti

00002d1c <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2d1c:	1f 92       	push	r1
    2d1e:	0f 92       	push	r0
    2d20:	0f b6       	in	r0, 0x3f	; 63
    2d22:	0f 92       	push	r0
    2d24:	11 24       	eor	r1, r1
    2d26:	2f 93       	push	r18
    2d28:	3f 93       	push	r19
    2d2a:	4f 93       	push	r20
    2d2c:	5f 93       	push	r21
    2d2e:	6f 93       	push	r22
    2d30:	7f 93       	push	r23
    2d32:	8f 93       	push	r24
    2d34:	9f 93       	push	r25
    2d36:	af 93       	push	r26
    2d38:	bf 93       	push	r27
    2d3a:	ef 93       	push	r30
    2d3c:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    2d3e:	ea e9       	ldi	r30, 0x9A	; 154
    2d40:	f0 e0       	ldi	r31, 0x00	; 0
    2d42:	80 81       	ld	r24, Z
    2d44:	91 81       	ldd	r25, Z+1	; 0x01
    2d46:	80 52       	subi	r24, 0x20	; 32
    2d48:	9d 46       	sbci	r25, 0x6D	; 109
    2d4a:	91 83       	std	Z+1, r25	; 0x01
    2d4c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    2d4e:	85 e0       	ldi	r24, 0x05	; 5
    2d50:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	return;
}
    2d54:	ff 91       	pop	r31
    2d56:	ef 91       	pop	r30
    2d58:	bf 91       	pop	r27
    2d5a:	af 91       	pop	r26
    2d5c:	9f 91       	pop	r25
    2d5e:	8f 91       	pop	r24
    2d60:	7f 91       	pop	r23
    2d62:	6f 91       	pop	r22
    2d64:	5f 91       	pop	r21
    2d66:	4f 91       	pop	r20
    2d68:	3f 91       	pop	r19
    2d6a:	2f 91       	pop	r18
    2d6c:	0f 90       	pop	r0
    2d6e:	0f be       	out	0x3f, r0	; 63
    2d70:	0f 90       	pop	r0
    2d72:	1f 90       	pop	r1
    2d74:	18 95       	reti

00002d76 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    2d76:	1f 92       	push	r1
    2d78:	0f 92       	push	r0
    2d7a:	0f b6       	in	r0, 0x3f	; 63
    2d7c:	0f 92       	push	r0
    2d7e:	11 24       	eor	r1, r1
    2d80:	2f 93       	push	r18
    2d82:	3f 93       	push	r19
    2d84:	4f 93       	push	r20
    2d86:	5f 93       	push	r21
    2d88:	6f 93       	push	r22
    2d8a:	7f 93       	push	r23
    2d8c:	8f 93       	push	r24
    2d8e:	9f 93       	push	r25
    2d90:	af 93       	push	r26
    2d92:	bf 93       	push	r27
    2d94:	ef 93       	push	r30
    2d96:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    2d98:	ec e9       	ldi	r30, 0x9C	; 156
    2d9a:	f0 e0       	ldi	r31, 0x00	; 0
    2d9c:	80 81       	ld	r24, Z
    2d9e:	91 81       	ldd	r25, Z+1	; 0x01
    2da0:	80 59       	subi	r24, 0x90	; 144
    2da2:	9c 4e       	sbci	r25, 0xEC	; 236
    2da4:	91 83       	std	Z+1, r25	; 0x01
    2da6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    2da8:	86 e0       	ldi	r24, 0x06	; 6
    2daa:	0e 94 b1 12 	call	0x2562	; 0x2562 <EventAddEvent>
	return;
}
    2dae:	ff 91       	pop	r31
    2db0:	ef 91       	pop	r30
    2db2:	bf 91       	pop	r27
    2db4:	af 91       	pop	r26
    2db6:	9f 91       	pop	r25
    2db8:	8f 91       	pop	r24
    2dba:	7f 91       	pop	r23
    2dbc:	6f 91       	pop	r22
    2dbe:	5f 91       	pop	r21
    2dc0:	4f 91       	pop	r20
    2dc2:	3f 91       	pop	r19
    2dc4:	2f 91       	pop	r18
    2dc6:	0f 90       	pop	r0
    2dc8:	0f be       	out	0x3f, r0	; 63
    2dca:	0f 90       	pop	r0
    2dcc:	1f 90       	pop	r1
    2dce:	18 95       	reti

00002dd0 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    2dd0:	1f 92       	push	r1
    2dd2:	0f 92       	push	r0
    2dd4:	0f b6       	in	r0, 0x3f	; 63
    2dd6:	0f 92       	push	r0
    2dd8:	11 24       	eor	r1, r1
    2dda:	0f 90       	pop	r0
    2ddc:	0f be       	out	0x3f, r0	; 63
    2dde:	0f 90       	pop	r0
    2de0:	1f 90       	pop	r1
    2de2:	18 95       	reti

00002de4 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2de4:	1f 92       	push	r1
    2de6:	0f 92       	push	r0
    2de8:	0f b6       	in	r0, 0x3f	; 63
    2dea:	0f 92       	push	r0
    2dec:	11 24       	eor	r1, r1
    2dee:	0f 90       	pop	r0
    2df0:	0f be       	out	0x3f, r0	; 63
    2df2:	0f 90       	pop	r0
    2df4:	1f 90       	pop	r1
    2df6:	18 95       	reti

00002df8 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2df8:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2dfc:	60 93 6f 00 	sts	0x006F, r22
}
    2e00:	08 95       	ret

00002e02 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2e02:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2e06:	60 93 71 00 	sts	0x0071, r22
}
    2e0a:	08 95       	ret

00002e0c <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2e0c:	80 91 84 00 	lds	r24, 0x0084
    2e10:	90 91 85 00 	lds	r25, 0x0085
    2e14:	80 5d       	subi	r24, 0xD0	; 208
    2e16:	9a 48       	sbci	r25, 0x8A	; 138
    2e18:	90 93 89 00 	sts	0x0089, r25
    2e1c:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2e20:	ef e6       	ldi	r30, 0x6F	; 111
    2e22:	f0 e0       	ldi	r31, 0x00	; 0
    2e24:	80 81       	ld	r24, Z
    2e26:	82 60       	ori	r24, 0x02	; 2
    2e28:	80 83       	st	Z, r24
}
    2e2a:	08 95       	ret

00002e2c <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2e2c:	80 91 84 00 	lds	r24, 0x0084
    2e30:	90 91 85 00 	lds	r25, 0x0085
    2e34:	80 5a       	subi	r24, 0xA0	; 160
    2e36:	95 41       	sbci	r25, 0x15	; 21
    2e38:	90 93 8b 00 	sts	0x008B, r25
    2e3c:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2e40:	ef e6       	ldi	r30, 0x6F	; 111
    2e42:	f0 e0       	ldi	r31, 0x00	; 0
    2e44:	80 81       	ld	r24, Z
    2e46:	84 60       	ori	r24, 0x04	; 4
    2e48:	80 83       	st	Z, r24
}
    2e4a:	08 95       	ret

00002e4c <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2e4c:	80 91 84 00 	lds	r24, 0x0084
    2e50:	90 91 85 00 	lds	r25, 0x0085
    2e54:	88 56       	subi	r24, 0x68	; 104
    2e56:	95 4c       	sbci	r25, 0xC5	; 197
    2e58:	90 93 8d 00 	sts	0x008D, r25
    2e5c:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2e60:	ef e6       	ldi	r30, 0x6F	; 111
    2e62:	f0 e0       	ldi	r31, 0x00	; 0
    2e64:	80 81       	ld	r24, Z
    2e66:	88 60       	ori	r24, 0x08	; 8
    2e68:	80 83       	st	Z, r24
}
    2e6a:	08 95       	ret

00002e6c <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2e6c:	80 91 94 00 	lds	r24, 0x0094
    2e70:	90 91 95 00 	lds	r25, 0x0095
    2e74:	80 59       	subi	r24, 0x90	; 144
    2e76:	96 4b       	sbci	r25, 0xB6	; 182
    2e78:	90 93 99 00 	sts	0x0099, r25
    2e7c:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    2e80:	e1 e7       	ldi	r30, 0x71	; 113
    2e82:	f0 e0       	ldi	r31, 0x00	; 0
    2e84:	80 81       	ld	r24, Z
    2e86:	82 60       	ori	r24, 0x02	; 2
    2e88:	80 83       	st	Z, r24
}
    2e8a:	08 95       	ret

00002e8c <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2e8c:	80 91 94 00 	lds	r24, 0x0094
    2e90:	90 91 95 00 	lds	r25, 0x0095
    2e94:	80 52       	subi	r24, 0x20	; 32
    2e96:	9d 46       	sbci	r25, 0x6D	; 109
    2e98:	90 93 9b 00 	sts	0x009B, r25
    2e9c:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    2ea0:	e1 e7       	ldi	r30, 0x71	; 113
    2ea2:	f0 e0       	ldi	r31, 0x00	; 0
    2ea4:	80 81       	ld	r24, Z
    2ea6:	84 60       	ori	r24, 0x04	; 4
    2ea8:	80 83       	st	Z, r24
}
    2eaa:	08 95       	ret

00002eac <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    2eac:	80 91 94 00 	lds	r24, 0x0094
    2eb0:	90 91 95 00 	lds	r25, 0x0095
    2eb4:	80 59       	subi	r24, 0x90	; 144
    2eb6:	9c 4e       	sbci	r25, 0xEC	; 236
    2eb8:	90 93 9d 00 	sts	0x009D, r25
    2ebc:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    2ec0:	e1 e7       	ldi	r30, 0x71	; 113
    2ec2:	f0 e0       	ldi	r31, 0x00	; 0
    2ec4:	80 81       	ld	r24, Z
    2ec6:	88 60       	ori	r24, 0x08	; 8
    2ec8:	80 83       	st	Z, r24
}
    2eca:	08 95       	ret

00002ecc <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2ecc:	2b e0       	ldi	r18, 0x0B	; 11
    2ece:	88 e1       	ldi	r24, 0x18	; 24
    2ed0:	90 e0       	ldi	r25, 0x00	; 0
    2ed2:	0f b6       	in	r0, 0x3f	; 63
    2ed4:	f8 94       	cli
    2ed6:	a8 95       	wdr
    2ed8:	80 93 60 00 	sts	0x0060, r24
    2edc:	0f be       	out	0x3f, r0	; 63
    2ede:	20 93 60 00 	sts	0x0060, r18
}
    2ee2:	08 95       	ret

00002ee4 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2ee4:	04 b6       	in	r0, 0x34	; 52
    2ee6:	03 fe       	sbrs	r0, 3
    2ee8:	06 c0       	rjmp	.+12     	; 0x2ef6 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2eea:	84 b7       	in	r24, 0x34	; 52
    2eec:	87 7f       	andi	r24, 0xF7	; 247
    2eee:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2ef0:	80 e1       	ldi	r24, 0x10	; 16
    2ef2:	0e 94 9e 12 	call	0x253c	; 0x253c <AddError>
	}
}
    2ef6:	08 95       	ret

00002ef8 <__udivmodqi4>:
    2ef8:	99 1b       	sub	r25, r25
    2efa:	79 e0       	ldi	r23, 0x09	; 9
    2efc:	04 c0       	rjmp	.+8      	; 0x2f06 <__udivmodqi4_ep>

00002efe <__udivmodqi4_loop>:
    2efe:	99 1f       	adc	r25, r25
    2f00:	96 17       	cp	r25, r22
    2f02:	08 f0       	brcs	.+2      	; 0x2f06 <__udivmodqi4_ep>
    2f04:	96 1b       	sub	r25, r22

00002f06 <__udivmodqi4_ep>:
    2f06:	88 1f       	adc	r24, r24
    2f08:	7a 95       	dec	r23
    2f0a:	c9 f7       	brne	.-14     	; 0x2efe <__udivmodqi4_loop>
    2f0c:	80 95       	com	r24
    2f0e:	08 95       	ret

00002f10 <__divmodhi4>:
    2f10:	97 fb       	bst	r25, 7
    2f12:	09 2e       	mov	r0, r25
    2f14:	07 26       	eor	r0, r23
    2f16:	0a d0       	rcall	.+20     	; 0x2f2c <__divmodhi4_neg1>
    2f18:	77 fd       	sbrc	r23, 7
    2f1a:	04 d0       	rcall	.+8      	; 0x2f24 <__divmodhi4_neg2>
    2f1c:	0c d0       	rcall	.+24     	; 0x2f36 <__udivmodhi4>
    2f1e:	06 d0       	rcall	.+12     	; 0x2f2c <__divmodhi4_neg1>
    2f20:	00 20       	and	r0, r0
    2f22:	1a f4       	brpl	.+6      	; 0x2f2a <__divmodhi4_exit>

00002f24 <__divmodhi4_neg2>:
    2f24:	70 95       	com	r23
    2f26:	61 95       	neg	r22
    2f28:	7f 4f       	sbci	r23, 0xFF	; 255

00002f2a <__divmodhi4_exit>:
    2f2a:	08 95       	ret

00002f2c <__divmodhi4_neg1>:
    2f2c:	f6 f7       	brtc	.-4      	; 0x2f2a <__divmodhi4_exit>
    2f2e:	90 95       	com	r25
    2f30:	81 95       	neg	r24
    2f32:	9f 4f       	sbci	r25, 0xFF	; 255
    2f34:	08 95       	ret

00002f36 <__udivmodhi4>:
    2f36:	aa 1b       	sub	r26, r26
    2f38:	bb 1b       	sub	r27, r27
    2f3a:	51 e1       	ldi	r21, 0x11	; 17
    2f3c:	07 c0       	rjmp	.+14     	; 0x2f4c <__udivmodhi4_ep>

00002f3e <__udivmodhi4_loop>:
    2f3e:	aa 1f       	adc	r26, r26
    2f40:	bb 1f       	adc	r27, r27
    2f42:	a6 17       	cp	r26, r22
    2f44:	b7 07       	cpc	r27, r23
    2f46:	10 f0       	brcs	.+4      	; 0x2f4c <__udivmodhi4_ep>
    2f48:	a6 1b       	sub	r26, r22
    2f4a:	b7 0b       	sbc	r27, r23

00002f4c <__udivmodhi4_ep>:
    2f4c:	88 1f       	adc	r24, r24
    2f4e:	99 1f       	adc	r25, r25
    2f50:	5a 95       	dec	r21
    2f52:	a9 f7       	brne	.-22     	; 0x2f3e <__udivmodhi4_loop>
    2f54:	80 95       	com	r24
    2f56:	90 95       	com	r25
    2f58:	bc 01       	movw	r22, r24
    2f5a:	cd 01       	movw	r24, r26
    2f5c:	08 95       	ret

00002f5e <_exit>:
    2f5e:	f8 94       	cli

00002f60 <__stop_program>:
    2f60:	ff cf       	rjmp	.-2      	; 0x2f60 <__stop_program>
