# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: KEY
registers:
  - name: KEY_INT_SUM
    title: KEY's Interrupt Summary Register
    address: 0x1180020000000
    bus: RSL
    description: Contains the diffrent interrupt summary bits of the KEY.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: KEY_DBE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0

      - name: KEY_SBE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0


  - name: KEY_INT_ENB
    title: KEY's Interrupt Enable Register
    address: 0x1180020000008
    bus: RSL
    description: The KEY's interrupt enable register.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: KEY_DBE
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 1 of the KEY_INT_SUM
          register is asserted the KEY will assert an
          interrupt.

      - name: KEY_SBE
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          When set (1) and bit 0 of the KEY_INT_SUM
          register is asserted the KEY will assert an
          interrupt.


  - name: KEY_CTL_STATUS
    title: KEY's Control/Status Register
    address: 0x1180020000010
    bus: RSL
    description: The KEY's interrupt enable register.
    attributes:
      dv_fc_scratch: "ALL"
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: KEY_FSYN
        bits: 2..1
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Flips the syndrome of the KEY MEM.

      - name: KEY_CDIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: |
          Turns off the correction disable of the key mem
          ECC.


  - name: KEY_BIST_REG
    title: KEY's BIST Status Register
    address: 0x1180020000018
    bus: RSL
    description: The KEY's BIST status for memories.
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RRC
        bits: 1
        access: RO
        reset: 0
        typical: 0
        description: RRC bist status.

      - name: MEM
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: MEM bist status.



