[Sim]
sim_mode = 2 
interval_s = 3600
scrub_s = 10800
max_s = 220752000
n_sims = 100000
continue_running = 1
verbose = 1
debug = 1
output_bucket_s = 7257600

[Org]
organization = 1
chips_per_rank = 18
chip_bus_bits = 8
ranks = 8
banks = 8
rows = 16384
cols = 2048
cube_model = 1
cube_addr_dec_depth = 0
cube_ecc_tsv = 0
cube_redun_tsv = 0
data_block_bits = 512

[Fault]
faultmode = 1
enable_permanent = 1
enable_transient = 1
enable_tsv = 1
fit_factor = 1.0
tsv_fit = 10000000

[ECC]
repairmode = 0

[FIT]
trans_1bit = 1.0
trans_1word = 1.0
trans_1col = 1.0
trans_1row = 1.0
trans_1bank = 1.0
trans_nbank = 1.0
trans_nrank = 1.0
perm_1bit = 1.0
perm_1word = 1.0
perm_1col = 1.0
perm_1row = 1.0
perm_1bank = 1.0
perm_nbank = 1.0
perm_nrank = 1.0
