{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1446775836957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1446775836958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 20:10:36 2015 " "Processing started: Thu Nov 05 20:10:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1446775836958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1446775836958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1446775836958 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1446775837035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1446775837073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1446775837110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1446775837110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1446775837261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1446775837274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1446775837726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1446775837726 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1446775837726 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1446775837726 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 3305 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1446775837731 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 3306 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1446775837731 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 3307 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1446775837731 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1446775837731 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond\[0\] " "Pin Cond\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { Cond[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond\[1\] " "Pin Cond\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { Cond[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond\[2\] " "Pin Cond\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { Cond[2] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cond\[3\] " "Pin Cond\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { Cond[3] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 7 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s " "Pin s not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { s } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n " "Pin n not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { n } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Pin c not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { c } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v " "Pin v not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { v } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { v } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 44 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z " "Pin z not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { z } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 13 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[0\] " "Pin alu_op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { alu_op[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[1\] " "Pin alu_op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { alu_op[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_select\[0\] " "Pin c_select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { c_select[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_select\[1\] " "Pin c_select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { c_select[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_select\[0\] " "Pin y_select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { y_select[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_select\[1\] " "Pin y_select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { y_select[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_write " "Pin rf_write not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { rf_write } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 20 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_select " "Pin b_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { b_select } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 21 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_inv " "Pin a_inv not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { a_inv } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 22 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_inv " "Pin b_inv not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { b_inv } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 23 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extend\[0\] " "Pin extend\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { extend[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extend[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "extend\[1\] " "Pin extend\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { extend[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 46 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { extend[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_enable " "Pin ir_enable not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ir_enable } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 25 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ma_select " "Pin ma_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ma_select } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 26 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ma_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_read " "Pin mem_read not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { mem_read } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 27 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write " "Pin mem_write not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { mem_write } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 28 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_select " "Pin pc_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { pc_select } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 29 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_enable " "Pin pc_enable not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { pc_enable } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 30 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inc_select " "Pin inc_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { inc_select } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 31 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inc_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reset } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 16 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 48 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mfc " "Pin mfc not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { mfc } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 14 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mfc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 46 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[0\] " "Pin opx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opx[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[1\] " "Pin opx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opx[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opx\[2\] " "Pin opx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opx[2] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opCode\[0\] " "Pin opCode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opCode[0] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 6 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opCode\[1\] " "Pin opCode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opCode[1] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 6 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opCode\[2\] " "Pin opCode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opCode[2] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 6 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opCode\[3\] " "Pin opCode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { opCode[3] } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 6 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { clock } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 15 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446775837787 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1446775837787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1446775838024 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1446775838024 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1446775838039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1446775838163 ""}  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { clock } } } { "controlUnit.vhdl" "" { Text "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/controlUnit.vhdl" 15 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1446775838163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1446775838362 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1446775838363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1446775838363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1446775838365 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1446775838366 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1446775838367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1446775838367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1446775838369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1446775838369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 18 19 0 " "Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 18 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1446775838371 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1446775838371 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1446775838371 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446775838372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1446775838372 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1446775838372 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446775838411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1446775839566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446775840311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1446775840320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1446775844316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446775844316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1446775844826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/John/OneDrive/Documents/CSCE230/project/csce230/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1446775846264 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1446775846264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446775850408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1446775850410 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1446775850410 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1446775850449 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[0\] 0 " "Pin \"alu_op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[1\] 0 " "Pin \"alu_op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_select\[0\] 0 " "Pin \"c_select\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_select\[1\] 0 " "Pin \"c_select\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_select\[0\] 0 " "Pin \"y_select\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_select\[1\] 0 " "Pin \"y_select\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_write 0 " "Pin \"rf_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_select 0 " "Pin \"b_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a_inv 0 " "Pin \"a_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_inv 0 " "Pin \"b_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extend\[0\] 0 " "Pin \"extend\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extend\[1\] 0 " "Pin \"extend\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_enable 0 " "Pin \"ir_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ma_select 0 " "Pin \"ma_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_read 0 " "Pin \"mem_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write 0 " "Pin \"mem_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_select 0 " "Pin \"pc_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_enable 0 " "Pin \"pc_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inc_select 0 " "Pin \"inc_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446775850510 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1446775850510 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1446775851076 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1446775851187 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1446775851769 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1446775852107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1446775852695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 20:10:52 2015 " "Processing ended: Thu Nov 05 20:10:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1446775852695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1446775852695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1446775852695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446775852695 ""}
