{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685396514310 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685396514310 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685396514355 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685396514355 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf " "Source file: C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1685396514399 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1685396514399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685396514749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685396514755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 00:41:54 2023 " "Processing started: Tue May 30 00:41:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685396514755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396514755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396514755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685396515111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/objects_mux_all.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523143 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685396523145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARDX/lpf.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685396523154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685396523160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARDX/bitrec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523183 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1685396523185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/game_controller_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd_moving_harts.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd_moving_harts.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD_MOVING_HARTS " "Found entity 1: TOP_VGA_DEMO_KBD_MOVING_HARTS" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/object_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/object_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 object_table " "Found entity 1: object_table" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detector " "Found entity 1: collision_detector" {  } { { "RTL/VGA/collision_detector.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/collision_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite_storage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sprite_storage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage " "Found entity 1: sprite_storage" {  } { { "RTL/VGA/sprite_storage.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "RTL/VGA/player_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/player_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523208 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_storage_debug.sv(23) " "Verilog HDL information at sprite_storage_debug.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685396523210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite_storage_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/sprite_storage_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_storage_debug " "Found entity 1: sprite_storage_debug" {  } { { "RTL/VGA/sprite_storage_debug.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "background_controller.sv(38) " "Verilog HDL information at background_controller.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685396523212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/background_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/background_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_controller " "Found entity 1: background_controller" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ai_car_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ai_car_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_car_controller " "Found entity 1: ai_car_controller" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/finish_line_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/finish_line_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finish_line_controller " "Found entity 1: finish_line_controller" {  } { { "RTL/VGA/finish_line_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/finish_line_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396523217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396523217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396523217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARDX/byterec.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396523217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396523217 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396523217 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "player_controller.sv(75) " "Verilog HDL Instantiation warning at player_controller.sv(75): instance has no name" {  } { { "RTL/VGA/player_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/player_controller.sv" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685396523231 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ai_car_controller.sv(33) " "Verilog HDL Instantiation warning at ai_car_controller.sv(33): instance has no name" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685396523234 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finish_line_controller.sv(40) " "Verilog HDL Instantiation warning at finish_line_controller.sv(40): instance has no name" {  } { { "RTL/VGA/finish_line_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/finish_line_controller.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685396523235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD_MOVING_HARTS " "Elaborating entity \"TOP_VGA_DEMO_KBD_MOVING_HARTS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685396523413 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/VGA_BG.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/VGA_BG.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1685396523583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst18" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1472 -1528 -1304 1600 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524809 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524812 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524812 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524812 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524812 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685396524812 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396524814 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396524814 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685396524815 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685396524815 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396524815 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524815 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685396524815 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(24) " "Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/SinTable.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524819 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524820 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/AUDIO/AUDIO.bdf" { { 520 280 496 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst7" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1448 -2080 -1920 1592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524854 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396524857 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685396524857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst16" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1432 -2712 -2488 1656 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524863 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst3" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 536 704 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARDX/KBDINTF.bdf" "inst5" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst10" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1520 -1264 -1080 1600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 648 -1016 -808 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524873 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524873 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524873 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524873 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_storage sprite_storage:inst13 " "Elaborating entity \"sprite_storage\" for hierarchy \"sprite_storage:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst13" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 792 -2000 -1688 1000 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524874 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524943 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524944 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524944 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ai_car_red " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ai_car_red\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524944 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ai_car_yellow " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ai_car_yellow\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524944 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524944 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "finish_line " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"finish_line\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_car_controller ai_car_controller:inst4 " "Elaborating entity \"ai_car_controller\" for hierarchy \"ai_car_controller:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst4" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 360 -2712 -2432 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 ai_car_controller.sv(60) " "Verilog HDL assignment warning at ai_car_controller.sv(60): truncated value with size 33 to match size of target (11)" {  } { { "RTL/VGA/ai_car_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396524954 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|ai_car_controller:inst4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite_2d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite_2d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396524954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detector ai_car_controller:inst4\|collision_detector:comb_3 " "Elaborating entity \"collision_detector\" for hierarchy \"ai_car_controller:inst4\|collision_detector:comb_3\"" {  } { { "RTL/VGA/ai_car_controller.sv" "comb_3" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/ai_car_controller.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_controller player_controller:inst9 " "Elaborating entity \"player_controller\" for hierarchy \"player_controller:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst9" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 576 -2712 -2416 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396524959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_controller.sv(96) " "Verilog HDL assignment warning at player_controller.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/player_controller.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525002 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|player_controller:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player_controller.sv(172) " "Verilog HDL assignment warning at player_controller.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "RTL/VGA/player_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/player_controller.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525002 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|player_controller:inst9"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "death_animation " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"death_animation\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396525002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite1_2d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite1_2d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396525002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite2_2d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite2_2d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396525002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite3_2d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite3_2d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396525002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst12 " "Elaborating entity \"random\" for hierarchy \"random:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst12" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1560 -584 -368 1672 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525005 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525005 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525005 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525005 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|random:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_controller background_controller:inst11 " "Elaborating entity \"background_controller\" for hierarchy \"background_controller:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst11" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1104 -2712 -2448 1280 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 background_controller.sv(46) " "Verilog HDL assignment warning at background_controller.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/background_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525106 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|background_controller:inst11"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background_2d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background_2d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396525106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finish_line_controller finish_line_controller:inst8 " "Elaborating entity \"finish_line_controller\" for hierarchy \"finish_line_controller:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst8" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 872 -2712 -2440 1048 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 finish_line_controller.sv(51) " "Verilog HDL assignment warning at finish_line_controller.sv(51): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/finish_line_controller.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/finish_line_controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685396525128 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|finish_line_controller:inst8"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite_2d " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite_2d\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685396525128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst2 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst2" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 200 -2704 -2440 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_table object_table:inst1 " "Elaborating entity \"object_table\" for hierarchy \"object_table:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst1" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 496 -1984 -1664 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_x object_table.sv(57) " "Verilog HDL or VHDL warning at object_table.sv(57): object \"current_x\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 object_table.sv(58) " "Verilog HDL or VHDL warning at object_table.sv(58): object \"tmp1\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp2 object_table.sv(59) " "Verilog HDL or VHDL warning at object_table.sv(59): object \"tmp2\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp3 object_table.sv(60) " "Verilog HDL or VHDL warning at object_table.sv(60): object \"tmp3\" assigned a value but never read" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "img_id object_table.sv(63) " "Verilog HDL Always Construct warning at object_table.sv(63): inferring latch(es) for variable \"img_id\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_offset object_table.sv(63) " "Verilog HDL Always Construct warning at object_table.sv(63): inferring latch(es) for variable \"x_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_offset object_table.sv(63) " "Verilog HDL Always Construct warning at object_table.sv(63): inferring latch(es) for variable \"y_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685396525136 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[0\] object_table.sv(63) " "Inferred latch for \"y_offset\[0\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[1\] object_table.sv(63) " "Inferred latch for \"y_offset\[1\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[2\] object_table.sv(63) " "Inferred latch for \"y_offset\[2\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[3\] object_table.sv(63) " "Inferred latch for \"y_offset\[3\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[4\] object_table.sv(63) " "Inferred latch for \"y_offset\[4\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[5\] object_table.sv(63) " "Inferred latch for \"y_offset\[5\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[6\] object_table.sv(63) " "Inferred latch for \"y_offset\[6\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[7\] object_table.sv(63) " "Inferred latch for \"y_offset\[7\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[8\] object_table.sv(63) " "Inferred latch for \"y_offset\[8\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[9\] object_table.sv(63) " "Inferred latch for \"y_offset\[9\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[10\] object_table.sv(63) " "Inferred latch for \"y_offset\[10\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[11\] object_table.sv(63) " "Inferred latch for \"y_offset\[11\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[12\] object_table.sv(63) " "Inferred latch for \"y_offset\[12\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[13\] object_table.sv(63) " "Inferred latch for \"y_offset\[13\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[14\] object_table.sv(63) " "Inferred latch for \"y_offset\[14\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[15\] object_table.sv(63) " "Inferred latch for \"y_offset\[15\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[16\] object_table.sv(63) " "Inferred latch for \"y_offset\[16\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[17\] object_table.sv(63) " "Inferred latch for \"y_offset\[17\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[18\] object_table.sv(63) " "Inferred latch for \"y_offset\[18\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[19\] object_table.sv(63) " "Inferred latch for \"y_offset\[19\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[20\] object_table.sv(63) " "Inferred latch for \"y_offset\[20\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[21\] object_table.sv(63) " "Inferred latch for \"y_offset\[21\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[22\] object_table.sv(63) " "Inferred latch for \"y_offset\[22\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[23\] object_table.sv(63) " "Inferred latch for \"y_offset\[23\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[24\] object_table.sv(63) " "Inferred latch for \"y_offset\[24\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[25\] object_table.sv(63) " "Inferred latch for \"y_offset\[25\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[26\] object_table.sv(63) " "Inferred latch for \"y_offset\[26\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[27\] object_table.sv(63) " "Inferred latch for \"y_offset\[27\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[28\] object_table.sv(63) " "Inferred latch for \"y_offset\[28\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[29\] object_table.sv(63) " "Inferred latch for \"y_offset\[29\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[30\] object_table.sv(63) " "Inferred latch for \"y_offset\[30\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_offset\[31\] object_table.sv(63) " "Inferred latch for \"y_offset\[31\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[0\] object_table.sv(63) " "Inferred latch for \"x_offset\[0\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[1\] object_table.sv(63) " "Inferred latch for \"x_offset\[1\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[2\] object_table.sv(63) " "Inferred latch for \"x_offset\[2\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[3\] object_table.sv(63) " "Inferred latch for \"x_offset\[3\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[4\] object_table.sv(63) " "Inferred latch for \"x_offset\[4\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[5\] object_table.sv(63) " "Inferred latch for \"x_offset\[5\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[6\] object_table.sv(63) " "Inferred latch for \"x_offset\[6\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[7\] object_table.sv(63) " "Inferred latch for \"x_offset\[7\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[8\] object_table.sv(63) " "Inferred latch for \"x_offset\[8\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[9\] object_table.sv(63) " "Inferred latch for \"x_offset\[9\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[10\] object_table.sv(63) " "Inferred latch for \"x_offset\[10\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[11\] object_table.sv(63) " "Inferred latch for \"x_offset\[11\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[12\] object_table.sv(63) " "Inferred latch for \"x_offset\[12\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525137 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[13\] object_table.sv(63) " "Inferred latch for \"x_offset\[13\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[14\] object_table.sv(63) " "Inferred latch for \"x_offset\[14\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[15\] object_table.sv(63) " "Inferred latch for \"x_offset\[15\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[16\] object_table.sv(63) " "Inferred latch for \"x_offset\[16\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[17\] object_table.sv(63) " "Inferred latch for \"x_offset\[17\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[18\] object_table.sv(63) " "Inferred latch for \"x_offset\[18\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[19\] object_table.sv(63) " "Inferred latch for \"x_offset\[19\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[20\] object_table.sv(63) " "Inferred latch for \"x_offset\[20\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[21\] object_table.sv(63) " "Inferred latch for \"x_offset\[21\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[22\] object_table.sv(63) " "Inferred latch for \"x_offset\[22\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[23\] object_table.sv(63) " "Inferred latch for \"x_offset\[23\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[24\] object_table.sv(63) " "Inferred latch for \"x_offset\[24\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[25\] object_table.sv(63) " "Inferred latch for \"x_offset\[25\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[26\] object_table.sv(63) " "Inferred latch for \"x_offset\[26\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[27\] object_table.sv(63) " "Inferred latch for \"x_offset\[27\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[28\] object_table.sv(63) " "Inferred latch for \"x_offset\[28\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[29\] object_table.sv(63) " "Inferred latch for \"x_offset\[29\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[30\] object_table.sv(63) " "Inferred latch for \"x_offset\[30\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_offset\[31\] object_table.sv(63) " "Inferred latch for \"x_offset\[31\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[0\] object_table.sv(63) " "Inferred latch for \"img_id\[0\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[1\] object_table.sv(63) " "Inferred latch for \"img_id\[1\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[2\] object_table.sv(63) " "Inferred latch for \"img_id\[2\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[3\] object_table.sv(63) " "Inferred latch for \"img_id\[3\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[4\] object_table.sv(63) " "Inferred latch for \"img_id\[4\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[5\] object_table.sv(63) " "Inferred latch for \"img_id\[5\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[6\] object_table.sv(63) " "Inferred latch for \"img_id\[6\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[7\] object_table.sv(63) " "Inferred latch for \"img_id\[7\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[8\] object_table.sv(63) " "Inferred latch for \"img_id\[8\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[9\] object_table.sv(63) " "Inferred latch for \"img_id\[9\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[10\] object_table.sv(63) " "Inferred latch for \"img_id\[10\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[11\] object_table.sv(63) " "Inferred latch for \"img_id\[11\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[12\] object_table.sv(63) " "Inferred latch for \"img_id\[12\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525138 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[13\] object_table.sv(63) " "Inferred latch for \"img_id\[13\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[14\] object_table.sv(63) " "Inferred latch for \"img_id\[14\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[15\] object_table.sv(63) " "Inferred latch for \"img_id\[15\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[16\] object_table.sv(63) " "Inferred latch for \"img_id\[16\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[17\] object_table.sv(63) " "Inferred latch for \"img_id\[17\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[18\] object_table.sv(63) " "Inferred latch for \"img_id\[18\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[19\] object_table.sv(63) " "Inferred latch for \"img_id\[19\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[20\] object_table.sv(63) " "Inferred latch for \"img_id\[20\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[21\] object_table.sv(63) " "Inferred latch for \"img_id\[21\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[22\] object_table.sv(63) " "Inferred latch for \"img_id\[22\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[23\] object_table.sv(63) " "Inferred latch for \"img_id\[23\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[24\] object_table.sv(63) " "Inferred latch for \"img_id\[24\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[25\] object_table.sv(63) " "Inferred latch for \"img_id\[25\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[26\] object_table.sv(63) " "Inferred latch for \"img_id\[26\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[27\] object_table.sv(63) " "Inferred latch for \"img_id\[27\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[28\] object_table.sv(63) " "Inferred latch for \"img_id\[28\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[29\] object_table.sv(63) " "Inferred latch for \"img_id\[29\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[30\] object_table.sv(63) " "Inferred latch for \"img_id\[30\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_id\[31\] object_table.sv(63) " "Inferred latch for \"img_id\[31\]\" at object_table.sv(63)" {  } { { "RTL/VGA/object_table.sv" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/object_table.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525139 "|TOP_VGA_DEMO_KBD_MOVING_HARTS|object_table:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:inst20 " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst20" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 672 -1320 -1136 752 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:inst5 " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "inst5" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:inst5 " "Instantiated megafunction \"lpm_rom:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/VGA_BG.mif " "Parameter \"LPM_FILE\" = \"RTL/VGA_BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685396525153 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685396525153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" "" { Schematic "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/TOP_VGA_DEMO_KBD_MOVING_HARTS.bdf" { { 1528 -24 320 1640 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8071 " "Found entity 1: altsyncram_8071" {  } { { "db/altsyncram_8071.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396525390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8071 lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated " "Elaborating entity \"altsyncram_8071\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396525462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_8071.tdf" "rden_decode" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685396525528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396525528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_8071:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_8071.tdf" "mux2" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/db/altsyncram_8071.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685396525528 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[0\] sprite_storage:inst13\|bg_color\[0\] " "Net \"bg_color\[0\]\", which fans out to \"sprite_storage:inst13\|bg_color\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[7\] " "Net is fed by \"background_controller:inst11\|output_color\[7\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[7\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529821 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[7\] " "Net is fed by \"background_controller:inst14\|output_color\[7\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[7\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529821 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[0\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529821 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[1\] sprite_storage:inst13\|bg_color\[1\] " "Net \"bg_color\[1\]\", which fans out to \"sprite_storage:inst13\|bg_color\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[6\] " "Net is fed by \"background_controller:inst11\|output_color\[6\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[6\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529821 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[6\] " "Net is fed by \"background_controller:inst14\|output_color\[6\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[6\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529821 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[1\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529821 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[2\] sprite_storage:inst13\|bg_color\[2\] " "Net \"bg_color\[2\]\", which fans out to \"sprite_storage:inst13\|bg_color\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[5\] " "Net is fed by \"background_controller:inst11\|output_color\[5\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[5\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[5\] " "Net is fed by \"background_controller:inst14\|output_color\[5\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[5\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[2\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529822 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[3\] sprite_storage:inst13\|bg_color\[3\] " "Net \"bg_color\[3\]\", which fans out to \"sprite_storage:inst13\|bg_color\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[4\] " "Net is fed by \"background_controller:inst11\|output_color\[4\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[4\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[4\] " "Net is fed by \"background_controller:inst14\|output_color\[4\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[4\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[3\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529822 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[4\] sprite_storage:inst13\|bg_color\[4\] " "Net \"bg_color\[4\]\", which fans out to \"sprite_storage:inst13\|bg_color\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[3\] " "Net is fed by \"background_controller:inst11\|output_color\[3\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[3\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[3\] " "Net is fed by \"background_controller:inst14\|output_color\[3\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[3\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[4\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529822 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[5\] sprite_storage:inst13\|bg_color\[5\] " "Net \"bg_color\[5\]\", which fans out to \"sprite_storage:inst13\|bg_color\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[2\] " "Net is fed by \"background_controller:inst11\|output_color\[2\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[2\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[2\] " "Net is fed by \"background_controller:inst14\|output_color\[2\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[2\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[5\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529822 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[6\] sprite_storage:inst13\|bg_color\[6\] " "Net \"bg_color\[6\]\", which fans out to \"sprite_storage:inst13\|bg_color\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[1\] " "Net is fed by \"background_controller:inst11\|output_color\[1\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[1\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[1\] " "Net is fed by \"background_controller:inst14\|output_color\[1\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[1\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[6\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529822 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "bg_color\[7\] sprite_storage:inst13\|bg_color\[7\] " "Net \"bg_color\[7\]\", which fans out to \"sprite_storage:inst13\|bg_color\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst11\|output_color\[0\] " "Net is fed by \"background_controller:inst11\|output_color\[0\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[0\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "background_controller:inst14\|output_color\[0\] " "Net is fed by \"background_controller:inst14\|output_color\[0\]\"" {  } { { "RTL/VGA/background_controller.sv" "output_color\[0\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/background_controller.sv" 45 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1685396529822 ""}  } { { "RTL/VGA/sprite_storage.sv" "bg_color\[7\]" { Text "C:/University/Semester_4/Lab/25.5/RoadFighterVL/RTL/VGA/sprite_storage.sv" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1685396529822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685396529892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/University/Semester_4/Lab/25.5/RoadFighterVL/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396529960 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 55 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5023 " "Peak virtual memory: 5023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685396530166 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 30 00:42:10 2023 " "Processing ended: Tue May 30 00:42:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685396530166 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685396530166 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685396530166 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396530166 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1685396530769 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 55 s " "Quartus Prime Full Compilation was unsuccessful. 26 errors, 55 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685396530770 ""}
