{
  "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
  "modules": {
    "$paramod\\controller\\COUNT_TIME_BITS=s32'00000000000000000000000000010000": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\controller",
        "src": "../HDL/logic.v:1.1-49.10"
      },
      "parameter_default_values": {
        "COUNT_TIME_BITS": "00000000000000000000000000010000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "pulse_counter_full": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ready": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "clear": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "running": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$add$../HDL/logic.v:38$48": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "../HDL/logic.v:38.39-38.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
          }
        },
        "$eq$../HDL/logic.v:46$49": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:46.21-46.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "Y": [ 6 ]
          }
        },
        "$eq$../HDL/logic.v:47$50": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:47.21-47.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "1", "0" ],
            "Y": [ 7 ]
          }
        },
        "$eq$../HDL/logic.v:48$51": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:48.23-48.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "0", "1" ],
            "Y": [ 8 ]
          }
        },
        "$procdff$118": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
            "Q": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
          }
        },
        "$procdff$119": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 75, 76 ],
            "Q": [ 57, 58 ]
          }
        },
        "$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:34.24-34.48|../HDL/logic.v:34.21-39.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "0", "0" ],
            "S": [ 5 ],
            "Y": [ 77, 78 ]
          }
        },
        "$procmux$105": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 77, 78, "0", "1", 79, 80 ],
            "S": [ 81, 82, 83 ],
            "Y": [ 84, 85 ]
          }
        },
        "$procmux$106_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "0", "1" ],
            "Y": [ 81 ]
          }
        },
        "$procmux$107_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "1", "0" ],
            "Y": [ 82 ]
          }
        },
        "$procmux$108": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:25.25-25.30|../HDL/logic.v:25.21-27.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "1", "0" ],
            "S": [ 4 ],
            "Y": [ 79, 80 ]
          }
        },
        "$procmux$110_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "Y": [ 83 ]
          }
        },
        "$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:17.13-17.16|../HDL/logic.v:17.9-43.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84, 85 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 75, 76 ]
          }
        },
        "$procmux$93": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:34.24-34.48|../HDL/logic.v:34.21-39.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "S": [ 5 ],
            "Y": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
          }
        },
        "$procmux$95": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            "B": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 102, 103 ],
            "Y": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
          }
        },
        "$procmux$96_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "0", "1" ],
            "Y": [ 102 ]
          }
        },
        "$procmux$97_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:23.13-42.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58 ],
            "B": [ "1", "0" ],
            "Y": [ 103 ]
          }
        },
        "$procmux$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:17.13-17.16|../HDL/logic.v:17.9-43.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ]
          }
        }
      },
      "netnames": {
        "$0\\count_time[15:0]": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          }
        },
        "$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 75, 76 ],
          "attributes": {
            "src": "../HDL/logic.v:16.5-44.8"
          }
        },
        "$add$../HDL/logic.v:38$48_Y": {
          "hide_name": 1,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "../HDL/logic.v:38.39-38.53"
          }
        },
        "$eq$../HDL/logic.v:34$47_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:34.24-34.48"
          }
        },
        "$eq$../HDL/logic.v:46$49_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:46.21-46.34"
          }
        },
        "$eq$../HDL/logic.v:47$50_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:47.21-47.38"
          }
        },
        "$eq$../HDL/logic.v:48$51_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "../HDL/logic.v:48.23-48.39"
          }
        },
        "$procmux$100_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$103_Y": {
          "hide_name": 1,
          "bits": [ 77, 78 ],
          "attributes": {
          }
        },
        "$procmux$104_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$105_Y": {
          "hide_name": 1,
          "bits": [ 84, 85 ],
          "attributes": {
          }
        },
        "$procmux$106_CMP": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "$procmux$107_CMP": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "$procmux$108_Y": {
          "hide_name": 1,
          "bits": [ 79, 80 ],
          "attributes": {
          }
        },
        "$procmux$109_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$110_CMP": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "$procmux$112_Y": {
          "hide_name": 1,
          "bits": [ 75, 76 ],
          "attributes": {
          }
        },
        "$procmux$113_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$93_Y": {
          "hide_name": 1,
          "bits": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
          }
        },
        "$procmux$94_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$95_Y": {
          "hide_name": 1,
          "bits": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ],
          "attributes": {
          }
        },
        "$procmux$96_CMP": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "$procmux$97_CMP": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$procmux$99_Y": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
          "attributes": {
          }
        },
        "clear": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:5.24-5.29"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../HDL/logic.v:4.15-4.18"
          }
        },
        "count_time": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
          "attributes": {
            "src": "../HDL/logic.v:13.19-13.29"
          }
        },
        "pulse_counter_full": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:4.32-4.50"
          }
        },
        "ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:5.17-5.22"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:4.20-4.23"
          }
        },
        "running": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../HDL/logic.v:5.31-5.38"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:4.25-4.30"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 57, 58 ],
          "attributes": {
            "src": "../HDL/logic.v:14.15-14.20"
          }
        }
      }
    },
    "$paramod\\counter\\COUNTER_MAX=s32'00000000000000000000000001100100": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\counter",
        "src": "../HDL/logic.v:147.1-178.10"
      },
      "parameter_default_values": {
        "COUNTER_MAX": "00000000000000000000000001100100"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inc": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clear": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "counter_full": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "count_out": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11, 12, 13, 14 ]
        }
      },
      "cells": {
        "$add$../HDL/logic.v:169$37": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "../HDL/logic.v:169.32-169.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ]
          }
        },
        "$eq$../HDL/logic.v:166$36": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:166.21-166.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 47 ]
          }
        },
        "$eq$../HDL/logic.v:176$38": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:176.28-176.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 7 ]
          }
        },
        "$logic_and$../HDL/logic.v:165$35": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 4 ],
            "Y": [ 48 ]
          }
        },
        "$logic_or$../HDL/logic.v:160$32": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:160.13-160.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 5 ],
            "Y": [ 49 ]
          }
        },
        "$procdff$114": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "../HDL/logic.v:158.5-175.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 50, 51, 52, 53, 54, 55, 56 ],
            "Q": [ 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$procmux$53": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:166.21-166.45|../HDL/logic.v:166.17-171.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 47 ],
            "Y": [ 57, 58, 59, 60, 61, 62, 63 ]
          }
        },
        "$procmux$55": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32|../HDL/logic.v:165.13-172.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11, 12, 13, 14 ],
            "B": [ 57, 58, 59, 60, 61, 62, 63 ],
            "S": [ 48 ],
            "Y": [ 64, 65, 66, 67, 68, 69, 70 ]
          }
        },
        "$procmux$58": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:160.13-160.37|../HDL/logic.v:160.9-174.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64, 65, 66, 67, 68, 69, 70 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 49 ],
            "Y": [ 50, 51, 52, 53, 54, 55, 56 ]
          }
        }
      },
      "netnames": {
        "$0\\counter[6:0]": {
          "hide_name": 1,
          "bits": [ 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "../HDL/logic.v:158.5-175.8"
          }
        },
        "$add$../HDL/logic.v:169$37_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
          "attributes": {
            "src": "../HDL/logic.v:169.32-169.43"
          }
        },
        "$eq$../HDL/logic.v:160$30_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:160.13-160.22"
          }
        },
        "$eq$../HDL/logic.v:160$31_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:160.26-160.37"
          }
        },
        "$eq$../HDL/logic.v:165$33_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.22"
          }
        },
        "$eq$../HDL/logic.v:165$34_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:165.26-165.32"
          }
        },
        "$eq$../HDL/logic.v:166$36_Y": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
            "src": "../HDL/logic.v:166.21-166.45"
          }
        },
        "$eq$../HDL/logic.v:176$38_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:176.28-176.52"
          }
        },
        "$logic_and$../HDL/logic.v:165$35_Y": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
            "src": "../HDL/logic.v:165.17-165.32"
          }
        },
        "$logic_or$../HDL/logic.v:160$32_Y": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
            "src": "../HDL/logic.v:160.13-160.37"
          }
        },
        "$procmux$53_Y": {
          "hide_name": 1,
          "bits": [ 57, 58, 59, 60, 61, 62, 63 ],
          "attributes": {
          }
        },
        "$procmux$54_CMP": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "$procmux$55_Y": {
          "hide_name": 1,
          "bits": [ 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
          }
        },
        "$procmux$56_CMP": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$procmux$58_Y": {
          "hide_name": 1,
          "bits": [ 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
          }
        },
        "$procmux$59_CMP": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "clear": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:149.31-149.36"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../HDL/logic.v:149.16-149.19"
          }
        },
        "count_out": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "../HDL/logic.v:151.27-151.36"
          }
        },
        "counter": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "../HDL/logic.v:156.19-156.26"
          }
        },
        "counter_full": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "../HDL/logic.v:150.17-150.29"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:149.38-149.40"
          }
        },
        "inc": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:149.26-149.29"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:149.21-149.24"
          }
        }
      }
    },
    "$paramod\\edge_detector\\RESET_COUNTER_BITS=s32'00000000000000000000000000000010": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\edge_detector",
        "src": "../HDL/logic.v:94.1-145.10"
      },
      "parameter_default_values": {
        "RESET_COUNTER_BITS": "00000000000000000000000000000010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "temp_reset": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$add$../HDL/logic.v:135$43": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "../HDL/logic.v:135.38-135.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
          }
        },
        "$eq$../HDL/logic.v:121$41": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:121.20-121.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41, 42 ],
            "B": [ "1", "0" ],
            "Y": [ 43 ]
          }
        },
        "$eq$../HDL/logic.v:131$42": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:131.20-131.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 44 ]
          }
        },
        "$eq$../HDL/logic.v:143$44": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:143.26-143.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "0", "1" ],
            "Y": [ 6 ]
          }
        },
        "$eq$../HDL/logic.v:144$45": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../HDL/logic.v:144.24-144.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "1", "0" ],
            "Y": [ 5 ]
          }
        },
        "$procdff$115": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 47, 48 ],
            "Q": [ 45, 46 ]
          }
        },
        "$procdff$116": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 49, 50 ],
            "Q": [ 41, 42 ]
          }
        },
        "$procdff$117": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 51, 52 ],
            "Q": [ 7, 8 ]
          }
        },
        "$procmux$62": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:131.20-131.63|../HDL/logic.v:131.17-136.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "0", "0" ],
            "S": [ 44 ],
            "Y": [ 53, 54 ]
          }
        },
        "$procmux$64": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 53, 54, "0", "1", 55, 56 ],
            "S": [ 57, 58, 59 ],
            "Y": [ 60, 61 ]
          }
        },
        "$procmux$65_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "0", "1" ],
            "Y": [ 57 ]
          }
        },
        "$procmux$66_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "1", "0" ],
            "Y": [ 58 ]
          }
        },
        "$procmux$67": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "../HDL/logic.v:121.20-121.41|../HDL/logic.v:121.17-123.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "1", "0" ],
            "S": [ 43 ],
            "Y": [ 55, 56 ]
          }
        },
        "$procmux$69_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "Y": [ 59 ]
          }
        },
        "$procmux$71": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60, 61 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 47, 48 ]
          }
        },
        "$procmux$75": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:131.20-131.63|../HDL/logic.v:131.17-136.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10 ],
            "B": [ 7, 8 ],
            "S": [ 44 ],
            "Y": [ 62, 63 ]
          }
        },
        "$procmux$77": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ 62, 63, "0", "0" ],
            "S": [ 64, 65 ],
            "Y": [ 66, 67 ]
          }
        },
        "$procmux$78_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "B": [ "0", "1" ],
            "Y": [ 64 ]
          }
        },
        "$procmux$79_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "Y": [ 65 ]
          }
        },
        "$procmux$81": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66, 67 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 51, 52 ]
          }
        },
        "$procmux$86": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41, 42 ],
            "B": [ 4, 41 ],
            "S": [ 68 ],
            "Y": [ 69, 70 ]
          }
        },
        "$procmux$87_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:0.0-0.0|../HDL/logic.v:117.13-139.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46 ],
            "Y": [ 68 ]
          }
        },
        "$procmux$89": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../HDL/logic.v:110.13-110.22|../HDL/logic.v:110.9-140.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69, 70 ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 49, 50 ]
          }
        }
      },
      "netnames": {
        "$0\\input_buffer[1:0]": {
          "hide_name": 1,
          "bits": [ 49, 50 ],
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          }
        },
        "$0\\reset_counter[1:0]": {
          "hide_name": 1,
          "bits": [ 51, 52 ],
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          }
        },
        "$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 47, 48 ],
          "attributes": {
            "src": "../HDL/logic.v:109.5-142.8"
          }
        },
        "$add$../HDL/logic.v:135$43_Y": {
          "hide_name": 1,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "../HDL/logic.v:135.38-135.55"
          }
        },
        "$eq$../HDL/logic.v:110$40_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:110.13-110.22"
          }
        },
        "$eq$../HDL/logic.v:121$41_Y": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
            "src": "../HDL/logic.v:121.20-121.41"
          }
        },
        "$eq$../HDL/logic.v:131$42_Y": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
            "src": "../HDL/logic.v:131.20-131.63"
          }
        },
        "$eq$../HDL/logic.v:143$44_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:143.26-143.40"
          }
        },
        "$eq$../HDL/logic.v:144$45_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:144.24-144.46"
          }
        },
        "$procmux$62_Y": {
          "hide_name": 1,
          "bits": [ 53, 54 ],
          "attributes": {
          }
        },
        "$procmux$63_CMP": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "$procmux$64_Y": {
          "hide_name": 1,
          "bits": [ 60, 61 ],
          "attributes": {
          }
        },
        "$procmux$65_CMP": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$procmux$66_CMP": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$procmux$67_Y": {
          "hide_name": 1,
          "bits": [ 55, 56 ],
          "attributes": {
          }
        },
        "$procmux$68_CMP": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "$procmux$69_CMP": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$procmux$71_Y": {
          "hide_name": 1,
          "bits": [ 47, 48 ],
          "attributes": {
          }
        },
        "$procmux$72_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$75_Y": {
          "hide_name": 1,
          "bits": [ 62, 63 ],
          "attributes": {
          }
        },
        "$procmux$76_CMP": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "$procmux$77_Y": {
          "hide_name": 1,
          "bits": [ 66, 67 ],
          "attributes": {
          }
        },
        "$procmux$78_CMP": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$procmux$79_CMP": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "$procmux$81_Y": {
          "hide_name": 1,
          "bits": [ 51, 52 ],
          "attributes": {
          }
        },
        "$procmux$82_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$86_Y": {
          "hide_name": 1,
          "bits": [ 69, 70 ],
          "attributes": {
          }
        },
        "$procmux$87_CMP": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$procmux$89_Y": {
          "hide_name": 1,
          "bits": [ 49, 50 ],
          "attributes": {
          }
        },
        "$procmux$90_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../HDL/logic.v:96.15-96.18"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "../HDL/logic.v:96.25-96.32"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "../HDL/logic.v:97.17-97.25"
          }
        },
        "input_buffer": {
          "hide_name": 0,
          "bits": [ 41, 42 ],
          "attributes": {
            "src": "../HDL/logic.v:106.15-106.27"
          }
        },
        "reset_counter": {
          "hide_name": 0,
          "bits": [ 7, 8 ],
          "attributes": {
            "src": "../HDL/logic.v:107.19-107.32"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../HDL/logic.v:96.20-96.23"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 45, 46 ],
          "attributes": {
            "src": "../HDL/logic.v:105.15-105.20"
          }
        },
        "temp_reset": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "../HDL/logic.v:97.27-97.37"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:3.1-38.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "start": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ready": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "running": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "temp_reset": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "count_out": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15 ]
        }
      },
      "cells": {
        "controller_inst": {
          "hide_name": 0,
          "type": "$paramod\\controller\\COUNT_TIME_BITS=s32'00000000000000000000000000010000",
          "parameters": {
          },
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:16.24-16.177"
          },
          "port_directions": {
            "clear": "output",
            "clk": "input",
            "pulse_counter_full": "input",
            "ready": "output",
            "rst": "input",
            "running": "output",
            "start": "input"
          },
          "connections": {
            "clear": [ 16 ],
            "clk": [ 2 ],
            "pulse_counter_full": [ 17 ],
            "ready": [ 6 ],
            "rst": [ 3 ],
            "running": [ 7 ],
            "start": [ 5 ]
          }
        },
        "data_counter_inst": {
          "hide_name": 0,
          "type": "$paramod\\counter\\COUNTER_MAX=s32'00000000000000000000000001100100",
          "parameters": {
          },
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:23.26-23.215"
          },
          "port_directions": {
            "clear": "input",
            "clk": "input",
            "count_out": "output",
            "counter_full": "output",
            "en": "input",
            "inc": "input",
            "rst": "input"
          },
          "connections": {
            "clear": [ 16 ],
            "clk": [ 2 ],
            "count_out": [ 9, 10, 11, 12, 13, 14, 15 ],
            "counter_full": [ 17 ],
            "en": [ 7 ],
            "inc": [ 18 ],
            "rst": [ 3 ]
          }
        },
        "data_edge_detector_inst": {
          "hide_name": 0,
          "type": "$paramod\\edge_detector\\RESET_COUNTER_BITS=s32'00000000000000000000000000000010",
          "parameters": {
          },
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:22.25-22.157"
          },
          "port_directions": {
            "clk": "input",
            "data_in": "input",
            "data_out": "output",
            "rst": "input",
            "temp_reset": "output"
          },
          "connections": {
            "clk": [ 2 ],
            "data_in": [ 4 ],
            "data_out": [ 18 ],
            "rst": [ 3 ],
            "temp_reset": [ 8 ]
          }
        }
      },
      "netnames": {
        "clear": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:9.6-9.11"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.11-4.14"
          }
        },
        "count_out": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:6.19-6.28"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.21-4.28"
          }
        },
        "edge_detected": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:12.6-12.19"
          }
        },
        "pulse_counter_full": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:13.6-13.24"
          }
        },
        "ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:5.13-5.18"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.16-4.19"
          }
        },
        "running": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:5.20-5.27"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:4.30-4.35"
          }
        },
        "temp_reset": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/peter/aicex/ip/cnr_gr04_sky130nm/design/time-to-digital/HDL/top.v:5.29-5.39"
          }
        }
      }
    }
  }
}
