static void\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nint V_5 ;\r\nif ( V_2 -> V_6 . V_7 ) {\r\nF_2 ( V_4 , 0x10a1c4 , ( V_2 -> V_6 . V_8 << 16 ) | V_2 -> V_6 . V_7 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_2 -> V_6 . V_8 ; V_5 ++ )\r\nF_2 ( V_4 , 0x10a1c4 , V_2 -> V_6 . V_9 [ V_5 ] ) ;\r\nV_2 -> V_6 . V_7 = 0 ;\r\nV_2 -> V_6 . V_8 = 0 ;\r\n}\r\n}\r\nstatic void\r\nF_3 ( struct V_1 * V_2 , T_1 V_7 , T_1 V_8 , T_1 V_9 [] )\r\n{\r\nif ( ( V_2 -> V_6 . V_8 + V_8 >= F_4 ( V_2 -> V_6 . V_9 ) ) ||\r\n( V_2 -> V_6 . V_7 && V_2 -> V_6 . V_7 != V_7 ) )\r\nF_1 ( V_2 ) ;\r\nmemcpy ( & V_2 -> V_6 . V_9 [ V_2 -> V_6 . V_8 ] , V_9 , V_8 * sizeof( V_9 [ 0 ] ) ) ;\r\nV_2 -> V_6 . V_8 += V_8 ;\r\nV_2 -> V_6 . V_7 = V_7 ;\r\n}\r\nint\r\nF_5 ( struct V_3 * V_4 , struct V_1 * * V_10 )\r\n{\r\nstruct V_1 * V_2 ;\r\nT_1 V_11 [ 2 ] ;\r\nint V_12 ;\r\nV_12 = V_4 -> V_13 ( V_4 , V_11 , V_14 , V_15 ,\r\nV_16 , 0 ) ;\r\nif ( V_12 )\r\nreturn V_12 ;\r\nV_2 = * V_10 = F_6 ( sizeof( * V_2 ) , V_17 ) ;\r\nif ( ! V_2 )\r\nreturn - V_18 ;\r\nV_2 -> V_4 = V_4 ;\r\nV_2 -> V_19 = V_11 [ 0 ] ;\r\nV_2 -> V_8 = V_11 [ 1 ] ;\r\ndo {\r\nF_2 ( V_4 , 0x10a580 , 0x00000003 ) ;\r\n} while ( F_7 ( V_4 , 0x10a580 ) != 0x00000003 );\r\nF_2 ( V_4 , 0x10a1c0 , 0x01000000 | V_2 -> V_19 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_8 ( struct V_1 * * V_10 , bool V_20 )\r\n{\r\nstruct V_1 * V_2 = * V_10 ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nT_1 V_21 , V_11 [ 2 ] ;\r\nF_1 ( V_2 ) ;\r\nV_21 = F_7 ( V_4 , 0x10a1c0 ) & 0x00ffffff ;\r\nF_2 ( V_4 , 0x10a580 , 0x00000000 ) ;\r\nif ( V_20 ) {\r\nV_4 -> V_13 ( V_4 , V_11 , V_14 , V_22 ,\r\nV_2 -> V_19 , V_21 ) ;\r\n}\r\nF_9 ( V_2 -> V_4 , L_1 ,\r\nV_11 [ 0 ] , V_11 [ 1 ] ) ;\r\nF_10 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_11 ( struct V_1 * V_2 , T_1 V_23 , T_1 V_9 )\r\n{\r\nF_9 ( V_2 -> V_4 , L_2 , V_23 , V_9 ) ;\r\nF_3 (memx, MEMX_WR32, 2 , (u32[]){ addr, data }) ;\r\n}\r\nvoid\r\nF_12 ( struct V_1 * V_2 ,\r\nT_1 V_23 , T_1 V_24 , T_1 V_9 , T_1 V_25 )\r\n{\r\nF_9 ( V_2 -> V_4 , L_3 ,\r\nV_23 , V_24 , V_9 , V_25 ) ;\r\nF_3 (memx, MEMX_WAIT, 4 , (u32[]){ addr, mask, data, nsec }) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nvoid\r\nF_13 ( struct V_1 * V_2 , T_1 V_25 )\r\n{\r\nF_9 ( V_2 -> V_4 , L_4 , V_25 ) ;\r\nF_3 (memx, MEMX_DELAY, 1 , (u32[]){ nsec }) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nvoid\r\nF_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nT_1 V_26 , V_27 , V_28 , V_29 = 0 ;\r\nint V_5 , V_30 ;\r\nif ( F_15 ( V_4 ) -> V_31 < 0xd0 ) {\r\nV_26 = F_7 ( V_4 , 0x610050 ) ;\r\nfor ( V_5 = 0 ; V_5 < 2 ; V_5 ++ ) {\r\nif ( V_26 & ( 2 << ( V_5 << 3 ) ) ) {\r\nV_27 = F_7 ( V_4 , 0x610b40 + ( 0x540 * V_5 ) ) ;\r\nV_28 = ( V_27 & 0xffff0000 ) >> 16 ;\r\nV_27 &= 0x0000ffff ;\r\nif ( ( V_27 * V_28 ) > V_29 ) {\r\nV_29 = ( V_27 * V_28 ) ;\r\nV_30 = V_5 ;\r\n}\r\n}\r\n}\r\n}\r\nif ( V_29 == 0 ) {\r\nF_9 ( V_2 -> V_4 , L_5 ) ;\r\nreturn;\r\n}\r\nF_9 ( V_2 -> V_4 , L_6 , V_30 ) ;\r\nF_3 (memx, MEMX_VBLANK, 1 , (u32[]){ head_sync }) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nvoid\r\nF_16 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_4 , L_7 ) ;\r\nF_3 ( V_2 , V_32 , 0 , NULL ) ;\r\n}\r\nint\r\nF_17 ( struct V_3 * V_4 , T_1 * V_33 , int V_34 )\r\n{\r\nT_1 V_11 [ 2 ] , V_19 , V_8 , V_5 ;\r\nint V_12 ;\r\nV_12 = V_4 -> V_13 ( V_4 , V_11 , V_14 , V_15 ,\r\nV_35 , 0 ) ;\r\nif ( V_12 )\r\nreturn V_12 ;\r\nV_19 = V_11 [ 0 ] ;\r\nV_8 = V_11 [ 1 ] >> 2 ;\r\nif ( V_8 > V_34 )\r\nreturn - V_18 ;\r\nF_2 ( V_4 , 0x10a1c0 , 0x02000000 | V_19 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_8 ; V_5 ++ )\r\nV_33 [ V_5 ] = F_7 ( V_4 , 0x10a1c4 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_18 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_4 , L_8 ) ;\r\nF_3 ( V_2 , V_36 , 0 , NULL ) ;\r\n}\r\nvoid\r\nF_19 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_4 , L_9 ) ;\r\nF_3 ( V_2 , V_37 , 0 , NULL ) ;\r\n}
