0.7
2020.2
Apr 18 2022
15:53:03
/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sim_1/imports/Lab2 source/adder_4bit_sim.sv,1665370933,systemVerilog,,,,adder_4bit_sim,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/imports/Lab2 source/adder_4bit.sv,1665343992,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/imports/Lab2 source/full_adder.sv,,Adder_4bit,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/imports/Lab2 source/full_adder.sv,1665368590,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/new/half_adder.sv,,Full_Adder,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/new/adder-wrapper.sv,1665345465,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/imports/Lab2 source/adder_4bit.sv,,adder_wrapper,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sources_1/new/half_adder.sv,1665343992,systemVerilog,,/home/brianm/Documents/Repos/CPE133Labs/lab2-adder.srcs/sim_1/imports/Lab2 source/adder_4bit_sim.sv,,half_adder,,uvm,,,,,,
