{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 16:21:18 2017 " "Info: Processing started: Tue Jun 20 16:21:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main-project -c main-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|28 " "Info: Detected ripple clock \"74377:MBR\|28\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 656 288 352 736 "28" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|inst10~0 " "Info: Detected gated clock \"logicProcess:inst17\|inst10~0\" as buffer" {  } { { "../logicProcess/logicProcess.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|inst10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|111 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|34 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|30 " "Info: Detected ripple clock \"74377:MBR\|30\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 392 288 352 472 "30" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|31 " "Info: Detected ripple clock \"74377:MBR\|31\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 480 288 352 560 "31" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D6 " "Info: Detected ripple clock \"PC:inst4\|D6\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { -24 1184 1248 56 "D6" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D5 " "Info: Detected ripple clock \"PC:inst4\|D5\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 88 1184 1248 168 "D5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D4 " "Info: Detected ripple clock \"PC:inst4\|D4\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 200 1184 1248 280 "D4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D3 " "Info: Detected ripple clock \"PC:inst4\|D3\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 312 1184 1248 392 "D3" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D2 " "Info: Detected ripple clock \"PC:inst4\|D2\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 408 1184 1248 488 "D2" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D1 " "Info: Detected ripple clock \"PC:inst4\|D1\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 504 1184 1248 584 "D1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~0 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|106~0 " "Info: Detected gated clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|106~0\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|106~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|122 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|15~0 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst8\|15~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst\|18~0 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74377:MBR\|29 " "Info: Detected ripple clock \"74377:MBR\|29\" as buffer" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74377:MBR\|29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "T-COUNTER:inst16\|74163:inst\|f74163:sub\|134 " "Info: Detected ripple clock \"T-COUNTER:inst16\|74163:inst\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T-COUNTER:inst16\|74163:inst\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst4\|D0 " "Info: Detected ripple clock \"PC:inst4\|D0\" as buffer" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst4\|D0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~1 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 448 568 632 520 "21" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst10\|21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0 " "Info: Detected gated clock \"logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "logicProcess:inst17\|IR:inst31\|74138:inst\|18~1 " "Info: Detected gated clock \"logicProcess:inst17\|IR:inst31\|74138:inst\|18~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "logicProcess:inst17\|IR:inst31\|74138:inst\|18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PC:inst4\|D7 register 74377:MAR\|32 25.49 MHz 39.228 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 25.49 MHz between source register \"PC:inst4\|D7\" and destination register \"74377:MAR\|32\" (period= 39.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.736 ns + Longest register register " "Info: + Longest register to register delay is 0.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst4\|D7 1 REG LCFF_X25_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N1; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.206 ns) 0.628 ns 74377:MAR\|32~feeder 2 COMB LCCOMB_X25_Y12_N6 1 " "Info: 2: + IC(0.422 ns) + CELL(0.206 ns) = 0.628 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = '74377:MAR\|32~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { PC:inst4|D7 74377:MAR|32~feeder } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.736 ns 74377:MAR\|32 3 REG LCFF_X25_Y12_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.736 ns; Loc. = LCFF_X25_Y12_N7; Fanout = 1; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74377:MAR|32~feeder 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.66 % ) " "Info: Total cell delay = 0.314 ns ( 42.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 57.34 % ) " "Info: Total interconnect delay = 0.422 ns ( 57.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { PC:inst4|D7 74377:MAR|32~feeder 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.736 ns" { PC:inst4|D7 {} 74377:MAR|32~feeder {} 74377:MAR|32 {} } { 0.000ns 0.422ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-18.614 ns - Smallest " "Info: - Smallest clock skew is -18.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.793 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 61 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.793 ns 74377:MAR\|32 3 REG LCFF_X25_Y12_N7 1 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X25_Y12_N7; Fanout = 1; REG Node = '74377:MAR\|32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.87 % ) " "Info: Total cell delay = 1.756 ns ( 62.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 37.13 % ) " "Info: Total interconnect delay = 1.037 ns ( 37.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { CLK CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74377:MAR|32 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 21.407 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 21.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.482 ns 74377:MBR\|29 2 REG LCFF_X17_Y9_N7 5 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X17_Y9_N7; Fanout = 5; REG Node = '74377:MBR\|29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { CLK 74377:MBR|29 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.370 ns) 5.055 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 3 COMB LCCOMB_X17_Y10_N26 2 " "Info: 3: + IC(1.203 ns) + CELL(0.370 ns) = 5.055 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 2; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.623 ns) 6.062 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 4 COMB LCCOMB_X17_Y10_N20 4 " "Info: 4: + IC(0.384 ns) + CELL(0.623 ns) = 6.062 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 4; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.651 ns) 7.802 ns logicProcess:inst17\|inst10~0 5 COMB LCCOMB_X17_Y9_N26 1 " "Info: 5: + IC(1.089 ns) + CELL(0.651 ns) = 7.802 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'logicProcess:inst17\|inst10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 8.383 ns logicProcess:inst17\|inst10 6 COMB LCCOMB_X17_Y9_N10 5 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 8.383 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.970 ns) 10.810 ns PC:inst4\|D0 7 REG LCFF_X21_Y11_N9 3 " "Info: 7: + IC(1.457 ns) + CELL(0.970 ns) = 10.810 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 12.173 ns PC:inst4\|D1 8 REG LCFF_X21_Y11_N25 3 " "Info: 8: + IC(0.393 ns) + CELL(0.970 ns) = 12.173 ns; Loc. = LCFF_X21_Y11_N25; Fanout = 3; REG Node = 'PC:inst4\|D1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { PC:inst4|D0 PC:inst4|D1 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 504 1184 1248 584 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.970 ns) 14.232 ns PC:inst4\|D2 9 REG LCFF_X22_Y12_N3 3 " "Info: 9: + IC(1.089 ns) + CELL(0.970 ns) = 14.232 ns; Loc. = LCFF_X22_Y12_N3; Fanout = 3; REG Node = 'PC:inst4\|D2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { PC:inst4|D1 PC:inst4|D2 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 408 1184 1248 488 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 15.598 ns PC:inst4\|D3 10 REG LCFF_X22_Y12_N15 3 " "Info: 10: + IC(0.396 ns) + CELL(0.970 ns) = 15.598 ns; Loc. = LCFF_X22_Y12_N15; Fanout = 3; REG Node = 'PC:inst4\|D3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { PC:inst4|D2 PC:inst4|D3 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 312 1184 1248 392 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.970 ns) 17.174 ns PC:inst4\|D4 11 REG LCFF_X23_Y12_N3 3 " "Info: 11: + IC(0.606 ns) + CELL(0.970 ns) = 17.174 ns; Loc. = LCFF_X23_Y12_N3; Fanout = 3; REG Node = 'PC:inst4\|D4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { PC:inst4|D3 PC:inst4|D4 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 200 1184 1248 280 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 18.540 ns PC:inst4\|D5 12 REG LCFF_X23_Y12_N15 3 " "Info: 12: + IC(0.396 ns) + CELL(0.970 ns) = 18.540 ns; Loc. = LCFF_X23_Y12_N15; Fanout = 3; REG Node = 'PC:inst4\|D5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { PC:inst4|D4 PC:inst4|D5 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 88 1184 1248 168 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.970 ns) 20.115 ns PC:inst4\|D6 13 REG LCFF_X24_Y12_N15 3 " "Info: 13: + IC(0.605 ns) + CELL(0.970 ns) = 20.115 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 3; REG Node = 'PC:inst4\|D6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { PC:inst4|D5 PC:inst4|D6 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { -24 1184 1248 56 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.666 ns) 21.407 ns PC:inst4\|D7 14 REG LCFF_X25_Y12_N1 2 " "Info: 14: + IC(0.626 ns) + CELL(0.666 ns) = 21.407 ns; Loc. = LCFF_X25_Y12_N1; Fanout = 2; REG Node = 'PC:inst4\|D7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.366 ns ( 53.09 % ) " "Info: Total cell delay = 11.366 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.041 ns ( 46.91 % ) " "Info: Total interconnect delay = 10.041 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.407 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 PC:inst4|D1 PC:inst4|D2 PC:inst4|D3 PC:inst4|D4 PC:inst4|D5 PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.407 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} PC:inst4|D1 {} PC:inst4|D2 {} PC:inst4|D3 {} PC:inst4|D4 {} PC:inst4|D5 {} PC:inst4|D6 {} PC:inst4|D7 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns 0.393ns 1.089ns 0.396ns 0.606ns 0.396ns 0.605ns 0.626ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { CLK CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74377:MAR|32 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.407 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 PC:inst4|D1 PC:inst4|D2 PC:inst4|D3 PC:inst4|D4 PC:inst4|D5 PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.407 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} PC:inst4|D1 {} PC:inst4|D2 {} PC:inst4|D3 {} PC:inst4|D4 {} PC:inst4|D5 {} PC:inst4|D6 {} PC:inst4|D7 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns 0.393ns 1.089ns 0.396ns 0.606ns 0.396ns 0.605ns 0.626ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { -136 1184 1248 -56 "D7" "" } } } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 40 288 352 120 "32" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { PC:inst4|D7 74377:MAR|32~feeder 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.736 ns" { PC:inst4|D7 {} 74377:MAR|32~feeder {} 74377:MAR|32 {} } { 0.000ns 0.422ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { CLK CLK~clkctrl 74377:MAR|32 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74377:MAR|32 {} } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.407 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 PC:inst4|D1 PC:inst4|D2 PC:inst4|D3 PC:inst4|D4 PC:inst4|D5 PC:inst4|D6 PC:inst4|D7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.407 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} PC:inst4|D1 {} PC:inst4|D2 {} PC:inst4|D3 {} PC:inst4|D4 {} PC:inst4|D5 {} PC:inst4|D6 {} PC:inst4|D7 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns 0.393ns 1.089ns 0.396ns 0.606ns 0.396ns 0.605ns 0.626ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PC:inst4\|D0 PC:inst4\|D0 CLK 3.025 ns " "Info: Found hold time violation between source  pin or register \"PC:inst4\|D0\" and destination pin or register \"PC:inst4\|D0\" for clock \"CLK\" (Hold time is 3.025 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.524 ns + Largest " "Info: + Largest clock skew is 3.524 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.506 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.482 ns 74377:MBR\|29 2 REG LCFF_X17_Y9_N7 5 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X17_Y9_N7; Fanout = 5; REG Node = '74377:MBR\|29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { CLK 74377:MBR|29 } "NODE_NAME" } } { "74377.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74377.bdf" { { 568 288 352 648 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.370 ns) 5.055 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0 3 COMB LCCOMB_X17_Y10_N26 2 " "Info: 3: + IC(1.203 ns) + CELL(0.370 ns) = 5.055 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 2; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.623 ns) 6.062 ns logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1 4 COMB LCCOMB_X17_Y10_N20 4 " "Info: 4: + IC(0.384 ns) + CELL(0.623 ns) = 6.062 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 4; COMB Node = 'logicProcess:inst17\|IR:inst31\|74138:inst3\|15~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.651 ns) 7.802 ns logicProcess:inst17\|inst10~0 5 COMB LCCOMB_X17_Y9_N26 1 " "Info: 5: + IC(1.089 ns) + CELL(0.651 ns) = 7.802 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'logicProcess:inst17\|inst10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 8.383 ns logicProcess:inst17\|inst10 6 COMB LCCOMB_X17_Y9_N10 5 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 8.383 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 10.506 ns PC:inst4\|D0 7 REG LCFF_X21_Y11_N9 3 " "Info: 7: + IC(1.457 ns) + CELL(0.666 ns) = 10.506 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.576 ns ( 43.56 % ) " "Info: Total cell delay = 4.576 ns ( 43.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.930 ns ( 56.44 % ) " "Info: Total interconnect delay = 5.930 ns ( 56.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.982 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.970 ns) 3.482 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 2 REG LCFF_X17_Y9_N31 9 " "Info: 2: + IC(1.422 ns) + CELL(0.970 ns) = 3.482 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.202 ns) 4.153 ns logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0 3 COMB LCCOMB_X17_Y9_N14 2 " "Info: 3: + IC(0.469 ns) + CELL(0.202 ns) = 4.153 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 2; COMB Node = 'logicProcess:inst17\|logicPr2:inst\|74138:inst8\|18~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.319 ns) 4.859 ns logicProcess:inst17\|inst10 4 COMB LCCOMB_X17_Y9_N10 5 " "Info: 4: + IC(0.387 ns) + CELL(0.319 ns) = 4.859 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 5; COMB Node = 'logicProcess:inst17\|inst10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 } "NODE_NAME" } } { "../logicProcess/logicProcess.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/logicProcess/logicProcess.bdf" { { 264 840 904 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.666 ns) 6.982 ns PC:inst4\|D0 5 REG LCFF_X21_Y11_N9 3 " "Info: 5: + IC(1.457 ns) + CELL(0.666 ns) = 6.982 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.247 ns ( 46.51 % ) " "Info: Total cell delay = 3.247 ns ( 46.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.735 ns ( 53.49 % ) " "Info: Total interconnect delay = 3.735 ns ( 53.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 0.469ns 0.387ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.202ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 0.469ns 0.387ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.202ns 0.319ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst4\|D0 1 REG LCFF_X21_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns PC:inst4\|D0~0 2 COMB LCCOMB_X21_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 1; COMB Node = 'PC:inst4\|D0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { PC:inst4|D0 PC:inst4|D0~0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns PC:inst4\|D0 3 REG LCFF_X21_Y11_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 3; REG Node = 'PC:inst4\|D0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PC:inst4|D0~0 PC:inst4|D0 } "NODE_NAME" } } { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PC:inst4|D0 PC:inst4|D0~0 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PC:inst4|D0 {} PC:inst4|D0~0 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../PC/PC.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/PC/PC.bdf" { { 600 1184 1248 680 "D0" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { CLK 74377:MBR|29 logicProcess:inst17|IR:inst31|74138:inst3|15~0 logicProcess:inst17|IR:inst31|74138:inst3|15~1 logicProcess:inst17|inst10~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { CLK {} CLK~combout {} 74377:MBR|29 {} logicProcess:inst17|IR:inst31|74138:inst3|15~0 {} logicProcess:inst17|IR:inst31|74138:inst3|15~1 {} logicProcess:inst17|inst10~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 1.203ns 0.384ns 1.089ns 0.375ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.370ns 0.623ns 0.651ns 0.206ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 logicProcess:inst17|inst10 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.982 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} logicProcess:inst17|logicPr2:inst|74138:inst8|18~0 {} logicProcess:inst17|inst10 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 1.422ns 0.469ns 0.387ns 1.457ns } { 0.000ns 1.090ns 0.970ns 0.202ns 0.319ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PC:inst4|D0 PC:inst4|D0~0 PC:inst4|D0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PC:inst4|D0 {} PC:inst4|D0~0 {} PC:inst4|D0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK COUNT5 T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 10.251 ns register " "Info: tco from clock \"CLK\" to destination pin \"COUNT5\" through register \"T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34\" is 10.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 800 -776 -608 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.666 ns) 3.178 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 2 REG LCFF_X17_Y9_N31 9 " "Info: 2: + IC(1.422 ns) + CELL(0.666 ns) = 3.178 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.25 % ) " "Info: Total cell delay = 1.756 ns ( 55.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 44.75 % ) " "Info: Total interconnect delay = 1.422 ns ( 44.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.422ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.769 ns + Longest register pin " "Info: + Longest register to pin delay is 6.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34 1 REG LCFF_X17_Y9_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N31; Fanout = 9; REG Node = 'T-COUNTER:inst16\|74163:inst1\|f74163:sub\|34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.533 ns) + CELL(3.236 ns) 6.769 ns COUNT5 2 PIN PIN_136 0 " "Info: 2: + IC(3.533 ns) + CELL(3.236 ns) = 6.769 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'COUNT5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 COUNT5 } "NODE_NAME" } } { "main-project.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/main-project/main-project.bdf" { { 1232 -64 112 1248 "COUNT5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 47.81 % ) " "Info: Total cell delay = 3.236 ns ( 47.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.533 ns ( 52.19 % ) " "Info: Total interconnect delay = 3.533 ns ( 52.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 COUNT5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} COUNT5 {} } { 0.000ns 3.533ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { CLK T-COUNTER:inst16|74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { CLK {} CLK~combout {} T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.422ns } { 0.000ns 1.090ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 COUNT5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.769 ns" { T-COUNTER:inst16|74163:inst1|f74163:sub|34 {} COUNT5 {} } { 0.000ns 3.533ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 16:21:19 2017 " "Info: Processing ended: Tue Jun 20 16:21:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
