<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=8569" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2013-03-02T20:14:02-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=8569</id>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2013-03-02T20:14:02-07:00</updated>
<published>2013-03-02T20:14:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=108696#p108696</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=108696#p108696"/>
<title type="html"><![CDATA[Re: VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=108696#p108696"><![CDATA[
BootGod has obligingly tested: VRC4 does have 9 bit CHR registers, and so supports 512KiB CHR.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Sat Mar 02, 2013 8:14 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[80sFREAK]]></name></author>
<updated>2013-02-02T02:03:15-07:00</updated>
<published>2013-02-02T02:03:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=107236#p107236</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=107236#p107236"/>
<title type="html"><![CDATA[Re: VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=107236#p107236"><![CDATA[
Dragon Scroll(RC823) PCB 350603 KPC-4094V-0 also have place for EEPROM DIP8 chip.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4994">80sFREAK</a> — Sat Feb 02, 2013 2:03 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2013-02-01T23:28:53-07:00</updated>
<published>2013-02-01T23:28:53-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=107231#p107231</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=107231#p107231"/>
<title type="html"><![CDATA[Re: VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=107231#p107231"><![CDATA[
Sorry about the necropost but:<br /><br />Would anyone with a VRC4 pak and the ability to test be willing to see if the CHR registers are actually 9 bits wide? (See also: CHR A18 being present on oliveira's pinout) All that should be necessary is a copynes/kazzo and some kind of logic probe (e.g. resistor+led). It seems possible that the split CHR bank is arranged as [5 bits]:[4 bits], and so writing 0 followed by FF to all CHR registers should be an easy test.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Feb 01, 2013 11:28 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[BootGod]]></name></author>
<updated>2012-02-04T18:46:55-07:00</updated>
<published>2012-02-04T18:46:55-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89580#p89580</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89580#p89580"/>
<title type="html"><![CDATA[VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89580#p89580"><![CDATA[
Yep Ganbare Goeman Gaiden has real SRAM, guess I'm not sure why byuu brought it up considering that. A while back I traced out the LS chips, trying to figure out an emulation bug that turned out to be an actual game bug: <!-- m --><a class="postlink" href="http://nesdev.com/bbs/viewtopic.php?t=6584">http://nesdev.com/bbs/viewtopic.php?t=6584</a><!-- m --><br /><br />Looks like your right about it being a Mitsumi chip: <!-- m --><a class="postlink" href="http://www.logosdatabase.com/logo/m_73741170">http://www.logosdatabase.com/logo/m_73741170</a><!-- m --><br />Uncanny resemblance to Microchip 'M' logo. Anyways, fixed <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><br /><br />I'd love to hear about the EEPROM details if you get it all figured out!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=158">BootGod</a> — Sat Feb 04, 2012 6:46 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[l_oliveira]]></name></author>
<updated>2012-02-03T19:39:26-07:00</updated>
<published>2012-02-03T19:39:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89540#p89540</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89540#p89540"/>
<title type="html"><![CDATA[VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89540#p89540"><![CDATA[
<div class="quotetitle">BootGod wrote:</div><div class="quotecontent"><br />Ah yes, this came up here not too long ago as well, that's why I remember...<br /><!-- m --><a class="postlink" href="http://nesdev.com/bbs/viewtopic.php?t=8274">http://nesdev.com/bbs/viewtopic.php?t=8274</a><!-- m --><br /></div><br /><br />About "Ganbare Goemon Gaiden: Keita Ougon Kiseru" SRAM, if you look at the board you will see an 74LS139 and an 74LS20. It appears that they are being used to create an /CE for the 6264 SRAM. <br /><br />Also an <span style="text-decoration: underline"><strong>Mitsumi MN1026</strong> chip</span> (That's NOT Microchip, that M is the newer Mitsumi logo, Bootgod... I can even give you datasheets for the chip if you want to have a look) powers and generates the non inverted CE to protect the SRAM contents.  <br /><br />Microwire interface pins are completely unused and disconnected on the Goemon board.<br /><br />Also, it seems like botleg VRC2s do have SRAM decoder instead of Microwire interface.  I'm designing some sort of "multi type development cart" with a VRC4 chip where I'll put some logic to automatically remap the address lines (like the pirate multicarts do with MMC3 banking for bigger roms) so I can run any VRC2/VRC4 titles without modifying the game program.  I'll do testing with Gryzor and other "troublesome games". <br /><br />I also intend to populate the EEPROM spot at the VRC2 board I have and maybe try to figure out how the Microwire interface works ... <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4943">l_oliveira</a> — Fri Feb 03, 2012 7:39 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[BootGod]]></name></author>
<updated>2012-01-29T10:34:52-07:00</updated>
<published>2012-01-29T10:34:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89362#p89362</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89362#p89362"/>
<title type="html"><![CDATA[VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89362#p89362"><![CDATA[
Ah yes, this came up here not too long ago as well, that's why I remember...<br /><!-- m --><a class="postlink" href="http://nesdev.com/bbs/viewtopic.php?t=8274">http://nesdev.com/bbs/viewtopic.php?t=8274</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=158">BootGod</a> — Sun Jan 29, 2012 10:34 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[BootGod]]></name></author>
<updated>2012-01-29T10:15:28-07:00</updated>
<published>2012-01-29T10:15:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89360#p89360</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89360#p89360"/>
<title type="html"><![CDATA[Re: VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89360#p89360"><![CDATA[
<div class="quotetitle">l_oliveira wrote:</div><div class="quotecontent"><br />What's funny about VRC2 is that it seems to have an microwire eeprom interface built in (93xx eeprom type) at the four pins marked "NC" at the wiki. Board number 351179 (Jarinko Chie as example of VRC2 cart I analyzed) I suspect it maps that microwire EEPROM interface to WRAM address space. Anyone know if it has been used for any game ?<br /></div><br /><br />I seem to recall odd mentions of VRC2 / WRAM in the past, I searched thru old email, only thing I came up with was a blurb from Martin / Nestopia author:<br /><br /><div class="quotetitle">Martin Freij wrote:</div><div class="quotecontent"><br />One thing I'm a bit unsure of is what's actually going on in $6000 on VRC2. Contra (J) writes $1 to it, reads back ANDed with $1 and crashes unless value is equal to $1. Could be a simple form of copy-protection I guess.<br /></div><br /><br />I couldn't come up with an answer at the time, as I hadn't come across the cartridge yet (I do have one now, but it's an epoxy version <img src="http://forums.nesdev.com/images/smilies/icon_sad.gif" alt=":(" title="Sad" /> )<br /><br />Having EEPROM mapped in there would seem to explain this behavior... I swear I recall other mentions of this as well, but this is all I can come up with at the moment.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=158">BootGod</a> — Sun Jan 29, 2012 10:15 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[l_oliveira]]></name></author>
<updated>2012-01-28T07:43:53-07:00</updated>
<published>2012-01-28T07:43:53-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89345#p89345</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89345#p89345"/>
<title type="html"><![CDATA[VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89345#p89345"><![CDATA[
<div class="quotetitle">TmEE wrote:</div><div class="quotecontent"><br />That is not SPI but µWire EEPROM <img src="http://forums.nesdev.com/images/smilies/icon_razz.gif" alt=":P" title="Razz" /><br /></div><br /><br />Ohhay ...  Thanks for the correction. Editing ...  <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4943">l_oliveira</a> — Sat Jan 28, 2012 7:43 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[TmEE]]></name></author>
<updated>2012-01-28T07:29:23-07:00</updated>
<published>2012-01-28T07:29:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89343#p89343</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89343#p89343"/>
<title type="html"><![CDATA[VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89343#p89343"><![CDATA[
That is not SPI but µWire EEPROM <img src="http://forums.nesdev.com/images/smilies/icon_razz.gif" alt=":P" title="Razz" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3483">TmEE</a> — Sat Jan 28, 2012 7:29 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[l_oliveira]]></name></author>
<updated>2012-01-28T09:42:25-07:00</updated>
<published>2012-01-28T06:42:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89342#p89342</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89342#p89342"/>
<title type="html"><![CDATA[VRC IV pinout]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8569&amp;p=89342#p89342"><![CDATA[
As per board 352400 (iNES #25)<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">               .----\/----. <br />&#40;n&#41; PRG A13 -&gt; |01      40| -  +5V <br />&#40;n&#41; PRG A14 -&gt; |02      39| -  PRG A17 &#40;r&#41; <br />&#40;s&#41; PRG A2  -&gt; |03      38| -&gt; PRG A15 &#40;r&#41; <br />&#40;s&#41; PRG A3  -&gt; |04      37| &lt;- PRG A12 &#40;s&#41; <br />&#40;n&#41; CHR A12 -&gt; |05      36| -&gt; PRG A14 &#40;r&#41; <br />&#40;n&#41; CHR A11 -&gt; |06      35| -&gt; PRG A13 &#40;r&#41; <br />&#40;n&#41; CHR A10 -&gt; |07      34| -&gt; PRG A16 &#40;r&#41; <br />&#40;r&#41; PRG /CE &lt;- |08      33| &lt;- PRG D0  &#40;s&#41; <br />&#40;n&#41; PRG R/W -&gt; |09      32| &lt;- PRG D1  &#40;s&#41; <br />&#40;r&#41; CHR /CE &lt;- |10      31| &lt;- PRG D2  &#40;s&#41; <br />&#40;n&#41; CHR A13 -&gt; |11      30| &lt;- PRG D4  &#40;s&#41; <br />&#40;n&#41; CHR /OE -&gt; |12      29| &lt;- PRG D3  &#40;s&#41; <br />&#40;n&#41; CHR A10 -&gt; |13      28| -&gt; CHR A17 &#40;r&#41; <br />&#40;n&#41; PRG /CE -&gt; |14      27| -&gt; CHR A15 &#40;r&#41; <br />&#40;n&#41;      M2 -&gt; |15      26| -&gt; CHR A12 &#40;r&#41; <br />&#40;r&#41; CHR A18 &lt;- |16      25| -&gt; CHR A14 &#40;r&#41; <br />&#40;n&#41;    /IRQ &lt;- |17      24| -&gt; CHR A13 &#40;r&#41; <br />         NC -  |18      23| -&gt; CHR A11 &#40;r&#41; <br />&#40;w&#41;WRAM /CE &lt;- |19      22| -&gt; CHR A16 &#40;r&#41; <br />        GND -  |20      21| -&gt; CHR A10 &#40;r&#41; <br />               `----------'<br /></div><br /><br />Observations regarding board 352400:<br />At 352400 A2 and A3 are used to map the registers order instead of A0 and A1.<br />CHR A18 is connected to GND through a jumper and the mapper chip CHR A18 pin is left floating.<br /><br /><span style="text-decoration: underline">I suspect that VRCIV pin 18 is WRAM /WE for when battery backed memory is used. 352400 board has WRAM /WE connected straight to NES R/W,</span> <br />(edit: disregard this, VRC mappers do not have write protection mechanism on WRAM)<br /><br /><br />Interesting stuff:<br />The pinout is eerily similar to that of the VRC2 chip as most of you already know.<br /><br />What's funny about VRC2 is that it seems to have an microwire eeprom interface built in (93xx eeprom type) at the four pins marked "NC" at the wiki. Board number 351179 (Jarinko Chie as example of VRC2 cart I analyzed) I suspect it maps that microwire EEPROM interface to WRAM address space. Anyone know if it has been used for any game ?<br /><br />microwire EEPROM pinout:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent"><br />microwire EEPROM 93xxYY &#40;93C66 for example&#41;<br />       .--\/--.<br />CS  -&gt; |01  08| -  +5V<br />CLK -&gt; |02  07| -  NC<br />DI  -&gt; |03  06| -  +5V<br />DO  &lt;- |04  05| -  GND<br />       `------'</div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4943">l_oliveira</a> — Sat Jan 28, 2012 6:42 am</p><hr />
]]></content>
</entry>
</feed>