// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_648_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        chunk,
        x_hat_15_address0,
        x_hat_15_ce0,
        x_hat_15_we0,
        x_hat_15_d0,
        x_hat_14_address0,
        x_hat_14_ce0,
        x_hat_14_we0,
        x_hat_14_d0,
        x_hat_13_address0,
        x_hat_13_ce0,
        x_hat_13_we0,
        x_hat_13_d0,
        x_hat_12_address0,
        x_hat_12_ce0,
        x_hat_12_we0,
        x_hat_12_d0,
        x_hat_11_address0,
        x_hat_11_ce0,
        x_hat_11_we0,
        x_hat_11_d0,
        x_hat_10_address0,
        x_hat_10_ce0,
        x_hat_10_we0,
        x_hat_10_d0,
        x_hat_9_address0,
        x_hat_9_ce0,
        x_hat_9_we0,
        x_hat_9_d0,
        x_hat_8_address0,
        x_hat_8_ce0,
        x_hat_8_we0,
        x_hat_8_d0,
        x_hat_7_address0,
        x_hat_7_ce0,
        x_hat_7_we0,
        x_hat_7_d0,
        x_hat_6_address0,
        x_hat_6_ce0,
        x_hat_6_we0,
        x_hat_6_d0,
        x_hat_5_address0,
        x_hat_5_ce0,
        x_hat_5_we0,
        x_hat_5_d0,
        x_hat_4_address0,
        x_hat_4_ce0,
        x_hat_4_we0,
        x_hat_4_d0,
        x_hat_3_address0,
        x_hat_3_ce0,
        x_hat_3_we0,
        x_hat_3_d0,
        x_hat_2_address0,
        x_hat_2_ce0,
        x_hat_2_we0,
        x_hat_2_d0,
        x_hat_1_address0,
        x_hat_1_ce0,
        x_hat_1_we0,
        x_hat_1_d0,
        x_hat_address0,
        x_hat_ce0,
        x_hat_we0,
        x_hat_d0,
        x_address0,
        x_ce0,
        x_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        alpha,
        z_old_address0,
        z_old_ce0,
        z_old_q0,
        z_old_1_address0,
        z_old_1_ce0,
        z_old_1_q0,
        z_old_2_address0,
        z_old_2_ce0,
        z_old_2_q0,
        z_old_3_address0,
        z_old_3_ce0,
        z_old_3_q0,
        z_old_4_address0,
        z_old_4_ce0,
        z_old_4_q0,
        z_old_5_address0,
        z_old_5_ce0,
        z_old_5_q0,
        z_old_6_address0,
        z_old_6_ce0,
        z_old_6_q0,
        z_old_7_address0,
        z_old_7_ce0,
        z_old_7_q0,
        z_old_8_address0,
        z_old_8_ce0,
        z_old_8_q0,
        z_old_9_address0,
        z_old_9_ce0,
        z_old_9_q0,
        z_old_10_address0,
        z_old_10_ce0,
        z_old_10_q0,
        z_old_11_address0,
        z_old_11_ce0,
        z_old_11_q0,
        z_old_12_address0,
        z_old_12_ce0,
        z_old_12_q0,
        z_old_13_address0,
        z_old_13_ce0,
        z_old_13_q0,
        z_old_14_address0,
        z_old_14_ce0,
        z_old_14_q0,
        z_old_15_address0,
        z_old_15_ce0,
        z_old_15_q0,
        sub,
        grp_fu_1657_p_din0,
        grp_fu_1657_p_din1,
        grp_fu_1657_p_opcode,
        grp_fu_1657_p_dout0,
        grp_fu_1657_p_ce,
        grp_fu_1663_p_din0,
        grp_fu_1663_p_din1,
        grp_fu_1663_p_dout0,
        grp_fu_1663_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [30:0] chunk;
output  [2:0] x_hat_15_address0;
output   x_hat_15_ce0;
output   x_hat_15_we0;
output  [31:0] x_hat_15_d0;
output  [2:0] x_hat_14_address0;
output   x_hat_14_ce0;
output   x_hat_14_we0;
output  [31:0] x_hat_14_d0;
output  [2:0] x_hat_13_address0;
output   x_hat_13_ce0;
output   x_hat_13_we0;
output  [31:0] x_hat_13_d0;
output  [2:0] x_hat_12_address0;
output   x_hat_12_ce0;
output   x_hat_12_we0;
output  [31:0] x_hat_12_d0;
output  [2:0] x_hat_11_address0;
output   x_hat_11_ce0;
output   x_hat_11_we0;
output  [31:0] x_hat_11_d0;
output  [2:0] x_hat_10_address0;
output   x_hat_10_ce0;
output   x_hat_10_we0;
output  [31:0] x_hat_10_d0;
output  [2:0] x_hat_9_address0;
output   x_hat_9_ce0;
output   x_hat_9_we0;
output  [31:0] x_hat_9_d0;
output  [2:0] x_hat_8_address0;
output   x_hat_8_ce0;
output   x_hat_8_we0;
output  [31:0] x_hat_8_d0;
output  [2:0] x_hat_7_address0;
output   x_hat_7_ce0;
output   x_hat_7_we0;
output  [31:0] x_hat_7_d0;
output  [2:0] x_hat_6_address0;
output   x_hat_6_ce0;
output   x_hat_6_we0;
output  [31:0] x_hat_6_d0;
output  [2:0] x_hat_5_address0;
output   x_hat_5_ce0;
output   x_hat_5_we0;
output  [31:0] x_hat_5_d0;
output  [2:0] x_hat_4_address0;
output   x_hat_4_ce0;
output   x_hat_4_we0;
output  [31:0] x_hat_4_d0;
output  [2:0] x_hat_3_address0;
output   x_hat_3_ce0;
output   x_hat_3_we0;
output  [31:0] x_hat_3_d0;
output  [2:0] x_hat_2_address0;
output   x_hat_2_ce0;
output   x_hat_2_we0;
output  [31:0] x_hat_2_d0;
output  [2:0] x_hat_1_address0;
output   x_hat_1_ce0;
output   x_hat_1_we0;
output  [31:0] x_hat_1_d0;
output  [2:0] x_hat_address0;
output   x_hat_ce0;
output   x_hat_we0;
output  [31:0] x_hat_d0;
output  [2:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [2:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [2:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [2:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [2:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [2:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [2:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [2:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [2:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [2:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [2:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [2:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [2:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [2:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [2:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [2:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
input  [31:0] alpha;
output  [2:0] z_old_address0;
output   z_old_ce0;
input  [31:0] z_old_q0;
output  [2:0] z_old_1_address0;
output   z_old_1_ce0;
input  [31:0] z_old_1_q0;
output  [2:0] z_old_2_address0;
output   z_old_2_ce0;
input  [31:0] z_old_2_q0;
output  [2:0] z_old_3_address0;
output   z_old_3_ce0;
input  [31:0] z_old_3_q0;
output  [2:0] z_old_4_address0;
output   z_old_4_ce0;
input  [31:0] z_old_4_q0;
output  [2:0] z_old_5_address0;
output   z_old_5_ce0;
input  [31:0] z_old_5_q0;
output  [2:0] z_old_6_address0;
output   z_old_6_ce0;
input  [31:0] z_old_6_q0;
output  [2:0] z_old_7_address0;
output   z_old_7_ce0;
input  [31:0] z_old_7_q0;
output  [2:0] z_old_8_address0;
output   z_old_8_ce0;
input  [31:0] z_old_8_q0;
output  [2:0] z_old_9_address0;
output   z_old_9_ce0;
input  [31:0] z_old_9_q0;
output  [2:0] z_old_10_address0;
output   z_old_10_ce0;
input  [31:0] z_old_10_q0;
output  [2:0] z_old_11_address0;
output   z_old_11_ce0;
input  [31:0] z_old_11_q0;
output  [2:0] z_old_12_address0;
output   z_old_12_ce0;
input  [31:0] z_old_12_q0;
output  [2:0] z_old_13_address0;
output   z_old_13_ce0;
input  [31:0] z_old_13_q0;
output  [2:0] z_old_14_address0;
output   z_old_14_ce0;
input  [31:0] z_old_14_q0;
output  [2:0] z_old_15_address0;
output   z_old_15_ce0;
input  [31:0] z_old_15_q0;
input  [31:0] sub;
output  [31:0] grp_fu_1657_p_din0;
output  [31:0] grp_fu_1657_p_din1;
output  [0:0] grp_fu_1657_p_opcode;
input  [31:0] grp_fu_1657_p_dout0;
output   grp_fu_1657_p_ce;
output  [31:0] grp_fu_1663_p_din0;
output  [31:0] grp_fu_1663_p_din1;
input  [31:0] grp_fu_1663_p_dout0;
output   grp_fu_1663_p_ce;

reg ap_idle;
reg x_hat_15_ce0;
reg x_hat_15_we0;
reg x_hat_14_ce0;
reg x_hat_14_we0;
reg x_hat_13_ce0;
reg x_hat_13_we0;
reg x_hat_12_ce0;
reg x_hat_12_we0;
reg x_hat_11_ce0;
reg x_hat_11_we0;
reg x_hat_10_ce0;
reg x_hat_10_we0;
reg x_hat_9_ce0;
reg x_hat_9_we0;
reg x_hat_8_ce0;
reg x_hat_8_we0;
reg x_hat_7_ce0;
reg x_hat_7_we0;
reg x_hat_6_ce0;
reg x_hat_6_we0;
reg x_hat_5_ce0;
reg x_hat_5_we0;
reg x_hat_4_ce0;
reg x_hat_4_we0;
reg x_hat_3_ce0;
reg x_hat_3_we0;
reg x_hat_2_ce0;
reg x_hat_2_we0;
reg x_hat_1_ce0;
reg x_hat_1_we0;
reg x_hat_ce0;
reg x_hat_we0;
reg x_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg z_old_ce0;
reg z_old_1_ce0;
reg z_old_2_ce0;
reg z_old_3_ce0;
reg z_old_4_ce0;
reg z_old_5_ce0;
reg z_old_6_ce0;
reg z_old_7_ce0;
reg z_old_8_ce0;
reg z_old_9_ce0;
reg z_old_10_ce0;
reg z_old_11_ce0;
reg z_old_12_ce0;
reg z_old_13_ce0;
reg z_old_14_ce0;
reg z_old_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln648_fu_822_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln648_fu_834_p1;
reg   [3:0] trunc_ln648_reg_1068;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter1_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter2_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter3_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter4_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter5_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter6_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter7_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter8_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter9_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter10_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter11_reg;
reg   [3:0] trunc_ln648_reg_1068_pp0_iter12_reg;
reg   [2:0] x_hat_addr_reg_1234;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter1_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter2_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter3_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter4_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter5_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter6_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter7_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter8_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter9_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter10_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter11_reg;
reg   [2:0] x_hat_addr_reg_1234_pp0_iter12_reg;
reg   [2:0] x_hat_1_addr_reg_1239;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter1_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter2_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter3_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter4_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter5_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter6_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter7_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter8_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter9_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter10_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter11_reg;
reg   [2:0] x_hat_1_addr_reg_1239_pp0_iter12_reg;
reg   [2:0] x_hat_2_addr_reg_1244;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter1_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter2_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter3_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter4_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter5_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter6_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter7_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter8_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter9_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter10_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter11_reg;
reg   [2:0] x_hat_2_addr_reg_1244_pp0_iter12_reg;
reg   [2:0] x_hat_3_addr_reg_1249;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter1_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter2_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter3_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter4_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter5_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter6_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter7_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter8_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter9_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter10_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter11_reg;
reg   [2:0] x_hat_3_addr_reg_1249_pp0_iter12_reg;
reg   [2:0] x_hat_4_addr_reg_1254;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter1_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter2_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter3_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter4_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter5_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter6_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter7_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter8_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter9_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter10_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter11_reg;
reg   [2:0] x_hat_4_addr_reg_1254_pp0_iter12_reg;
reg   [2:0] x_hat_5_addr_reg_1259;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter1_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter2_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter3_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter4_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter5_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter6_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter7_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter8_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter9_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter10_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter11_reg;
reg   [2:0] x_hat_5_addr_reg_1259_pp0_iter12_reg;
reg   [2:0] x_hat_6_addr_reg_1264;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter1_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter2_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter3_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter4_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter5_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter6_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter7_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter8_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter9_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter10_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter11_reg;
reg   [2:0] x_hat_6_addr_reg_1264_pp0_iter12_reg;
reg   [2:0] x_hat_7_addr_reg_1269;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter1_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter2_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter3_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter4_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter5_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter6_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter7_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter8_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter9_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter10_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter11_reg;
reg   [2:0] x_hat_7_addr_reg_1269_pp0_iter12_reg;
reg   [2:0] x_hat_8_addr_reg_1274;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter1_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter2_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter3_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter4_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter5_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter6_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter7_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter8_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter9_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter10_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter11_reg;
reg   [2:0] x_hat_8_addr_reg_1274_pp0_iter12_reg;
reg   [2:0] x_hat_9_addr_reg_1279;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter1_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter2_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter3_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter4_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter5_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter6_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter7_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter8_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter9_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter10_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter11_reg;
reg   [2:0] x_hat_9_addr_reg_1279_pp0_iter12_reg;
reg   [2:0] x_hat_10_addr_reg_1284;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter1_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter2_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter3_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter4_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter5_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter6_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter7_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter8_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter9_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter10_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter11_reg;
reg   [2:0] x_hat_10_addr_reg_1284_pp0_iter12_reg;
reg   [2:0] x_hat_11_addr_reg_1289;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter1_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter2_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter3_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter4_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter5_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter6_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter7_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter8_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter9_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter10_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter11_reg;
reg   [2:0] x_hat_11_addr_reg_1289_pp0_iter12_reg;
reg   [2:0] x_hat_12_addr_reg_1294;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter1_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter2_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter3_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter4_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter5_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter6_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter7_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter8_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter9_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter10_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter11_reg;
reg   [2:0] x_hat_12_addr_reg_1294_pp0_iter12_reg;
reg   [2:0] x_hat_13_addr_reg_1299;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter1_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter2_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter3_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter4_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter5_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter6_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter7_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter8_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter9_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter10_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter11_reg;
reg   [2:0] x_hat_13_addr_reg_1299_pp0_iter12_reg;
reg   [2:0] x_hat_14_addr_reg_1304;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter1_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter2_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter3_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter4_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter5_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter6_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter7_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter8_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter9_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter10_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter11_reg;
reg   [2:0] x_hat_14_addr_reg_1304_pp0_iter12_reg;
reg   [2:0] x_hat_15_addr_reg_1309;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter1_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter2_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter3_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter4_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter5_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter6_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter7_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter8_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter9_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter10_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter11_reg;
reg   [2:0] x_hat_15_addr_reg_1309_pp0_iter12_reg;
wire   [31:0] tmp_6_fu_905_p35;
reg   [31:0] tmp_6_reg_1314;
wire   [31:0] tmp_7_fu_976_p35;
reg   [31:0] tmp_7_reg_1319;
reg   [31:0] mul1_reg_1324;
wire   [31:0] grp_fu_810_p2;
reg   [31:0] mul2_reg_1329;
reg   [31:0] add2_reg_1334;
wire   [63:0] zext_ln648_fu_848_p1;
wire    ap_block_pp0_stage0;
reg   [30:0] i_fu_172;
wire   [30:0] add_ln648_fu_828_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_4;
wire   [2:0] lshr_ln7_fu_838_p4;
wire   [31:0] tmp_6_fu_905_p33;
wire   [31:0] tmp_7_fu_976_p33;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [3:0] tmp_6_fu_905_p1;
wire   [3:0] tmp_6_fu_905_p3;
wire   [3:0] tmp_6_fu_905_p5;
wire   [3:0] tmp_6_fu_905_p7;
wire   [3:0] tmp_6_fu_905_p9;
wire   [3:0] tmp_6_fu_905_p11;
wire   [3:0] tmp_6_fu_905_p13;
wire   [3:0] tmp_6_fu_905_p15;
wire  signed [3:0] tmp_6_fu_905_p17;
wire  signed [3:0] tmp_6_fu_905_p19;
wire  signed [3:0] tmp_6_fu_905_p21;
wire  signed [3:0] tmp_6_fu_905_p23;
wire  signed [3:0] tmp_6_fu_905_p25;
wire  signed [3:0] tmp_6_fu_905_p27;
wire  signed [3:0] tmp_6_fu_905_p29;
wire  signed [3:0] tmp_6_fu_905_p31;
wire   [3:0] tmp_7_fu_976_p1;
wire   [3:0] tmp_7_fu_976_p3;
wire   [3:0] tmp_7_fu_976_p5;
wire   [3:0] tmp_7_fu_976_p7;
wire   [3:0] tmp_7_fu_976_p9;
wire   [3:0] tmp_7_fu_976_p11;
wire   [3:0] tmp_7_fu_976_p13;
wire   [3:0] tmp_7_fu_976_p15;
wire  signed [3:0] tmp_7_fu_976_p17;
wire  signed [3:0] tmp_7_fu_976_p19;
wire  signed [3:0] tmp_7_fu_976_p21;
wire  signed [3:0] tmp_7_fu_976_p23;
wire  signed [3:0] tmp_7_fu_976_p25;
wire  signed [3:0] tmp_7_fu_976_p27;
wire  signed [3:0] tmp_7_fu_976_p29;
wire  signed [3:0] tmp_7_fu_976_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 i_fu_172 = 31'd0;
#0 ap_done_reg = 1'b0;
end

krnl_bp_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub),
    .din1(tmp_7_reg_1319),
    .ce(1'b1),
    .dout(grp_fu_810_p2)
);

krnl_bp_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U193(
    .din0(x_q0),
    .din1(x_1_q0),
    .din2(x_2_q0),
    .din3(x_3_q0),
    .din4(x_4_q0),
    .din5(x_5_q0),
    .din6(x_6_q0),
    .din7(x_7_q0),
    .din8(x_8_q0),
    .din9(x_9_q0),
    .din10(x_10_q0),
    .din11(x_11_q0),
    .din12(x_12_q0),
    .din13(x_13_q0),
    .din14(x_14_q0),
    .din15(x_15_q0),
    .def(tmp_6_fu_905_p33),
    .sel(trunc_ln648_reg_1068),
    .dout(tmp_6_fu_905_p35)
);

krnl_bp_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U194(
    .din0(z_old_q0),
    .din1(z_old_1_q0),
    .din2(z_old_2_q0),
    .din3(z_old_3_q0),
    .din4(z_old_4_q0),
    .din5(z_old_5_q0),
    .din6(z_old_6_q0),
    .din7(z_old_7_q0),
    .din8(z_old_8_q0),
    .din9(z_old_9_q0),
    .din10(z_old_10_q0),
    .din11(z_old_11_q0),
    .din12(z_old_12_q0),
    .din13(z_old_13_q0),
    .din14(z_old_14_q0),
    .din15(z_old_15_q0),
    .def(tmp_7_fu_976_p33),
    .sel(trunc_ln648_reg_1068),
    .dout(tmp_7_fu_976_p35)
);

krnl_bp_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln648_fu_822_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_172 <= add_ln648_fu_828_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_172 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add2_reg_1334 <= grp_fu_1657_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul1_reg_1324 <= grp_fu_1663_p_dout0;
        mul2_reg_1329 <= grp_fu_810_p2;
        trunc_ln648_reg_1068_pp0_iter10_reg <= trunc_ln648_reg_1068_pp0_iter9_reg;
        trunc_ln648_reg_1068_pp0_iter11_reg <= trunc_ln648_reg_1068_pp0_iter10_reg;
        trunc_ln648_reg_1068_pp0_iter12_reg <= trunc_ln648_reg_1068_pp0_iter11_reg;
        trunc_ln648_reg_1068_pp0_iter2_reg <= trunc_ln648_reg_1068_pp0_iter1_reg;
        trunc_ln648_reg_1068_pp0_iter3_reg <= trunc_ln648_reg_1068_pp0_iter2_reg;
        trunc_ln648_reg_1068_pp0_iter4_reg <= trunc_ln648_reg_1068_pp0_iter3_reg;
        trunc_ln648_reg_1068_pp0_iter5_reg <= trunc_ln648_reg_1068_pp0_iter4_reg;
        trunc_ln648_reg_1068_pp0_iter6_reg <= trunc_ln648_reg_1068_pp0_iter5_reg;
        trunc_ln648_reg_1068_pp0_iter7_reg <= trunc_ln648_reg_1068_pp0_iter6_reg;
        trunc_ln648_reg_1068_pp0_iter8_reg <= trunc_ln648_reg_1068_pp0_iter7_reg;
        trunc_ln648_reg_1068_pp0_iter9_reg <= trunc_ln648_reg_1068_pp0_iter8_reg;
        x_hat_10_addr_reg_1284_pp0_iter10_reg <= x_hat_10_addr_reg_1284_pp0_iter9_reg;
        x_hat_10_addr_reg_1284_pp0_iter11_reg <= x_hat_10_addr_reg_1284_pp0_iter10_reg;
        x_hat_10_addr_reg_1284_pp0_iter12_reg <= x_hat_10_addr_reg_1284_pp0_iter11_reg;
        x_hat_10_addr_reg_1284_pp0_iter2_reg <= x_hat_10_addr_reg_1284_pp0_iter1_reg;
        x_hat_10_addr_reg_1284_pp0_iter3_reg <= x_hat_10_addr_reg_1284_pp0_iter2_reg;
        x_hat_10_addr_reg_1284_pp0_iter4_reg <= x_hat_10_addr_reg_1284_pp0_iter3_reg;
        x_hat_10_addr_reg_1284_pp0_iter5_reg <= x_hat_10_addr_reg_1284_pp0_iter4_reg;
        x_hat_10_addr_reg_1284_pp0_iter6_reg <= x_hat_10_addr_reg_1284_pp0_iter5_reg;
        x_hat_10_addr_reg_1284_pp0_iter7_reg <= x_hat_10_addr_reg_1284_pp0_iter6_reg;
        x_hat_10_addr_reg_1284_pp0_iter8_reg <= x_hat_10_addr_reg_1284_pp0_iter7_reg;
        x_hat_10_addr_reg_1284_pp0_iter9_reg <= x_hat_10_addr_reg_1284_pp0_iter8_reg;
        x_hat_11_addr_reg_1289_pp0_iter10_reg <= x_hat_11_addr_reg_1289_pp0_iter9_reg;
        x_hat_11_addr_reg_1289_pp0_iter11_reg <= x_hat_11_addr_reg_1289_pp0_iter10_reg;
        x_hat_11_addr_reg_1289_pp0_iter12_reg <= x_hat_11_addr_reg_1289_pp0_iter11_reg;
        x_hat_11_addr_reg_1289_pp0_iter2_reg <= x_hat_11_addr_reg_1289_pp0_iter1_reg;
        x_hat_11_addr_reg_1289_pp0_iter3_reg <= x_hat_11_addr_reg_1289_pp0_iter2_reg;
        x_hat_11_addr_reg_1289_pp0_iter4_reg <= x_hat_11_addr_reg_1289_pp0_iter3_reg;
        x_hat_11_addr_reg_1289_pp0_iter5_reg <= x_hat_11_addr_reg_1289_pp0_iter4_reg;
        x_hat_11_addr_reg_1289_pp0_iter6_reg <= x_hat_11_addr_reg_1289_pp0_iter5_reg;
        x_hat_11_addr_reg_1289_pp0_iter7_reg <= x_hat_11_addr_reg_1289_pp0_iter6_reg;
        x_hat_11_addr_reg_1289_pp0_iter8_reg <= x_hat_11_addr_reg_1289_pp0_iter7_reg;
        x_hat_11_addr_reg_1289_pp0_iter9_reg <= x_hat_11_addr_reg_1289_pp0_iter8_reg;
        x_hat_12_addr_reg_1294_pp0_iter10_reg <= x_hat_12_addr_reg_1294_pp0_iter9_reg;
        x_hat_12_addr_reg_1294_pp0_iter11_reg <= x_hat_12_addr_reg_1294_pp0_iter10_reg;
        x_hat_12_addr_reg_1294_pp0_iter12_reg <= x_hat_12_addr_reg_1294_pp0_iter11_reg;
        x_hat_12_addr_reg_1294_pp0_iter2_reg <= x_hat_12_addr_reg_1294_pp0_iter1_reg;
        x_hat_12_addr_reg_1294_pp0_iter3_reg <= x_hat_12_addr_reg_1294_pp0_iter2_reg;
        x_hat_12_addr_reg_1294_pp0_iter4_reg <= x_hat_12_addr_reg_1294_pp0_iter3_reg;
        x_hat_12_addr_reg_1294_pp0_iter5_reg <= x_hat_12_addr_reg_1294_pp0_iter4_reg;
        x_hat_12_addr_reg_1294_pp0_iter6_reg <= x_hat_12_addr_reg_1294_pp0_iter5_reg;
        x_hat_12_addr_reg_1294_pp0_iter7_reg <= x_hat_12_addr_reg_1294_pp0_iter6_reg;
        x_hat_12_addr_reg_1294_pp0_iter8_reg <= x_hat_12_addr_reg_1294_pp0_iter7_reg;
        x_hat_12_addr_reg_1294_pp0_iter9_reg <= x_hat_12_addr_reg_1294_pp0_iter8_reg;
        x_hat_13_addr_reg_1299_pp0_iter10_reg <= x_hat_13_addr_reg_1299_pp0_iter9_reg;
        x_hat_13_addr_reg_1299_pp0_iter11_reg <= x_hat_13_addr_reg_1299_pp0_iter10_reg;
        x_hat_13_addr_reg_1299_pp0_iter12_reg <= x_hat_13_addr_reg_1299_pp0_iter11_reg;
        x_hat_13_addr_reg_1299_pp0_iter2_reg <= x_hat_13_addr_reg_1299_pp0_iter1_reg;
        x_hat_13_addr_reg_1299_pp0_iter3_reg <= x_hat_13_addr_reg_1299_pp0_iter2_reg;
        x_hat_13_addr_reg_1299_pp0_iter4_reg <= x_hat_13_addr_reg_1299_pp0_iter3_reg;
        x_hat_13_addr_reg_1299_pp0_iter5_reg <= x_hat_13_addr_reg_1299_pp0_iter4_reg;
        x_hat_13_addr_reg_1299_pp0_iter6_reg <= x_hat_13_addr_reg_1299_pp0_iter5_reg;
        x_hat_13_addr_reg_1299_pp0_iter7_reg <= x_hat_13_addr_reg_1299_pp0_iter6_reg;
        x_hat_13_addr_reg_1299_pp0_iter8_reg <= x_hat_13_addr_reg_1299_pp0_iter7_reg;
        x_hat_13_addr_reg_1299_pp0_iter9_reg <= x_hat_13_addr_reg_1299_pp0_iter8_reg;
        x_hat_14_addr_reg_1304_pp0_iter10_reg <= x_hat_14_addr_reg_1304_pp0_iter9_reg;
        x_hat_14_addr_reg_1304_pp0_iter11_reg <= x_hat_14_addr_reg_1304_pp0_iter10_reg;
        x_hat_14_addr_reg_1304_pp0_iter12_reg <= x_hat_14_addr_reg_1304_pp0_iter11_reg;
        x_hat_14_addr_reg_1304_pp0_iter2_reg <= x_hat_14_addr_reg_1304_pp0_iter1_reg;
        x_hat_14_addr_reg_1304_pp0_iter3_reg <= x_hat_14_addr_reg_1304_pp0_iter2_reg;
        x_hat_14_addr_reg_1304_pp0_iter4_reg <= x_hat_14_addr_reg_1304_pp0_iter3_reg;
        x_hat_14_addr_reg_1304_pp0_iter5_reg <= x_hat_14_addr_reg_1304_pp0_iter4_reg;
        x_hat_14_addr_reg_1304_pp0_iter6_reg <= x_hat_14_addr_reg_1304_pp0_iter5_reg;
        x_hat_14_addr_reg_1304_pp0_iter7_reg <= x_hat_14_addr_reg_1304_pp0_iter6_reg;
        x_hat_14_addr_reg_1304_pp0_iter8_reg <= x_hat_14_addr_reg_1304_pp0_iter7_reg;
        x_hat_14_addr_reg_1304_pp0_iter9_reg <= x_hat_14_addr_reg_1304_pp0_iter8_reg;
        x_hat_15_addr_reg_1309_pp0_iter10_reg <= x_hat_15_addr_reg_1309_pp0_iter9_reg;
        x_hat_15_addr_reg_1309_pp0_iter11_reg <= x_hat_15_addr_reg_1309_pp0_iter10_reg;
        x_hat_15_addr_reg_1309_pp0_iter12_reg <= x_hat_15_addr_reg_1309_pp0_iter11_reg;
        x_hat_15_addr_reg_1309_pp0_iter2_reg <= x_hat_15_addr_reg_1309_pp0_iter1_reg;
        x_hat_15_addr_reg_1309_pp0_iter3_reg <= x_hat_15_addr_reg_1309_pp0_iter2_reg;
        x_hat_15_addr_reg_1309_pp0_iter4_reg <= x_hat_15_addr_reg_1309_pp0_iter3_reg;
        x_hat_15_addr_reg_1309_pp0_iter5_reg <= x_hat_15_addr_reg_1309_pp0_iter4_reg;
        x_hat_15_addr_reg_1309_pp0_iter6_reg <= x_hat_15_addr_reg_1309_pp0_iter5_reg;
        x_hat_15_addr_reg_1309_pp0_iter7_reg <= x_hat_15_addr_reg_1309_pp0_iter6_reg;
        x_hat_15_addr_reg_1309_pp0_iter8_reg <= x_hat_15_addr_reg_1309_pp0_iter7_reg;
        x_hat_15_addr_reg_1309_pp0_iter9_reg <= x_hat_15_addr_reg_1309_pp0_iter8_reg;
        x_hat_1_addr_reg_1239_pp0_iter10_reg <= x_hat_1_addr_reg_1239_pp0_iter9_reg;
        x_hat_1_addr_reg_1239_pp0_iter11_reg <= x_hat_1_addr_reg_1239_pp0_iter10_reg;
        x_hat_1_addr_reg_1239_pp0_iter12_reg <= x_hat_1_addr_reg_1239_pp0_iter11_reg;
        x_hat_1_addr_reg_1239_pp0_iter2_reg <= x_hat_1_addr_reg_1239_pp0_iter1_reg;
        x_hat_1_addr_reg_1239_pp0_iter3_reg <= x_hat_1_addr_reg_1239_pp0_iter2_reg;
        x_hat_1_addr_reg_1239_pp0_iter4_reg <= x_hat_1_addr_reg_1239_pp0_iter3_reg;
        x_hat_1_addr_reg_1239_pp0_iter5_reg <= x_hat_1_addr_reg_1239_pp0_iter4_reg;
        x_hat_1_addr_reg_1239_pp0_iter6_reg <= x_hat_1_addr_reg_1239_pp0_iter5_reg;
        x_hat_1_addr_reg_1239_pp0_iter7_reg <= x_hat_1_addr_reg_1239_pp0_iter6_reg;
        x_hat_1_addr_reg_1239_pp0_iter8_reg <= x_hat_1_addr_reg_1239_pp0_iter7_reg;
        x_hat_1_addr_reg_1239_pp0_iter9_reg <= x_hat_1_addr_reg_1239_pp0_iter8_reg;
        x_hat_2_addr_reg_1244_pp0_iter10_reg <= x_hat_2_addr_reg_1244_pp0_iter9_reg;
        x_hat_2_addr_reg_1244_pp0_iter11_reg <= x_hat_2_addr_reg_1244_pp0_iter10_reg;
        x_hat_2_addr_reg_1244_pp0_iter12_reg <= x_hat_2_addr_reg_1244_pp0_iter11_reg;
        x_hat_2_addr_reg_1244_pp0_iter2_reg <= x_hat_2_addr_reg_1244_pp0_iter1_reg;
        x_hat_2_addr_reg_1244_pp0_iter3_reg <= x_hat_2_addr_reg_1244_pp0_iter2_reg;
        x_hat_2_addr_reg_1244_pp0_iter4_reg <= x_hat_2_addr_reg_1244_pp0_iter3_reg;
        x_hat_2_addr_reg_1244_pp0_iter5_reg <= x_hat_2_addr_reg_1244_pp0_iter4_reg;
        x_hat_2_addr_reg_1244_pp0_iter6_reg <= x_hat_2_addr_reg_1244_pp0_iter5_reg;
        x_hat_2_addr_reg_1244_pp0_iter7_reg <= x_hat_2_addr_reg_1244_pp0_iter6_reg;
        x_hat_2_addr_reg_1244_pp0_iter8_reg <= x_hat_2_addr_reg_1244_pp0_iter7_reg;
        x_hat_2_addr_reg_1244_pp0_iter9_reg <= x_hat_2_addr_reg_1244_pp0_iter8_reg;
        x_hat_3_addr_reg_1249_pp0_iter10_reg <= x_hat_3_addr_reg_1249_pp0_iter9_reg;
        x_hat_3_addr_reg_1249_pp0_iter11_reg <= x_hat_3_addr_reg_1249_pp0_iter10_reg;
        x_hat_3_addr_reg_1249_pp0_iter12_reg <= x_hat_3_addr_reg_1249_pp0_iter11_reg;
        x_hat_3_addr_reg_1249_pp0_iter2_reg <= x_hat_3_addr_reg_1249_pp0_iter1_reg;
        x_hat_3_addr_reg_1249_pp0_iter3_reg <= x_hat_3_addr_reg_1249_pp0_iter2_reg;
        x_hat_3_addr_reg_1249_pp0_iter4_reg <= x_hat_3_addr_reg_1249_pp0_iter3_reg;
        x_hat_3_addr_reg_1249_pp0_iter5_reg <= x_hat_3_addr_reg_1249_pp0_iter4_reg;
        x_hat_3_addr_reg_1249_pp0_iter6_reg <= x_hat_3_addr_reg_1249_pp0_iter5_reg;
        x_hat_3_addr_reg_1249_pp0_iter7_reg <= x_hat_3_addr_reg_1249_pp0_iter6_reg;
        x_hat_3_addr_reg_1249_pp0_iter8_reg <= x_hat_3_addr_reg_1249_pp0_iter7_reg;
        x_hat_3_addr_reg_1249_pp0_iter9_reg <= x_hat_3_addr_reg_1249_pp0_iter8_reg;
        x_hat_4_addr_reg_1254_pp0_iter10_reg <= x_hat_4_addr_reg_1254_pp0_iter9_reg;
        x_hat_4_addr_reg_1254_pp0_iter11_reg <= x_hat_4_addr_reg_1254_pp0_iter10_reg;
        x_hat_4_addr_reg_1254_pp0_iter12_reg <= x_hat_4_addr_reg_1254_pp0_iter11_reg;
        x_hat_4_addr_reg_1254_pp0_iter2_reg <= x_hat_4_addr_reg_1254_pp0_iter1_reg;
        x_hat_4_addr_reg_1254_pp0_iter3_reg <= x_hat_4_addr_reg_1254_pp0_iter2_reg;
        x_hat_4_addr_reg_1254_pp0_iter4_reg <= x_hat_4_addr_reg_1254_pp0_iter3_reg;
        x_hat_4_addr_reg_1254_pp0_iter5_reg <= x_hat_4_addr_reg_1254_pp0_iter4_reg;
        x_hat_4_addr_reg_1254_pp0_iter6_reg <= x_hat_4_addr_reg_1254_pp0_iter5_reg;
        x_hat_4_addr_reg_1254_pp0_iter7_reg <= x_hat_4_addr_reg_1254_pp0_iter6_reg;
        x_hat_4_addr_reg_1254_pp0_iter8_reg <= x_hat_4_addr_reg_1254_pp0_iter7_reg;
        x_hat_4_addr_reg_1254_pp0_iter9_reg <= x_hat_4_addr_reg_1254_pp0_iter8_reg;
        x_hat_5_addr_reg_1259_pp0_iter10_reg <= x_hat_5_addr_reg_1259_pp0_iter9_reg;
        x_hat_5_addr_reg_1259_pp0_iter11_reg <= x_hat_5_addr_reg_1259_pp0_iter10_reg;
        x_hat_5_addr_reg_1259_pp0_iter12_reg <= x_hat_5_addr_reg_1259_pp0_iter11_reg;
        x_hat_5_addr_reg_1259_pp0_iter2_reg <= x_hat_5_addr_reg_1259_pp0_iter1_reg;
        x_hat_5_addr_reg_1259_pp0_iter3_reg <= x_hat_5_addr_reg_1259_pp0_iter2_reg;
        x_hat_5_addr_reg_1259_pp0_iter4_reg <= x_hat_5_addr_reg_1259_pp0_iter3_reg;
        x_hat_5_addr_reg_1259_pp0_iter5_reg <= x_hat_5_addr_reg_1259_pp0_iter4_reg;
        x_hat_5_addr_reg_1259_pp0_iter6_reg <= x_hat_5_addr_reg_1259_pp0_iter5_reg;
        x_hat_5_addr_reg_1259_pp0_iter7_reg <= x_hat_5_addr_reg_1259_pp0_iter6_reg;
        x_hat_5_addr_reg_1259_pp0_iter8_reg <= x_hat_5_addr_reg_1259_pp0_iter7_reg;
        x_hat_5_addr_reg_1259_pp0_iter9_reg <= x_hat_5_addr_reg_1259_pp0_iter8_reg;
        x_hat_6_addr_reg_1264_pp0_iter10_reg <= x_hat_6_addr_reg_1264_pp0_iter9_reg;
        x_hat_6_addr_reg_1264_pp0_iter11_reg <= x_hat_6_addr_reg_1264_pp0_iter10_reg;
        x_hat_6_addr_reg_1264_pp0_iter12_reg <= x_hat_6_addr_reg_1264_pp0_iter11_reg;
        x_hat_6_addr_reg_1264_pp0_iter2_reg <= x_hat_6_addr_reg_1264_pp0_iter1_reg;
        x_hat_6_addr_reg_1264_pp0_iter3_reg <= x_hat_6_addr_reg_1264_pp0_iter2_reg;
        x_hat_6_addr_reg_1264_pp0_iter4_reg <= x_hat_6_addr_reg_1264_pp0_iter3_reg;
        x_hat_6_addr_reg_1264_pp0_iter5_reg <= x_hat_6_addr_reg_1264_pp0_iter4_reg;
        x_hat_6_addr_reg_1264_pp0_iter6_reg <= x_hat_6_addr_reg_1264_pp0_iter5_reg;
        x_hat_6_addr_reg_1264_pp0_iter7_reg <= x_hat_6_addr_reg_1264_pp0_iter6_reg;
        x_hat_6_addr_reg_1264_pp0_iter8_reg <= x_hat_6_addr_reg_1264_pp0_iter7_reg;
        x_hat_6_addr_reg_1264_pp0_iter9_reg <= x_hat_6_addr_reg_1264_pp0_iter8_reg;
        x_hat_7_addr_reg_1269_pp0_iter10_reg <= x_hat_7_addr_reg_1269_pp0_iter9_reg;
        x_hat_7_addr_reg_1269_pp0_iter11_reg <= x_hat_7_addr_reg_1269_pp0_iter10_reg;
        x_hat_7_addr_reg_1269_pp0_iter12_reg <= x_hat_7_addr_reg_1269_pp0_iter11_reg;
        x_hat_7_addr_reg_1269_pp0_iter2_reg <= x_hat_7_addr_reg_1269_pp0_iter1_reg;
        x_hat_7_addr_reg_1269_pp0_iter3_reg <= x_hat_7_addr_reg_1269_pp0_iter2_reg;
        x_hat_7_addr_reg_1269_pp0_iter4_reg <= x_hat_7_addr_reg_1269_pp0_iter3_reg;
        x_hat_7_addr_reg_1269_pp0_iter5_reg <= x_hat_7_addr_reg_1269_pp0_iter4_reg;
        x_hat_7_addr_reg_1269_pp0_iter6_reg <= x_hat_7_addr_reg_1269_pp0_iter5_reg;
        x_hat_7_addr_reg_1269_pp0_iter7_reg <= x_hat_7_addr_reg_1269_pp0_iter6_reg;
        x_hat_7_addr_reg_1269_pp0_iter8_reg <= x_hat_7_addr_reg_1269_pp0_iter7_reg;
        x_hat_7_addr_reg_1269_pp0_iter9_reg <= x_hat_7_addr_reg_1269_pp0_iter8_reg;
        x_hat_8_addr_reg_1274_pp0_iter10_reg <= x_hat_8_addr_reg_1274_pp0_iter9_reg;
        x_hat_8_addr_reg_1274_pp0_iter11_reg <= x_hat_8_addr_reg_1274_pp0_iter10_reg;
        x_hat_8_addr_reg_1274_pp0_iter12_reg <= x_hat_8_addr_reg_1274_pp0_iter11_reg;
        x_hat_8_addr_reg_1274_pp0_iter2_reg <= x_hat_8_addr_reg_1274_pp0_iter1_reg;
        x_hat_8_addr_reg_1274_pp0_iter3_reg <= x_hat_8_addr_reg_1274_pp0_iter2_reg;
        x_hat_8_addr_reg_1274_pp0_iter4_reg <= x_hat_8_addr_reg_1274_pp0_iter3_reg;
        x_hat_8_addr_reg_1274_pp0_iter5_reg <= x_hat_8_addr_reg_1274_pp0_iter4_reg;
        x_hat_8_addr_reg_1274_pp0_iter6_reg <= x_hat_8_addr_reg_1274_pp0_iter5_reg;
        x_hat_8_addr_reg_1274_pp0_iter7_reg <= x_hat_8_addr_reg_1274_pp0_iter6_reg;
        x_hat_8_addr_reg_1274_pp0_iter8_reg <= x_hat_8_addr_reg_1274_pp0_iter7_reg;
        x_hat_8_addr_reg_1274_pp0_iter9_reg <= x_hat_8_addr_reg_1274_pp0_iter8_reg;
        x_hat_9_addr_reg_1279_pp0_iter10_reg <= x_hat_9_addr_reg_1279_pp0_iter9_reg;
        x_hat_9_addr_reg_1279_pp0_iter11_reg <= x_hat_9_addr_reg_1279_pp0_iter10_reg;
        x_hat_9_addr_reg_1279_pp0_iter12_reg <= x_hat_9_addr_reg_1279_pp0_iter11_reg;
        x_hat_9_addr_reg_1279_pp0_iter2_reg <= x_hat_9_addr_reg_1279_pp0_iter1_reg;
        x_hat_9_addr_reg_1279_pp0_iter3_reg <= x_hat_9_addr_reg_1279_pp0_iter2_reg;
        x_hat_9_addr_reg_1279_pp0_iter4_reg <= x_hat_9_addr_reg_1279_pp0_iter3_reg;
        x_hat_9_addr_reg_1279_pp0_iter5_reg <= x_hat_9_addr_reg_1279_pp0_iter4_reg;
        x_hat_9_addr_reg_1279_pp0_iter6_reg <= x_hat_9_addr_reg_1279_pp0_iter5_reg;
        x_hat_9_addr_reg_1279_pp0_iter7_reg <= x_hat_9_addr_reg_1279_pp0_iter6_reg;
        x_hat_9_addr_reg_1279_pp0_iter8_reg <= x_hat_9_addr_reg_1279_pp0_iter7_reg;
        x_hat_9_addr_reg_1279_pp0_iter9_reg <= x_hat_9_addr_reg_1279_pp0_iter8_reg;
        x_hat_addr_reg_1234_pp0_iter10_reg <= x_hat_addr_reg_1234_pp0_iter9_reg;
        x_hat_addr_reg_1234_pp0_iter11_reg <= x_hat_addr_reg_1234_pp0_iter10_reg;
        x_hat_addr_reg_1234_pp0_iter12_reg <= x_hat_addr_reg_1234_pp0_iter11_reg;
        x_hat_addr_reg_1234_pp0_iter2_reg <= x_hat_addr_reg_1234_pp0_iter1_reg;
        x_hat_addr_reg_1234_pp0_iter3_reg <= x_hat_addr_reg_1234_pp0_iter2_reg;
        x_hat_addr_reg_1234_pp0_iter4_reg <= x_hat_addr_reg_1234_pp0_iter3_reg;
        x_hat_addr_reg_1234_pp0_iter5_reg <= x_hat_addr_reg_1234_pp0_iter4_reg;
        x_hat_addr_reg_1234_pp0_iter6_reg <= x_hat_addr_reg_1234_pp0_iter5_reg;
        x_hat_addr_reg_1234_pp0_iter7_reg <= x_hat_addr_reg_1234_pp0_iter6_reg;
        x_hat_addr_reg_1234_pp0_iter8_reg <= x_hat_addr_reg_1234_pp0_iter7_reg;
        x_hat_addr_reg_1234_pp0_iter9_reg <= x_hat_addr_reg_1234_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_6_reg_1314 <= tmp_6_fu_905_p35;
        tmp_7_reg_1319 <= tmp_7_fu_976_p35;
        trunc_ln648_reg_1068 <= trunc_ln648_fu_834_p1;
        trunc_ln648_reg_1068_pp0_iter1_reg <= trunc_ln648_reg_1068;
        x_hat_10_addr_reg_1284 <= zext_ln648_fu_848_p1;
        x_hat_10_addr_reg_1284_pp0_iter1_reg <= x_hat_10_addr_reg_1284;
        x_hat_11_addr_reg_1289 <= zext_ln648_fu_848_p1;
        x_hat_11_addr_reg_1289_pp0_iter1_reg <= x_hat_11_addr_reg_1289;
        x_hat_12_addr_reg_1294 <= zext_ln648_fu_848_p1;
        x_hat_12_addr_reg_1294_pp0_iter1_reg <= x_hat_12_addr_reg_1294;
        x_hat_13_addr_reg_1299 <= zext_ln648_fu_848_p1;
        x_hat_13_addr_reg_1299_pp0_iter1_reg <= x_hat_13_addr_reg_1299;
        x_hat_14_addr_reg_1304 <= zext_ln648_fu_848_p1;
        x_hat_14_addr_reg_1304_pp0_iter1_reg <= x_hat_14_addr_reg_1304;
        x_hat_15_addr_reg_1309 <= zext_ln648_fu_848_p1;
        x_hat_15_addr_reg_1309_pp0_iter1_reg <= x_hat_15_addr_reg_1309;
        x_hat_1_addr_reg_1239 <= zext_ln648_fu_848_p1;
        x_hat_1_addr_reg_1239_pp0_iter1_reg <= x_hat_1_addr_reg_1239;
        x_hat_2_addr_reg_1244 <= zext_ln648_fu_848_p1;
        x_hat_2_addr_reg_1244_pp0_iter1_reg <= x_hat_2_addr_reg_1244;
        x_hat_3_addr_reg_1249 <= zext_ln648_fu_848_p1;
        x_hat_3_addr_reg_1249_pp0_iter1_reg <= x_hat_3_addr_reg_1249;
        x_hat_4_addr_reg_1254 <= zext_ln648_fu_848_p1;
        x_hat_4_addr_reg_1254_pp0_iter1_reg <= x_hat_4_addr_reg_1254;
        x_hat_5_addr_reg_1259 <= zext_ln648_fu_848_p1;
        x_hat_5_addr_reg_1259_pp0_iter1_reg <= x_hat_5_addr_reg_1259;
        x_hat_6_addr_reg_1264 <= zext_ln648_fu_848_p1;
        x_hat_6_addr_reg_1264_pp0_iter1_reg <= x_hat_6_addr_reg_1264;
        x_hat_7_addr_reg_1269 <= zext_ln648_fu_848_p1;
        x_hat_7_addr_reg_1269_pp0_iter1_reg <= x_hat_7_addr_reg_1269;
        x_hat_8_addr_reg_1274 <= zext_ln648_fu_848_p1;
        x_hat_8_addr_reg_1274_pp0_iter1_reg <= x_hat_8_addr_reg_1274;
        x_hat_9_addr_reg_1279 <= zext_ln648_fu_848_p1;
        x_hat_9_addr_reg_1279_pp0_iter1_reg <= x_hat_9_addr_reg_1279;
        x_hat_addr_reg_1234 <= zext_ln648_fu_848_p1;
        x_hat_addr_reg_1234_pp0_iter1_reg <= x_hat_addr_reg_1234;
    end
end

always @ (*) begin
    if (((icmp_ln648_fu_822_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 31'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_10_ce0 = 1'b1;
    end else begin
        x_hat_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd10))) begin
        x_hat_10_we0 = 1'b1;
    end else begin
        x_hat_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_11_ce0 = 1'b1;
    end else begin
        x_hat_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd11))) begin
        x_hat_11_we0 = 1'b1;
    end else begin
        x_hat_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_12_ce0 = 1'b1;
    end else begin
        x_hat_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd12))) begin
        x_hat_12_we0 = 1'b1;
    end else begin
        x_hat_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_13_ce0 = 1'b1;
    end else begin
        x_hat_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd13))) begin
        x_hat_13_we0 = 1'b1;
    end else begin
        x_hat_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_14_ce0 = 1'b1;
    end else begin
        x_hat_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd14))) begin
        x_hat_14_we0 = 1'b1;
    end else begin
        x_hat_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_15_ce0 = 1'b1;
    end else begin
        x_hat_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd15))) begin
        x_hat_15_we0 = 1'b1;
    end else begin
        x_hat_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_1_ce0 = 1'b1;
    end else begin
        x_hat_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd1))) begin
        x_hat_1_we0 = 1'b1;
    end else begin
        x_hat_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_2_ce0 = 1'b1;
    end else begin
        x_hat_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd2))) begin
        x_hat_2_we0 = 1'b1;
    end else begin
        x_hat_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_3_ce0 = 1'b1;
    end else begin
        x_hat_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd3))) begin
        x_hat_3_we0 = 1'b1;
    end else begin
        x_hat_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_4_ce0 = 1'b1;
    end else begin
        x_hat_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd4))) begin
        x_hat_4_we0 = 1'b1;
    end else begin
        x_hat_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_5_ce0 = 1'b1;
    end else begin
        x_hat_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd5))) begin
        x_hat_5_we0 = 1'b1;
    end else begin
        x_hat_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_6_ce0 = 1'b1;
    end else begin
        x_hat_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd6))) begin
        x_hat_6_we0 = 1'b1;
    end else begin
        x_hat_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_7_ce0 = 1'b1;
    end else begin
        x_hat_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd7))) begin
        x_hat_7_we0 = 1'b1;
    end else begin
        x_hat_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_8_ce0 = 1'b1;
    end else begin
        x_hat_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd8))) begin
        x_hat_8_we0 = 1'b1;
    end else begin
        x_hat_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_9_ce0 = 1'b1;
    end else begin
        x_hat_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd9))) begin
        x_hat_9_we0 = 1'b1;
    end else begin
        x_hat_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_hat_ce0 = 1'b1;
    end else begin
        x_hat_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (trunc_ln648_reg_1068_pp0_iter12_reg == 4'd0))) begin
        x_hat_we0 = 1'b1;
    end else begin
        x_hat_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_10_ce0 = 1'b1;
    end else begin
        z_old_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_11_ce0 = 1'b1;
    end else begin
        z_old_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_12_ce0 = 1'b1;
    end else begin
        z_old_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_13_ce0 = 1'b1;
    end else begin
        z_old_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_14_ce0 = 1'b1;
    end else begin
        z_old_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_15_ce0 = 1'b1;
    end else begin
        z_old_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_1_ce0 = 1'b1;
    end else begin
        z_old_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_2_ce0 = 1'b1;
    end else begin
        z_old_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_3_ce0 = 1'b1;
    end else begin
        z_old_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_4_ce0 = 1'b1;
    end else begin
        z_old_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_5_ce0 = 1'b1;
    end else begin
        z_old_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_6_ce0 = 1'b1;
    end else begin
        z_old_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_7_ce0 = 1'b1;
    end else begin
        z_old_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_8_ce0 = 1'b1;
    end else begin
        z_old_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_9_ce0 = 1'b1;
    end else begin
        z_old_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_old_ce0 = 1'b1;
    end else begin
        z_old_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln648_fu_828_p2 = (ap_sig_allocacmp_i_4 + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_1657_p_ce = 1'b1;

assign grp_fu_1657_p_din0 = mul1_reg_1324;

assign grp_fu_1657_p_din1 = mul2_reg_1329;

assign grp_fu_1657_p_opcode = 2'd0;

assign grp_fu_1663_p_ce = 1'b1;

assign grp_fu_1663_p_din0 = tmp_6_reg_1314;

assign grp_fu_1663_p_din1 = alpha;

assign icmp_ln648_fu_822_p2 = ((ap_sig_allocacmp_i_4 == chunk) ? 1'b1 : 1'b0);

assign lshr_ln7_fu_838_p4 = {{ap_sig_allocacmp_i_4[6:4]}};

assign tmp_6_fu_905_p33 = 'bx;

assign tmp_7_fu_976_p33 = 'bx;

assign trunc_ln648_fu_834_p1 = ap_sig_allocacmp_i_4[3:0];

assign x_10_address0 = zext_ln648_fu_848_p1;

assign x_11_address0 = zext_ln648_fu_848_p1;

assign x_12_address0 = zext_ln648_fu_848_p1;

assign x_13_address0 = zext_ln648_fu_848_p1;

assign x_14_address0 = zext_ln648_fu_848_p1;

assign x_15_address0 = zext_ln648_fu_848_p1;

assign x_1_address0 = zext_ln648_fu_848_p1;

assign x_2_address0 = zext_ln648_fu_848_p1;

assign x_3_address0 = zext_ln648_fu_848_p1;

assign x_4_address0 = zext_ln648_fu_848_p1;

assign x_5_address0 = zext_ln648_fu_848_p1;

assign x_6_address0 = zext_ln648_fu_848_p1;

assign x_7_address0 = zext_ln648_fu_848_p1;

assign x_8_address0 = zext_ln648_fu_848_p1;

assign x_9_address0 = zext_ln648_fu_848_p1;

assign x_address0 = zext_ln648_fu_848_p1;

assign x_hat_10_address0 = x_hat_10_addr_reg_1284_pp0_iter12_reg;

assign x_hat_10_d0 = add2_reg_1334;

assign x_hat_11_address0 = x_hat_11_addr_reg_1289_pp0_iter12_reg;

assign x_hat_11_d0 = add2_reg_1334;

assign x_hat_12_address0 = x_hat_12_addr_reg_1294_pp0_iter12_reg;

assign x_hat_12_d0 = add2_reg_1334;

assign x_hat_13_address0 = x_hat_13_addr_reg_1299_pp0_iter12_reg;

assign x_hat_13_d0 = add2_reg_1334;

assign x_hat_14_address0 = x_hat_14_addr_reg_1304_pp0_iter12_reg;

assign x_hat_14_d0 = add2_reg_1334;

assign x_hat_15_address0 = x_hat_15_addr_reg_1309_pp0_iter12_reg;

assign x_hat_15_d0 = add2_reg_1334;

assign x_hat_1_address0 = x_hat_1_addr_reg_1239_pp0_iter12_reg;

assign x_hat_1_d0 = add2_reg_1334;

assign x_hat_2_address0 = x_hat_2_addr_reg_1244_pp0_iter12_reg;

assign x_hat_2_d0 = add2_reg_1334;

assign x_hat_3_address0 = x_hat_3_addr_reg_1249_pp0_iter12_reg;

assign x_hat_3_d0 = add2_reg_1334;

assign x_hat_4_address0 = x_hat_4_addr_reg_1254_pp0_iter12_reg;

assign x_hat_4_d0 = add2_reg_1334;

assign x_hat_5_address0 = x_hat_5_addr_reg_1259_pp0_iter12_reg;

assign x_hat_5_d0 = add2_reg_1334;

assign x_hat_6_address0 = x_hat_6_addr_reg_1264_pp0_iter12_reg;

assign x_hat_6_d0 = add2_reg_1334;

assign x_hat_7_address0 = x_hat_7_addr_reg_1269_pp0_iter12_reg;

assign x_hat_7_d0 = add2_reg_1334;

assign x_hat_8_address0 = x_hat_8_addr_reg_1274_pp0_iter12_reg;

assign x_hat_8_d0 = add2_reg_1334;

assign x_hat_9_address0 = x_hat_9_addr_reg_1279_pp0_iter12_reg;

assign x_hat_9_d0 = add2_reg_1334;

assign x_hat_address0 = x_hat_addr_reg_1234_pp0_iter12_reg;

assign x_hat_d0 = add2_reg_1334;

assign z_old_10_address0 = zext_ln648_fu_848_p1;

assign z_old_11_address0 = zext_ln648_fu_848_p1;

assign z_old_12_address0 = zext_ln648_fu_848_p1;

assign z_old_13_address0 = zext_ln648_fu_848_p1;

assign z_old_14_address0 = zext_ln648_fu_848_p1;

assign z_old_15_address0 = zext_ln648_fu_848_p1;

assign z_old_1_address0 = zext_ln648_fu_848_p1;

assign z_old_2_address0 = zext_ln648_fu_848_p1;

assign z_old_3_address0 = zext_ln648_fu_848_p1;

assign z_old_4_address0 = zext_ln648_fu_848_p1;

assign z_old_5_address0 = zext_ln648_fu_848_p1;

assign z_old_6_address0 = zext_ln648_fu_848_p1;

assign z_old_7_address0 = zext_ln648_fu_848_p1;

assign z_old_8_address0 = zext_ln648_fu_848_p1;

assign z_old_9_address0 = zext_ln648_fu_848_p1;

assign z_old_address0 = zext_ln648_fu_848_p1;

assign zext_ln648_fu_848_p1 = lshr_ln7_fu_838_p4;

endmodule //krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_648_9
