<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vha7/ant1/vha_ant_reg/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vha7/ant1/vha_ant_reg/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">AddressMap abc_soc_top/vha7/ant1/vha_ant_reg/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/vha7/ant1/vha_ant_reg/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62C500B14B898EF9">VHA_ANT_SCRATCH</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Scratchpad Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFECF6E5CDC59B0D">VHA_ANT_CFG</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29195BAFEE3F9A6C">VHA_ANT_DL_CFG</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C2B01C8C37C9593">VHA_ANT_TX_ALARM_EN</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna TX Alarm Pin Config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000010[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_309DA2A4531B2D06">VHA_ANT_DL_IF_CFG[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Input FIFO Config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000018[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84062CBCB0EBAB99">VHA_ANT_DL_OF_CFG[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Output FIFO Config</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000020[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_25CD471ECF594960">VHA_ANT_DL_IF_ECC_CTRL[2]</a>  </b></td>
        <td class="unboxed sdescmap">Downlink Input FIFO Memory ECC Control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B3381C0EC6228BC">VHA_ANT_ARB_CFG</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Output FIFO Arbitration Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_853009166AAAB186">VHA_ANT_UL_CFG</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1D33662E0425931">VHA_ANT_UL_IF_CFG</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Input FIFO Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F44CFD89B24DE37">VHA_ANT_UL_IF_ECC_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">Uplink Input FIFO Memory ECC Control</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000038[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55CD22CC21ED94E6">VHA_ANT_UL_OF_CFG[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Output FIFO Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66553EC9D57E5392">VHA_ANT_INT_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Interrupt Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62A1201689E2FCC7">VHA_ANT_INT_HIGH_EN</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Interrupt High Enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1239BB1CCC0035D2">VHA_ANT_INT_LOW_EN</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Interrupt Low Enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAB7ED53474384B3">VHA_ANT_INT_CLEAR</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Interrupt Clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F91DDDBF0959CA5">VHA_ANT_INT_FORCE</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Interrupt Force</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F52645C6FEC57B6">APB_BRIDGE_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">VHA APB Bridge Status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr">0x0000005f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000060[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2352DEB67B502A5">VHA_ANT_DL_IF_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Input FIFO Status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000068[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2082D71CC2BFCCAA">VHA_ANT_DL_CC_IF_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Input Clock Crossing FIFO Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_462405790FA66C76">VHA_ANT_DL_IF_ECC_STAT</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Input FIFO Memory ECC Error Status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr">0x00000077</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000078[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC9D21E39CF05C65">VHA_ANT_DL_IF_ECC_INFO[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Input FIFO Memory ECC Error Info</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000080[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7AE36415D889A219">VHA_ANT_DL_OF_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Output FIFO Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5928A4F097FB229">VHA_ANT_UL_IF_STAT</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Input FIFO Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA1A72ACD82BD4AF">VHA_ANT_UL_CC_IF_STAT</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Clock Crossing Input FIFO Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D91F0AFC3E9A8F49">VHA_ANT_UL_IF_ECC_STAT</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Input FIFO Memory ECC Error Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67E087937D0DF842">VHA_ANT_UL_IF_ECC_INFO</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Input FIFO Memory ECC Error Info</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000098[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D63226D848B7900">VHA_ANT_UL_OF_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Output FIFO Status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000000a0[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FD04F724E43DD14">VHA_ANT_DL_ARB_CNT[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Downlink Arbitration Count</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000000a8[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA15CF9CB38FF7E3">VHA_ANT_UL_ARB_CNT[2]</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Uplink Arbitration Count</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A383313D37BAF87">VHA_ANT_ARB_STAT</a>  </b></td>
        <td class="unboxed sdescmap">VHA Antenna Arbiter Status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr">0x000000bf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8B95E294491D676">SMON_r0</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon CONTROL0 register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F35A8A9F27A7CF1">SMON_r1</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon CONTROL1 register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECFDEEAAA731ADFA">SMON_r2</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON0_COMPARE register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EEED2D0783C88AD5">SMON_r3</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON1_COMPARE register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B26A0996311F2E4">SMON_r4</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON0_COUNT register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4979E12BDEA6F61B">SMON_r5</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON1_COUNT register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66DAB33E10278340">SMON_r6</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon TIMER register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B078F20E6001DFEC">SMON_r7</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon TIMERMAXVAL register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vha7/ant1/vha_ant_reg/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_62C500B14B898EF9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) VHA_ANT_SCRATCH</span><br/>
      <span class="sdescdet">VHA Antenna Scratchpad Register</span><br/>
      <span class="ldescdet">Scrtatchpad Register for testing or general use storage
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3000</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SCRATCHPAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Do anything with this field.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFECF6E5CDC59B0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) VHA_ANT_CFG</span><br/>
      <span class="sdescdet">VHA Antenna Config</span><br/>
      <span class="ldescdet">VHA Single Antenna Control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3004</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="2">BURST_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BURST_SIZE</span><br/>
          <span class="sdescdet">Burst Size</span><br/>
          <span class="ldescdet">This is one less than the size of the burst that is to be sent to HBI_NSIP. It controls the SOP and EOP signals sent to the HBI_NSIP, but also determines the "units" of the N1/N2 counts of the Split Destination feature of the output fifos. Both Uplink and Downlink must use the same setting, so there is only one per Antenna.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29195BAFEE3F9A6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) VHA_ANT_DL_CFG</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Config</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3008</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="2">DL_OF_ENABLE</td>
        <td class="fldnorm" colspan="3">OUT_RATE1</td>
        <td class="fldnorm" colspan="3">OUT_RATE0</td>
        <td class="fldnorm" colspan="2">MOD_BYPASS</td>
        <td class="fldnorm" colspan="3">IN_RATE1</td>
        <td class="fldnorm" colspan="3">IN_RATE0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ENABLE</span><br/>
          <span class="sdescdet">Downlink Output FIFO Enable</span><br/>
          <span class="ldescdet">Set to 1 to enable the output FIFO for the respective downlink band of this antenna. Note that for single band operation where the data is to be sent to two locations (Dual Cast), both of these must be enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_RATE1</span><br/>
          <span class="sdescdet">VHA Bank1 Output Rate</span><br/>
          <span class="ldescdet">This is the sample rate out of bank 1 of vha_duc.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P125</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 32 clocks (0.125 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P25</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 16 clocks (0.25 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 8 clocks (0.5 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_1</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 4 clocks (1 sample per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_2</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 2 clocks (2 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_4</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every clock (4 samples per clock)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_RATE0</span><br/>
          <span class="sdescdet">VHA Bank0 Output Rate</span><br/>
          <span class="ldescdet">This is the sample rate out of bank 0 of vha_duc. Note that if vha_mod is being used, this cannot be any less than VHA_RATE_1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P125</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 32 clocks (0.125 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P25</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 16 clocks (0.25 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 8 clocks (0.5 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_1</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 4 clocks (1 sample per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_2</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 2 clocks (2 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_4</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every clock (4 samples per clock)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MOD_BYPASS</span><br/>
          <span class="sdescdet">VHA MOD Bypass</span><br/>
          <span class="ldescdet">Set to 1 to bypass the VHA MOD path for the the respective band.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_RATE1</span><br/>
          <span class="sdescdet">VHA Downlink Band 1 input rate</span><br/>
          <span class="ldescdet">This is the sample rate of the data present in the downlink band 1 iinput FIFO. This must be set correctly so that the VHA circuitry extracts data for the respective band correctly. If the VHA_DUC is being used, this must be programmed to match its input rate.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P125</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 32 clocks (0.125 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P25</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 16 clocks (0.25 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 8 clocks (0.5 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_1</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 4 clocks (1 sample per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_2</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 2 clocks (2 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_4</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every clock (4 samples per clock)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_RATE0</span><br/>
          <span class="sdescdet">VHA Downlink Band 0 input rate</span><br/>
          <span class="ldescdet">This is the sample rate of the data present in the downlink band 0 iinput FIFO. This must be set correctly so that the VHA circuitry extracts data for the respective band correctly. If the VHA_DUC is being used, this must be programmed to match its input rate.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P125</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 32 clocks (0.125 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P25</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 16 clocks (0.25 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 8 clocks (0.5 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_1</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 4 clocks (1 sample per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_2</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 2 clocks (2 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_4</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every clock (4 samples per clock)</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C2B01C8C37C9593" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) VHA_ANT_TX_ALARM_EN</span><br/>
      <span class="sdescdet">VHA Antenna TX Alarm Pin Config</span><br/>
      <span class="ldescdet">Enables to propagate individual errors onto the tx_alarm pin.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf300c</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">NSIP_HBI_ERROR</td>
        <td class="fldnorm" colspan="2">DL_OF_ERROR</td>
        <td class="fldnorm" colspan="2">UL_OF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSIP_HBI_ERROR</span><br/>
          <span class="sdescdet">NSIP_HBI Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the High Priority Interrupt pin of the nsip_hbi to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ERROR</span><br/>
          <span class="sdescdet">Downlink Output FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Output FIFO error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ERROR</span><br/>
          <span class="sdescdet">Uplink Output FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Uplink Output FIFO error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE_Counter Overflow Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO ECC SBE counter overflow error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC DBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO double bit error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO single bit error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE_Counter Overflow Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO ECC SBE counter overflow error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC DBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO double bit error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC SBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO single bit error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ERROR</span><br/>
          <span class="sdescdet">Downink Input FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ERROR</span><br/>
          <span class="sdescdet">Uplink Input FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO error interrupt to propagate to the tx alarm pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_309DA2A4531B2D06" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000010[+=0x4]</span> Register(32 bit) VHA_ANT_DL_IF_CFG[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Input FIFO Config</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input FIFO Config
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3010[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000400</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="3">CC_IF_WM</td>
        <td class="fldnorm" colspan="8">IF_WM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CC_IF_WM</span><br/>
          <span class="sdescdet">VHA Clock-crossing Input Fifo Watermark</span><br/>
          <span class="ldescdet">This is the target fill level, in words (each word, or flit, is 16 16i,16q samples), to which the VHA fills the clock crossing FIFO. This is programmable so that, in low bandwidth use cases, the VHA will not wait to fill this whole fifo because that would add too much latency.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IF_WM</span><br/>
          <span class="sdescdet">VHA Input Fifo Watermark</span><br/>
          <span class="ldescdet">This is the target fill level, in words (each word, or flit, is 16 16i,16q samples) at which the VHA can start draining the downlink input fifo. Before this FIFO starts to fill, the VHA waits for the associated clock-crossing FIFO to fill to its programmed watermark. Also, a programmable set of these will determine when the reads start to enable syncing the bands and/or antennas in each VHA instance.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84062CBCB0EBAB99" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000018[+=0x4]</span> Register(32 bit) VHA_ANT_DL_OF_CFG[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Output FIFO Config</span><br/>
      <span class="ldescdet">VHA Antenna Downlink Output FIFO Config
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3018[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">DS_ENABLE</td>
        <td class="fldnorm" colspan="8">DS_N2</td>
        <td class="fldnorm" colspan="8">DS_N1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DS_ENABLE</span><br/>
          <span class="sdescdet">Destination Split Enable</span><br/>
          <span class="ldescdet">When this is set to 1, the output FIFO circuitry will send N1+1 bursts to the first ID, and N2+1 bursts to the second ID.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DS_N2</span><br/>
          <span class="sdescdet">Destination Split N2</span><br/>
          <span class="ldescdet">When Destination Split is enabled, this one less than is the number of bursts the circuitry will send to the second ID assigned to the repective FIFO.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DS_N1</span><br/>
          <span class="sdescdet">Destination Split N1</span><br/>
          <span class="ldescdet">When Destination Split is enabled, this is one less than the number of bursts the circuitry will send to the first ID assigned to the repective FIFO.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_25CD471ECF594960" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000020[+=0x4]</span> Register(32 bit) VHA_ANT_DL_IF_ECC_CTRL[2]</span><br/>
      <span class="sdescdet">Downlink Input FIFO Memory ECC Control</span><br/>
      <span class="ldescdet">Controls the ECC circuitry of the respective DL input FIFO memory.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3020[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Generation Disable. When set, this bit disables ECC generation for the corresponding memory. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Count Clear. Writing this bit to 1 clears ECC_SBE_COUNT and ECC_SBE_CNT_OVFL of the corresponding memory. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Clear. Writing this bit to 1 clears ECC_SBE, ECC_DBE, ECC_ERR_ADDR and ECC_ERR_SYNDROME of the correponding memory. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error. When set to 1, one ECC error is inserted, as determined by ECC_FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error Type. This bit indicates the type of forced ECC error to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B3381C0EC6228BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) VHA_ANT_ARB_CFG</span><br/>
      <span class="sdescdet">VHA Antenna Output FIFO Arbitration Config</span><br/>
      <span class="ldescdet">Configuration for Arbitration of the four output FIFOs.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3028</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">MODE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MODE</span><br/>
          <span class="sdescdet">Arbiter Mode</span><br/>
          <span class="ldescdet">Selects the mode of the output FIFO arbiter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STRICT_PRIORITY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>UL has the highest priority, DL0 next highest, DL1 lowest</td>
        </tr>
        <tr class="tabry"><td class="unboxed">ROUND_ROBIN_PRIORITY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>The highest priority rotates</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_853009166AAAB186" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) VHA_ANT_UL_CFG</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Config</span><br/>
      <span class="ldescdet">VHA Single Antenna Uplink Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf302c</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="2">UL_OF_ENABLE</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">OUT_RATE</td>
        <td class="fldnorm" colspan="1">DMOD_BYPASS</td>
        <td class="fldnorm" colspan="3">IN_RATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ENABLE</span><br/>
          <span class="sdescdet">Uplink Output FIFO Enable</span><br/>
          <span class="ldescdet">Set to 1 to enable the output FIFO for the respective uplink band of this antenna.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_RATE</span><br/>
          <span class="sdescdet">VHA Uplink output rate</span><br/>
          <span class="ldescdet">This is the sample rate of the data at the output of the vha_ddc. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P125</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 32 clocks (0.125 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P25</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 16 clocks (0.25 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 8 clocks (0.5 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_1</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 4 clocks (1 sample per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_2</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 2 clocks (2 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_4</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every clock (4 samples per clock)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DMOD_BYPASS</span><br/>
          <span class="sdescdet">VHA DMOD Bypass</span><br/>
          <span class="ldescdet">Set to 1 to bypass the VHA DMOD path for uplink. In this mode, there is a single band being processed by only one of the vha_ddc instances.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_RATE</span><br/>
          <span class="sdescdet">VHA Uplink input rate</span><br/>
          <span class="ldescdet">This is the sample rate of the data present in the uplink iinput FIFO.  If the dmod is being used, the lowest legal value is VHA_RATE_1. If the dmod is bypassed, however, this can take on any legal rate because it then represents the rate being applied to the vha_ddc.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P125</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 32 clocks (0.125 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P25</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 16 clocks (0.25 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 8 clocks (0.5 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_1</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 4 clocks (1 sample per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_2</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every 2 clocks (2 samples per clock)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">VHA_RATE_4</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>4 I+Q every clock (4 samples per clock)</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1D33662E0425931" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) VHA_ANT_UL_IF_CFG</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Input FIFO Config</span><br/>
      <span class="ldescdet">VHA Single Antenna Uplink Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3030</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="3">CC_IF_WM</td>
        <td class="fldnorm" colspan="9">IF_WM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CC_IF_WM</span><br/>
          <span class="sdescdet">VHA Clock-crossing Input Fifo Watermark</span><br/>
          <span class="ldescdet">This is the fill level, in words (each word, or flit, is 16 16i,16q samples) to which the VHA fills the clock crossing FIFO. This is programmable so that, in low bandwidth use cases, the VHA will not wait to fill this whole fifo because that would add too much latency.</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IF_WM</span><br/>
          <span class="sdescdet">VHA Uplink Input Fifo Watermark</span><br/>
          <span class="ldescdet">This is the fill level, in words (each word, or flit, is 16 16i,16q samples) at which the output can start draining the uplink input fifo. Before this FIFO starts to fill, the VHA waits for the associated clock-crossing FIFO to fill to its programmed watermark. A programmable set of these will determine when the reads start to enable syncing the bands and/or antennas in each VHA instance.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F44CFD89B24DE37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) VHA_ANT_UL_IF_ECC_CTRL</span><br/>
      <span class="sdescdet">Uplink Input FIFO Memory ECC Control</span><br/>
      <span class="ldescdet">Controls the ECC circuitry of the UL input FIFO memory.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3034</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Generation Disable. When set, this bit disables ECC generation for the corresponding memory. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Count Clear. Writing this bit to 1 clears ECC_SBE_COUNT and ECC_SBE_CNT_OVFL of the corresponding memory. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Clear. Writing this bit to 1 clears ECC_SBE, ECC_DBE, ECC_ERR_ADDR and ECC_ERR_SYNDROME of the correponding memory. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error. When set to 1, one ECC error is inserted, as determined by ECC_FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Force Error Type. This bit indicates the type of forced ECC error to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55CD22CC21ED94E6" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000038[+=0x4]</span> Register(32 bit) VHA_ANT_UL_OF_CFG[2]</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Output FIFO Config</span><br/>
      <span class="ldescdet">VHA Antenna Uplink Output FIFO Config
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3038[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">DS_ENABLE</td>
        <td class="fldnorm" colspan="8">DS_N2</td>
        <td class="fldnorm" colspan="8">DS_N1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DS_ENABLE</span><br/>
          <span class="sdescdet">Destination Split Enable</span><br/>
          <span class="ldescdet">When this is set to 1, the output FIFO circuitry will send N1+1 bursts to the first ID, and N2+1 bursts to the second ID.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DS_N2</span><br/>
          <span class="sdescdet">Destination Split N2</span><br/>
          <span class="ldescdet">When Destination Split is enabled, this one less than is the number of bursts the circuitry will send to the second ID assigned to the repective FIFO.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DS_N1</span><br/>
          <span class="sdescdet">Destination Split N1</span><br/>
          <span class="ldescdet">When Destination Split is enabled, this is one less than the number of bursts the circuitry will send to the first ID assigned to the repective FIFO.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66553EC9D57E5392" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) VHA_ANT_INT_STATUS</span><br/>
      <span class="sdescdet">VHA Antenna Interrupt Status</span><br/>
      <span class="ldescdet">VHA Antenna Interrupt Status bits. Each bit is cleared by writing a 1 to its corresponding VHA_ANT_INT_CLEAR register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3040</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">SMON</td>
        <td class="fldnorm" colspan="2">DL_OF_ERROR</td>
        <td class="fldnorm" colspan="2">UL_OF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SMON</span><br/>
          <span class="sdescdet">SMON interrupt</span><br/>
          <span class="ldescdet">The SMON has had an event. Check SMON registers.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ERROR</span><br/>
          <span class="sdescdet">Downink Output FIFO error</span><br/>
          <span class="ldescdet">The respective Downlink Output FIFO has had an error event. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ERROR</span><br/>
          <span class="sdescdet">Uplink Output FIFO error</span><br/>
          <span class="ldescdet">The respective Uplink Output FIFO has had an error event. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Counter Overflow error</span><br/>
          <span class="ldescdet">The Uplink Input FIFO SBE counter has overflown. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC DBE error</span><br/>
          <span class="ldescdet">The Uplink Input FIFO has had a double (or greater) bit ECC error. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE error</span><br/>
          <span class="ldescdet">The Uplink Input FIFO has had a single bit ECC error. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE Counter Overflow error</span><br/>
          <span class="ldescdet">The respective Downlink Input FIFO SBE counter has overflown. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC DBE error</span><br/>
          <span class="ldescdet">The respective Downlink Input FIFO has had a double (or greater) bit ECC error. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE error</span><br/>
          <span class="ldescdet">The respective Downlink Input FIFO has had a single bit ECC error. Check appropriate status register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ERROR</span><br/>
          <span class="sdescdet">Downlink Input FIFO Error</span><br/>
          <span class="ldescdet">The respective Downlink Input FIFO has had an error event. This can be either the main FIFO or the clock crossing FIFO. Check appropriate status registers.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ERROR</span><br/>
          <span class="sdescdet">Uplink Input FIFO Error</span><br/>
          <span class="ldescdet">The Uplink Input FIFO has had an error event. This can be either the main FIFO or the clock crossing FIFO. Check appropriate status registers.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62A1201689E2FCC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) VHA_ANT_INT_HIGH_EN</span><br/>
      <span class="sdescdet">VHA Antenna Interrupt High Enable</span><br/>
      <span class="ldescdet">VHA Antenna Interrupt High Enable bits. Each bit should be set to propagate the respective interrupt to the high interrupt enable signal.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3044</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">SMON</td>
        <td class="fldnorm" colspan="2">DL_OF_ERROR</td>
        <td class="fldnorm" colspan="2">UL_OF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SMON</span><br/>
          <span class="sdescdet">SMON Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the SMON interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ERROR</span><br/>
          <span class="sdescdet">Downlink Output FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Output FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ERROR</span><br/>
          <span class="sdescdet">Uplink Output FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Uplink Output FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE_Counter Overflow Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO ECC SBE counter overflow error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC DBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO double bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO single bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE_Counter Overflow Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO ECC SBE counter overflow error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC DBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO double bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC SBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO single bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ERROR</span><br/>
          <span class="sdescdet">Downink Input FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ERROR</span><br/>
          <span class="sdescdet">Uplink Input FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1239BB1CCC0035D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) VHA_ANT_INT_LOW_EN</span><br/>
      <span class="sdescdet">VHA Antenna Interrupt Low Enable</span><br/>
      <span class="ldescdet">VHA Antenna Interrupt Low Enable bits. Each bit should be set to propagate the respective interrupt to the low interrupt enable signal.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3048</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">SMON</td>
        <td class="fldnorm" colspan="2">DL_OF_ERROR</td>
        <td class="fldnorm" colspan="2">UL_OF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SMON</span><br/>
          <span class="sdescdet">SMON Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the SMON interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ERROR</span><br/>
          <span class="sdescdet">Downlink Output FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Output FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ERROR</span><br/>
          <span class="sdescdet">Uplink Output FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Uplink Output FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE_Counter Overflow Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO ECC SBE counter overflow error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC DBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO double bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO single bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE_Counter Overflow Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO ECC SBE counter overflow error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC DBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO double bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC SBE Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO single bit error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ERROR</span><br/>
          <span class="sdescdet">Downink Input FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the respective Downlink Input FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ERROR</span><br/>
          <span class="sdescdet">Uplink Input FIFO Error Interrupt Enable</span><br/>
          <span class="ldescdet">Enable the Uplink Input FIFO error interrupt to propagate to the specified pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAB7ED53474384B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) VHA_ANT_INT_CLEAR</span><br/>
      <span class="sdescdet">VHA Antenna Interrupt Clear</span><br/>
      <span class="ldescdet">VHA Antenna Interrupt Clear. Each bit written with a 1 will clear the respective bit in the VHA_ANT_INT_STATUS register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf304c</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">SMON</td>
        <td class="fldnorm" colspan="2">DL_OF_ERROR</td>
        <td class="fldnorm" colspan="2">UL_OF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SMON</span><br/>
          <span class="sdescdet">SMON Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the SMON interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ERROR</span><br/>
          <span class="sdescdet">Downlink Output FIFO Error Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the respective Downlink Output FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ERROR</span><br/>
          <span class="sdescdet">Uplink Output FIFO Error Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the respective Uplink Output FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Counter Overflow Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the Uplink Input FIFO ECC SBE counter overflow interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC DBE Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the Uplink Input FIFO double bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the Uplink Input FIFO single bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE Counter Overflow Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the respective Downlink Input FIFO ECC SBE counter overflow interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC DBE Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the respective Downlink Input FIFO double bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC SBE Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the respective Downlink Input FIFO single bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ERROR</span><br/>
          <span class="sdescdet">Downink Input FIFO Error Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the respective Downlink Input FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ERROR</span><br/>
          <span class="sdescdet">Uplink Input FIFO Error Interrupt Clear</span><br/>
          <span class="ldescdet">Write a 1 to clear the Uplink Input FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F91DDDBF0959CA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) VHA_ANT_INT_FORCE</span><br/>
      <span class="sdescdet">VHA Antenna Interrupt Force</span><br/>
      <span class="ldescdet">VHA Antenna Interrupt Force. Each bit written with a 1 will force high the respective bit in the VHA_ANT_INT_STATUS register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3050</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffe0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="fldnorm" colspan="1">SMON</td>
        <td class="fldnorm" colspan="2">DL_OF_ERROR</td>
        <td class="fldnorm" colspan="2">UL_OF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="1">UL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_DBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ECC_SBE</td>
        <td class="fldnorm" colspan="2">DL_IF_ERROR</td>
        <td class="fldnorm" colspan="1">UL_IF_ERROR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="15">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SMON</span><br/>
          <span class="sdescdet">SMON Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the SMON interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_OF_ERROR</span><br/>
          <span class="sdescdet">Downlink Output FIFO Error Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the respective Downlink Output FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_OF_ERROR</span><br/>
          <span class="sdescdet">Uplink Output FIFO Error Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the respective Uplink Output FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Counter Overflow Force</span><br/>
          <span class="ldescdet">Write a 1 to force the Uplink Input FIFO ECC SBE counter overflow interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC DBE Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the Uplink Input FIFO double bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Uplink Input FIFO ECC SBE Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the Uplink Input FIFO single bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet">Downlink Input FIFO ECC SBE Counter Overflow Force</span><br/>
          <span class="ldescdet">Write a 1 to force the respective Downlink Input FIFO ECC SBE counter overflow interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_DBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC DBE Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the respective Downlink Input FIFO double bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ECC_SBE</span><br/>
          <span class="sdescdet">Downink Input FIFO ECC SBE Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the respective Downlink Input FIFO single bit error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DL_IF_ERROR</span><br/>
          <span class="sdescdet">Downink Input FIFO Error Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the respective Downlink Input FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UL_IF_ERROR</span><br/>
          <span class="sdescdet">Uplink Input FIFO Error Interrupt Force</span><br/>
          <span class="ldescdet">Write a 1 to force high the Uplink Input FIFO error interrupt. The value can be read back, but there is no need to clear the bit before writing again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F52645C6FEC57B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) APB_BRIDGE_STATUS</span><br/>
      <span class="sdescdet">VHA APB Bridge Status</span><br/>
      <span class="ldescdet">Status Register for the APB Bridge
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3054</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">TIMEOUT</td>
        <td class="fldnorm" colspan="1">ACK_ERROR</td>
        <td class="fldnorm" colspan="1">UNSOL_ACK</td>
        <td class="fldnorm" colspan="1">SW_LOCK_CTRL</td>
        <td class="fldnorm" colspan="8">REVISION</td>
        <td class="fldnorm" colspan="20">TIMEOUT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1S/V/L</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An APB request has timed out</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACK_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Acknowledgement had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSOL_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An unsolicited acknowledge was received</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/1S/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SW_LOCK_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Block software writes to timeout_value if set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Module Revision Number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of core clocks to wait before timing out an APB request</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
    <p><b>Locked by:</b> APB_BRIDGE_STATUS.SW_LOCK_CTRL; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2352DEB67B502A5" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000060[+=0x4]</span> Register(32 bit) VHA_ANT_DL_IF_STAT[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Input FIFO Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input FIFO Status
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3060[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="8">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">AFULL</td>
        <td class="fldnorm" colspan="1">AEMPTY</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OFLOW</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AFULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AEMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Underflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2082D71CC2BFCCAA" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000068[+=0x4]</span> Register(32 bit) VHA_ANT_DL_CC_IF_STAT[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Input Clock Crossing FIFO Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input Clock Crossing FIFO Status
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3068[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="3">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">AFULL</td>
        <td class="fldnorm" colspan="1">AEMPTY</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OFLOW</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AFULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Full - Active when at or above the programmed watermark</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AEMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Empty - Active when at or below 1/2 of the programmed watermark</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Underflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_462405790FA66C76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) VHA_ANT_DL_IF_ECC_STAT</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Input FIFO Memory ECC Error Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input FIFO Memory ECC Error Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3070</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="2">DBE</td>
        <td class="fldnorm" colspan="2">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count Overflow. Each bit corresponds to the respective DL_IF_FIFO memory, and when high, indicates the ECC_SBE_COUNT[3:0] is overflowed. It can be cleared by ECC_CNT_CLR bit in corresponding VHA_ANT_DL_IF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. Each bit corresponds to the respective DL_IF_FIFO memory, and when high, indicates an ECC double/multi bit error was detected. It can be cleared by ECC_ERR_CLR bit in corresponding VHA_ANT_DL_IF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. Each bit corresponds to the respective DL_IF_FIFO memory, and when high, indicates an ECC single bit error was detected. It can be cleared by ECC_ERR_CLR bit in corresponding VHA_ANT_DL_IF_ECC_CTRL register. Note that if a DBE has been detected, this bit will not be set until after that error is cleared.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC9D21E39CF05C65" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000078[+=0x4]</span> Register(32 bit) VHA_ANT_DL_IF_ECC_INFO[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Input FIFO Memory ECC Error Info</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input FIFO Memory ECC Error Information
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3078[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff800000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldnorm" colspan="11">ERR_SYNDROME</td>
        <td class="fldnorm" colspan="8">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="11">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by ECC_CNT_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ECC_ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ECC_ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7AE36415D889A219" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000080[+=0x4]</span> Register(32 bit) VHA_ANT_DL_OF_STAT[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Output FIFO Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Output FIFO Status
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3080[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">AFULL</td>
        <td class="fldnorm" colspan="1">AEMPTY</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OFLOW</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AFULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AEMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Underflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5928A4F097FB229" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) VHA_ANT_UL_IF_STAT</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Input FIFO Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Uplink Input FIFO Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3088</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="9">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">AFULL</td>
        <td class="fldnorm" colspan="1">AEMPTY</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OFLOW</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AFULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AEMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Underflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA1A72ACD82BD4AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) VHA_ANT_UL_CC_IF_STAT</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Clock Crossing Input FIFO Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Uplink Input Clock Crossing FIFO Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf308c</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffe00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="3">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">AFULL</td>
        <td class="fldnorm" colspan="1">AEMPTY</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OFLOW</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AFULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Full - Active when at or above the programmed watermark</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AEMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Empty - Active when at or below 1/2 of the programmed watermark</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Underflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D91F0AFC3E9A8F49" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) VHA_ANT_UL_IF_ECC_STAT</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Input FIFO Memory ECC Error Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input FIFO Memory ECC Error Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3090</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">DBE</td>
        <td class="fldnorm" colspan="1">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count Overflow. When high, indicates the ECC_SBE_COUNT[3:0] for the UL memory has overflowed. It can be cleared by ECC_CNT_CLR bit in corresponding VHA_ANT_UL_IF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. When high, indicates an ECC double/multi bit error was detected in the UL memory, and can be cleared by ECC_ERR_CLR bit in corresponding VHA_ANT_UL_IF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. When high, indicates an ECC single bit error was detected in the UL memory, and can be cleared by ECC_ERR_CLR bit in corresponding VHA_ANT_UL_IF_ECC_CTRL register. Note that if a DBE has been detected, this bit will not be set until after that error is cleared.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67E087937D0DF842" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) VHA_ANT_UL_IF_ECC_INFO</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Input FIFO Memory ECC Error Info</span><br/>
      <span class="ldescdet">VHA Single Antenna Downlink Input FIFO Memory ECC Error Information
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3094</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldnorm" colspan="11">ERR_SYNDROME</td>
        <td class="fldnorm" colspan="9">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="11">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by ECC_CNT_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ECC_ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ECC_ERR_CLR bit in the corresponding ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D63226D848B7900" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000098[+=0x4]</span> Register(32 bit) VHA_ANT_UL_OF_STAT[2]</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Output FIFO Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Uplink Output FIFO Status
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf3098[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="5">DEPTH</td>
        <td class="fldnorm" colspan="1">FULL</td>
        <td class="fldnorm" colspan="1">AFULL</td>
        <td class="fldnorm" colspan="1">AEMPTY</td>
        <td class="fldnorm" colspan="1">EMPTY</td>
        <td class="fldnorm" colspan="1">OFLOW</td>
        <td class="fldnorm" colspan="1">UFLOW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEPTH</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Depth</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AFULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Full</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AEMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Almost Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Empty</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UFLOW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIFO Underflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FD04F724E43DD14" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000000a0[+=0x4]</span> Register(32 bit) VHA_ANT_DL_ARB_CNT[2]</span><br/>
      <span class="sdescdet">VHA Antenna Downlink Arbitration Count</span><br/>
      <span class="ldescdet">Shows the number of bursts that have been sent through the respective downlink outFIFO. This is a free running counter meant for debug only.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30a0[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This shows the most recent winner of the arbitration. Note that this will be changing frequently in operation, as it is only a single snapshot.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA15CF9CB38FF7E3" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000000a8[+=0x4]</span> Register(32 bit) VHA_ANT_UL_ARB_CNT[2]</span><br/>
      <span class="sdescdet">VHA Antenna Uplink Arbitration Count</span><br/>
      <span class="ldescdet">Shows the number of bursts that have been sent through the respective uplink output FIFO. This is a free running counter meant for debug only.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30a8[+=0x4]</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This shows the most recent winner of the arbitration. Note that this will be changing frequently in operation, as it is only a single snapshot.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A383313D37BAF87" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) VHA_ANT_ARB_STAT</span><br/>
      <span class="sdescdet">VHA Antenna Arbiter Status</span><br/>
      <span class="ldescdet">VHA Single Antenna Arbiter Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30b0</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="2">WINNER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">WINNER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This shows the most recent winner of the arbitration. Note that this will be changing frequently in operation, as it is only a single snapshot.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8B95E294491D676" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) SMON_r0</span><br/>
      <span class="sdescdet">AW_smon CONTROL0 register</span><br/>
      <span class="ldescdet">This is used to configure the operation of the 2 internal counters in the SMON
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30c0</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">version</td>
        <td class="fldnorm" colspan="1">rsvd2</td>
        <td class="fldnorm" colspan="5">timer_prescale</td>
        <td class="fldnorm" colspan="1">rsvd1</td>
        <td class="fldnorm" colspan="1">stattimerovfl</td>
        <td class="fldnorm" colspan="1">inttimerovfl</td>
        <td class="fldnorm" colspan="1">stoptimerovfl</td>
        <td class="fldnorm" colspan="1">statcounter1ovfl</td>
        <td class="fldnorm" colspan="1">statcounter0ovfl</td>
        <td class="fldnorm" colspan="1">intcounterovfl</td>
        <td class="fldnorm" colspan="1">stopcounterovfl</td>
        <td class="fldnorm" colspan="4">smon_mode</td>
        <td class="fldnorm" colspan="1">smon1_function_compare</td>
        <td class="fldnorm" colspan="3">smon1_function</td>
        <td class="fldnorm" colspan="1">smon0_function_compare</td>
        <td class="fldnorm" colspan="3">smon0_function</td>
        <td class="fldnorm" colspan="3">rsvd0</td>
        <td class="fldnorm" colspan="1">smon_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">version</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">version</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_prescale</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">timer prescale<br/>   5'h00 = mode00, increment timer every      1 clock<br/>   5'h01 = mode01, increment timer every      2 clocks<br/>   5'h02 = mode02, increment timer every      4 clocks<br/>   5'h03 = mode03, increment timer every      8 clocks<br/>   5'h04 = mode04, increment timer every     16 clocks<br/>   5'h05 = mode05, increment timer every     32 clocks<br/>   5'h06 = mode06, increment timer every     64 clocks<br/>   5'h07 = mode07, increment timer every    128 clocks<br/>   5'h08 = mode08, increment timer every    256 clocks<br/>   5'h09 = mode09, increment timer every    512 clocks<br/>   5'h0a = mode10, increment timer every   1024 clocks<br/>   5'h0b = mode11, increment timer every   2048 clocks<br/>   5'h0c = mode12, increment timer every   4096 clocks<br/>   5'h0d = mode13, increment timer every   8192 clocks<br/>   5'h0e = mode14, increment timer every  16384 clocks<br/>   5'h0f = mode15, increment timer every  32768 clocks<br/>   5'h10 = mode16, increment timer every  65536 clocks<br/>   5'h11 = mode17, increment timer every 131072 clocks<br/>   5'h12 = mode18, increment timer every 262144 clocks<br/>   5'h13 = mode19, increment timer every 524288 clocks </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stattimerovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">status of timer overflow. A value of '1' signifies timer overflow, or timer&gt;maxvalue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inttimerovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to interrupt on timer overflow or timer&gt;maxvalue</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stoptimerovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to stop on timer overflow or timer&gt;maxvalue</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">statcounter1ovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">status for counter1 overflow. A value of '1' signifies counter1 overflow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">statcounter0ovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">status for counter0 overflow. A value of '1' signifies counter0 overflow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intcounterovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to interupt on counter0 or counter1 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stopcounterovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to stop on counter0 or counter1 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon_mode</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON mode <br/>   4'h0 = Independant Mode. SMON0_COUNT &amp; SMON1_COUNT operate independantly as their function is configured.   <br/>   4'h1 = Average Latency Mode. SMON0 trigger starts timer &amp; SMON1 trigger stops timer. SMON0_COUNT accumulates occurances and SMON1_COUNT accumulates timer values. For multiple stop for a single start, accumulate  start_to_stop1,  start_to_stop1stop2 ...<br/>   4'h2 = MinMax Latency Mode,. SMON0 trigger starts timer &amp; SMON1 trigger stops timer. SMON0_COUNT maintains the minimum timer value and SMON1_COUNT maintains the maximum timer value.<br/>   4'h3 = Average Mode.	  SMON0 trigger increments SMON0_COUNT and the value is accumulated in SMON1_COUNT. SMON1 events are disabled.<br/>   4'h4 = Average Lantecy Mode 2. same as mode01, but only accumulate the first start_to_stop1 if there are multiple stop for each start.<br/>   4'h5 = Average Latency Mode 3. same as mode01, but accumualte the incremental start_to_stop1, stop1_to_stop2... if there are multiple stop for each start. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon1_function_compare</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON1 function_compare<br/>   1'h0 = compare mode disabled<br/>   1'h1 = compare mode enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon1_function</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON1 function<br/>   3'h0 = free running function. Trigger to accumulate the value into the engine SMON_COUNT when an event is valid.<br/>   3'h1 = free running function. Trigger to accumulate a fixed value of 1 into the engine SMON_COUNT when an event is valid.<br/>   3'h2 = max function. Trigger to update max value when an event is valid and larger than the current value stored in the engine SMON_COUNT.<br/>   3'h3 = Timestamp First Mode. Capture the timer value on the first occurance of an event. Need to write CONTROL01 to reset.<br/>   3'h4 = Timestamp Mode. Capture the timer value on every occurance of an event. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon0_function_compare</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON0 function_compare<br/>   1'h0 = compare mode disabled<br/>   1'h1 = compare mode enabled<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon0_function</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON0 function<br/>   3'h0 = free running function. Trigger to accumulate the value into the engine SMON_COUNT when an event is valid.<br/>   3'h1 = free running function. Trigger to accumulate a fixed value of 1 into the engine SMON_COUNT when an event is valid.<br/>   3'h2 = max function. Trigger to update max value when an event is valid and larger than the current value stored in the engine SMON_COUNT.<br/>   3'h3 = Timestamp First Mode. Capture the timer value on the first occurance of an event. Need to write CONTROL01 to reset.<br/>   3'h4 = Timestamp Mode. Capture the timer value on every occurance of an event. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon_enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">enable the SMON counters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F35A8A9F27A7CF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) SMON_r1</span><br/>
      <span class="sdescdet">AW_smon CONTROL1 register</span><br/>
      <span class="ldescdet">This is used to configure the operation of the 2 internal counters in the SMON
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30c4</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rsvd</td>
        <td class="fldnorm" colspan="8">mode1</td>
        <td class="fldnorm" colspan="8">mode0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">select input signal for SMON1 engine. <br/>
23 modes supported:<br/>   0: reg core write, Comparison= offset, Value= wdata<br/>   1: reg core read, Comparison= offset, Value= rdata<br/>   2: ul_if_push, Comparison= nsip_pop_data.index, nsip_empty, ul_if_full, Value= nsip_pop_data.data[31:0]<br/>   3: dl_if_push[0], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[0], Value= nsip_pop_data.data[31:0]<br/>   4: dl_if_push[1], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[1], Value= nsip_pop_data.data[31:0]<br/>   5: i_ul_enable, Comparison= nsip_pop_data.index, nsip_empty, ul_if_full, Value= ~ul_if_depth<br/>   6: i_ul_enable, Comparison= nsip_pop_data.index, nsip_empty, ul_if_full, Value= ul_if_depth<br/>   7: i_dl_enable[0], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[0], Value= ~dl_if_depth[0]<br/>   8: i_dl_enable[0], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[0], Value= dl_if_depth[0]<br/>   9: i_dl_enable[1], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[1], Value= ~dl_if_depth[1]<br/>  10: i_dl_enable[1], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[1], Value= dl_if_depth[1]<br/>  11: ul_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~ul_of_depth[0]<br/>         12: ul_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= ul_of_depth[0]<br/>  13: ul_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~ul_of_depth[1]<br/>         14: ul_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= ul_of_depth[1]<br/>  15: dl_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~dl_of_depth[0]<br/>         16: dl_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= dl_of_depth[0]<br/>  17: dl_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~dl_of_depth[1]<br/>         18: dl_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= dl_of_depth[1]<br/>         19: ul_of_valid[0], Comparison= ul_of_ack[0],nsip_afull, nsip_afull_all, Value= 0<br/>  20: ul_of_valid[1], Comparison= ul_of_ack[1],nsip_afull, nsip_afull_all, Value= 0<br/>         21: dl_of_valid[0], Comparison= dl_of_ack[0],nsip_afull, nsip_afull_all, Value= 0<br/>  22: dl_of_valid[1], Comparison= dl_of_ack[1],nsip_afull, nsip_afull_all, Value= 0</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">select input signal for SMON0 engine. <br/>
23 modes supported:<br/>   0: reg core write, Comparison= offset, Value= wdata<br/>   1: reg core read, Comparison= offset, Value= rdata<br/>   2: ul_if_push, Comparison= nsip_pop_data.index, nsip_empty, ul_if_full, Value= nsip_pop_data.data[31:0]<br/>   3: dl_if_push[0], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[0], Value= nsip_pop_data.data[31:0]<br/>   4: dl_if_push[1], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[1], Value= nsip_pop_data.data[31:0]<br/>   5: i_ul_enable, Comparison= nsip_pop_data.index, nsip_empty, ul_if_full, Value= ~ul_if_depth<br/>   6: i_ul_enable, Comparison= nsip_pop_data.index, nsip_empty, ul_if_full, Value= ul_if_depth<br/>   7: i_dl_enable[0], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[0], Value= ~dl_if_depth[0]<br/>   8: i_dl_enable[0], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[0], Value= dl_if_depth[0]<br/>   9: i_dl_enable[1], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[1], Value= ~dl_if_depth[1]<br/>  10: i_dl_enable[1], Comparison= nsip_pop_data.index, nsip_empty, dl_if_full[1], Value= dl_if_depth[1]<br/>  11: ul_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~ul_of_depth[0]<br/>         12: ul_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= ul_of_depth[0]<br/>  13: ul_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~ul_of_depth[1]<br/>         14: ul_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= ul_of_depth[1]<br/>  15: dl_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~dl_of_depth[0]<br/>         16: dl_of_cfg[0].enable, Comparison= nsip_afull, nsip_afull_all, Value= dl_of_depth[0]<br/>  17: dl_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= ~dl_of_depth[1]<br/>         18: dl_of_cfg[1].enable, Comparison= nsip_afull, nsip_afull_all, Value= dl_of_depth[1]<br/>         19: ul_of_valid[0], Comparison= ul_of_ack[0],nsip_afull, nsip_afull_all, Value= 0<br/>  20: ul_of_valid[1], Comparison= ul_of_ack[1],nsip_afull, nsip_afull_all, Value= 0<br/>         21: dl_of_valid[0], Comparison= dl_of_ack[0],nsip_afull, nsip_afull_all, Value= 0<br/>  22: dl_of_valid[1], Comparison= dl_of_ack[1],nsip_afull, nsip_afull_all, Value= 0</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECFDEEAAA731ADFA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) SMON_r2</span><br/>
      <span class="sdescdet">AW_smon SMON0_COMPARE register</span><br/>
      <span class="ldescdet">This is the compare register in the SMON0 engine used with the compare function
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30c8</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">compare0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">compare0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Comparison value.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EEED2D0783C88AD5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) SMON_r3</span><br/>
      <span class="sdescdet">AW_smon SMON1_COMPARE register</span><br/>
      <span class="ldescdet">This is the compare register in the SMON1 engine used with the compare function
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30cc</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">compare1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">compare1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Comparison value.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B26A0996311F2E4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) SMON_r4</span><br/>
      <span class="sdescdet">AW_smon SMON0_COUNT register</span><br/>
      <span class="ldescdet">This is the first counter in SMON configured to count events by the SMON configuration register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30d0</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">counter0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">counter0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">counter0</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4979E12BDEA6F61B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) SMON_r5</span><br/>
      <span class="sdescdet">AW_smon SMON1_COUNT register</span><br/>
      <span class="ldescdet">This is the second counter in SMON configured to count events by the SMON configuration register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30d4</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">counter1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">counter1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">counter1</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66DAB33E10278340" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) SMON_r6</span><br/>
      <span class="sdescdet">AW_smon TIMER register</span><br/>
      <span class="ldescdet">This is the SMON timer, it is a running counter configured with a prescale parameter in the configuration register. The maxvalue is used to terminate counting.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30d8</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">timer</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">timer</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B078F20E6001DFEC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) SMON_r7</span><br/>
      <span class="sdescdet">AW_smon TIMERMAXVAL register</span><br/>
      <span class="ldescdet">This is the timer maxvalue used to provide a value to terminate counting.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x03cf30dc</span> at NOC.vha_vha_AXI (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">maxvalue</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">maxvalue</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">maxvalue</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vha7_ant1_vha_ant_reg_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
