// Seed: 4200444806
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input uwire id_4
);
  logic id_6;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd23,
    parameter id_2  = 32'd87,
    parameter id_5  = 32'd57,
    parameter id_6  = 32'd36
) (
    input  tri0  id_0,
    input  wire  id_1 [1 : id_5  ||  -1 'b0],
    output uwire _id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri0  _id_5,
    input  wire  _id_6
);
  wire id_8;
  assign id_4 = id_6;
  logic [7:0][-1] id_9;
  ;
  wire [id_6 : -1] id_10;
  wire id_11;
  assign id_8 = id_9;
  bit id_12, _id_13;
  always id_12 = id_10;
  assign id_12 = id_0;
  localparam [id_13 : id_5] id_14[-1 : 1] = -1;
  assign id_10 = -1;
  tran (
      .id_0(id_9),
      .id_1(),
      .id_2(id_9[id_2]),
      .id_3(),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(id_0),
      .id_7(id_8),
      .id_8(id_6),
      .id_9(-1'b0),
      .id_10(id_3),
      .id_11(id_13),
      .id_12(1'h0)
  );
  wire id_15;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_1,
      id_0
  );
  logic id_16, id_17 = id_16;
  always_comb $clog2(51);
  ;
endmodule
