###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        71268   # Number of WRITE/WRITEP commands
num_reads_done                 =       352139   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       304553   # Number of read row buffer hits
num_read_cmds                  =       352142   # Number of READ/READP commands
num_writes_done                =        71286   # Number of read requests issued
num_write_row_hits             =        49322   # Number of write row buffer hits
num_act_cmds                   =        69713   # Number of ACT commands
num_pre_cmds                   =        69688   # Number of PRE commands
num_ondemand_pres              =        49586   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9251162   # Cyles of rank active rank.0
rank_active_cycles.1           =      8878224   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       748838   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1121776   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       385674   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2982   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          885   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1309   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1420   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          435   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          215   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          322   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          649   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1306   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28238   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          296   # Write cmd latency (cycles)
write_latency[40-59]           =          458   # Write cmd latency (cycles)
write_latency[60-79]           =         1360   # Write cmd latency (cycles)
write_latency[80-99]           =         2638   # Write cmd latency (cycles)
write_latency[100-119]         =         3550   # Write cmd latency (cycles)
write_latency[120-139]         =         5307   # Write cmd latency (cycles)
write_latency[140-159]         =         5009   # Write cmd latency (cycles)
write_latency[160-179]         =         4785   # Write cmd latency (cycles)
write_latency[180-199]         =         4201   # Write cmd latency (cycles)
write_latency[200-]            =        43660   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       190670   # Read request latency (cycles)
read_latency[40-59]            =        60344   # Read request latency (cycles)
read_latency[60-79]            =        36710   # Read request latency (cycles)
read_latency[80-99]            =        10888   # Read request latency (cycles)
read_latency[100-119]          =         7138   # Read request latency (cycles)
read_latency[120-139]          =         5634   # Read request latency (cycles)
read_latency[140-159]          =         4062   # Read request latency (cycles)
read_latency[160-179]          =         3068   # Read request latency (cycles)
read_latency[180-199]          =         2723   # Read request latency (cycles)
read_latency[200-]             =        30901   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.5577e+08   # Write energy
read_energy                    =  1.41984e+09   # Read energy
act_energy                     =  1.90735e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.59442e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.38452e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77273e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54001e+09   # Active standby energy rank.1
average_read_latency           =      83.4431   # Average read request latency (cycles)
average_interarrival           =      23.6164   # Average request interarrival latency (cycles)
total_energy                   =  1.48816e+10   # Total energy (pJ)
average_power                  =      1488.16   # Average power (mW)
average_bandwidth              =      3.61323   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        91270   # Number of WRITE/WRITEP commands
num_reads_done                 =       373907   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       322768   # Number of read row buffer hits
num_read_cmds                  =       373912   # Number of READ/READP commands
num_writes_done                =        91284   # Number of read requests issued
num_write_row_hits             =        68843   # Number of write row buffer hits
num_act_cmds                   =        73757   # Number of ACT commands
num_pre_cmds                   =        73732   # Number of PRE commands
num_ondemand_pres              =        52984   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9084210   # Cyles of rank active rank.0
rank_active_cycles.1           =      9021344   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       915790   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       978656   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       428134   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2491   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          777   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1338   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1378   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          348   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          201   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          336   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          645   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1295   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28257   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          343   # Write cmd latency (cycles)
write_latency[40-59]           =          879   # Write cmd latency (cycles)
write_latency[60-79]           =         2351   # Write cmd latency (cycles)
write_latency[80-99]           =         4606   # Write cmd latency (cycles)
write_latency[100-119]         =         5755   # Write cmd latency (cycles)
write_latency[120-139]         =         6451   # Write cmd latency (cycles)
write_latency[140-159]         =         5854   # Write cmd latency (cycles)
write_latency[160-179]         =         5522   # Write cmd latency (cycles)
write_latency[180-199]         =         4828   # Write cmd latency (cycles)
write_latency[200-]            =        54674   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       191692   # Read request latency (cycles)
read_latency[40-59]            =        62832   # Read request latency (cycles)
read_latency[60-79]            =        42129   # Read request latency (cycles)
read_latency[80-99]            =        13085   # Read request latency (cycles)
read_latency[100-119]          =         9072   # Read request latency (cycles)
read_latency[120-139]          =         6992   # Read request latency (cycles)
read_latency[140-159]          =         4635   # Read request latency (cycles)
read_latency[160-179]          =         3660   # Read request latency (cycles)
read_latency[180-199]          =         3110   # Read request latency (cycles)
read_latency[200-]             =        36700   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.5562e+08   # Write energy
read_energy                    =  1.50761e+09   # Read energy
act_energy                     =  2.01799e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.39579e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.69755e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66855e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62932e+09   # Active standby energy rank.1
average_read_latency           =      87.8562   # Average read request latency (cycles)
average_interarrival           =      21.4961   # Average request interarrival latency (cycles)
total_energy                   =  1.50769e+10   # Total energy (pJ)
average_power                  =      1507.69   # Average power (mW)
average_bandwidth              =      3.96963   # Average bandwidth
