// Seed: 1420977149
module module_0 (
    input wor  id_0,
    input wand id_1
    , id_3
);
  wire id_4;
  assign id_3 = id_1;
  wire id_5;
  logic id_6, id_7;
  assign id_7 = id_4;
  wire id_8;
  assign module_1.id_0 = 0;
  assign id_3 = id_8 ? -1'd0 : id_6 != id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6
);
  assign id_6 = id_5;
  bufif1 primCall (id_1, id_2, id_4);
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
