Classic Timing Analyzer report for SD
Thu Oct 03 14:43:16 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                       ;
+------------------------------+-------+---------------+-------------+------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.093 ns   ; B[2] ; sum_BCD[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 11.093 ns       ; B[2] ; sum_BCD[0] ;
; N/A   ; None              ; 10.314 ns       ; A[1] ; sum_BCD[0] ;
; N/A   ; None              ; 10.184 ns       ; A[2] ; sum_BCD[0] ;
; N/A   ; None              ; 10.133 ns       ; A[3] ; sum_BCD[0] ;
; N/A   ; None              ; 10.100 ns       ; B[1] ; sum_BCD[0] ;
; N/A   ; None              ; 10.022 ns       ; B[0] ; sum_BCD[0] ;
; N/A   ; None              ; 9.992 ns        ; B[3] ; sum_BCD[0] ;
; N/A   ; None              ; 9.786 ns        ; A[0] ; sum_BCD[0] ;
; N/A   ; None              ; 9.543 ns        ; B[2] ; sum_BCD[1] ;
; N/A   ; None              ; 9.310 ns        ; B[2] ; C[3]       ;
; N/A   ; None              ; 9.017 ns        ; B[2] ; sum_BCD[2] ;
; N/A   ; None              ; 8.729 ns        ; A[1] ; sum_BCD[1] ;
; N/A   ; None              ; 8.634 ns        ; A[2] ; sum_BCD[1] ;
; N/A   ; None              ; 8.583 ns        ; A[3] ; sum_BCD[1] ;
; N/A   ; None              ; 8.531 ns        ; A[1] ; sum_BCD[2] ;
; N/A   ; None              ; 8.515 ns        ; B[1] ; sum_BCD[1] ;
; N/A   ; None              ; 8.472 ns        ; B[0] ; sum_BCD[1] ;
; N/A   ; None              ; 8.442 ns        ; B[3] ; sum_BCD[1] ;
; N/A   ; None              ; 8.419 ns        ; A[1] ; C[3]       ;
; N/A   ; None              ; 8.401 ns        ; A[2] ; C[3]       ;
; N/A   ; None              ; 8.350 ns        ; A[3] ; C[3]       ;
; N/A   ; None              ; 8.317 ns        ; B[1] ; sum_BCD[2] ;
; N/A   ; None              ; 8.239 ns        ; B[0] ; C[3]       ;
; N/A   ; None              ; 8.236 ns        ; A[0] ; sum_BCD[1] ;
; N/A   ; None              ; 8.209 ns        ; B[3] ; C[3]       ;
; N/A   ; None              ; 8.205 ns        ; B[1] ; C[3]       ;
; N/A   ; None              ; 8.190 ns        ; B[0] ; sum_BCD[2] ;
; N/A   ; None              ; 8.115 ns        ; A[2] ; sum_BCD[2] ;
; N/A   ; None              ; 8.095 ns        ; A[3] ; sum_BCD[3] ;
; N/A   ; None              ; 8.062 ns        ; A[3] ; sum_BCD[2] ;
; N/A   ; None              ; 8.003 ns        ; A[0] ; C[3]       ;
; N/A   ; None              ; 7.992 ns        ; B[3] ; sum_BCD[2] ;
; N/A   ; None              ; 7.954 ns        ; A[0] ; sum_BCD[2] ;
; N/A   ; None              ; 7.919 ns        ; B[3] ; sum_BCD[3] ;
+-------+-------------------+-----------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Oct 03 14:43:16 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SD -c SD --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "B[2]" to destination pin "sum_BCD[0]" is 11.093 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D6; Fanout = 4; PIN Node = 'B[2]'
    Info: 2: + IC(4.581 ns) + CELL(0.366 ns) = 5.784 ns; Loc. = LCCOMB_X35_Y2_N2; Fanout = 1; COMB Node = 'fulladder4bit:inst|bit_a_bit:inst5|inst7~0'
    Info: 3: + IC(0.202 ns) + CELL(0.225 ns) = 6.211 ns; Loc. = LCCOMB_X35_Y2_N8; Fanout = 4; COMB Node = 'fulladder4bit:inst|bit_a_bit:inst7|inst1'
    Info: 4: + IC(0.270 ns) + CELL(0.366 ns) = 6.847 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'fulladder4bit:inst9|bit_a_bit:inst7|inst1~0'
    Info: 5: + IC(2.294 ns) + CELL(1.952 ns) = 11.093 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'sum_BCD[0]'
    Info: Total cell delay = 3.746 ns ( 33.77 % )
    Info: Total interconnect delay = 7.347 ns ( 66.23 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4366 megabytes
    Info: Processing ended: Thu Oct 03 14:43:17 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


