INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/adder_subtractor/adder_subtractor.srcs/sources_1/new/adder_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSD/adder_subtractor/adder_subtractor.srcs/sim_1/new/adder_subtractor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_tb
