#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Apr 29 16:51:07 2023
# Process ID: 7648
# Current directory: F:/full proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17100 F:\full proj\CA_Proj.xpr
# Log file: F:/full proj/vivado.log
# Journal file: F:/full proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/full proj/CA_Proj.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.902 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycletop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'arr1' is not permitted [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.902 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycletop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'arr1' is not permitted [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.902 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycletop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [F:/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.singlecycletop
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/full -notrace
couldn't read file "F:/full": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 16:55:02 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                   0, arr2=                   1, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   0, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   0
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   1, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   1, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   5                   0
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.902 ; gain = 0.000
run all
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   1                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   2, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   5, arr3=                   3, arr4=                   2, arr5=                   1                   0
$finish called at time : 2210 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 26
run all
arr1=                   4, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   5, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
run: Time (s): cpu = 00:00:43 ; elapsed = 00:03:22 . Memory (MB): peak = 1003.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                   0, arr2=                   1, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   0, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   2, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   0, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   3, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   0, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   4                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   0, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   5
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   0                   0
arr1=                   1, arr2=                   2, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   1, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   3, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   1, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   4, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   1, arr4=                   1, arr5=                   5                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   5                   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.902 ; gain = 0.000
run all
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   1, arr5=                   1                   0
arr1=                   2, arr2=                   3, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   2, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   4, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   2, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   5, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   2, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   4, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   3, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   5, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   3, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   4, arr2=                   5, arr3=                   3, arr4=                   2, arr5=                   1                   0
$finish called at time : 2210 ns : File "F:/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" Line 26
run all
arr1=                   4, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
arr1=                   5, arr2=                   4, arr3=                   3, arr4=                   2, arr5=                   1                   0
run: Time (s): cpu = 00:02:30 ; elapsed = 00:20:38 . Memory (MB): peak = 1003.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 18:00:49 2023...
