Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 09:45:36 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.975 ns                        ; Controle:inst4|ALUSrcB[1] ; S[21]                         ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 111.97 MHz ( period = 8.931 ns ) ; Controle:inst4|ALUSrcB[1] ; Banco_reg:Reg_Control|Reg0[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 111.97 MHz ( period = 8.931 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 111.97 MHz ( period = 8.931 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.753 ns                ;
; N/A                                     ; 112.06 MHz ( period = 8.924 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 112.06 MHz ( period = 8.924 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 112.18 MHz ( period = 8.914 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.737 ns                ;
; N/A                                     ; 112.18 MHz ( period = 8.914 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.737 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.730 ns                ;
; N/A                                     ; 112.27 MHz ( period = 8.907 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.730 ns                ;
; N/A                                     ; 112.49 MHz ( period = 8.890 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.715 ns                ;
; N/A                                     ; 112.49 MHz ( period = 8.890 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.715 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.688 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.688 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 112.57 MHz ( period = 8.883 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 112.60 MHz ( period = 8.881 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.685 ns                ;
; N/A                                     ; 112.60 MHz ( period = 8.881 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.685 ns                ;
; N/A                                     ; 112.64 MHz ( period = 8.878 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 112.64 MHz ( period = 8.878 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 112.66 MHz ( period = 8.876 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.66 MHz ( period = 8.876 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.680 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.677 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.672 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.672 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.669 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.669 ns                ;
; N/A                                     ; 112.85 MHz ( period = 8.861 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.666 ns                ;
; N/A                                     ; 112.85 MHz ( period = 8.861 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.666 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.664 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.664 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.661 ns                ;
; N/A                                     ; 112.99 MHz ( period = 8.850 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 112.99 MHz ( period = 8.850 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 113.08 MHz ( period = 8.843 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 113.08 MHz ( period = 8.843 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 113.08 MHz ( period = 8.843 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.650 ns                ;
; N/A                                     ; 113.08 MHz ( period = 8.843 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.650 ns                ;
; N/A                                     ; 113.12 MHz ( period = 8.840 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.647 ns                ;
; N/A                                     ; 113.12 MHz ( period = 8.840 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.647 ns                ;
; N/A                                     ; 113.15 MHz ( period = 8.838 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 113.15 MHz ( period = 8.838 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 113.16 MHz ( period = 8.837 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 113.16 MHz ( period = 8.837 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.644 ns                ;
; N/A                                     ; 113.19 MHz ( period = 8.835 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 113.19 MHz ( period = 8.835 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 113.22 MHz ( period = 8.832 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 113.22 MHz ( period = 8.832 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 113.24 MHz ( period = 8.831 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 113.24 MHz ( period = 8.831 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 113.28 MHz ( period = 8.828 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.653 ns                ;
; N/A                                     ; 113.28 MHz ( period = 8.828 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.653 ns                ;
; N/A                                     ; 113.37 MHz ( period = 8.821 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 113.37 MHz ( period = 8.821 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 113.60 MHz ( period = 8.803 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 113.60 MHz ( period = 8.803 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.602 ns                ;
; N/A                                     ; 113.68 MHz ( period = 8.797 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 113.68 MHz ( period = 8.797 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 113.70 MHz ( period = 8.795 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 113.70 MHz ( period = 8.795 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.597 ns                ;
; N/A                                     ; 113.74 MHz ( period = 8.792 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 113.74 MHz ( period = 8.792 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 113.75 MHz ( period = 8.791 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 113.75 MHz ( period = 8.791 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 113.79 MHz ( period = 8.788 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.595 ns                ;
; N/A                                     ; 113.79 MHz ( period = 8.788 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.595 ns                ;
; N/A                                     ; 113.83 MHz ( period = 8.785 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.592 ns                ;
; N/A                                     ; 113.83 MHz ( period = 8.785 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.592 ns                ;
; N/A                                     ; 113.86 MHz ( period = 8.783 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.590 ns                ;
; N/A                                     ; 113.86 MHz ( period = 8.783 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.590 ns                ;
; N/A                                     ; 113.88 MHz ( period = 8.781 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 113.88 MHz ( period = 8.781 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 113.90 MHz ( period = 8.780 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 113.90 MHz ( period = 8.780 ns )                    ; Controle:inst4|ALUSrcA[0]      ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.587 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.585 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.585 ns                ;
; N/A                                     ; 113.95 MHz ( period = 8.776 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 113.95 MHz ( period = 8.776 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 113.96 MHz ( period = 8.775 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 113.96 MHz ( period = 8.775 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 113.99 MHz ( period = 8.773 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 113.99 MHz ( period = 8.773 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.580 ns                ;
; N/A                                     ; 114.03 MHz ( period = 8.770 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 114.03 MHz ( period = 8.770 ns )                    ; Controle:inst4|ALUControl[2]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 114.04 MHz ( period = 8.769 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.592 ns                ;
; N/A                                     ; 114.04 MHz ( period = 8.769 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.592 ns                ;
; N/A                                     ; 114.56 MHz ( period = 8.729 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 114.56 MHz ( period = 8.729 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 114.60 MHz ( period = 8.726 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.531 ns                ;
; N/A                                     ; 114.60 MHz ( period = 8.726 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.531 ns                ;
; N/A                                     ; 114.64 MHz ( period = 8.723 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 114.64 MHz ( period = 8.723 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 114.67 MHz ( period = 8.721 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.526 ns                ;
; N/A                                     ; 114.67 MHz ( period = 8.721 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.526 ns                ;
; N/A                                     ; 114.71 MHz ( period = 8.718 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 114.71 MHz ( period = 8.718 ns )                    ; Instr_Reg:IRWrite|Instr15_0[0] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 114.97 MHz ( period = 8.698 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.526 ns                ;
; N/A                                     ; 114.97 MHz ( period = 8.698 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.526 ns                ;
; N/A                                     ; 115.06 MHz ( period = 8.691 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.519 ns                ;
; N/A                                     ; 115.06 MHz ( period = 8.691 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.519 ns                ;
; N/A                                     ; 115.07 MHz ( period = 8.690 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.515 ns                ;
; N/A                                     ; 115.07 MHz ( period = 8.690 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.515 ns                ;
; N/A                                     ; 115.17 MHz ( period = 8.683 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 115.17 MHz ( period = 8.683 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 115.34 MHz ( period = 8.670 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 115.34 MHz ( period = 8.670 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 115.43 MHz ( period = 8.663 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 115.43 MHz ( period = 8.663 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 115.59 MHz ( period = 8.651 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 115.59 MHz ( period = 8.651 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 115.63 MHz ( period = 8.648 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.458 ns                ;
; N/A                                     ; 115.63 MHz ( period = 8.648 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.458 ns                ;
; N/A                                     ; 115.65 MHz ( period = 8.647 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 115.65 MHz ( period = 8.647 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 115.66 MHz ( period = 8.646 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.454 ns                ;
; N/A                                     ; 115.66 MHz ( period = 8.646 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.454 ns                ;
; N/A                                     ; 115.66 MHz ( period = 8.646 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.454 ns                ;
; N/A                                     ; 115.66 MHz ( period = 8.646 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.454 ns                ;
; N/A                                     ; 115.67 MHz ( period = 8.645 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 115.67 MHz ( period = 8.645 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.452 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.452 ns                ;
; N/A                                     ; 115.70 MHz ( period = 8.643 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 115.70 MHz ( period = 8.643 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 115.70 MHz ( period = 8.643 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 115.70 MHz ( period = 8.643 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 115.74 MHz ( period = 8.640 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 115.74 MHz ( period = 8.640 ns )                    ; Registrador:PCWrite|Saida[0]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.450 ns                ;
; N/A                                     ; 115.74 MHz ( period = 8.640 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 115.74 MHz ( period = 8.640 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 115.75 MHz ( period = 8.639 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 115.78 MHz ( period = 8.637 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 115.78 MHz ( period = 8.637 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 115.81 MHz ( period = 8.635 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 115.81 MHz ( period = 8.635 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 115.85 MHz ( period = 8.632 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.85 MHz ( period = 8.632 ns )                    ; Controle:inst4|ALUControl[1]   ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.86 MHz ( period = 8.631 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.86 MHz ( period = 8.631 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.87 MHz ( period = 8.630 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.87 MHz ( period = 8.630 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.97 MHz ( period = 8.623 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 115.97 MHz ( period = 8.623 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 115.98 MHz ( period = 8.622 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.431 ns                ;
; N/A                                     ; 115.98 MHz ( period = 8.622 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.431 ns                ;
; N/A                                     ; 116.01 MHz ( period = 8.620 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 116.01 MHz ( period = 8.620 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 116.02 MHz ( period = 8.619 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 116.02 MHz ( period = 8.619 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.428 ns                ;
; N/A                                     ; 116.05 MHz ( period = 8.617 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg22[0] ; clk        ; clk      ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 116.05 MHz ( period = 8.617 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 116.08 MHz ( period = 8.615 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.08 MHz ( period = 8.615 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.09 MHz ( period = 8.614 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 8.423 ns                ;
; N/A                                     ; 116.09 MHz ( period = 8.614 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.423 ns                ;
; N/A                                     ; 116.12 MHz ( period = 8.612 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 8.413 ns                ;
; N/A                                     ; 116.12 MHz ( period = 8.612 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3] ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 8.413 ns                ;
; N/A                                     ; 116.14 MHz ( period = 8.610 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 116.14 MHz ( period = 8.610 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 116.17 MHz ( period = 8.608 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 116.17 MHz ( period = 8.608 ns )                    ; Controle:inst4|ALUSrcB[1]      ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.417 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.417 ns                ;
; N/A                                     ; 116.21 MHz ( period = 8.605 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.21 MHz ( period = 8.605 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.21 MHz ( period = 8.605 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.21 MHz ( period = 8.605 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 116.24 MHz ( period = 8.603 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 8.414 ns                ;
; N/A                                     ; 116.24 MHz ( period = 8.603 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 8.414 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 116.31 MHz ( period = 8.598 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 8.409 ns                ;
; N/A                                     ; 116.31 MHz ( period = 8.598 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 8.409 ns                ;
; N/A                                     ; 116.35 MHz ( period = 8.595 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 116.35 MHz ( period = 8.595 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 8.412 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; Registrador:B_Control|Saida[2] ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 8.412 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.394 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.394 ns                ;
; N/A                                     ; 116.40 MHz ( period = 8.591 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.392 ns                ;
; N/A                                     ; 116.40 MHz ( period = 8.591 ns )                    ; Registrador:B_Control|Saida[0] ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.392 ns                ;
; N/A                                     ; 116.41 MHz ( period = 8.590 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 116.41 MHz ( period = 8.590 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 116.70 MHz ( period = 8.569 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 116.70 MHz ( period = 8.569 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 8.370 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; Controle:inst4|ALUControl[0]   ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 8.370 ns                ;
; N/A                                     ; 116.74 MHz ( period = 8.566 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 8.372 ns                ;
; N/A                                     ; 116.74 MHz ( period = 8.566 ns )                    ; Controle:inst4|ALUSrcB[0]      ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 8.372 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                     ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 14.975 ns  ; Controle:inst4|ALUSrcB[1]                ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.958 ns  ; Registrador:B_Control|Saida[0]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.934 ns  ; Controle:inst4|ALUControl[0]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.894 ns  ; Controle:inst4|ALUSrcB[0]                ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.882 ns  ; Controle:inst4|ALUSrcA[0]                ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.872 ns  ; Controle:inst4|ALUControl[2]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.820 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.742 ns  ; Registrador:PCWrite|Saida[0]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.734 ns  ; Controle:inst4|ALUControl[1]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.714 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.656 ns  ; Controle:inst4|ALUSrcB[1]                ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.644 ns  ; Registrador:B_Control|Saida[2]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.639 ns  ; Registrador:B_Control|Saida[0]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.615 ns  ; Controle:inst4|ALUControl[0]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.600 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.592 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.575 ns  ; Controle:inst4|ALUSrcB[0]                ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.569 ns  ; Registrador:A_Control|Saida[0]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.563 ns  ; Controle:inst4|ALUSrcA[0]                ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.558 ns  ; Registrador:B_Control|Saida[3]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.553 ns  ; Controle:inst4|ALUControl[2]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.515 ns  ; Controle:inst4|ALUSrcB[1]                ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.501 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.498 ns  ; Registrador:B_Control|Saida[0]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.474 ns  ; Controle:inst4|ALUControl[0]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.442 ns  ; Registrador:A_Control|Saida[1]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.434 ns  ; Controle:inst4|ALUSrcB[0]                ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.423 ns  ; Registrador:PCWrite|Saida[0]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; Controle:inst4|ALUSrcA[0]                ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.415 ns  ; Controle:inst4|ALUControl[1]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.412 ns  ; Controle:inst4|ALUControl[2]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.399 ns  ; Registrador:PCWrite|Saida[1]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.395 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.360 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.343 ns  ; Controle:inst4|ALUSrcB[1]                ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.342 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.334 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.331 ns  ; Registrador:A_Control|Saida[3]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.326 ns  ; Registrador:B_Control|Saida[0]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.325 ns  ; Registrador:B_Control|Saida[2]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.302 ns  ; Controle:inst4|ALUControl[0]             ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.293 ns  ; Controle:inst4|ALUSrcB[1]                ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.282 ns  ; Registrador:PCWrite|Saida[0]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.281 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.276 ns  ; Registrador:B_Control|Saida[0]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.274 ns  ; Controle:inst4|ALUControl[1]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.273 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.262 ns  ; Controle:inst4|ALUSrcB[0]                ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.254 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.252 ns  ; Controle:inst4|ALUControl[0]             ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.251 ns  ; Controle:inst4|ALUSrcB[1]                ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.250 ns  ; Controle:inst4|ALUSrcA[0]                ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.250 ns  ; Registrador:A_Control|Saida[0]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.247 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.240 ns  ; Controle:inst4|ALUControl[2]             ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.239 ns  ; Registrador:B_Control|Saida[3]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.234 ns  ; Registrador:B_Control|Saida[0]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.232 ns  ; Registrador:PCWrite|Saida[2]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.212 ns  ; Controle:inst4|ALUSrcB[0]                ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.210 ns  ; Controle:inst4|ALUControl[0]             ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.206 ns  ; Registrador:A_Control|Saida[2]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.200 ns  ; Controle:inst4|ALUSrcA[0]                ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.190 ns  ; Controle:inst4|ALUControl[2]             ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.188 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.184 ns  ; Registrador:B_Control|Saida[2]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.170 ns  ; Controle:inst4|ALUSrcB[0]                ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.158 ns  ; Controle:inst4|ALUSrcA[0]                ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.148 ns  ; Controle:inst4|ALUControl[2]             ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.144 ns  ; Controle:inst4|ALUSrcB[1]                ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 14.140 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.138 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.132 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.127 ns  ; Registrador:B_Control|Saida[0]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 14.127 ns  ; Controle:inst4|ALUSrcB[1]                ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 14.123 ns  ; Registrador:A_Control|Saida[1]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.116 ns  ; Registrador:PCWrite|Saida[3]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.110 ns  ; Registrador:PCWrite|Saida[0]             ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.110 ns  ; Registrador:B_Control|Saida[0]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 14.109 ns  ; Registrador:A_Control|Saida[0]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.103 ns  ; Controle:inst4|ALUControl[0]             ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 14.102 ns  ; Controle:inst4|ALUControl[1]             ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.098 ns  ; Registrador:B_Control|Saida[3]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 14.096 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.086 ns  ; Controle:inst4|ALUControl[0]             ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 14.082 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.080 ns  ; Registrador:PCWrite|Saida[1]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.063 ns  ; Controle:inst4|ALUSrcB[0]                ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 14.060 ns  ; Registrador:PCWrite|Saida[0]             ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.052 ns  ; Controle:inst4|ALUControl[1]             ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.051 ns  ; Controle:inst4|ALUSrcA[0]                ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 14.046 ns  ; Controle:inst4|ALUSrcB[0]                ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 14.041 ns  ; Controle:inst4|ALUControl[2]             ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 14.037 ns  ; Registrador:B_Control|Saida[7]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 14.034 ns  ; Controle:inst4|ALUSrcA[0]                ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 14.032 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 14.024 ns  ; Controle:inst4|ALUControl[2]             ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 14.023 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.018 ns  ; Registrador:PCWrite|Saida[0]             ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.015 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.012 ns  ; Registrador:B_Control|Saida[2]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 14.012 ns  ; Registrador:A_Control|Saida[3]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 14.010 ns  ; Controle:inst4|ALUControl[1]             ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 14.005 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.990 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.989 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.982 ns  ; Registrador:A_Control|Saida[1]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.972 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.968 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.962 ns  ; Registrador:B_Control|Saida[2]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.960 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.942 ns  ; Controle:inst4|ALUSrcB[1]                ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.939 ns  ; Registrador:PCWrite|Saida[1]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.937 ns  ; Registrador:A_Control|Saida[0]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.928 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.926 ns  ; Registrador:B_Control|Saida[3]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.925 ns  ; Registrador:B_Control|Saida[0]           ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.920 ns  ; Registrador:B_Control|Saida[2]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.918 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.915 ns  ; Registrador:PCWrite|Saida[5]             ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.913 ns  ; Registrador:PCWrite|Saida[2]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.911 ns  ; Registrador:PCWrite|Saida[0]             ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.910 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.903 ns  ; Controle:inst4|ALUControl[1]             ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.901 ns  ; Controle:inst4|ALUControl[0]             ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.894 ns  ; Registrador:PCWrite|Saida[0]             ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.887 ns  ; Registrador:A_Control|Saida[2]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.887 ns  ; Registrador:A_Control|Saida[0]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.886 ns  ; Controle:inst4|ALUControl[1]             ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.883 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.882 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.876 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.876 ns  ; Registrador:B_Control|Saida[3]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.874 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.871 ns  ; Registrador:A_Control|Saida[3]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.868 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.866 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.861 ns  ; Controle:inst4|ALUSrcB[0]                ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.849 ns  ; Controle:inst4|ALUSrcA[0]                ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.845 ns  ; Registrador:A_Control|Saida[0]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.839 ns  ; Controle:inst4|ALUControl[2]             ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.834 ns  ; Registrador:B_Control|Saida[3]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.813 ns  ; Registrador:B_Control|Saida[2]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.811 ns  ; Controle:inst4|ALUSrcB[1]                ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.810 ns  ; Registrador:A_Control|Saida[1]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.807 ns  ; Instr_Reg:IRWrite|Instr15_0[6]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.797 ns  ; Registrador:PCWrite|Saida[3]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.796 ns  ; Registrador:B_Control|Saida[2]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.794 ns  ; Registrador:B_Control|Saida[0]           ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.787 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.787 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.776 ns  ; Instr_Reg:IRWrite|Instr15_0[9]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.772 ns  ; Registrador:PCWrite|Saida[2]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.770 ns  ; Controle:inst4|ALUControl[0]             ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.769 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.767 ns  ; Registrador:PCWrite|Saida[1]             ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.763 ns  ; Registrador:A_Control|Saida[7]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.761 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.760 ns  ; Registrador:A_Control|Saida[1]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.752 ns  ; Registrador:B_Control|Saida[1]~DUPLICATE ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.746 ns  ; Registrador:A_Control|Saida[2]           ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.744 ns  ; Instr_Reg:IRWrite|Instr15_0[2]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.738 ns  ; Registrador:A_Control|Saida[0]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.731 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]     ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.730 ns  ; Controle:inst4|ALUSrcB[0]                ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.727 ns  ; Registrador:B_Control|Saida[3]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.721 ns  ; Registrador:A_Control|Saida[0]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.718 ns  ; Registrador:B_Control|Saida[7]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.718 ns  ; Controle:inst4|ALUSrcA[0]                ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.718 ns  ; Registrador:A_Control|Saida[1]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.717 ns  ; Registrador:PCWrite|Saida[1]             ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.710 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.710 ns  ; Registrador:B_Control|Saida[3]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.709 ns  ; Registrador:PCWrite|Saida[0]             ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.708 ns  ; Controle:inst4|ALUControl[2]             ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.702 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.701 ns  ; Controle:inst4|ALUControl[1]             ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.699 ns  ; Registrador:A_Control|Saida[3]           ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.690 ns  ; Registrador:B_Control|Saida[15]          ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.686 ns  ; Instr_Reg:IRWrite|Instr15_0[7]           ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.681 ns  ; Instr_Reg:IRWrite|Instr15_0[3]           ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.675 ns  ; Registrador:PCWrite|Saida[1]             ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.660 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.658 ns  ; Controle:inst4|ALUSrcB[1]                ; S[24]   ; clk        ;
; N/A                                     ; None                                                ; 13.656 ns  ; Instr_Reg:IRWrite|Instr15_0[0]           ; S[27]   ; clk        ;
; N/A                                     ; None                                                ; 13.656 ns  ; Registrador:PCWrite|Saida[3]             ; EhMenor ; clk        ;
; N/A                                     ; None                                                ; 13.652 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.649 ns  ; Registrador:A_Control|Saida[3]           ; S[30]   ; clk        ;
; N/A                                     ; None                                                ; 13.641 ns  ; Registrador:B_Control|Saida[0]           ; S[24]   ; clk        ;
; N/A                                     ; None                                                ; 13.618 ns  ; Instr_Reg:IRWrite|Instr15_0[1]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.617 ns  ; Controle:inst4|ALUControl[0]             ; S[24]   ; clk        ;
; N/A                                     ; None                                                ; 13.615 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]     ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.611 ns  ; Registrador:A_Control|Saida[1]           ; S[22]   ; clk        ;
; N/A                                     ; None                                                ; 13.611 ns  ; Registrador:B_Control|Saida[2]           ; S[29]   ; clk        ;
; N/A                                     ; None                                                ; 13.610 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]     ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; Registrador:A_Control|Saida[5]           ; S[21]   ; clk        ;
; N/A                                     ; None                                                ; 13.607 ns  ; Registrador:A_Control|Saida[3]           ; S[28]   ; clk        ;
; N/A                                     ; None                                                ; 13.600 ns  ; Registrador:PCWrite|Saida[2]             ; S[25]   ; clk        ;
; N/A                                     ; None                                                ; 13.596 ns  ; Registrador:PCWrite|Saida[5]             ; S[26]   ; clk        ;
; N/A                                     ; None                                                ; 13.594 ns  ; Registrador:A_Control|Saida[1]           ; S[31]   ; clk        ;
; N/A                                     ; None                                                ; 13.578 ns  ; Registrador:PCWrite|Saida[0]             ; S[27]   ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                          ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 09:45:35 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 111.97 MHz between source register "Controle:inst4|ALUSrcB[1]" and destination register "Banco_reg:Reg_Control|Reg16[0]" (period= 8.931 ns)
    Info: + Longest register to register delay is 8.753 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4|ALUSrcB[1]'
        Info: 2: + IC(0.587 ns) + CELL(0.053 ns) = 0.640 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 4; COMB Node = 'ALUSrcB:inst6|Mux31~0'
        Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 1.121 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.546 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X20_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.224 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X20_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~19'
        Info: 6: + IC(0.233 ns) + CELL(0.228 ns) = 2.458 ns; Loc. = LCCOMB_X20_Y20_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 7: + IC(0.232 ns) + CELL(0.154 ns) = 2.844 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~32'
        Info: 8: + IC(0.202 ns) + CELL(0.225 ns) = 3.271 ns; Loc. = LCCOMB_X20_Y20_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[5]~34'
        Info: 9: + IC(0.378 ns) + CELL(0.053 ns) = 3.702 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[7]~4'
        Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.970 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[9]~5'
        Info: 11: + IC(0.224 ns) + CELL(0.053 ns) = 4.247 ns; Loc. = LCCOMB_X20_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[11]~6'
        Info: 12: + IC(0.483 ns) + CELL(0.053 ns) = 4.783 ns; Loc. = LCCOMB_X16_Y20_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[13]~7'
        Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 5.061 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[15]~8'
        Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 5.322 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[17]~9'
        Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 5.584 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~10'
        Info: 16: + IC(0.215 ns) + CELL(0.053 ns) = 5.852 ns; Loc. = LCCOMB_X16_Y20_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~11'
        Info: 17: + IC(0.215 ns) + CELL(0.053 ns) = 6.120 ns; Loc. = LCCOMB_X16_Y20_N20; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[23]~12'
        Info: 18: + IC(0.212 ns) + CELL(0.053 ns) = 6.385 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[25]~13'
        Info: 19: + IC(0.214 ns) + CELL(0.053 ns) = 6.652 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~14'
        Info: 20: + IC(0.611 ns) + CELL(0.053 ns) = 7.316 ns; Loc. = LCCOMB_X16_Y18_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~15'
        Info: 21: + IC(0.257 ns) + CELL(0.053 ns) = 7.626 ns; Loc. = LCCOMB_X16_Y18_N18; Fanout = 33; COMB Node = 'Ula32:ALUControl|Menor~0'
        Info: 22: + IC(0.700 ns) + CELL(0.272 ns) = 8.598 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 1; COMB Node = 'Banco_reg:Reg_Control|Reg16[0]~0'
        Info: 23: + IC(0.000 ns) + CELL(0.155 ns) = 8.753 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 3; REG Node = 'Banco_reg:Reg_Control|Reg16[0]'
        Info: Total cell delay = 2.110 ns ( 24.11 % )
        Info: Total interconnect delay = 6.643 ns ( 75.89 % )
    Info: - Smallest clock skew is 0.006 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.630 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.825 ns) + CELL(0.618 ns) = 2.630 ns; Loc. = LCFF_X21_Y18_N15; Fanout = 3; REG Node = 'Banco_reg:Reg_Control|Reg16[0]'
            Info: Total cell delay = 1.462 ns ( 55.59 % )
            Info: Total interconnect delay = 1.168 ns ( 44.41 % )
        Info: - Longest clock path from clock "clk" to source register is 2.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.819 ns) + CELL(0.618 ns) = 2.624 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4|ALUSrcB[1]'
            Info: Total cell delay = 1.462 ns ( 55.72 % )
            Info: Total interconnect delay = 1.162 ns ( 44.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[21]" through register "Controle:inst4|ALUSrcB[1]" is 14.975 ns
    Info: + Longest clock path from clock "clk" to source register is 2.624 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1422; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.819 ns) + CELL(0.618 ns) = 2.624 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4|ALUSrcB[1]'
        Info: Total cell delay = 1.462 ns ( 55.72 % )
        Info: Total interconnect delay = 1.162 ns ( 44.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 34; REG Node = 'Controle:inst4|ALUSrcB[1]'
        Info: 2: + IC(0.587 ns) + CELL(0.053 ns) = 0.640 ns; Loc. = LCCOMB_X20_Y19_N10; Fanout = 4; COMB Node = 'ALUSrcB:inst6|Mux31~0'
        Info: 3: + IC(0.253 ns) + CELL(0.228 ns) = 1.121 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.546 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X20_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[1]~2'
        Info: 5: + IC(0.224 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X20_Y20_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[3]~19'
        Info: 6: + IC(0.233 ns) + CELL(0.228 ns) = 2.458 ns; Loc. = LCCOMB_X20_Y20_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[3]~3'
        Info: 7: + IC(0.232 ns) + CELL(0.154 ns) = 2.844 ns; Loc. = LCCOMB_X20_Y20_N12; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[5]~32'
        Info: 8: + IC(0.202 ns) + CELL(0.225 ns) = 3.271 ns; Loc. = LCCOMB_X20_Y20_N28; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[5]~34'
        Info: 9: + IC(0.378 ns) + CELL(0.053 ns) = 3.702 ns; Loc. = LCCOMB_X20_Y20_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[7]~4'
        Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.970 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[9]~5'
        Info: 11: + IC(0.224 ns) + CELL(0.053 ns) = 4.247 ns; Loc. = LCCOMB_X20_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[11]~6'
        Info: 12: + IC(0.483 ns) + CELL(0.053 ns) = 4.783 ns; Loc. = LCCOMB_X16_Y20_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[13]~7'
        Info: 13: + IC(0.225 ns) + CELL(0.053 ns) = 5.061 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[15]~8'
        Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 5.322 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[17]~9'
        Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 5.584 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~10'
        Info: 16: + IC(0.322 ns) + CELL(0.053 ns) = 5.959 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|Mux10~1'
        Info: 17: + IC(4.144 ns) + CELL(2.154 ns) = 12.257 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'S[21]'
        Info: Total cell delay = 3.572 ns ( 29.14 % )
        Info: Total interconnect delay = 8.685 ns ( 70.86 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4395 megabytes
    Info: Processing ended: Wed Oct 16 09:45:36 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


