<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4528" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4528{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_4528{left:93px;bottom:68px;letter-spacing:0.07px;word-spacing:0.02px;}
#t3_4528{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4528{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t5_4528{left:424px;bottom:998px;letter-spacing:-0.13px;}
#t6_4528{left:424px;bottom:976px;letter-spacing:-0.12px;}
#t7_4528{left:424px;bottom:959px;letter-spacing:-0.11px;}
#t8_4528{left:424px;bottom:943px;letter-spacing:-0.11px;}
#t9_4528{left:424px;bottom:926px;letter-spacing:-0.11px;}
#ta_4528{left:689px;bottom:998px;letter-spacing:-0.13px;}
#tb_4528{left:189px;bottom:901px;letter-spacing:-0.14px;}
#tc_4528{left:424px;bottom:901px;letter-spacing:-0.12px;}
#td_4528{left:82px;bottom:877px;letter-spacing:-0.17px;}
#te_4528{left:144px;bottom:877px;letter-spacing:-0.12px;}
#tf_4528{left:189px;bottom:877px;letter-spacing:-0.13px;}
#tg_4528{left:424px;bottom:877px;letter-spacing:-0.11px;}
#th_4528{left:424px;bottom:860px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#ti_4528{left:689px;bottom:877px;letter-spacing:-0.12px;}
#tj_4528{left:689px;bottom:860px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_4528{left:189px;bottom:836px;letter-spacing:-0.12px;}
#tl_4528{left:424px;bottom:836px;letter-spacing:-0.14px;}
#tm_4528{left:424px;bottom:814px;letter-spacing:-0.11px;}
#tn_4528{left:424px;bottom:797px;letter-spacing:-0.1px;}
#to_4528{left:424px;bottom:781px;letter-spacing:-0.11px;}
#tp_4528{left:424px;bottom:764px;letter-spacing:-0.12px;}
#tq_4528{left:424px;bottom:747px;letter-spacing:-0.11px;}
#tr_4528{left:424px;bottom:730px;letter-spacing:-0.11px;}
#ts_4528{left:82px;bottom:706px;letter-spacing:-0.14px;}
#tt_4528{left:144px;bottom:706px;letter-spacing:-0.14px;}
#tu_4528{left:189px;bottom:706px;letter-spacing:-0.14px;}
#tv_4528{left:424px;bottom:706px;letter-spacing:-0.11px;}
#tw_4528{left:424px;bottom:684px;letter-spacing:-0.11px;}
#tx_4528{left:424px;bottom:668px;letter-spacing:-0.12px;}
#ty_4528{left:424px;bottom:651px;letter-spacing:-0.11px;}
#tz_4528{left:424px;bottom:634px;letter-spacing:-0.11px;}
#t10_4528{left:424px;bottom:613px;letter-spacing:-0.12px;word-spacing:-0.29px;}
#t11_4528{left:424px;bottom:596px;letter-spacing:-0.11px;}
#t12_4528{left:689px;bottom:706px;letter-spacing:-0.11px;}
#t13_4528{left:689px;bottom:689px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t14_4528{left:689px;bottom:672px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_4528{left:689px;bottom:655px;letter-spacing:-0.12px;}
#t16_4528{left:189px;bottom:571px;}
#t17_4528{left:424px;bottom:571px;letter-spacing:-0.11px;}
#t18_4528{left:424px;bottom:554px;letter-spacing:-0.1px;}
#t19_4528{left:424px;bottom:538px;letter-spacing:-0.11px;}
#t1a_4528{left:689px;bottom:571px;letter-spacing:-0.12px;}
#t1b_4528{left:689px;bottom:554px;letter-spacing:-0.14px;}
#t1c_4528{left:189px;bottom:513px;}
#t1d_4528{left:424px;bottom:513px;letter-spacing:-0.11px;}
#t1e_4528{left:424px;bottom:496px;letter-spacing:-0.11px;}
#t1f_4528{left:424px;bottom:480px;letter-spacing:-0.11px;}
#t1g_4528{left:424px;bottom:463px;letter-spacing:-0.11px;}
#t1h_4528{left:424px;bottom:446px;letter-spacing:-0.11px;}
#t1i_4528{left:689px;bottom:513px;letter-spacing:-0.12px;}
#t1j_4528{left:689px;bottom:496px;letter-spacing:-0.14px;}
#t1k_4528{left:189px;bottom:422px;}
#t1l_4528{left:424px;bottom:422px;letter-spacing:-0.11px;}
#t1m_4528{left:424px;bottom:405px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t1n_4528{left:424px;bottom:388px;letter-spacing:-0.1px;}
#t1o_4528{left:424px;bottom:371px;letter-spacing:-0.13px;}
#t1p_4528{left:689px;bottom:422px;letter-spacing:-0.12px;}
#t1q_4528{left:689px;bottom:405px;letter-spacing:-0.14px;}
#t1r_4528{left:189px;bottom:347px;}
#t1s_4528{left:424px;bottom:347px;letter-spacing:-0.13px;}
#t1t_4528{left:424px;bottom:325px;letter-spacing:-0.11px;}
#t1u_4528{left:689px;bottom:347px;letter-spacing:-0.12px;}
#t1v_4528{left:689px;bottom:330px;letter-spacing:-0.14px;}
#t1w_4528{left:189px;bottom:301px;}
#t1x_4528{left:424px;bottom:301px;letter-spacing:-0.13px;}
#t1y_4528{left:424px;bottom:279px;letter-spacing:-0.11px;}
#t1z_4528{left:424px;bottom:263px;letter-spacing:-0.12px;}
#t20_4528{left:689px;bottom:301px;letter-spacing:-0.12px;}
#t21_4528{left:689px;bottom:284px;letter-spacing:-0.14px;}
#t22_4528{left:189px;bottom:238px;}
#t23_4528{left:424px;bottom:238px;letter-spacing:-0.14px;}
#t24_4528{left:424px;bottom:217px;letter-spacing:-0.11px;}
#t25_4528{left:689px;bottom:238px;letter-spacing:-0.12px;}
#t26_4528{left:689px;bottom:221px;letter-spacing:-0.14px;}
#t27_4528{left:189px;bottom:192px;}
#t28_4528{left:424px;bottom:192px;letter-spacing:-0.13px;}
#t29_4528{left:424px;bottom:171px;letter-spacing:-0.11px;}
#t2a_4528{left:689px;bottom:192px;letter-spacing:-0.12px;}
#t2b_4528{left:689px;bottom:176px;letter-spacing:-0.14px;}
#t2c_4528{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2d_4528{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2e_4528{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2f_4528{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2g_4528{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2h_4528{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2i_4528{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2j_4528{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2k_4528{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2l_4528{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4528{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4528{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4528{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4528{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4528{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4528" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4528Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4528" style="-webkit-user-select: none;"><object width="935" height="1210" data="4528/4528.svg" type="image/svg+xml" id="pdf4528" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4528" class="t s1_4528">2-6 </span><span id="t2_4528" class="t s1_4528">Vol. 4 </span>
<span id="t3_4528" class="t s2_4528">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4528" class="t s3_4528">20 </span><span id="t5_4528" class="t s3_4528">LMCE On (R/WL) </span>
<span id="t6_4528" class="t s3_4528">When set, system software can program </span>
<span id="t7_4528" class="t s3_4528">the MSRs associated with LMCE to </span>
<span id="t8_4528" class="t s3_4528">configure delivery of some machine check </span>
<span id="t9_4528" class="t s3_4528">exceptions to a single logical processor. </span>
<span id="ta_4528" class="t s3_4528">If IA32_MCG_CAP[27] = 1 </span>
<span id="tb_4528" class="t s3_4528">63:21 </span><span id="tc_4528" class="t s3_4528">Reserved </span>
<span id="td_4528" class="t s3_4528">3BH </span><span id="te_4528" class="t s3_4528">59 </span><span id="tf_4528" class="t s3_4528">IA32_TSC_ADJUST </span><span id="tg_4528" class="t s3_4528">Per Logical Processor TSC Adjust (R/Write </span>
<span id="th_4528" class="t s3_4528">to clear) </span>
<span id="ti_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="tj_4528" class="t s3_4528">ECX=0H): EBX[1] = 1 </span>
<span id="tk_4528" class="t s3_4528">63:0 </span><span id="tl_4528" class="t s3_4528">THREAD_ADJUST </span>
<span id="tm_4528" class="t s3_4528">Local offset value of the IA32_TSC for a </span>
<span id="tn_4528" class="t s3_4528">logical processor. Reset value is zero. A </span>
<span id="to_4528" class="t s3_4528">write to IA32_TSC will modify the local </span>
<span id="tp_4528" class="t s3_4528">offset in IA32_TSC_ADJUST and the </span>
<span id="tq_4528" class="t s3_4528">content of IA32_TSC, but does not affect </span>
<span id="tr_4528" class="t s3_4528">the internal invariant TSC hardware. </span>
<span id="ts_4528" class="t s3_4528">48H </span><span id="tt_4528" class="t s3_4528">72 </span><span id="tu_4528" class="t s3_4528">IA32_SPEC_CTRL </span><span id="tv_4528" class="t s3_4528">Speculation Control (R/W) </span>
<span id="tw_4528" class="t s3_4528">The MSR bits are defined as logical </span>
<span id="tx_4528" class="t s3_4528">processor scope. On some core </span>
<span id="ty_4528" class="t s3_4528">implementations, the bits may impact </span>
<span id="tz_4528" class="t s3_4528">sibling logical processors on the same core. </span>
<span id="t10_4528" class="t s3_4528">This MSR has a value of 0 after reset and is </span>
<span id="t11_4528" class="t s3_4528">unaffected by INIT# or SIPI#. </span>
<span id="t12_4528" class="t s3_4528">If any one of the </span>
<span id="t13_4528" class="t s3_4528">enumeration conditions for </span>
<span id="t14_4528" class="t s3_4528">defined bit field positions </span>
<span id="t15_4528" class="t s3_4528">holds. </span>
<span id="t16_4528" class="t s3_4528">0 </span><span id="t17_4528" class="t s3_4528">Indirect Branch Restricted Speculation </span>
<span id="t18_4528" class="t s3_4528">(IBRS). Restricts speculation of indirect </span>
<span id="t19_4528" class="t s3_4528">branch. </span>
<span id="t1a_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t1b_4528" class="t s3_4528">ECX=0):EDX[26]=1 </span>
<span id="t1c_4528" class="t s3_4528">1 </span><span id="t1d_4528" class="t s3_4528">Single Thread Indirect Branch Predictors </span>
<span id="t1e_4528" class="t s3_4528">(STIBP). Prevents indirect branch </span>
<span id="t1f_4528" class="t s3_4528">predictions on all logical processors on the </span>
<span id="t1g_4528" class="t s3_4528">core from being controlled by any sibling </span>
<span id="t1h_4528" class="t s3_4528">logical processor in the same core. </span>
<span id="t1i_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t1j_4528" class="t s3_4528">ECX=0):EDX[27]=1 </span>
<span id="t1k_4528" class="t s3_4528">2 </span><span id="t1l_4528" class="t s3_4528">Speculative Store Bypass Disable (SSBD) </span>
<span id="t1m_4528" class="t s3_4528">delays speculative execution of a load until </span>
<span id="t1n_4528" class="t s3_4528">the addresses for all older stores are </span>
<span id="t1o_4528" class="t s3_4528">known. </span>
<span id="t1p_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t1q_4528" class="t s3_4528">ECX=0):EDX[31]=1 </span>
<span id="t1r_4528" class="t s3_4528">3 </span><span id="t1s_4528" class="t s3_4528">IPRED_DIS_U </span>
<span id="t1t_4528" class="t s3_4528">If 1, enables IPRED_DIS control for CPL3. </span>
<span id="t1u_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t1v_4528" class="t s3_4528">ECX=2):EDX[1]=1 </span>
<span id="t1w_4528" class="t s3_4528">4 </span><span id="t1x_4528" class="t s3_4528">IPRED_DIS_S </span>
<span id="t1y_4528" class="t s3_4528">If 1, enables IPRED_DIS control for </span>
<span id="t1z_4528" class="t s3_4528">CPL0/1/2. </span>
<span id="t20_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t21_4528" class="t s3_4528">ECX=2):EDX[1]=1 </span>
<span id="t22_4528" class="t s3_4528">5 </span><span id="t23_4528" class="t s3_4528">RRSBA_DIS_U </span>
<span id="t24_4528" class="t s3_4528">If 1, disables RRSBA behavior for CPL3. </span>
<span id="t25_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t26_4528" class="t s3_4528">ECX=2):EDX[2]=1 </span>
<span id="t27_4528" class="t s3_4528">6 </span><span id="t28_4528" class="t s3_4528">RRSBA_DIS_S </span>
<span id="t29_4528" class="t s3_4528">If 1, disables RRSBA behavior for CPL0/1/2. </span>
<span id="t2a_4528" class="t s3_4528">If CPUID.(EAX=07H, </span>
<span id="t2b_4528" class="t s3_4528">ECX=2):EDX[2]=1 </span>
<span id="t2c_4528" class="t s4_4528">Table 2-2. </span><span id="t2d_4528" class="t s4_4528">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2e_4528" class="t s5_4528">Register </span>
<span id="t2f_4528" class="t s5_4528">Address </span>
<span id="t2g_4528" class="t s5_4528">Architectural MSR Name / Bit Fields </span>
<span id="t2h_4528" class="t s5_4528">(Former MSR Name) </span><span id="t2i_4528" class="t s5_4528">MSR/Bit Description </span><span id="t2j_4528" class="t s5_4528">Comment </span>
<span id="t2k_4528" class="t s5_4528">Hex </span><span id="t2l_4528" class="t s5_4528">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
