{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467732705583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467732705592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 05 11:31:45 2016 " "Processing started: Tue Jul 05 11:31:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467732705592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732705592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_DCOLLIDE_MEMORY -c FPGA_DCOLLIDE_MEMORY " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DCOLLIDE_MEMORY -c FPGA_DCOLLIDE_MEMORY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732705592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1467732706065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider2 " "Found entity 1: divider2" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_Ctrl " "Found entity 1: rst_Ctrl" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715072 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(95) " "Verilog HDL warning at ram_sp_sr_sw.v(95): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715074 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(96) " "Verilog HDL warning at ram_sp_sr_sw.v(96): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715074 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(97) " "Verilog HDL warning at ram_sp_sr_sw.v(97): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715074 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(98) " "Verilog HDL warning at ram_sp_sr_sw.v(98): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(99) " "Verilog HDL warning at ram_sp_sr_sw.v(99): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(100) " "Verilog HDL warning at ram_sp_sr_sw.v(100): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(101) " "Verilog HDL warning at ram_sp_sr_sw.v(101): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(102) " "Verilog HDL warning at ram_sp_sr_sw.v(102): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1467732715075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sp_sr_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_sp_sr_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_sp_sr_sw " "Found entity 1: ram_sp_sr_sw" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/memoryController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx_rdy " "Found entity 1: jtag_tx_rdy" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx " "Found entity 1: jtag_tx" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1467732715105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK0 clk0 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK0\" differs only in case from object \"clk0\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1467732715105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK1 clk1 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK1\" differs only in case from object \"clk1\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1467732715105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_fp_sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file approx_fp_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 approx_fp_sqrt " "Found entity 1: approx_fp_sqrt" {  } { { "approx_fp_sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/approx_fp_sqrt.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_z_wire1 sqrt.v(162) " "Verilog HDL Implicit Net warning at sqrt.v(162): created implicit net for \"output_z_wire1\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/sqrt.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx_rdy.v(21) " "Verilog HDL Implicit Net warning at jtag_tx_rdy.v(21): created implicit net for \"e1dr\"" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx.v(21) " "Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for \"e1dr\"" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715116 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollide_memory.v 1 1 " "Using design file fpga_dcollide_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_DCOLLIDE_MEMORY " "Found entity 1: FPGA_DCOLLIDE_MEMORY" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732715168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1467732715168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "end_of_memory_w fpga_dcollide_memory.v(224) " "Verilog HDL Implicit Net warning at fpga_dcollide_memory.v(224): created implicit net for \"end_of_memory_w\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_DCOLLIDE_MEMORY " "Elaborating entity \"FPGA_DCOLLIDE_MEMORY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1467732715190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inaddress_reg_aux fpga_dcollide_memory.v(113) " "Verilog HDL or VHDL warning at fpga_dcollide_memory.v(113): object \"inaddress_reg_aux\" assigned a value but never read" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715191 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_reg fpga_dcollide_memory.v(114) " "Verilog HDL or VHDL warning at fpga_dcollide_memory.v(114): object \"we_reg\" assigned a value but never read" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715191 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpga_dcollide_memory.v(134) " "Verilog HDL assignment warning at fpga_dcollide_memory.v(134): truncated value with size 32 to match size of target (5)" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732715191 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] fpga_dcollide_memory.v(58) " "Output port \"LEDG\[8\]\" at fpga_dcollide_memory.v(58) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR fpga_dcollide_memory.v(59) " "Output port \"LEDR\" at fpga_dcollide_memory.v(59) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 fpga_dcollide_memory.v(68) " "Output port \"HEX0\" at fpga_dcollide_memory.v(68) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 fpga_dcollide_memory.v(69) " "Output port \"HEX1\" at fpga_dcollide_memory.v(69) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 fpga_dcollide_memory.v(70) " "Output port \"HEX2\" at fpga_dcollide_memory.v(70) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 fpga_dcollide_memory.v(71) " "Output port \"HEX3\" at fpga_dcollide_memory.v(71) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 fpga_dcollide_memory.v(72) " "Output port \"HEX4\" at fpga_dcollide_memory.v(72) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 fpga_dcollide_memory.v(73) " "Output port \"HEX5\" at fpga_dcollide_memory.v(73) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 fpga_dcollide_memory.v(74) " "Output port \"HEX6\" at fpga_dcollide_memory.v(74) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715196 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 fpga_dcollide_memory.v(75) " "Output port \"HEX7\" at fpga_dcollide_memory.v(75) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715197 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS fpga_dcollide_memory.v(79) " "Output port \"UART_RTS\" at fpga_dcollide_memory.v(79) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715197 "|FPGA_DCOLLIDE_MEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD fpga_dcollide_memory.v(81) " "Output port \"UART_TXD\" at fpga_dcollide_memory.v(81) has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732715197 "|FPGA_DCOLLIDE_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_tx_rdy jtag_tx_rdy:jtag0 " "Elaborating entity \"jtag_tx_rdy\" for hierarchy \"jtag_tx_rdy:jtag0\"" {  } { { "fpga_dcollide_memory.v" "jtag0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715222 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_tx_rdy.v(69) " "Verilog HDL Case Statement information at jtag_tx_rdy.v(69): all case item expressions in this case statement are onehot" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1467732715223 "|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_tx_rdy:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_tx_rdy.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_tx_rdy.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732715282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732715282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732715282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732715282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732715282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732715282 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1467732715282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug jtag_debug:jtag11 " "Elaborating entity \"jtag_debug\" for hierarchy \"jtag_debug:jtag11\"" {  } { { "fpga_dcollide_memory.v" "jtag11" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715874 "|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732715874 "|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1467732715875 "|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_Ctrl rst_Ctrl:reset " "Elaborating entity \"rst_Ctrl\" for hierarchy \"rst_Ctrl:reset\"" {  } { { "fpga_dcollide_memory.v" "reset" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter rst_Ctrl.v(18) " "Verilog HDL or VHDL warning at rst_Ctrl.v(18): object \"counter\" assigned a value but never read" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715952 "|FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter2 rst_Ctrl.v(19) " "Verilog HDL or VHDL warning at rst_Ctrl.v(19): object \"counter2\" assigned a value but never read" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715952 "|FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagRst rst_Ctrl.v(20) " "Verilog HDL or VHDL warning at rst_Ctrl.v(20): object \"flagRst\" assigned a value but never read" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715952 "|FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagRst2 rst_Ctrl.v(21) " "Verilog HDL or VHDL warning at rst_Ctrl.v(21): object \"flagRst2\" assigned a value but never read" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715952 "|FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sp_sr_sw ram_sp_sr_sw:memory " "Elaborating entity \"ram_sp_sr_sw\" for hierarchy \"ram_sp_sr_sw:memory\"" {  } { { "fpga_dcollide_memory.v" "memory" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732715965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_r ram_sp_sr_sw.v(62) " "Verilog HDL or VHDL warning at ram_sp_sr_sw.v(62): object \"oe_r\" assigned a value but never read" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732715967 "|FPGA_DCOLLIDE_MEMORY|ram_sp_sr_sw:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ram_sp_sr_sw.v(103) " "Verilog HDL assignment warning at ram_sp_sr_sw.v(103): truncated value with size 32 to match size of target (1)" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732715969 "|FPGA_DCOLLIDE_MEMORY|ram_sp_sr_sw:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryController:memcontrol " "Elaborating entity \"memoryController\" for hierarchy \"memoryController:memcontrol\"" {  } { { "fpga_dcollide_memory.v" "memcontrol" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCollideSpheres dCollideSpheres:test0 " "Elaborating entity \"dCollideSpheres\" for hierarchy \"dCollideSpheres:test0\"" {  } { { "fpga_dcollide_memory.v" "test0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dCollideSpheres.v(21) " "Verilog HDL or VHDL warning at dCollideSpheres.v(21): object \"flag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716127 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pt_distFlag dCollideSpheres.v(41) " "Verilog HDL or VHDL warning at dCollideSpheres.v(41): object \"pt_distFlag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716127 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle_clk dCollideSpheres.v(43) " "Verilog HDL or VHDL warning at dCollideSpheres.v(43): object \"idle_clk\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716127 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_FINAL dCollideSpheres.v(47) " "Verilog HDL or VHDL warning at dCollideSpheres.v(47): object \"CLK_FINAL\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716127 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_a_dRecip dCollideSpheres.v(201) " "Verilog HDL or VHDL warning at dCollideSpheres.v(201): object \"input_a_dRecip\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716127 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_a_stb dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"input_a_stb\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK1 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK2 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK3 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK4 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"CLK4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk0 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"clk0\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk1 dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"clk1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cx dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"cx\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"cy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716138 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cz dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"cz\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716139 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normalx dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"normalx\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716139 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normaly dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"normaly\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716139 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normalz dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"normalz\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716139 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "depth dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"depth\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716140 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ret dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"ret\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716140 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716140 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "test dCollideSpheres.v(503) " "Verilog HDL Always Construct warning at dCollideSpheres.v(503): inferring latch(es) for variable \"test\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716140 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dRecip_ack 0 dCollideSpheres.v(203) " "Net \"dRecip_ack\" at dCollideSpheres.v(203) has no driver or initial value, using a default initial value '0'" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 203 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1467732716145 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test2 dCollideSpheres.v(11) " "Output port \"test2\" at dCollideSpheres.v(11) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732716145 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test3 dCollideSpheres.v(12) " "Output port \"test3\" at dCollideSpheres.v(12) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732716145 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test4 dCollideSpheres.v(13) " "Output port \"test4\" at dCollideSpheres.v(13) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467732716145 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[0\] dCollideSpheres.v(503) " "Inferred latch for \"test\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716160 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[1\] dCollideSpheres.v(503) " "Inferred latch for \"test\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716160 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[2\] dCollideSpheres.v(503) " "Inferred latch for \"test\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716160 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[3\] dCollideSpheres.v(503) " "Inferred latch for \"test\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716160 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[4\] dCollideSpheres.v(503) " "Inferred latch for \"test\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[5\] dCollideSpheres.v(503) " "Inferred latch for \"test\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[6\] dCollideSpheres.v(503) " "Inferred latch for \"test\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[7\] dCollideSpheres.v(503) " "Inferred latch for \"test\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[8\] dCollideSpheres.v(503) " "Inferred latch for \"test\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[9\] dCollideSpheres.v(503) " "Inferred latch for \"test\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[10\] dCollideSpheres.v(503) " "Inferred latch for \"test\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[11\] dCollideSpheres.v(503) " "Inferred latch for \"test\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[12\] dCollideSpheres.v(503) " "Inferred latch for \"test\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716161 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[13\] dCollideSpheres.v(503) " "Inferred latch for \"test\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[14\] dCollideSpheres.v(503) " "Inferred latch for \"test\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[15\] dCollideSpheres.v(503) " "Inferred latch for \"test\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[16\] dCollideSpheres.v(503) " "Inferred latch for \"test\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[17\] dCollideSpheres.v(503) " "Inferred latch for \"test\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[18\] dCollideSpheres.v(503) " "Inferred latch for \"test\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[19\] dCollideSpheres.v(503) " "Inferred latch for \"test\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[20\] dCollideSpheres.v(503) " "Inferred latch for \"test\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[21\] dCollideSpheres.v(503) " "Inferred latch for \"test\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[22\] dCollideSpheres.v(503) " "Inferred latch for \"test\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716162 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[23\] dCollideSpheres.v(503) " "Inferred latch for \"test\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[24\] dCollideSpheres.v(503) " "Inferred latch for \"test\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[25\] dCollideSpheres.v(503) " "Inferred latch for \"test\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[26\] dCollideSpheres.v(503) " "Inferred latch for \"test\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[27\] dCollideSpheres.v(503) " "Inferred latch for \"test\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[28\] dCollideSpheres.v(503) " "Inferred latch for \"test\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[29\] dCollideSpheres.v(503) " "Inferred latch for \"test\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[30\] dCollideSpheres.v(503) " "Inferred latch for \"test\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716163 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test\[31\] dCollideSpheres.v(503) " "Inferred latch for \"test\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done dCollideSpheres.v(503) " "Inferred latch for \"done\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret dCollideSpheres.v(503) " "Inferred latch for \"ret\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[0\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[1\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[2\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[3\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[4\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716164 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[5\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[6\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[7\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[8\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[9\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[10\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[11\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716165 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[12\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716166 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[13\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716166 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[14\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716166 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[15\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716166 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[16\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716166 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[17\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716166 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[18\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[19\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[20\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[21\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[22\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[23\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[24\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[25\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716167 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[26\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[27\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[28\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[29\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[30\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[31\] dCollideSpheres.v(503) " "Inferred latch for \"depth\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[0\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[1\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[2\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716168 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[3\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716169 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[4\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716169 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[5\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716169 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[6\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716169 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[7\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716169 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[8\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716169 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[9\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716170 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[10\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716170 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[11\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716170 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[12\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716171 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[13\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716171 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[14\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716171 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[15\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716171 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[16\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716171 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[17\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716172 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[18\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716172 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[19\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716172 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[20\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716172 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[21\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716172 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[22\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716173 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[23\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716173 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[24\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716173 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[25\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716173 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[26\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716174 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[27\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716174 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[28\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716174 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[29\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716174 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[30\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716174 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalz\[31\] dCollideSpheres.v(503) " "Inferred latch for \"normalz\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[0\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[1\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[2\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[3\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[4\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[5\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[6\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716175 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[7\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[8\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[9\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[10\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[11\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[12\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[13\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[14\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[15\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716176 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[16\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716177 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[17\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716177 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[18\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716177 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[19\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716177 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[20\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716177 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[21\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716177 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[22\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716178 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[23\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716178 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[24\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716178 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[25\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716178 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[26\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716178 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[27\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716178 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[28\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716179 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[29\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716179 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[30\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716179 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normaly\[31\] dCollideSpheres.v(503) " "Inferred latch for \"normaly\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716179 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[0\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716179 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[1\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716179 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[2\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716180 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[3\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716180 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[4\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716180 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[5\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716180 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[6\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716180 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[7\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716181 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[8\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716181 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[9\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716181 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[10\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716181 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[11\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716181 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[12\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716181 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[13\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[14\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[15\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[16\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[17\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[18\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[19\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[20\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716182 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[21\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[22\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[23\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[24\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[25\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[26\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[27\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716183 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[28\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[29\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[30\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "normalx\[31\] dCollideSpheres.v(503) " "Inferred latch for \"normalx\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[0\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[1\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[2\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[3\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716184 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[4\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[5\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[6\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[7\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[8\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[9\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[10\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[11\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[12\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716185 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[13\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[14\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[15\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[16\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[17\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[18\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[19\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[20\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[21\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716186 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[22\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[23\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[24\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[25\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[26\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[27\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[28\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[29\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[30\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cz\[31\] dCollideSpheres.v(503) " "Inferred latch for \"cz\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716187 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[0\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[1\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[2\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[3\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[4\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[5\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[6\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[7\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[8\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[9\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716188 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[10\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[11\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[12\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[13\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[14\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[15\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[16\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[17\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[18\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[19\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[20\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716189 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[21\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[22\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[23\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[24\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[25\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[26\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[27\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[28\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[29\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[30\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716190 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy\[31\] dCollideSpheres.v(503) " "Inferred latch for \"cy\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[0\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[0\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[1\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[1\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[2\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[2\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[3\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[3\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[4\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[4\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[5\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[5\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[6\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[6\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[7\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[7\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[8\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[8\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[9\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[9\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716191 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[10\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[10\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[11\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[11\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[12\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[12\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[13\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[13\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[14\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[14\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[15\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[15\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[16\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[16\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[17\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[17\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[18\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[18\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[19\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[19\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[20\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[20\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716192 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[21\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[21\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[22\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[22\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[23\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[23\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[24\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[24\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[25\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[25\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[26\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[26\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[27\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[27\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[28\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[28\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[29\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[29\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[30\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[30\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716193 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cx\[31\] dCollideSpheres.v(503) " "Inferred latch for \"cx\[31\]\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk1 dCollideSpheres.v(503) " "Inferred latch for \"clk1\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk0 dCollideSpheres.v(503) " "Inferred latch for \"clk0\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK4 dCollideSpheres.v(503) " "Inferred latch for \"CLK4\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK3 dCollideSpheres.v(503) " "Inferred latch for \"CLK3\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK2 dCollideSpheres.v(503) " "Inferred latch for \"CLK2\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK1 dCollideSpheres.v(503) " "Inferred latch for \"CLK1\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_a_stb dCollideSpheres.v(503) " "Inferred latch for \"input_a_stb\" at dCollideSpheres.v(503)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716194 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcPointsDistance3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0 " "Elaborating entity \"dCalcPointsDistance3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\"" {  } { { "dCollideSpheres.v" "dCalcPointsDist0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 DistanceCalc.v(117) " "Verilog HDL or VHDL warning at DistanceCalc.v(117): object \"debugtest1\" assigned a value but never read" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716255 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DistanceCalc.v(48) " "Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716255 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetlen DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"resetlen\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716256 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716256 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy DistanceCalc.v(120) " "Inferred latch for \"out_rdy\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716257 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetlen DistanceCalc.v(120) " "Inferred latch for \"resetlen\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716257 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\"" {  } { { "DistanceCalc.v" "add1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(98) " "Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716272 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(99) " "Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716272 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(129) " "Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716273 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(130) " "Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716273 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(135) " "Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716273 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(136) " "Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716273 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(141) " "Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716274 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(142) " "Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716274 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(147) " "Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716274 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(153) " "Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716274 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(164) " "Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716275 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(168) " "Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716275 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(201) " "Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716275 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(214) " "Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716276 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(227) " "Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716276 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(240) " "Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716276 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(242) " "Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716276 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(251) " "Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716277 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcVectorLength3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen " "Elaborating entity \"dCalcVectorLength3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\"" {  } { { "DistanceCalc.v" "calcLen" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/DistanceCalc.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetsqrt dCalcVectorLength3.v(40) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(40): object \"resetsqrt\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out_rdy_sqrt dCalcVectorLength3.v(43) " "Verilog HDL warning at dCalcVectorLength3.v(43): object out_rdy_sqrt used but never assigned" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 dCalcVectorLength3.v(47) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(47): object \"debugtest1\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest2 dCalcVectorLength3.v(48) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(48): object \"debugtest2\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest3 dCalcVectorLength3.v(49) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(49): object \"debugtest3\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest4 dCalcVectorLength3.v(50) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(50): object \"debugtest4\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest5 dCalcVectorLength3.v(51) " "Verilog HDL or VHDL warning at dCalcVectorLength3.v(51): object \"debugtest5\" assigned a value but never read" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dCalcVectorLength3.v(45) " "Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716368 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd3 dCalcVectorLength3.v(125) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable \"resetadd3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716370 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy dCalcVectorLength3.v(125) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716370 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res dCalcVectorLength3.v(125) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(125): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716370 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[0\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[1\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[2\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[3\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[4\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[5\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[6\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[7\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716372 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[8\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[9\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[10\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[11\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[12\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[13\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[14\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[15\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[16\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[17\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[18\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[19\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[20\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[21\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[22\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[23\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[24\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716373 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[25\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[26\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[27\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[28\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[29\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[30\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] dCalcVectorLength3.v(125) " "Inferred latch for \"res\[31\]\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy dCalcVectorLength3.v(125) " "Inferred latch for \"out_rdy\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd3 dCalcVectorLength3.v(125) " "Inferred latch for \"resetadd3\" at dCalcVectorLength3.v(125)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716374 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\"" {  } { { "dCalcVectorLength3.v" "mult1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(95) " "Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716392 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(96) " "Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716392 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(146) " "Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716393 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(152) " "Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716393 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(166) " "Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716394 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716394 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(183) " "Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716394 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(200) " "Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716395 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(213) " "Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716395 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(226) " "Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716395 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(228) " "Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716395 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(237) " "Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716395 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder " "Elaborating entity \"add3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\"" {  } { { "dCalcVectorLength3.v" "adder" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetadd1 add3.v(13) " "Verilog HDL or VHDL warning at add3.v(13): object \"resetadd1\" assigned a value but never read" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1467732716463 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd2 add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"resetadd2\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716464 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716464 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1467732716464 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 add3.v(24) " "Net \"output_z_ack_wire1\" at add3.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] add3.v(61) " "Inferred latch for \"result\[0\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] add3.v(61) " "Inferred latch for \"result\[1\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] add3.v(61) " "Inferred latch for \"result\[2\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] add3.v(61) " "Inferred latch for \"result\[3\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] add3.v(61) " "Inferred latch for \"result\[4\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] add3.v(61) " "Inferred latch for \"result\[5\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] add3.v(61) " "Inferred latch for \"result\[6\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] add3.v(61) " "Inferred latch for \"result\[7\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] add3.v(61) " "Inferred latch for \"result\[8\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] add3.v(61) " "Inferred latch for \"result\[9\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] add3.v(61) " "Inferred latch for \"result\[10\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716465 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] add3.v(61) " "Inferred latch for \"result\[11\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] add3.v(61) " "Inferred latch for \"result\[12\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] add3.v(61) " "Inferred latch for \"result\[13\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] add3.v(61) " "Inferred latch for \"result\[14\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] add3.v(61) " "Inferred latch for \"result\[15\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] add3.v(61) " "Inferred latch for \"result\[16\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] add3.v(61) " "Inferred latch for \"result\[17\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] add3.v(61) " "Inferred latch for \"result\[18\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] add3.v(61) " "Inferred latch for \"result\[19\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] add3.v(61) " "Inferred latch for \"result\[20\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] add3.v(61) " "Inferred latch for \"result\[21\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] add3.v(61) " "Inferred latch for \"result\[22\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] add3.v(61) " "Inferred latch for \"result\[23\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] add3.v(61) " "Inferred latch for \"result\[24\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] add3.v(61) " "Inferred latch for \"result\[25\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] add3.v(61) " "Inferred latch for \"result\[26\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] add3.v(61) " "Inferred latch for \"result\[27\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716466 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] add3.v(61) " "Inferred latch for \"result\[28\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716467 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] add3.v(61) " "Inferred latch for \"result\[29\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716467 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] add3.v(61) " "Inferred latch for \"result\[30\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716467 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] add3.v(61) " "Inferred latch for \"result\[31\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716467 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy add3.v(61) " "Inferred latch for \"out_rdy\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716467 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd2 add3.v(61) " "Inferred latch for \"resetadd2\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732716467 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "approx_fp_sqrt dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|approx_fp_sqrt:sqrt " "Elaborating entity \"approx_fp_sqrt\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|approx_fp_sqrt:sqrt\"" {  } { { "dCalcVectorLength3.v" "sqrt" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCalcVectorLength3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2 dCollideSpheres:test0\|divider2:divide_1_d " "Elaborating entity \"divider2\" for hierarchy \"dCollideSpheres:test0\|divider2:divide_1_d\"" {  } { { "dCollideSpheres.v" "divide_1_d" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(103) " "Verilog HDL assignment warning at Verilog1.v(103): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716514 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(104) " "Verilog HDL assignment warning at Verilog1.v(104): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716514 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(169) " "Verilog HDL assignment warning at Verilog1.v(169): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716515 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(175) " "Verilog HDL assignment warning at Verilog1.v(175): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716516 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(189) " "Verilog HDL assignment warning at Verilog1.v(189): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716516 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(199) " "Verilog HDL assignment warning at Verilog1.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716517 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Verilog1.v(233) " "Verilog HDL assignment warning at Verilog1.v(233): truncated value with size 32 to match size of target (6)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716519 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(250) " "Verilog HDL assignment warning at Verilog1.v(250): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716519 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(263) " "Verilog HDL assignment warning at Verilog1.v(263): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716519 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(276) " "Verilog HDL assignment warning at Verilog1.v(276): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716519 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog1.v(278) " "Verilog HDL assignment warning at Verilog1.v(278): truncated value with size 32 to match size of target (10)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716519 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(287) " "Verilog HDL assignment warning at Verilog1.v(287): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/Verilog1.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716520 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider dCollideSpheres:test0\|divider:divide_drsum_2 " "Elaborating entity \"divider\" for hierarchy \"dCollideSpheres:test0\|divider:divide_drsum_2\"" {  } { { "dCollideSpheres.v" "divide_drsum_2" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732716630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(99) " "Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716631 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(100) " "Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716632 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(165) " "Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716633 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(171) " "Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716633 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(185) " "Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716634 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(195) " "Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716634 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(229) " "Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716635 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(246) " "Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716635 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(259) " "Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716635 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(272) " "Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716636 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(274) " "Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716636 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(283) " "Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467732716636 "|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717169 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717169 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717177 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717177 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717181 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717181 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717185 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717185 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717189 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717189 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717193 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717193 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717197 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717197 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollide_memory.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1467732717200 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1467732717200 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1467732717347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.07.05.11:32:01 Progress: Loading sld652b5a2b/alt_sld_fab_wrapper_hw.tcl " "2016.07.05.11:32:01 Progress: Loading sld652b5a2b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732721256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732723615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732723892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732725692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732725744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732725822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732725906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732725913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732725914 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1467732726623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld652b5a2b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld652b5a2b/alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732726764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732726764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732726889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732726889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732726891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732726891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732726914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732726914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732726985 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732726985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732726985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/ip/sld652b5a2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732727031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732727031 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout7\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout7\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout6\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout6\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout5\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout5\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout4\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout4\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 45 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout3\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout3\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 44 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout2\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout2\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 43 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout1\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout1\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:memory\|dataout0\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:memory\|dataout0\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/ram_sp_sr_sw.v" 41 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1467732729107 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1467732729107 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732743665 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1467732743665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732744474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0 " "Instantiated megafunction \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1467732744474 ""}  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/multiply.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1467732744474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467732744654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732744654 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1467732746082 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1152 " "Ignored 1152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1152 " "Ignored 1152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1467732746298 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1467732746298 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467732746362 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1467732746362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[0\] " "Latch dCollideSpheres:test0\|cx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746462 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[0\] " "Latch dCollideSpheres:test0\|cy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[0\] " "Latch dCollideSpheres:test0\|cz\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[0\] " "Latch dCollideSpheres:test0\|normalx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[0\] " "Latch dCollideSpheres:test0\|normaly\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[0\] " "Latch dCollideSpheres:test0\|normalz\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[0\] " "Latch dCollideSpheres:test0\|depth\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|ret " "Latch dCollideSpheres:test0\|ret has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[1\] " "Latch dCollideSpheres:test0\|cx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[1\] " "Latch dCollideSpheres:test0\|cy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[1\] " "Latch dCollideSpheres:test0\|cz\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746463 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[1\] " "Latch dCollideSpheres:test0\|normalx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[1\] " "Latch dCollideSpheres:test0\|normaly\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[1\] " "Latch dCollideSpheres:test0\|normalz\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[1\] " "Latch dCollideSpheres:test0\|depth\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[2\] " "Latch dCollideSpheres:test0\|cx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[2\] " "Latch dCollideSpheres:test0\|cy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[2\] " "Latch dCollideSpheres:test0\|cz\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[2\] " "Latch dCollideSpheres:test0\|normalx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[2\] " "Latch dCollideSpheres:test0\|normaly\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[2\] " "Latch dCollideSpheres:test0\|normalz\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746464 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[2\] " "Latch dCollideSpheres:test0\|depth\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[3\] " "Latch dCollideSpheres:test0\|cx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[3\] " "Latch dCollideSpheres:test0\|cy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[3\] " "Latch dCollideSpheres:test0\|cz\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[3\] " "Latch dCollideSpheres:test0\|normalx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[3\] " "Latch dCollideSpheres:test0\|normaly\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[3\] " "Latch dCollideSpheres:test0\|normalz\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[3\] " "Latch dCollideSpheres:test0\|depth\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[4\] " "Latch dCollideSpheres:test0\|cx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[4\] " "Latch dCollideSpheres:test0\|cy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746465 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[4\] " "Latch dCollideSpheres:test0\|cz\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[4\] " "Latch dCollideSpheres:test0\|normalx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[4\] " "Latch dCollideSpheres:test0\|normaly\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[4\] " "Latch dCollideSpheres:test0\|normalz\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[4\] " "Latch dCollideSpheres:test0\|depth\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[5\] " "Latch dCollideSpheres:test0\|cx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[5\] " "Latch dCollideSpheres:test0\|cy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[5\] " "Latch dCollideSpheres:test0\|cz\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[5\] " "Latch dCollideSpheres:test0\|normalx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[5\] " "Latch dCollideSpheres:test0\|normaly\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[5\] " "Latch dCollideSpheres:test0\|normalz\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[5\] " "Latch dCollideSpheres:test0\|depth\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746466 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[6\] " "Latch dCollideSpheres:test0\|cx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[6\] " "Latch dCollideSpheres:test0\|cy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[6\] " "Latch dCollideSpheres:test0\|cz\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[6\] " "Latch dCollideSpheres:test0\|normalx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[6\] " "Latch dCollideSpheres:test0\|normaly\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[6\] " "Latch dCollideSpheres:test0\|normalz\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[6\] " "Latch dCollideSpheres:test0\|depth\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[7\] " "Latch dCollideSpheres:test0\|cx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[7\] " "Latch dCollideSpheres:test0\|cy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[7\] " "Latch dCollideSpheres:test0\|cz\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[7\] " "Latch dCollideSpheres:test0\|normalx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[7\] " "Latch dCollideSpheres:test0\|normaly\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746467 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[7\] " "Latch dCollideSpheres:test0\|normalz\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[7\] " "Latch dCollideSpheres:test0\|depth\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[8\] " "Latch dCollideSpheres:test0\|cx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[8\] " "Latch dCollideSpheres:test0\|cy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[8\] " "Latch dCollideSpheres:test0\|cz\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[8\] " "Latch dCollideSpheres:test0\|normalx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[8\] " "Latch dCollideSpheres:test0\|normaly\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[8\] " "Latch dCollideSpheres:test0\|normalz\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[8\] " "Latch dCollideSpheres:test0\|depth\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[9\] " "Latch dCollideSpheres:test0\|cx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[9\] " "Latch dCollideSpheres:test0\|cy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[9\] " "Latch dCollideSpheres:test0\|cz\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746468 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[9\] " "Latch dCollideSpheres:test0\|normalx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[9\] " "Latch dCollideSpheres:test0\|normaly\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[9\] " "Latch dCollideSpheres:test0\|normalz\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[9\] " "Latch dCollideSpheres:test0\|depth\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[10\] " "Latch dCollideSpheres:test0\|cx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[10\] " "Latch dCollideSpheres:test0\|cy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[10\] " "Latch dCollideSpheres:test0\|cz\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[10\] " "Latch dCollideSpheres:test0\|normalx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[10\] " "Latch dCollideSpheres:test0\|normaly\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[10\] " "Latch dCollideSpheres:test0\|normalz\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[10\] " "Latch dCollideSpheres:test0\|depth\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[11\] " "Latch dCollideSpheres:test0\|cx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[11\] " "Latch dCollideSpheres:test0\|cy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746469 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[11\] " "Latch dCollideSpheres:test0\|cz\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[11\] " "Latch dCollideSpheres:test0\|normalx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[11\] " "Latch dCollideSpheres:test0\|normaly\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[11\] " "Latch dCollideSpheres:test0\|normalz\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[11\] " "Latch dCollideSpheres:test0\|depth\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[12\] " "Latch dCollideSpheres:test0\|cx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[12\] " "Latch dCollideSpheres:test0\|cy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[12\] " "Latch dCollideSpheres:test0\|cz\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[12\] " "Latch dCollideSpheres:test0\|normalx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[12\] " "Latch dCollideSpheres:test0\|normaly\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[12\] " "Latch dCollideSpheres:test0\|normalz\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[12\] " "Latch dCollideSpheres:test0\|depth\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[13\] " "Latch dCollideSpheres:test0\|cx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746470 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[13\] " "Latch dCollideSpheres:test0\|cy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[13\] " "Latch dCollideSpheres:test0\|cz\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[13\] " "Latch dCollideSpheres:test0\|normalx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[13\] " "Latch dCollideSpheres:test0\|normaly\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[13\] " "Latch dCollideSpheres:test0\|normalz\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[13\] " "Latch dCollideSpheres:test0\|depth\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[14\] " "Latch dCollideSpheres:test0\|cx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[14\] " "Latch dCollideSpheres:test0\|cy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[14\] " "Latch dCollideSpheres:test0\|cz\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[14\] " "Latch dCollideSpheres:test0\|normalx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[14\] " "Latch dCollideSpheres:test0\|normaly\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[14\] " "Latch dCollideSpheres:test0\|normalz\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[14\] " "Latch dCollideSpheres:test0\|depth\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[15\] " "Latch dCollideSpheres:test0\|cx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746471 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[15\] " "Latch dCollideSpheres:test0\|cy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[15\] " "Latch dCollideSpheres:test0\|cz\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[15\] " "Latch dCollideSpheres:test0\|normalx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[15\] " "Latch dCollideSpheres:test0\|normaly\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[15\] " "Latch dCollideSpheres:test0\|normalz\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[15\] " "Latch dCollideSpheres:test0\|depth\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[16\] " "Latch dCollideSpheres:test0\|cx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[16\] " "Latch dCollideSpheres:test0\|cy\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[16\] " "Latch dCollideSpheres:test0\|cz\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[16\] " "Latch dCollideSpheres:test0\|normalx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[16\] " "Latch dCollideSpheres:test0\|normaly\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[16\] " "Latch dCollideSpheres:test0\|normalz\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[16\] " "Latch dCollideSpheres:test0\|depth\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[17\] " "Latch dCollideSpheres:test0\|cx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746472 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[17\] " "Latch dCollideSpheres:test0\|cy\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[17\] " "Latch dCollideSpheres:test0\|cz\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[17\] " "Latch dCollideSpheres:test0\|normalx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[17\] " "Latch dCollideSpheres:test0\|normaly\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[17\] " "Latch dCollideSpheres:test0\|normalz\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[17\] " "Latch dCollideSpheres:test0\|depth\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[18\] " "Latch dCollideSpheres:test0\|cx\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[18\] " "Latch dCollideSpheres:test0\|cy\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[18\] " "Latch dCollideSpheres:test0\|cz\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[18\] " "Latch dCollideSpheres:test0\|normalx\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[18\] " "Latch dCollideSpheres:test0\|normaly\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[18\] " "Latch dCollideSpheres:test0\|normalz\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[18\] " "Latch dCollideSpheres:test0\|depth\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[19\] " "Latch dCollideSpheres:test0\|cx\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746473 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[19\] " "Latch dCollideSpheres:test0\|cy\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[19\] " "Latch dCollideSpheres:test0\|cz\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[19\] " "Latch dCollideSpheres:test0\|normalx\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[19\] " "Latch dCollideSpheres:test0\|normaly\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[19\] " "Latch dCollideSpheres:test0\|normalz\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[19\] " "Latch dCollideSpheres:test0\|depth\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[20\] " "Latch dCollideSpheres:test0\|cx\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[20\] " "Latch dCollideSpheres:test0\|cy\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[20\] " "Latch dCollideSpheres:test0\|cz\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[20\] " "Latch dCollideSpheres:test0\|normalx\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[20\] " "Latch dCollideSpheres:test0\|normaly\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[20\] " "Latch dCollideSpheres:test0\|normalz\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[20\] " "Latch dCollideSpheres:test0\|depth\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[21\] " "Latch dCollideSpheres:test0\|cx\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[21\] " "Latch dCollideSpheres:test0\|cy\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746474 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[21\] " "Latch dCollideSpheres:test0\|cz\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[21\] " "Latch dCollideSpheres:test0\|normalx\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[21\] " "Latch dCollideSpheres:test0\|normaly\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[21\] " "Latch dCollideSpheres:test0\|normalz\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[21\] " "Latch dCollideSpheres:test0\|depth\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[22\] " "Latch dCollideSpheres:test0\|cx\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[22\] " "Latch dCollideSpheres:test0\|cy\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[22\] " "Latch dCollideSpheres:test0\|cz\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[22\] " "Latch dCollideSpheres:test0\|normalx\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[22\] " "Latch dCollideSpheres:test0\|normaly\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[22\] " "Latch dCollideSpheres:test0\|normalz\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[22\] " "Latch dCollideSpheres:test0\|depth\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746475 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[23\] " "Latch dCollideSpheres:test0\|cx\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[23\] " "Latch dCollideSpheres:test0\|cy\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[23\] " "Latch dCollideSpheres:test0\|cz\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[23\] " "Latch dCollideSpheres:test0\|normalx\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[23\] " "Latch dCollideSpheres:test0\|normaly\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[23\] " "Latch dCollideSpheres:test0\|normalz\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[23\] " "Latch dCollideSpheres:test0\|depth\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[24\] " "Latch dCollideSpheres:test0\|cx\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[24\] " "Latch dCollideSpheres:test0\|cy\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[24\] " "Latch dCollideSpheres:test0\|cz\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[24\] " "Latch dCollideSpheres:test0\|normalx\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[24\] " "Latch dCollideSpheres:test0\|normaly\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[24\] " "Latch dCollideSpheres:test0\|normalz\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[24\] " "Latch dCollideSpheres:test0\|depth\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746476 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[25\] " "Latch dCollideSpheres:test0\|cx\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[25\] " "Latch dCollideSpheres:test0\|cy\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[25\] " "Latch dCollideSpheres:test0\|cz\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[25\] " "Latch dCollideSpheres:test0\|normalx\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[25\] " "Latch dCollideSpheres:test0\|normaly\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[25\] " "Latch dCollideSpheres:test0\|normalz\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[25\] " "Latch dCollideSpheres:test0\|depth\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[26\] " "Latch dCollideSpheres:test0\|cx\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[26\] " "Latch dCollideSpheres:test0\|cy\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[26\] " "Latch dCollideSpheres:test0\|cz\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[26\] " "Latch dCollideSpheres:test0\|normalx\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[26\] " "Latch dCollideSpheres:test0\|normaly\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[26\] " "Latch dCollideSpheres:test0\|normalz\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[26\] " "Latch dCollideSpheres:test0\|depth\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746477 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[27\] " "Latch dCollideSpheres:test0\|cx\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[27\] " "Latch dCollideSpheres:test0\|cy\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[27\] " "Latch dCollideSpheres:test0\|cz\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[27\] " "Latch dCollideSpheres:test0\|normalx\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[27\] " "Latch dCollideSpheres:test0\|normaly\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[27\] " "Latch dCollideSpheres:test0\|normalz\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[27\] " "Latch dCollideSpheres:test0\|depth\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[28\] " "Latch dCollideSpheres:test0\|cx\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[28\] " "Latch dCollideSpheres:test0\|cy\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[28\] " "Latch dCollideSpheres:test0\|cz\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[28\] " "Latch dCollideSpheres:test0\|normalx\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[28\] " "Latch dCollideSpheres:test0\|normaly\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[28\] " "Latch dCollideSpheres:test0\|normalz\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[28\] " "Latch dCollideSpheres:test0\|depth\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746478 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[29\] " "Latch dCollideSpheres:test0\|cx\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[29\] " "Latch dCollideSpheres:test0\|cy\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[29\] " "Latch dCollideSpheres:test0\|cz\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[29\] " "Latch dCollideSpheres:test0\|normalx\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[29\] " "Latch dCollideSpheres:test0\|normaly\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[29\] " "Latch dCollideSpheres:test0\|normalz\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[29\] " "Latch dCollideSpheres:test0\|depth\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[30\] " "Latch dCollideSpheres:test0\|cx\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[30\] " "Latch dCollideSpheres:test0\|cy\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[30\] " "Latch dCollideSpheres:test0\|cz\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[30\] " "Latch dCollideSpheres:test0\|normalx\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[30\] " "Latch dCollideSpheres:test0\|normaly\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[30\] " "Latch dCollideSpheres:test0\|normalz\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[30\] " "Latch dCollideSpheres:test0\|depth\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746479 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cx\[31\] " "Latch dCollideSpheres:test0\|cx\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cy\[31\] " "Latch dCollideSpheres:test0\|cy\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|cz\[31\] " "Latch dCollideSpheres:test0\|cz\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalx\[31\] " "Latch dCollideSpheres:test0\|normalx\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normaly\[31\] " "Latch dCollideSpheres:test0\|normaly\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|normalz\[31\] " "Latch dCollideSpheres:test0\|normalz\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|depth\[31\] " "Latch dCollideSpheres:test0\|depth\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1467732746480 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/dCollideSpheres.v" 503 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1467732746480 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rst_Ctrl.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/rst_Ctrl.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1467732746589 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1467732746590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467732752321 "|FPGA_DCOLLIDE_MEMORY|UART_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1467732752321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732753202 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "111 " "111 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1467732761231 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~40 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732761316 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1467732761316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/FPGA_DCOLLIDE_MEMORY.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/FPGA_DCOLLIDE_MEMORY.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732761993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1467732763314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467732763314 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "fpga_dcollide_memory.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/FPGA_DCOLLIDE_MEMORY/fpga_dcollide_memory.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467732764629 "|FPGA_DCOLLIDE_MEMORY|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1467732764629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18604 " "Implemented 18604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1467732764631 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1467732764631 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1467732764631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18388 " "Implemented 18388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1467732764631 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "63 " "Implemented 63 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1467732764631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1467732764631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1267 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467732764754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 05 11:32:44 2016 " "Processing ended: Tue Jul 05 11:32:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467732764754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467732764754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467732764754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1467732764754 ""}
