.v/.sv/.hex are OpalKelly HDL modules

.sdc is the timing constraints for the ZEM5305

.qsf is a partial pin mapping (this isn't included directly, it's imported into the Altera project)
