# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/alexandersuen/udemyprocessor/udemyprocessor.srcs/sources_1/new/top.v" --include "../../../../udemyprocessor.srcs/sources_1/new" \
"../../../../udemyprocessor.srcs/sim_1/new/proc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
