// Seed: 3362591930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output reg id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_20 = -1'b0;
  initial id_13 = new;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output reg id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_6;
  always begin : LABEL_0
    id_4 <= id_2;
  end
  assign id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_2,
      id_6,
      id_6,
      id_2,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6,
      id_1,
      id_1,
      id_5,
      id_3
  );
  parameter integer id_7 = -1;
  initial id_4 <= 1;
  assign id_6 = 1;
  logic id_8;
  logic [-1 : -1] id_9;
  ;
endmodule
