[{"q":"<p>In Embedded Systems, the <em>software handshaking</em> process in <em>RS232</em><strong> </strong>uses either <em>XON</em><strong> </strong>or <em>XOFF</em><strong> </strong>characters to control the <em>serial</em> communication process. Here, <em>XON</em><strong> </strong>represents <em>Ctrl+S</em> or <em>ASCII character 11</em><strong> </strong>and <em>XOFF</em><strong> </strong>represents <em>Ctrl+Q</em><strong> </strong>or <em>ASCII character 13</em>. Which of the following wires are required for this handshaking:</p>\n\n<ol>\n\t<li>Transmit Data</li>\n\t<li>Receive Data</li>\n\t<li>Ground</li>\n</ol>","a":[{"id":838078,"option":"1 and 2","correct":false},{"id":838079,"option":"2 and 3","correct":false},{"id":838080,"option":"1 and 3","correct":false},{"id":838081,"option":"All of these","correct":true}]},{"q":"<p>In Embedded Systems, a computer and its peripheral devices are placed at a distance of <em>40</em> feet. Which of the following protocols must be used to connect the computer and the peripheral devices to allow serial data exchange between them at the rate of<em><strong> </strong>1.492</em> Kbps?</p>","a":[{"id":838074,"option":"Inter-integrating circuit","correct":false},{"id":838075,"option":"Serial Peripheral Interface","correct":false},{"id":838076,"option":"RS232","correct":true},{"id":838077,"option":"RS485","correct":false}]},{"q":"<p>In Embedded Systems, the <em>Inter-integrated</em><strong> </strong>circuit<strong> </strong>master is used to perform the write action on a bus. You must perform this operation to change the peripheral register. Which of these sequences of the steps is correct to perform this operation:</p>\n\n<ol>\n\t<li>Peripheral address is sent</li>\n\t<li>Master gets control of the bus</li>\n\t<li>Followed by the register address and the data to be written</li>\n\t<li>Master releases the bus</li>\n</ol>","a":[{"id":838070,"option":"1 -> 3 -> 2 -> 4","correct":false},{"id":838071,"option":"2 -> 1 ->  3 -> 4","correct":true},{"id":838072,"option":"3 -> 2 -> 1 -> 4","correct":false},{"id":838073,"option":"None of these","correct":false}]},{"q":"<p>In Embedded Systems, you are required to connect multiple masters to a single master in the<em><strong> </strong>Inter-integrated</em> circuit<strong> </strong>(I²C). A problem occurs in the system when two masters transmit data at the same time through the <em>SDA</em> line. Which of the following steps will you take to resolve this issue?</p>","a":[{"id":838066,"option":"Master must detect if the SDA line is low or high before transmitting a message","correct":true},{"id":838067,"option":"ACK/NACK bit must handle the problem automatically","correct":false},{"id":838068,"option":"It is safe to transmit the message irrespective of any factor","correct":false},{"id":838069,"option":"None of these","correct":false}]},{"q":"<p>In Embedded Systems, which of the following Serial Peripheral Interface<strong> </strong>commands is the <em>exit</em> command according to the <em>Self-testing</em> process?</p>","a":[{"id":838038,"option":"MEAS","correct":true},{"id":838039,"option":"STX","correct":false},{"id":838040,"option":"MTAX","correct":false},{"id":838041,"option":"CTS","correct":false}]},{"q":"<p>In Embedded Systems, which of the following command formats is valid to activate the self-testing process for an X-channel in a standard <em>Serial Peripheral Interface</em>?</p>","a":[{"id":838030,"option":"00001110","correct":true},{"id":838031,"option":"00001000","correct":false},{"id":838032,"option":"00010000","correct":false},{"id":838033,"option":"00010001","correct":false}]},{"q":"<p>In Embedded Systems, if the standard <em>Enhanced Serial Peripheral Interface</em> implementation is unable to support memory cycles, then what is the length of the data?</p>","a":[{"id":837990,"option":"2 bytes","correct":false},{"id":837991,"option":"4 bytes","correct":false},{"id":837992,"option":"6 bytes","correct":true},{"id":837993,"option":"None of these","correct":false}]},{"q":"<p>In Embedded Systems, if you are required to modify the clock signal in the <em>Serial Peripheral Interface </em>protocol, then which of the following properties is not used to modify such signals?</p>","a":[{"id":837926,"option":"Clock polarity ","correct":false},{"id":837927,"option":"Clock phase","correct":false},{"id":837928,"option":"MISO","correct":true},{"id":837929,"option":"None of these","correct":false}]},{"q":"<p>In Embedded Systems, which of the following <em>Intra system</em><strong> </strong>protocols uses the <em>half-duplex</em> protocol?</p>","a":[{"id":837922,"option":"Serial Peripheral Interface","correct":false},{"id":837923,"option":"Inter-Integrated Circuit","correct":true},{"id":837924,"option":"Controller Area Network","correct":false},{"id":837925,"option":"Universal Synchronous/Asynchronous Receiver/Transmitter","correct":false}]},{"q":"<p>In Embedded Systems, if you are required to construct a differential window comparator by using a <em>passive-failsafe RS485 </em>receiver, then which of the following gates is used to connect two components?</p>","a":[{"id":837898,"option":"OR","correct":false},{"id":837899,"option":"AND","correct":true},{"id":837900,"option":"XOR","correct":false},{"id":837901,"option":"NOT","correct":false}]},{"q":"<p>In Embedded Systems, which of the following is the key feature of the <em>RS485</em> devices:</p>\n\n<ol>\n\t<li>The mode of transportation is half duplex</li>\n\t<li>Multipoint operation from a single <em>5 V</em> supply</li>\n\t<li>Up to <em>16</em> unit of loads</li>\n</ol>","a":[{"id":837865,"option":"1","correct":false},{"id":837866,"option":"2","correct":false},{"id":837867,"option":"1 and 2","correct":true},{"id":837868,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, this code is used to test the <em>Endianness</em> of a machine. If <em>X</em><strong> </strong>and <em>Y</em><strong> </strong>are either <em>Big Endian</em><strong> </strong>or <em>Little Endian</em>, then determine the following:</p>\n\n<ul>\n\t<li>Value to which the pointer <em>c</em><strong> </strong>points to</li>\n\t<li>Orders of <em>X</em><strong> </strong>and <em>Y</em></li>\n</ul>\n\n<pre class=\"prettyprint\"><code>#include &lt;stdio.h&gt;\nvoid EndianTest () \n{\nunsigned int a = 1;\nchar *c = (char*)&amp;a;\nif (*c)\nprintf(\"\"X\"\");\nelse\nprintf(\"\"Y\"\");\n}</code></pre>\n\n<p> </p>","a":[{"id":840257,"option":"*c = 0\r\nX = Little Endian\r\nY = Big Endian","correct":true},{"id":840258,"option":"*c = 1\r\nX = Little Endian\r\nY = Big Endian","correct":false},{"id":840259,"option":"*c = 0\r\nX = Big Endian\r\nY = Little Endian","correct":false},{"id":840260,"option":"*c = 1\r\nX = Little Endian\r\nY = Big Endian","correct":false}]},{"q":"<p>In Computer Organization and Design, if the RAM of a system is storing the values of a <em>1D</em> array, then which of the following techniques must be implemented by the same RAM to store the values of a 2D array?</p>","a":[{"id":840237,"option":"Same as the 2D array where the RAM stores the values of 2D array in a 2D grid","correct":false},{"id":840238,"option":"Same as the 1D array where the RAM stores the values of 2D array in the same way as it stores the values of the 1D array","correct":false},{"id":840239,"option":"RAM cannot store the values of 2D arrays","correct":true},{"id":840240,"option":"Values of 2D arrays are stored inside registers","correct":false}]},{"q":"<p>In Computer Organization and Design, the computing system is a combination of the Harvard and Von Neumann architecture. Which of the following components of the computing system is the Harvard and Von Neumann architecture:</p>\n\n<ol>\n\t<li>L1 Cache</li>\n\t<li>L2 Cache</li>\n\t<li>DRAM</li>\n\t<li>DSP</li>\n</ol>","a":[{"id":840213,"option":"1. Von Neumann\r\n2. Harvard\r\n3. Harvard\r\n4. Von Neumann","correct":false},{"id":840214,"option":"1. Harvard\r\n2. Von Neumann\r\n3. Von Neumann\r\n4. Harvard","correct":true},{"id":840215,"option":"1. Harvard\r\n2. Von Neumann\r\n3. Harvard\r\n4. Von Neumann","correct":false},{"id":840216,"option":"1. Harvard\r\n2. Harvard\r\n3. Von Neumann\r\n4. Harvard","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following exceptions is classified as <em>trap, fault, or abort</em> exceptions:</p>\n\n<ol>\n\t<li>Breakpoint</li>\n\t<li>Overflow</li>\n\t<li>Invalid Opcode</li>\n\t<li>Double Fault</li>\n</ol>","a":[{"id":840177,"option":"1: Fault\r\n2: Trap\r\n3: Fault\r\n4: Fault","correct":false},{"id":840178,"option":"1: Fault\r\n2: Trap\r\n3: Fault\r\n4: Abort","correct":false},{"id":840179,"option":"1: Trap\r\n2: Trap\r\n3: Fault\r\n4: Abort","correct":true},{"id":840180,"option":"1: Trap\r\n2: Trap\r\n3: Abort\r\n4: Fault","correct":false}]},{"q":"<p>In Computer Organization and Design, you are converting a function pointer to a data pointer on Machine_1 (M1) and Machine_2 (M2). Your technique properly works on M1 but fails on M2. Which of the following options represents the architecture of both machines?</p>","a":[{"id":840153,"option":"M1: Von Neumann\r\nM2: Harvard","correct":true},{"id":840154,"option":"M1: Harvard\r\nM2: Harvard","correct":false},{"id":840155,"option":"M1: Harvard\r\nM2: Von Neumann","correct":false},{"id":840156,"option":"M1: Von Neumann\r\nM2: Von Neumann","correct":false}]},{"q":"<p>In Digital Computer Organization and Design, what is the value of variable <em>a</em> if three threads are reading the <em>a++</em> operation in the following code:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>int a = 9;\na++;</code></pre>\n\n<p> </p>","a":[{"id":840149,"option":"10","correct":false},{"id":840150,"option":"11","correct":false},{"id":840151,"option":"9 and 8","correct":false},{"id":840152,"option":"10 and 11","correct":true}]},{"q":"<p>In Computer Organization and Design, which of the following Linux commands or signals inherently implements interprocess communication:</p>\n\n<ol>\n\t<li>ls | lp | lpr</li>\n\t<li>cp batch.text ../../qdrc/</li>\n\t<li>SIGHUP</li>\n\t<li>4.SIGIO</li>\n</ol>","a":[{"id":840137,"option":"1","correct":false},{"id":840138,"option":"2","correct":false},{"id":840139,"option":"3","correct":true},{"id":840140,"option":"4","correct":false}]},{"q":"<p>In Computer Organization and Design, you are given a stream of data that must be uploaded into a register. The register can hold a maximum of <em>3</em> data units at a time. You have to perform this task by using the <em>LRU</em><strong> </strong>algorithm that is used for replacement in cache and cache management. Which of the following is the final state of the register once the following stream of data finishes:</p>\n\n<p>Start- AEBECEDECEAEBECEDE - End</p>","a":[{"id":840129,"option":"BCE","correct":false},{"id":840130,"option":"CEA","correct":false},{"id":840131,"option":"BDA","correct":false},{"id":840132,"option":"DEC","correct":true}]},{"q":"<p>In Computer Organization and Design, you are given a stream of data that must be uploaded into a register. The register can hold a maximum of <em>3</em> data units at a time. You have to perform this task by using the <em>LRU</em><strong> </strong>algorithm that is used for replacement in cache and cache management. Determine the number of Data Read operations that are performed to satisfy the data request from the following stream:</p>\n\n<p>Start- AEBECEDECEAEBECEDE - End</p>","a":[{"id":840125,"option":"10","correct":false},{"id":840126,"option":"9","correct":true},{"id":840127,"option":"8","correct":false},{"id":840128,"option":"11","correct":false}]},{"q":"<p>In Computer Organization and Design, you are given a combination of an application that is denoted by A, CPU, and OS. Which of the following options is the minimum criteria to ensure 64-bit atomicity for the application that is running?</p>","a":[{"id":840113,"option":"OS: 64 bit\r\nCPU: 32 bit mode\r\nA: 64 bit","correct":false},{"id":840114,"option":"OS: 64 bit\r\nCPU: 64 bit mode\r\nA: 64 bit","correct":true},{"id":840115,"option":"OS: 32 bit\r\nCPU: 32 bit mode\r\nA: 64 bit","correct":false},{"id":840116,"option":"OS: 32 bit\r\nCPU: 64 bit mode\r\nA: 64 bit","correct":false}]},{"q":"<p>In Computer Organization and Design, a processor uses the <em>DMA</em> architecture in which the <em>DMA</em> controller uses the same internal address and data buses as the core processor. However, internal memory is partitioned. Which of the following statements about the processor that contains such a <em>DMA</em> architecture is correct?</p>","a":[{"id":839803,"option":"The PCU and DMA controllers cannot move data at the same clock cycle.","correct":true},{"id":839804,"option":"If one the DMA or PCU controllers are accessing internal memory, then the other one can access external memory in the same core clock cycle.","correct":false},{"id":839806,"option":"The PCU and DMA controllers can simultaneously access different partitions of internal memory.","correct":false},{"id":839808,"option":"None of These","correct":false}]},{"q":"<p>In Computer Organization and Design, if a computer contains 90,000 words, then determine the number of memory locations that is allocated for this memory unit.</p>","a":[{"id":839716,"option":"92160","correct":true},{"id":839717,"option":"91690","correct":false},{"id":839718,"option":"93245","correct":false},{"id":839719,"option":"92146","correct":false}]},{"q":"<p>In Computer Organization and Design, whenever a key of a keyboard is pressed, then it connects a pair of conducting lines to send an electric signal to the processor. The processor interprets the location of the pressed key's grid on the keyboard. Now, the grid is compared with the character map to deduce the pressed key. Which of the following memory locations stores the character map in this scenario?</p>","a":[{"id":839732,"option":"Special flash chip","correct":false},{"id":839733,"option":"Keyboard memory","correct":true},{"id":839734,"option":"Cache","correct":false},{"id":839735,"option":"RAM","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following processes is not majorly affected due to the <em>endianness</em> order?</p>\n\n<p> </p>","a":[{"id":839712,"option":"Data is being transferred from one device to a machine without being subjected to any interface that corrects endianness in case there is a mismatch","correct":false},{"id":839713,"option":"Data is being serialized in an order to implement buffering and then is transmitted across a network link","correct":false},{"id":839714,"option":"Performing a set of operations on a file with basic unit as 1 byte in a particular programming language","correct":true},{"id":839715,"option":"Reading data from a machine and writing it an external byte stream such as socket","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following types of RAM allows you to transmit data twice through each clock cycle, that is, during the positive edge and negative edge of the cycle?</p>","a":[{"id":839720,"option":"DDR SDRAM","correct":true},{"id":839721,"option":"Synchronous DRAM","correct":false},{"id":839722,"option":"Asynchronous DRAM","correct":false},{"id":839723,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following modifications must be made in a computer to increase its processing speed:</p>\n\n<ol>\n\t<li>Connecting an external hard drive to the computer</li>\n\t<li>Increasing the size of the random access memory</li>\n\t<li>Upgrading to the solid-state drive</li>\n</ol>","a":[{"id":840245,"option":"1 and 3","correct":false},{"id":840246,"option":"1 and 2","correct":false},{"id":840247,"option":"2 and 3","correct":true},{"id":840248,"option":"All of these","correct":false}]},{"q":"<p>In Computer Organization and Design, which of these approaches of performing interprocess communication is depicted by the following descriptions:</p>\n\n<ol>\n\t<li>It is a unidirectional data channel that is implemented through a file on the file system. </li>\n\t<li>It is a structure that synchronizes multiple processes that are acting on shared resources.</li>\n\t<li>It is created by a virtual disk in RAM and allows processes to communicate with each other.</li>\n\t<li>It requires the formatting of data that is written through it for preserving message boundaries.</li>\n</ol>","a":[{"id":840201,"option":"1. Named pipes\r\n2. Semaphores\r\n3. Shared memory\r\n4. Socket","correct":true},{"id":840202,"option":"1. Socket\r\n2. Semaphores\r\n3. Shared memory\r\n4. Named pipes","correct":false},{"id":840203,"option":"1. Named pipes\r\n2. Semaphores\r\n3. Sockets\r\n4. Shared memory","correct":false},{"id":840204,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, you are implementing your own cache. Which of the following methods is not commonly used to prevent the problem of cache invalidation?</p>","a":[{"id":840165,"option":"Using the concept of cache groups that keeps a track of every object that is affected when the element of the group is updated or changed","correct":false},{"id":840166,"option":"Updating the cache whenever the database is updated","correct":false},{"id":840167,"option":"Knowing the exact lifespan of the cache memory and update it whenever it expires","correct":true},{"id":840168,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following is not a part of DMA channel registers:</p>\n\n<ol>\n\t<li>DMA Control Register</li>\n\t<li>DMA Offset Register</li>\n\t<li>DMA Status Register</li>\n</ol>","a":[{"id":839941,"option":"1","correct":false},{"id":839942,"option":"2","correct":false},{"id":839943,"option":"3","correct":false},{"id":839944,"option":"2 and 3","correct":true}]},{"q":"<p>In Computer Organization and Design, which of the following is not used to determine the character of a thread when a thread is declared along with other threads in the multithreading process? </p>","a":[{"id":840109,"option":"Number of threads","correct":true},{"id":840110,"option":"Thread function","correct":false},{"id":840111,"option":"Thread priority","correct":false},{"id":840112,"option":"Stack size","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following timers will you use to determine the number of timelapse between the rising edge of two clock pulse in a microcontroller?</p>","a":[{"id":839740,"option":"Simple timer without latch register","correct":false},{"id":839741,"option":"Input capture ","correct":true},{"id":839742,"option":"Output capture","correct":false},{"id":839743,"option":"Semi-automatic","correct":false}]},{"q":"<p>In Computer Organization and Design, if you are required to perform 1 million reads and 1 million write operations in the minimum possible time, then which of the data storages will you not use to perform this task:</p>\n\n<ol>\n\t<li>Registers</li>\n\t<li>RAM</li>\n\t<li>Hard disk</li>\n\t<li>Floppy disk<br>\n\t </li>\n</ol>","a":[{"id":839736,"option":"1","correct":false},{"id":839737,"option":"2","correct":false},{"id":839738,"option":"3","correct":false},{"id":839739,"option":"4","correct":true}]},{"q":"<p>In Computer Organization and Design, which of the following types of flash memory can be used to connect individual memory cells by enabling random access to data?</p>","a":[{"id":839724,"option":"NOR","correct":true},{"id":839725,"option":"NAND","correct":false},{"id":839726,"option":"XOR","correct":false},{"id":839727,"option":"AND","correct":false}]},{"q":"<p>In embedded systems, which of the following <strong>Serial Peripheral Interface </strong>commands is used to initialize an electrostatic force that deflects the beam of the sensing element and simulates the acceleration in the positive direction while working with <strong>SPI</strong>?</p>","a":[{"id":838042,"option":"SPY","correct":false},{"id":838043,"option":"RTY","correct":false},{"id":838044,"option":"STY","correct":true},{"id":838045,"option":"MTY","correct":false}]},{"q":"<p>In embedded systems, which of the following techniques is used to improve the data rate against distance ratio in the <strong>RS485 </strong>communication?</p>","a":[{"id":838018,"option":"Cognisance","correct":false},{"id":838019,"option":"Preemphasis","correct":true},{"id":838020,"option":"Transcendence","correct":false},{"id":838021,"option":"Altruance","correct":false}]},{"q":"<p>In embedded systems, if <strong>logic high </strong>is the <strong>clock polarity </strong>in the <strong>idle</strong> state for an SPI, then which of the following modes of operation must be used:</p>\n\n<ol>\n\t<li>SPI mode 0</li>\n\t<li>SPI mode 2</li>\n\t<li>SPI mode 3</li>\n</ol>","a":[{"id":838002,"option":"1 and 2","correct":false},{"id":838003,"option":"2 and 3","correct":true},{"id":838004,"option":"1 and 3","correct":false},{"id":838005,"option":"All of these","correct":false}]},{"q":"<p>In embedded systems, if you are required to write to the <strong>Serial Peripheral</strong> data register when data is being transferred in <strong>Serial Peripheral Interface</strong>, then which of the following SPI buffer bits are set?</p>","a":[{"id":837974,"option":"SPIF","correct":true},{"id":837975,"option":"WCOL","correct":false},{"id":837976,"option":"MODF","correct":false},{"id":837977,"option":"CPSA","correct":false}]},{"q":"<p>In embedded systems, which of the following device drivers of the AUTOSAR MCAL module is a handler or driver device with an <strong>on-chip clock serial</strong> function that performs the following tasks:</p>\n\n<ol>\n\t<li>Initializes SPI</li>\n\t<li>Performs the I/O operations of SPI</li>\n\t<li>Manages SPI's I/O buffer settings</li>\n</ol>","a":[{"id":837958,"option":"Memory","correct":false},{"id":837959,"option":"Communication","correct":true},{"id":837960,"option":"I/O","correct":false},{"id":837961,"option":"Microcontroller","correct":false}]},{"q":"<p>In embedded systems, which of the following properties of RS232 devices reduces crosstalk with adjacent signals:</p>\n\n<ol>\n\t<li>A defined maximum bit rate</li>\n\t<li>A bounded maximum slew rate</li>\n</ol>","a":[{"id":837954,"option":" 1","correct":false},{"id":837955,"option":"2","correct":false},{"id":837956,"option":"Both of these","correct":true},{"id":837957,"option":"None of these","correct":false}]},{"q":"<p>In embedded systems, which of the following pins is used to transfer outgoing signals in <strong>RS232 </strong>devices?</p>","a":[{"id":837934,"option":"Transmit Data","correct":false},{"id":837935,"option":"Data Terminal Ready","correct":true},{"id":837936,"option":"Data Set Ready","correct":false},{"id":837937,"option":"Request to Send","correct":false}]},{"q":"<p>Column A consists of the type of Multi-Threading, and Column B consists of a related description. Match the columns and mark the appropriate option.<br>\n<br>\nColumn A<br>\n<br>\n1. One-to-One<br>\n2. Many-to-One<br>\n3. Many-to-Many<br>\n<br>\nColumn B<br>\n<br>\na. Thread management is handled efficiently by the thread library in user space<br>\nb. A limit is placed on the number of threads that can be created.<br>\nc. Processes can be split across multiple processors.</p>","a":[{"id":840145,"option":"1-c\r\n2-a\r\n3-b","correct":false},{"id":840146,"option":"1-a\r\n2-b\r\n3-c","correct":true},{"id":840147,"option":"1-b\r\n2-a\r\n3-c","correct":false},{"id":840148,"option":"1-a\r\n2-c\r\n3-b","correct":false}]},{"q":"<p>In Embedded Systems, which of the following architectures is used by <em>Serial Peripheral Interface (SPI)</em> devices for communicating in the <em>full-duplex</em><strong> </strong>mode?</p>","a":[{"id":837906,"option":"Master/slave ","correct":true},{"id":837907,"option":"Token/ring","correct":false},{"id":837908,"option":"Bus/cluster","correct":false},{"id":837909,"option":"Node/hub","correct":false}]},{"q":"<p>In Computer Organization and Design, an <em>interprocess</em><strong> </strong>communication system is established due to which resource sharing at the same time is not allowed. The processor remains idle at this time. Which of the following workaround methods will you use to prevent this:</p>\n\n<ol>\n\t<li>Force the sleep and wake up condition on multiple processes that compete for resources.</li>\n\t<li>Use an events counter to track the number of entries by the producer and number of exits by the consumer.</li>\n\t<li>Establish an interprocess monitor that prevents mutual exclusion by using specific signals.</li>\n</ol>","a":[{"id":840273,"option":"1 and 2","correct":false},{"id":840274,"option":"2 and 3","correct":false},{"id":840275,"option":"1 and 3","correct":false},{"id":840276,"option":"All of these","correct":true}]},{"q":"<p>In Computer Organization and Design, a serial access memory is composed of sequentially arranged random access memories. Each RAM module can only be accessed sequentially and contains low latency. Whereas, each RAM in the sequence requires a linearly increasing latency to be accessed. Within each module, the locations work in the same way as a normal RAM but within each module, the locations work as in a normal RAM. Which of the following statements about this memory management is correct?</p>","a":[{"id":840241,"option":"This arrangement is faster than a pure sequential memory of the same size","correct":true},{"id":840242,"option":"This arrangement is similar in the speed of a pure sequential memory of the same size","correct":false},{"id":840243,"option":"This arrangement is slower than a pure sequential memory of the same size","correct":false},{"id":840244,"option":"None of these","correct":false}]},{"q":"<p>You are given a generalized structure of a Microcontroller. How many of the blocks given within the microcontroller structure are not present in a Microprocessor?</p>\n\n<p style=\"text-align: center;\"><img alt=\"\" height=\"100\" src=\"https://he-s3.s3.amazonaws.com/media/uploads/7cbec24c-04df-4597-9450-7a2f7381cbf2.png\" width=\"142\"></p>","a":[{"id":839744,"option":"1","correct":false},{"id":839745,"option":"2","correct":false},{"id":839746,"option":"3","correct":false},{"id":839747,"option":"4","correct":true}]},{"q":"<p>In Computer Organization and Design, you are writing a cache-friendly, C++ code by considering the concept of temporal and spatial locality. Which of the following options, if implemented, results in a cache-unfriendly code?</p>","a":[{"id":840169,"option":"Use of virtual functions must be avoided as it leads to increased cache misses in case the function is not called frequently","correct":false},{"id":840170,"option":"Presence of unpredictable branches in code makes it difficult to avoid frequent cache misses","correct":false},{"id":840171,"option":"Row major ordering must be used to ensure the minimum number of memory accesses and maximum cache hits","correct":false},{"id":840172,"option":"Use the std::list container to std::vector container to allows the contiguous allocation of the memory leading to fewer cache misses","correct":true}]},{"q":"<p>In Computer Organization and Design, which of these transfer modes is represented by the following descriptions of various transfer modes that are available in DMA:</p>\n\n<ol>\n\t<li>This mode can be used to stop the transfer of unnecessary data.</li>\n\t<li>This mode is useful for controllers that monitor data in realtime.</li>\n\t<li>This is the most efficient form of data transfer considering the functionality of a CPU.</li>\n</ol>","a":[{"id":840157,"option":"1: Transparent\r\n2: Cycle Stealing \r\n3: Burst Mode","correct":false},{"id":840158,"option":"1: Cycle Stealing \r\n2: Burst\r\n3: Transparent","correct":false},{"id":840159,"option":"1: Burst \r\n2: Cycle Stealing \r\n3: Transparent","correct":true},{"id":840160,"option":"1: Cycle Stealing \r\n2: Transparent\r\n3: Burst","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following statements about I/O ports that are used in a microcontroller is correct?</p>","a":[{"id":840117,"option":"Directional state in cane is a bidirectional port that is is mutually exclusive","correct":false},{"id":840118,"option":"Output pin communicates by setting the voltage of the pin at either +5 or 0 ","correct":false},{"id":840119,"option":"Input pin communicates by reading the voltage of the pin at either +5 or 0 ","correct":true},{"id":840120,"option":"Programmer can control a pin's direction state by setting an appropriate bit in a direction register","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following operations is atomic in nature under all possible conditions?</p>","a":[{"id":839945,"option":"a, b = 3, 4","correct":false},{"id":839946,"option":"a = b","correct":false},{"id":839947,"option":"a = 10","correct":true},{"id":839948,"option":"All of these operations can be atomic under varied conditions","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following types of NAND flash memory storages can be used for mass storage consumer applications, such as USB drives and flash memory cards?</p>","a":[{"id":839728,"option":"Multilevel cells","correct":false},{"id":839729,"option":"Triple-level cells","correct":true},{"id":839730,"option":"Quad-level cells","correct":false},{"id":839731,"option":"Enterprise MLC","correct":false}]},{"q":"<p>In embedded systems, which of the following specifications are defined by the electrical characteristics of <strong>RS232 </strong>devices:</p>\n\n<ol>\n\t<li>Voltage levels</li>\n\t<li>Line impedance</li>\n\t<li>Rate of change of signal levels</li>\n</ol>","a":[{"id":837950,"option":"1 and 2","correct":false},{"id":837951,"option":"2 and 3","correct":false},{"id":837952,"option":"1 and 3","correct":false},{"id":837953,"option":"All of these","correct":true}]},{"q":"<p>In Embedded Systems, which of the following <em>Serial Peripheral Interface</em><strong> </strong>commands is used to read X-channel acceleration through SPI?</p>","a":[{"id":838034,"option":"RDAX","correct":true},{"id":838035,"option":"STX","correct":false},{"id":838036,"option":"DTX","correct":false},{"id":838037,"option":"MTAX","correct":false}]},{"q":"<p>In Embedded Systems, if you are required to ensure frame availability when you receive data through <em>RS232</em>, then which of the following conditions must be satisfied by the received data:</p>\n\n<ol>\n\t<li>Start byte is <em>02</em></li>\n\t<li><em>checksum = ItemCode + MSB</em> (valid data) + <em>LSB</em> (valid data) only get low bytes</li>\n\t<li>End byte is <em>0D</em></li>\n</ol>","a":[{"id":838006,"option":"1 and 2","correct":false},{"id":838007,"option":"2 and 3","correct":false},{"id":838008,"option":"1 and 3","correct":false},{"id":838009,"option":"All of these","correct":true}]},{"q":"<p>In Embedded Systems, which of the following protocols is used to transfer data at the same time without any interruption?</p>","a":[{"id":837918,"option":"I2C communication","correct":false},{"id":837919,"option":"SPI communication","correct":true},{"id":837920,"option":"CAN communication","correct":false},{"id":837921,"option":"USART communication","correct":false}]},{"q":"<p>In Computer Organization and Design, you are required to design a program that communicates with another program through an <em>interprocess communication</em><strong> </strong>system to begin, report, and end. The following criteria must be met:</p>\n\n<ol>\n\t<li>The system should be fast, light, and easy to build</li>\n\t<li>Performance is not a key parameter as the program is small and of low priority.</li>\n\t<li>Buffer exchange has to be taken care of in the communication system.</li>\n</ol>\n\n<p>Which of the following methods of establishing<strong> </strong><em>interprocess communication</em> will you use?</p>","a":[{"id":840277,"option":"TCP Socket","correct":true},{"id":840278,"option":"UDP Socket","correct":false},{"id":840279,"option":"Named Pipes","correct":false},{"id":840280,"option":"Shared Memory","correct":false}]},{"q":"<p>In Computer Organization and Design, you are given two code that is used to multiply two numbers that are stored in a register. Which of the following code will you use to maximize the general-purpose registers in your microcontroller to accommodate a large amount of data that can be stored:<br>\n<br>\n<strong>Code 1 (C1) </strong></p>\n\n<pre class=\"prettyprint\"><code>MUL 3:3 , 3:4</code></pre>\n\n<p><strong>Code 2 (C2)</strong></p>\n\n<pre class=\"prettyprint\"><code>LOAD A , 3:3\nLOAD B , 3:4\nPROD A, B\nSTORE 3:3 , A</code></pre>\n\n<p> </p>","a":[{"id":840217,"option":"C1 is the appropriate code because the size of code is very small and requires less processing by the RAM","correct":false},{"id":840218,"option":"C2 is the appropriate code as the instruction set that is used in C2 is generic in nature, can be used for multiple purposes, and do not require large storage space","correct":true},{"id":840219,"option":"Both C1 and C2 can be used because they take the same time to execute","correct":false},{"id":840220,"option":"Data insufficient","correct":false}]},{"q":"<p>In embedded systems, you are provided with an application whose data rate is slow. You are required to minimize electromagnetic interference and reduce the impact of imperfect transmission line matching and termination. Which of the following attributes will you use to perform this operation?</p>","a":[{"id":838054,"option":"Slew rate ","correct":true},{"id":838055,"option":"Flow rate ","correct":false},{"id":838056,"option":"Flow bandwidth","correct":false},{"id":838057,"option":"Transmission bandwidth","correct":false}]},{"q":"<p>In embedded systems, which of the following memory drivers in the <strong>MCAL</strong> module of the <strong>AUTOSAR</strong> compliant system is used as the device driver for the <strong>on-chip clock serial </strong>function?</p>","a":[{"id":837962,"option":"SPI handler","correct":true},{"id":837963,"option":"FLS driver","correct":false},{"id":837964,"option":"WDG driver","correct":false},{"id":837965,"option":"LIN driver\t\"","correct":false}]},{"q":"<p>In embedded systems, which of the following are the disadvantages of <strong>Serial Peripheral Interface </strong>are correct:</p>\n\n<ol>\n\t<li>No error-checking protocol is defined</li>\n\t<li>No in-band addressing techniques</li>\n\t<li>Signals are unidirectional</li>\n</ol>","a":[{"id":837914,"option":"1 and 2","correct":true},{"id":837915,"option":"2 and 3","correct":false},{"id":837916,"option":"1 and 3","correct":false},{"id":837917,"option":"All of these","correct":false}]},{"q":"<p>In Embedded Systems, determine the number of minimum wires that is required to implement the linear bus topologies by using <em>RS485</em> devices?</p>","a":[{"id":838010,"option":"1","correct":false},{"id":838011,"option":"2","correct":true},{"id":838012,"option":"3","correct":false},{"id":838013,"option":"4","correct":false}]},{"q":"<p>In Embedded Systems, if an <em>Enhanced Serial Peripheral Interface</em><strong> </strong>slave needs to request a service from the master, then which of the following signals is used to request such a service?</p>","a":[{"id":837986,"option":"Alert#","correct":true},{"id":837987,"option":"Config#","correct":false},{"id":837988,"option":"Select#","correct":false},{"id":837989,"option":"Avail#","correct":false}]},{"q":"<p>In Embedded Systems, which of the following advantages is valid of using <em>push-pull</em> drivers in<em><strong> </strong>Serial Peripheral Interface</em> devices:</p>\n\n<ol>\n\t<li>Good signal integrity</li>\n\t<li>High speed</li>\n\t<li>Low latency</li>\n</ol>","a":[{"id":837910,"option":"1 and 2","correct":true},{"id":837911,"option":"2 and 3","correct":false},{"id":837912,"option":"1 and 3","correct":false},{"id":837913,"option":"All of these","correct":false}]},{"q":"<p>In Embedded Systems, which of the following factors defines the electrical characteristics of <em>RS485</em> buses:</p>\n\n<ol>\n\t<li>Capacitance along with physical media</li>\n\t<li>Distributed inductance along with physical media</li>\n</ol>","a":[{"id":837894,"option":"1","correct":false},{"id":837895,"option":"2","correct":false},{"id":837896,"option":"Both of these","correct":true},{"id":837897,"option":"None of these","correct":false}]},{"q":"<p>In embedded systems, which of the following is the characteristic impedance of industrial <em>RS485</em> cables?</p>","a":[{"id":837890,"option":"60 W","correct":false},{"id":837891,"option":"100 W","correct":false},{"id":837892,"option":"120 W","correct":true},{"id":837893,"option":"150 W","correct":false}]},{"q":"<p>In embedded systems, which of the following is the minimum differential output that is provided to a <em>54</em><strong> </strong>Ohm load by the driver with <em>RS485</em><strong> </strong>standards?</p>","a":[{"id":837881,"option":"1 V","correct":false},{"id":837882,"option":"1.5 V ","correct":true},{"id":837883,"option":"2 V","correct":false},{"id":837884,"option":"2.5 V","correct":false}]},{"q":"<p>In Computer Organization and Design, if you are given the following data about a <em>Direct Memory Access</em><strong> </strong>data transfer process, then determine the approximate percentage of bus clocks that are used by <em>DMA</em><strong> </strong>devices:</p>\n\n<ol>\n\t<li>Number of clock cycles for each data transfer = <em>4</em></li>\n\t<li>Number of clock cycles to acquire and release data buses =<strong> </strong><em>3</em></li>\n\t<li>Number of bits per data item = <strong> </strong><em>8</em></li>\n\t<li>Clock Frequency= <em>100 MHz</em></li>\n\t<li>Data rate= <em>5714 Kbits/sec</em></li>\n</ol>\n\n<p><br>\n </p>","a":[{"id":840305,"option":"5%","correct":true},{"id":840306,"option":"10%","correct":false},{"id":840307,"option":"2%","correct":false},{"id":840308,"option":"1%","correct":false}]},{"q":"<p>In Computer Organization and Design, the following code is required to perform some operations when a specific condition is imposed. It cannot be successfully implemented because of improper embedded coding practices. Which of these statements justifies the possible reasons for the failure of execution:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>char yest = 0;\nwhile( 1 ) { \ndummy_action();\nchar today = PIN &amp; TRIG_PIN; \nif( today ^ yest ) \n    real_action(); \nyest = today; }</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The latency depends on the <em>dummy_action </em>method.</li>\n\t<li>The edges on the input pin <em>PIN</em> can be missed if the delay created by the <em>dummy_action</em> method is too long</li>\n\t<li>The <em>real_action</em> method takes time to execute after the edge appears on the PIN.</li>\n</ol>","a":[{"id":840249,"option":"1 and 3","correct":false},{"id":840250,"option":"2 and 3","correct":false},{"id":840251,"option":"1 and 2","correct":false},{"id":840252,"option":"All of these","correct":true}]},{"q":"<p>Given are a few statements regarding the comparison of Shared Memory Model and Message Passing Model for interprocess communication.<br>\nFind the correct statements and choose the appropriate option:<br>\n<br>\n1. Message Passing technique is faster than the Shared Memory Model technique.<br>\n2. Message Passing technique is easily implementable compared to Shared Memory Model technique.<br>\n3. Message Passing technique is used for smaller amount of Data exchanging as compared to Shared Memory Model technique.</p>","a":[{"id":840133,"option":"1, 2","correct":false},{"id":840134,"option":"2, 3","correct":true},{"id":840135,"option":"1, 3","correct":false},{"id":840136,"option":"1, 2, 3","correct":false}]},{"q":"<p>In embedded systems, if you are required to perform reliable data transmissions at high data rates in an electrically-noisy environment while working with <strong>RS485</strong>, then which of the following tradeoffs must be considered while designing this system?</p>","a":[{"id":838026,"option":"Data rate and cable length","correct":true},{"id":838027,"option":"Data rate and reliability","correct":false},{"id":838028,"option":"Data rate and power consumption","correct":false},{"id":838029,"option":"Data rate and board space","correct":false}]},{"q":"<p>In embedded systems, which of the following restrictions is applied for the configuration where a variant of <strong>Serial Peripheral Interface </strong>uses a single bidirectional data line?</p>","a":[{"id":837982,"option":"It can only operate in the Master in slave out mode","correct":false},{"id":837983,"option":"It cannot use the clear command to use the select line","correct":false},{"id":837984,"option":"It cannot use the Data Terminal Ready select line","correct":false},{"id":837985,"option":"It can only operate in a half-duplex mode","correct":true}]},{"q":"<p>In embedded systems, if you are working with <strong>SPI </strong>devices, then which of the following properties allows you to generate the output and perform the sampling task on the second edge of the clock cycle?</p>","a":[{"id":837946,"option":"Clock polarity ","correct":false},{"id":837947,"option":"Clock phase","correct":true},{"id":837948,"option":"Master in slave out","correct":false},{"id":837949,"option":"Master out slave in","correct":false}]},{"q":"<p>In embedded systems, if you are working with <strong>SPI </strong>devices, then which of the following properties allows you to generate bits as the output and get sampled on the falling edge of the clock cycle?</p>","a":[{"id":837942,"option":"Clock polarity ","correct":true},{"id":837943,"option":"Clock phase","correct":false},{"id":837944,"option":"MISO","correct":false},{"id":837945,"option":"MOSI","correct":false}]},{"q":"<p>In embedded systems, which of the following lines is used during the enable state of the <strong>hard flow</strong> control in <strong>DTE </strong>and <strong>DCE</strong> devices of <strong>RS232</strong>?</p>","a":[{"id":837938,"option":"CD and IR","correct":false},{"id":837939,"option":"DSR and DTR","correct":false},{"id":837940,"option":"RTS and CTS","correct":true},{"id":837941,"option":"IR and CTS","correct":false}]},{"q":"<p>Which of the given factors in RS485 receiver yields good noise immunity and the ability to handle the attenuation from long cables?<br>\n<br>\n1. The large delta between the driver’s ±1.5V differential output voltage and the receiver’s ±200mV threshold<br>\n2. The large threshold between the driver’s differential output voltage and the receiver’s data rate</p>\n\n<p>In embedded systems, which of the following factors in <strong>RS-485 </strong>transceivers yields sufficient noise immunity and the ability to handle the attenuation from the long cable:</p>\n\n<ol>\n\t<li>The large delta between the driver’s ±1.5V differential output voltage and the receiver’s ±200mV threshold</li>\n\t<li>The large threshold between the driver’s differential output voltage and the receiver’s data rate</li>\n</ol>","a":[{"id":838050,"option":"1","correct":false},{"id":838051,"option":"2","correct":false},{"id":838052,"option":"Both of these","correct":true},{"id":838053,"option":"None of these","correct":false}]},{"q":"<p>In Embedded Systems, if you are required to open a connection to a specific <em>Serial Peripheral Interface (SPI)</em> slave while porting an Android application to new hardware, then which of the following methods is used to check the list of available <em>SPI</em><strong> </strong>buses?</p>","a":[{"id":837978,"option":"getSpiBusList()","correct":true},{"id":837979,"option":"listSpiBus()","correct":false},{"id":837980,"option":"getUniqueSpi()","correct":false},{"id":837981,"option":"getSpiAvailable()","correct":false}]},{"q":"<p>In Embedded Systems, which of the following limitations of the <em>RS-232</em><strong> </strong>protocol are valid:</p>\n\n<ol>\n\t<li>Large voltage swings</li>\n\t<li>Single-ended signaling</li>\n\t<li>Multi-drop connection is not defined among more than two devices</li>\n</ol>","a":[{"id":837902,"option":"1 and 2","correct":false},{"id":837903,"option":"2 and 3","correct":false},{"id":837904,"option":"1 and 3","correct":false},{"id":837905,"option":"All of these","correct":true}]},{"q":"<p>In Embedded Systems, which of these topologies must be followed by the nodes in the network based on the standards of <em>RS485</em> devices?</p>","a":[{"id":837873,"option":"Daisy chain","correct":true},{"id":837874,"option":"Snowflake","correct":false},{"id":837875,"option":"Ring","correct":false},{"id":837876,"option":"Mesh","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following justifies the reason to prevent problems that occur in critical sections:</p>\n\n<ol>\n\t<li>If a process is executed in the critical section, then the number of other processes that are being implemented in their critical sections sharing the common resource depends upon the capability of the operating system to resolve the conflict of resources.</li>\n\t<li>A process that is waiting to operate in its critical section must be given immediate access if no other processes are operating in their own critical sections that share the resources.</li>\n\t<li>There must be a limit to the number of times in which other processes are allowed to enter their critical section between the request and grant of a different process.</li>\n</ol>\n\n<p> </p>\n\n<p> </p>","a":[{"id":840205,"option":"1 and 2","correct":false},{"id":840206,"option":"1 and 3","correct":false},{"id":840207,"option":"2 and 3","correct":true},{"id":840208,"option":"All of these","correct":false}]},{"q":"<p>Determine the maximum achievable data rate in Mbps based on the following data regarding the <em>DMA Data Transfer</em> process:</p>\n\n<ol>\n\t<li>Number of clock cycles for each data transfer = 4</li>\n\t<li>Number of clock cycles to acquire and release data buses = 3</li>\n\t<li>Number of bits per data item = 8</li>\n\t<li>Clock frequency = 100 MHz</li>\n</ol>","a":[{"id":840197,"option":"100 Mbps","correct":false},{"id":840198,"option":"50 Mbps","correct":false},{"id":840199,"option":"200 Mbps","correct":true},{"id":840200,"option":"2000 Mbps","correct":false}]},{"q":"<p>In Computer Organization and Design, you are using a 32-bit OS. The following declaration is not atomic in nature because the intermediate value can be read before the assignment is complete:</p>\n\n<p style=\"margin-left: 40px;\"><em>double thegame = &lt;value&gt;;</em></p>\n\n<p>Which of these methods can be used to make the declaration atomic in nature?</p>","a":[{"id":840189,"option":"public synchronized void setvariable(double value) {\r\nthis.thegame = value; }\r\n\r\npublic synchronized double getvariable() {\r\nreturn this.thegame; }","correct":false},{"id":840190,"option":"private Atomicdouble thegame;","correct":false},{"id":840191,"option":"Both of these","correct":true},{"id":840192,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, you are using a battery-operated timer to generate a series of pulses. You select to use the interrupt method over the polling method. Which of the following statements justifies the usage of the interrupt method over the polling method:</p>\n\n<ol>\n\t<li>The polling method creates a lot of delays depending on the frequency of polling that can occur due to the presence of a considerable amount of jitter in the clock.</li>\n\t<li>If interrupts are applied, then the timer can be in sleep mode and can also save battery. This is not possible if the polling method is used.</li>\n\t<li>The polling method does not support preemptive multitasking even if interrupts are applied.</li>\n</ol>","a":[{"id":840173,"option":"1 and 2","correct":true},{"id":840174,"option":"1 and 3","correct":false},{"id":840175,"option":"2 and 3","correct":false},{"id":840176,"option":"All of these","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following external entities must be provided to an SD-RAM module for the proper functioning of its memory storage?</p>","a":[{"id":840233,"option":"External cooling","correct":false},{"id":840234,"option":"External latency regulator","correct":false},{"id":840235,"option":"External clock","correct":true},{"id":840236,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, an operation is implemented on a processor. Which of the following methods is used to ensure the atomicity of the operation?</p>","a":[{"id":840185,"option":"If it is a single-core processor, then the number of CPU instructions taken to execute the operation is exactly equal to 1.","correct":false},{"id":840186,"option":"If it is a multicore system, then a method must ensure that there is a LOCK asserted on the bus that prevents the simultaneous access of memory by any other processor apart from using a spinlock.","correct":false},{"id":840187,"option":"If it is a multicore system , then there is a need to ensure that the operation takes exactly 1 CPU instruction to execute the operation while the interrupts are disabled.","correct":true},{"id":840188,"option":"If it is a single-core processor, then disable interrupts for some time can efficiently assure that the operation is atomic.","correct":false}]},{"q":"<p>In Computer Organization and Design, the size of an L1 cache is smaller than the size of an L2 cache. According to the provided condition, which of the following statements is correct:</p>\n\n<ol>\n\t<li>If L2 cannot accommodate more cache lines than L1, then it cannot deal with L1 cache misses</li>\n\t<li>L1 cache is bound to the processor and it is faster than L2 cache</li>\n\t<li>L1 cache is expensive than the L2 cache, and if the size of L1 is increased, then it becomes more costly than the amount that must be invested in the process of increasing the size of L2 to capture the L1 cache misses as L2 is distributed over multiple cores unlike L1</li>\n</ol>","a":[{"id":840161,"option":"1 and 2","correct":false},{"id":840162,"option":"1 and 3","correct":true},{"id":840163,"option":"2 and 3","correct":false},{"id":840164,"option":"All of these","correct":false}]},{"q":"<p>In Embedded Systems, which of the following file systems allows a bus to be loaded with the maximum number of transceivers while working with <em>RS485</em>?</p>","a":[{"id":838062,"option":"FFS","correct":true},{"id":838063,"option":"SFS","correct":false},{"id":838064,"option":"RFS","correct":false},{"id":838065,"option":"IFS","correct":false}]},{"q":"<p>In Embedded Systems, which of the following file systems is used to solve the <em>collapsing bus</em> problem by redefining the <em>RX</em> input thresholds while working with <em>RS485</em>?</p>","a":[{"id":838058,"option":"FFS","correct":true},{"id":838059,"option":"SFS","correct":false},{"id":838060,"option":"RFS","correct":false},{"id":838061,"option":"IFS","correct":false}]},{"q":"<p>In Embedded Systems, which of the following electrical characteristics is not defined by the <em>RS485 section 4</em><strong> </strong>standard?</p>","a":[{"id":838014,"option":"Voltage ranges","correct":false},{"id":838015,"option":"Thresholds","correct":false},{"id":838016,"option":"Transient tolerance","correct":false},{"id":838017,"option":"None of these","correct":true}]},{"q":"<p>You are required to design a microprocessor that has a clock speed of less than 2 MHz. Which of the following are not valid reasons for not adding a cache to the main memory (apart from the RAM) to ensure quicker access to the data?</p>","a":[{"id":840281,"option":"If the system is fast enough but doesn't have a large memory, then the savings in cost from making the bulk of the memory slow is not more than the cost incurred by adding a cache.","correct":false},{"id":840282,"option":"In a simple micro controller, it doesn't matter if the code execution and access is fast because it is mostly used in real-time.","correct":false},{"id":840283,"option":"It is preferable to add a low latency code or data that the user knows about manually in a small SRAM segment associated with the processor rather than adding the cache.","correct":false},{"id":840284,"option":"None of these","correct":true}]},{"q":"<p>In Computer Organization and Design, a <em>bi-endian</em> device behaves as a <em>little endian</em><strong> </strong>or a <em>big endian</em> device in different instances in the same system. When the data is being written in the registers of the machine during different instances and is pushed into the stack when the machine is behaving as <em>big endian</em><strong> </strong>or <em>little endian</em>, then which of the following statements represents the behavior of the stack?</p>\n\n<p> </p>","a":[{"id":840269,"option":"The stack grows in a downward direction when in the big endian mode or in the little endian mode.","correct":false},{"id":840270,"option":"The stack grows in an upward direction when in the big endian mode and in downward direction when in the little endian mode.","correct":false},{"id":840271,"option":"The stack always grows in an upward direction.","correct":false},{"id":840272,"option":"The stack always grows in a downward direction.","correct":true}]},{"q":"<p>In Computer Organization and Design, you are using the operating system that addresses bytes at a single address level. You are storing 13 into a variable on your computer. The machine is of little-endian (LE) or big-endian (BE). Which of the following is the correct bit storage pattern in both the case?</p>","a":[{"id":840225,"option":"LE: 1111000111111111\r\nBE: 1111111111110001 ","correct":true},{"id":840226,"option":"LE: 0001111111111111\r\nBE: 1111111111110001 ","correct":false},{"id":840227,"option":"LE: 1111111111110001\r\nBE: 1111000111111111","correct":false},{"id":840228,"option":"LE: 1111111111110001\r\nBE:  0001111111111111","correct":false}]},{"q":"<p>In Computer Organization and Design, the provided diagram represents a misconception that arises in the caching system because of the direct memory access method. The provided cache is an <em>L2</em> cache. Which of the following methods can be used to prevent this issue:</p>\n\n<p style=\"text-align: center;\"><img alt=\"\" height=\"55\" src=\"https://he-s3.s3.amazonaws.com/media/uploads/2965f05d-44e8-4224-b266-a530072a44d8.png\" width=\"326\"></p>\n\n<p> </p>","a":[{"id":840221,"option":"Application of a hardware mechanism where the external writes are signaled to the cache controller that performs a cache invalidation for DMA writes or cache flush for DMA reads","correct":true},{"id":840222,"option":"Software solution where the operating system must ensure that the cache lines are flushed before an outgoing DMA transfer is started and invalidated before a memory range affected by an incoming DMA transfer is accessed","correct":false},{"id":840223,"option":"Both of these","correct":false},{"id":840224,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following statements about the standard <em>producer-consumer</em> problem?</p>","a":[{"id":840209,"option":"The producer-consumer problem locks the shared buffer right after it gets access to prevent sharing of the buffer.","correct":true},{"id":840210,"option":"A binary semaphore or a mutex lock is required for the bounded buffer to prevent race condition because of multiple threads sharing the buffer.","correct":false},{"id":840211,"option":"The producer is very similar to the consumer thread except that the producer thread receives an extra argument to indicate the number of data items that a producer must deposit into the buffer.","correct":false},{"id":840212,"option":"A producer must wait until the buffer is not full. It must deposit its data to the buffer and notify the consumers that the buffer is not empty.","correct":false}]},{"q":"<p>In Computer Organization and Design, the DMA architecture of a processor is such that it contains dedicated internal addresses and data buses. Which of the following statements about the priorities that exist between channels and between channels and the core system is incorrect?</p>","a":[{"id":840193,"option":"There is no connection between a channel and the core if they are contending for different partitions in the internal memory.","correct":false},{"id":840194,"option":"A high priority DMA Channel can interrupt a low priority DMA channel between the Block Transfer but not between Word Transfer.","correct":false},{"id":840195,"option":"The core is always prioritized over the channel when it is accessing the same internal memory partition.","correct":false},{"id":840196,"option":"If the DMA channel is operating in the continuous mode and channels are of the same priority in the round robin manner, then the control is transferred between DMA channels. \r\n","correct":true}]},{"q":"<p>In Computer Organisation and Design, which of the following statements are assertions with their corresponding reasons:</p>\n\n<ol>\n\t<li>Interrupt Service Routines should happen quickly and should not create latency.</li>\n\t<li>The CPU can service multiple Interrupt Service Routines at the same time.</li>\n\t<li>If the buffer is small, then it is overwritten by new data if data writing is not fast enough.</li>\n\t<li>If the CPU gets stuck with one Interrupt Service Routine, then the data associated with other ISRs can be lost.</li>\n</ol>","a":[{"id":840293,"option":"A = 1 ; R = 3\r\nA = 1 ; R =4","correct":true},{"id":840294,"option":"A = 1 ; R = 3\r\nA = 2 ; R =4","correct":false},{"id":840295,"option":"A = 2 ; R = 3\r\nA = 1 ; R =4","correct":false},{"id":840296,"option":"A = 2 ; R = 3\r\nA = 2 ; R =4","correct":false}]},{"q":"<p>In embedded systems, which of the following <strong>common-mode rejection </strong>requirements must be fulfilled to handle the ground potential differences optimally while working with <strong>RS-485 </strong>transceivers?</p>","a":[{"id":838046,"option":"-7V to +12V","correct":true},{"id":838047,"option":"-5V to +5V","correct":false},{"id":838048,"option":"-7V to +7V","correct":false},{"id":838049,"option":"-5V to +10V","correct":false}]},{"q":"<p>In embedded systems, what is the value of jitter that is acquired across a cable whose length is 1700 feet by an RS485 transceiver without driver's preemphasis when operating at a fixed data rate of 1 Mbps? </p>","a":[{"id":838022,"option":"0.1","correct":true},{"id":838023,"option":"0.2","correct":false},{"id":838024,"option":"0.3","correct":false},{"id":838025,"option":"0.4","correct":false}]},{"q":"<p>In embedded systems, which of the following conditions allows you to set the mode fault error for the <strong>Saved Program Status Registers </strong>while working with <strong>Serial Peripheral Interface</strong>?</p>","a":[{"id":837970,"option":"Slave select line goes low","correct":true},{"id":837971,"option":"MOSI goes high","correct":false},{"id":837972,"option":"Slave select line goes high","correct":false},{"id":837973,"option":"CPHA is low","correct":false}]},{"q":"<p>In embedded systems, which of the following pins in <strong>RS232</strong> devices allows the incoming flow of the control signal?</p>","a":[{"id":837966,"option":"Data Terminal Ready","correct":false},{"id":837967,"option":"Clear to Send","correct":true},{"id":837968,"option":"Request to Send","correct":false},{"id":837969,"option":"Ring Indicator","correct":false}]},{"q":"<p>In Embedded Systems, if <em>Serial Peripheral Interface</em><strong> </strong>is operating in <em>mode 1</em>, then which of the following is the state of the clock polarity in the <em>Idle</em> state?</p>","a":[{"id":837994,"option":"Logic low","correct":true},{"id":837995,"option":"Logic high","correct":false},{"id":837996,"option":"Transient","correct":false},{"id":837997,"option":"None of these","correct":false}]},{"q":"<p>In Computer Organization and Design, the following <em>Microprocessor without Interlocked Pipeline Stages</em><strong> </strong>code is used to acquire the lock required to give an atomic character to an operation. The <em>compare-and-swap (CAS)</em> instruction implements compare and search. Which of these statements is valid in this scenario:</p>\n\n<pre class=\"prettyprint\"><code>aquire_lock:\nli $temp1, 0 # old_value\nli $temp2, 1 # new_value\ncas $temp1, $temp2, lock \nbeq $t0, $t1, acquire_lock</code></pre>\n\n<p> </p>","a":[{"id":840301,"option":"If the control moves back to acquire lock after the execution of the last command, then the lock has been acquired successfully. However, the Race condition prevails.","correct":false},{"id":840302,"option":"If the control falls through at the last line, then then lock has been acquired successfully. However, the Race condition prevails.","correct":false},{"id":840303,"option":"If the control moves back to acquire lock after the execution of the last command, then lock has been acquired successfully. The Race condition does not prevail.","correct":false},{"id":840304,"option":"If the control falls through at the last line, then the lock has been acquired successfully.  The Race condition does not prevail.","correct":true}]},{"q":"<p>In Computer Organization and Design, the increment operation of the counter in the following code is not atomic in nature and contains these steps named <em>Load, Add,</em> and <em>Store</em>. If the loop is split across two threads running on separate cores to improve the execution speed, then determine the minimum value of the <em>count</em><strong> </strong>variable after completing <em>1000000000</em> loops?</p>\n\n<pre class=\"prettyprint\"><code>unsigned count = 0; \nvoid *dummy_function(void * arg)\n { \nfor (int i = 0 ; i &lt; 1000000000 ; ++ i) \n count ++;\n}</code></pre>\n\n<p> </p>","a":[{"id":840297,"option":"1","correct":false},{"id":840298,"option":"2","correct":true},{"id":840299,"option":"999999999","correct":false},{"id":840300,"option":"499999994","correct":false}]},{"q":"<p>In Computer Organization and Design, which of the following statements about the <em>little endian</em> and <em>big endian</em> methods that are used to represent bytes is correct?</p>","a":[{"id":840229,"option":"The little endian method is used in mathematical functions involving multiple precision and are easier to write because MSB is stored at a higher address and LSB is stored at a lower address.","correct":false},{"id":840230,"option":"For carrying out arithmetic operations such as addition and subtraction on a smaller scale (8-bit systems), LSB is accessed first and its value is carried towards MSB. This technique is supported by the little endian method.","correct":false},{"id":840231,"option":"The translation of little endian is easier to understand for programmers when they are reading dumps of hexadecimal data.","correct":true},{"id":840232,"option":"None of these","correct":false}]},{"q":"<p>You are given a microcontroller that is implemented on a single <em>LSI</em> chip. Your task is to design internal RAM. You are also provided with unlimited SRAM and DRAM components. Which of the following design techniques must be used and considered to create a better design:</p>\n\n<ol>\n\t<li>SRAM can be used for internal RAM as it has faster access and periodic refreshments</li>\n\t<li>SRAM is large in size and must not be used for internal memory as the internal RAM is restricted to being small in size</li>\n\t<li>Large quantity of DRAM can be mounted in a small space that allows you to free large internal memory</li>\n\t<li>DRAM cannot be mounded together with high-speed logic on a single wafer</li>\n</ol>","a":[{"id":840181,"option":"1 and 3","correct":false},{"id":840182,"option":"1 and 4","correct":true},{"id":840183,"option":"2 and 3","correct":false},{"id":840184,"option":"2 and 4","correct":false}]}]