--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Adder_4_Bit.twx Adder_4_Bit.ncd -o Adder_4_Bit.twr
Adder_4_Bit.pcf

Design file:              Adder_4_Bit.ncd
Physical constraint file: Adder_4_Bit.pcf
Device,package,speed:     xc3s250e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Cout           |    7.966|
A<0>           |S<0>           |    6.127|
A<0>           |S<1>           |    6.867|
A<0>           |S<2>           |    7.261|
A<0>           |S<3>           |    7.969|
A<1>           |Cout           |    7.964|
A<1>           |S<1>           |    6.636|
A<1>           |S<2>           |    7.259|
A<1>           |S<3>           |    7.967|
A<2>           |Cout           |    6.811|
A<2>           |S<2>           |    6.106|
A<2>           |S<3>           |    6.814|
A<3>           |Cout           |    6.302|
A<3>           |S<3>           |    5.734|
B<0>           |Cout           |    8.729|
B<0>           |S<0>           |    6.621|
B<0>           |S<1>           |    7.630|
B<0>           |S<2>           |    8.024|
B<0>           |S<3>           |    8.732|
B<1>           |Cout           |    7.467|
B<1>           |S<1>           |    5.645|
B<1>           |S<2>           |    6.762|
B<1>           |S<3>           |    7.470|
B<2>           |Cout           |    6.750|
B<2>           |S<2>           |    6.045|
B<2>           |S<3>           |    6.753|
B<3>           |Cout           |    5.781|
B<3>           |S<3>           |    5.731|
Cin            |Cout           |    7.839|
Cin            |S<0>           |    5.731|
Cin            |S<1>           |    6.740|
Cin            |S<2>           |    7.134|
Cin            |S<3>           |    7.842|
---------------+---------------+---------+


Analysis completed Fri Feb 01 15:36:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



