<html><body><samp><pre>
<!@TC:1654238872>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Fri Jun 03 09:47:52 2022

#Implementation: SBCTI22WORK3_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654238873> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654238873> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1654238873> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N::@XP_MSG">Top.vhd(38)</a><!@TM:1654238873> | Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:CD630:@XP_MSG">Top.vhd(38)</a><!@TM:1654238873> | Synthesizing work.top.bdf_type.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:50:7:50:22:@N:CD630:@XP_MSG">pch_pwrok.vhd(50)</a><!@TM:1654238873> | Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:60:17:60:19:@N:CD234:@XP_MSG">pch_pwrok.vhd(60)</a><!@TM:1654238873> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:95:1:95:8:@W:CG296:@XP_MSG">pch_pwrok.vhd(95)</a><!@TM:1654238873> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:110:9:110:14:@W:CG290:@XP_MSG">pch_pwrok.vhd(110)</a><!@TM:1654238873> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:101:9:101:17:@W:CG290:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1654238873> | Referenced variable vccin_ok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:98:8:98:18:@W:CG290:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1654238873> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238873> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238873> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238873> | Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:9:7:9:25:@N:CD630:@XP_MSG">rsmrst_pwrgd.vhd(9)</a><!@TM:1654238873> | Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:22:17:22:19:@N:CD234:@XP_MSG">rsmrst_pwrgd.vhd(22)</a><!@TM:1654238873> | Using user defined encoding for type state_type.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:21:7:21:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(21)</a><!@TM:1654238873> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:29:17:29:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(29)</a><!@TM:1654238873> | Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd:12:7:12:21:@N:CD630:@XP_MSG">vccin_en.vhd(12)</a><!@TM:1654238873> | Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:6:7:6:22:@N:CD630:@XP_MSG">hda_strap.vhd(6)</a><!@TM:1654238873> | Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:15:17:15:19:@N:CD234:@XP_MSG">hda_strap.vhd(15)</a><!@TM:1654238873> | Using user defined encoding for type state_type.
Post processing for work.hda_strap_block.hda_strap_block_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd:7:7:7:20:@N:CD630:@XP_MSG">counter.vhd(7)</a><!@TM:1654238873> | Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:12:7:12:31:@N:CD630:@XP_MSG">primary_voltages_enabler.vhd(12)</a><!@TM:1654238873> | Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:16:7:16:21:@N:CD630:@XP_MSG">vpp_vddq.vhd(16)</a><!@TM:1654238873> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:29:17:29:19:@N:CD234:@XP_MSG">vpp_vddq.vhd(29)</a><!@TM:1654238873> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:96:1:96:8:@W:CG296:@XP_MSG">vpp_vddq.vhd(96)</a><!@TM:1654238873> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:102:9:102:19:@W:CG290:@XP_MSG">vpp_vddq.vhd(102)</a><!@TM:1654238873> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:111:9:111:16:@W:CG290:@XP_MSG">vpp_vddq.vhd(111)</a><!@TM:1654238873> | Referenced variable count_2 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:99:8:99:20:@W:CG290:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654238873> | Referenced variable curr_state_2 is not in sensitivity list.</font>
Post processing for work.vpp_vddq_block.vpp_vddq_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238873> | Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238873> | Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238873> | Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:5:7:5:21:@N:CD630:@XP_MSG">powerled.vhd(5)</a><!@TM:1654238873> | Synthesizing work.powerled_block.powerled_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:16:17:16:19:@N:CD234:@XP_MSG">powerled.vhd(16)</a><!@TM:1654238873> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:32:1:32:8:@W:CG296:@XP_MSG">powerled.vhd(32)</a><!@TM:1654238873> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:90:8:90:17:@W:CG290:@XP_MSG">powerled.vhd(90)</a><!@TM:1654238873> | Referenced variable mem_alert is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:35:28:35:35:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1654238873> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:35:8:35:15:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1654238873> | Referenced variable slp_s3n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:38:10:38:19:@W:CG290:@XP_MSG">powerled.vhd(38)</a><!@TM:1654238873> | Referenced variable dutycycle is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:42:11:42:20:@W:CG290:@XP_MSG">powerled.vhd(42)</a><!@TM:1654238873> | Referenced variable count_clk is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:36:9:36:19:@W:CG290:@XP_MSG">powerled.vhd(36)</a><!@TM:1654238873> | Referenced variable func_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:134:1:134:8:@W:CG296:@XP_MSG">powerled.vhd(134)</a><!@TM:1654238873> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:150:30:150:38:@W:CG290:@XP_MSG">powerled.vhd(150)</a><!@TM:1654238873> | Referenced variable onclocks is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:139:9:139:14:@W:CG290:@XP_MSG">powerled.vhd(139)</a><!@TM:1654238873> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:137:8:137:18:@W:CG290:@XP_MSG">powerled.vhd(137)</a><!@TM:1654238873> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:21:8:21:17:@W:CD638:@XP_MSG">powerled.vhd(21)</a><!@TM:1654238873> | Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:22:8:22:16:@W:CD638:@XP_MSG">powerled.vhd(22)</a><!@TM:1654238873> | Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.powerled_block.powerled_arch
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238873> | Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238873> | Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238873> | Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238873> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238873> | Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238873> | Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238873> | Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238873> | Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238873> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
Post processing for work.top.bdf_type
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:55:2:55:4:@N:CL201:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238873> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:14:1:14:11:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(14)</a><!@TM:1654238873> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:17:8:17:17:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(17)</a><!@TM:1654238873> | Input V33DSW_OK is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:24:2:24:4:@N:CL201:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238873> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd:20:2:20:12:@N:CL159:@XP_MSG">vccin_en.vhd(20)</a><!@TM:1654238873> | Input clk_100Khz is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:43:2:43:4:@N:CL201:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238873> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:41:2:41:4:@N:CL201:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238873> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:40:2:40:17:@N:CL159:@XP_MSG">Top.vhd(40)</a><!@TM:1654238873> | Input SATAXPCIE0_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:41:2:41:17:@N:CL159:@XP_MSG">Top.vhd(41)</a><!@TM:1654238873> | Input SATAXPCIE1_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:42:2:42:23:@N:CL159:@XP_MSG">Top.vhd(42)</a><!@TM:1654238873> | Input VCCIN_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:51:2:51:26:@N:CL159:@XP_MSG">Top.vhd(51)</a><!@TM:1654238873> | Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:55:2:55:23:@N:CL159:@XP_MSG">Top.vhd(55)</a><!@TM:1654238873> | Input VR_PROCHOT_FPGA_OUT_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:64:2:64:16:@N:CL159:@XP_MSG">Top.vhd(64)</a><!@TM:1654238873> | Input CPU_C10_GATE_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:65:2:65:20:@N:CL159:@XP_MSG">Top.vhd(65)</a><!@TM:1654238873> | Input VCCST_OVERRIDE_3V3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:99:2:99:17:@N:CL159:@XP_MSG">Top.vhd(99)</a><!@TM:1654238873> | Input FPGA_SLP_WLAN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:101:2:101:17:@N:CL159:@XP_MSG">Top.vhd(101)</a><!@TM:1654238873> | Input GPIO_FPGA_SoC_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:102:2:102:17:@N:CL159:@XP_MSG">Top.vhd(102)</a><!@TM:1654238873> | Input GPIO_FPGA_SoC_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:104:2:104:17:@N:CL159:@XP_MSG">Top.vhd(104)</a><!@TM:1654238873> | Input GPIO_FPGA_EXP_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:105:2:105:17:@N:CL159:@XP_MSG">Top.vhd(105)</a><!@TM:1654238873> | Input GPIO_FPGA_EXP_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:106:2:106:10:@N:CL159:@XP_MSG">Top.vhd(106)</a><!@TM:1654238873> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:140:2:140:14:@N:CL159:@XP_MSG">Top.vhd(140)</a><!@TM:1654238873> | Input V12_MAIN_MON is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:150:2:150:10:@N:CL159:@XP_MSG">Top.vhd(150)</a><!@TM:1654238873> | Input SOC_SPKR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:151:2:151:10:@N:CL159:@XP_MSG">Top.vhd(151)</a><!@TM:1654238873> | Input SUSACK_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:153:2:153:9:@N:CL159:@XP_MSG">Top.vhd(153)</a><!@TM:1654238873> | Input SLP_S0n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:159:2:159:9:@N:CL159:@XP_MSG">Top.vhd(159)</a><!@TM:1654238873> | Input SLP_S5n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:229:2:229:12:@N:CL159:@XP_MSG">Top.vhd(229)</a><!@TM:1654238873> | Input SPI_FP_IO3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:230:2:230:12:@N:CL159:@XP_MSG">Top.vhd(230)</a><!@TM:1654238873> | Input SPI_FP_IO2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:284:2:284:9:@N:CL159:@XP_MSG">Top.vhd(284)</a><!@TM:1654238873> | Input PWRBTNn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:288:2:288:9:@N:CL159:@XP_MSG">Top.vhd(288)</a><!@TM:1654238873> | Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 03 09:47:53 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654238873> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654238873> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654238873> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 03 09:47:53 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 03 09:47:53 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654238874> | Running in 64-bit mode 
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654238874> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654238874> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun 03 09:47:54 2022

###########################################################]
Pre-mapping Report

# Fri Jun 03 09:47:54 2022

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1654238875> | No constraint file specified. 
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1654238875> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1654238875> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     954  
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:MT529:@XP_MSG">counter.vhd(46)</a><!@TM:1654238875> | Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1654238875> | Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun 03 09:47:55 2022

###########################################################]
Map & Optimize Report

# Fri Jun 03 09:47:55 2022

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1654238883> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1654238883> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1654238883> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@N:MF236:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Generating a type div divider 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX1039:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX1039:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX1039:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX1039:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | User-specified initial value defined for instance COUNTER.tmp is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX1039:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX1039:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:MO129:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.</font>

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 143MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@N:BN362:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@N:BN362:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Removing sequential instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@A:BN291:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Boundary register RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@N:BN362:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Removing sequential instance RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@A:BN291:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Boundary register RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@N:BN362:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Removing sequential instance RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@A:BN291:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Boundary register RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)

Warning: Found 139 combinational loops!
         Loop details will only be printed for 100 loops.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_562</font>
1) instance PCH_PWRGD.un1_curr_state10_i_0_a2_1 (in view: work.TOP(bdf_type)), output net N_562 (in view: work.TOP(bdf_type))
    net        N_562
    input  pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/I[0]
    instance   PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0 (cell or)
    output pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/OUT
    net        N_376
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i/OUT
    net        N_205
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_205_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_205_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_205_i/OUT[0]
    net        N_205_i_0
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[1]
    input  pin PCH_PWRGD.un1_curr_state10_i_0_a2_1/I[1]
    instance   PCH_PWRGD.un1_curr_state10_i_0_a2_1 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_0_a2_1/OUT
    net        N_562
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:BN137:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_2[1]</font>
2) instance PCH_PWRGD.curr_state_i_1[1] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_2[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_2[1]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_1/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_1 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_1/OUT
    net        PCH_PWRGD.count_0_sqmuxa_1
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_12/SEL
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.count_i[2]/I[0]
    instance   PCH_PWRGD.count_i[2] (cell inv)
    output pin PCH_PWRGD.count_i[2]/OUT[0]
    net        PCH_PWRGD.count_i_3[2]
    input  pin PCH_PWRGD.un12_clk_100khz_5/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_5 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_5/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_5
    input  pin PCH_PWRGD.un12_clk_100khz_11/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_11 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_11/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_11
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_527
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_530
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_540
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_557
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_477
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/I[1]
    instance   PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0 (cell or)
    output pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/OUT
    net        N_376
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i/OUT
    net        N_205
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_205_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_205_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_205_i/OUT[0]
    net        N_205_i_0
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]</font>
3) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_2/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_2/OUT
    net        PCH_PWRGD.count_0_sqmuxa_2
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_12/SEL
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.count_i[2]/I[0]
    instance   PCH_PWRGD.count_i[2] (cell inv)
    output pin PCH_PWRGD.count_i[2]/OUT[0]
    net        PCH_PWRGD.count_i_3[2]
    input  pin PCH_PWRGD.un12_clk_100khz_5/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_5 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_5/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_5
    input  pin PCH_PWRGD.un12_clk_100khz_11/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_11 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_11/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_11
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_527
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_530
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_540
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_557
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_477
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_376</font>
4) instance PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0 (in view: work.TOP(bdf_type)), output net N_376 (in view: work.TOP(bdf_type))
    net        N_376
    input  pin PCH_PWRGD.N_376_i/I[0]
    instance   PCH_PWRGD.N_376_i (cell inv)
    output pin PCH_PWRGD.N_376_i/OUT[0]
    net        N_376_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_12/SEL
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.count_i[2]/I[0]
    instance   PCH_PWRGD.count_i[2] (cell inv)
    output pin PCH_PWRGD.count_i[2]/OUT[0]
    net        PCH_PWRGD.count_i_3[2]
    input  pin PCH_PWRGD.un12_clk_100khz_5/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_5 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_5/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_5
    input  pin PCH_PWRGD.un12_clk_100khz_11/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_11 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_11/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_11
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_527
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_530
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_540
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_557
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_477
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/I[1]
    instance   PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0 (cell or)
    output pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/OUT
    net        N_376
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_530</font>
5) instance PCH_PWRGD.count_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_530 (in view: work.TOP(bdf_type))
    net        N_530
    input  pin PCH_PWRGD.count_1_i[0]/I[0]
    instance   PCH_PWRGD.count_1_i[0] (cell or)
    output pin PCH_PWRGD.count_1_i[0]/OUT
    net        N_203
    input  pin PCH_PWRGD.N_203_i/I[0]
    instance   PCH_PWRGD.N_203_i (cell inv)
    output pin PCH_PWRGD.N_203_i/OUT[0]
    net        N_203_i_0
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[0]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.count_i[2]/I[0]
    instance   PCH_PWRGD.count_i[2] (cell inv)
    output pin PCH_PWRGD.count_i[2]/OUT[0]
    net        PCH_PWRGD.count_i_3[2]
    input  pin PCH_PWRGD.un12_clk_100khz_5/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_5 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_5/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_5
    input  pin PCH_PWRGD.un12_clk_100khz_11/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_11 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_11/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_11
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_527
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_530
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[0]</font>
6) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_1_i[0]/I[1]
    instance   PCH_PWRGD.count_1_i[0] (cell or)
    output pin PCH_PWRGD.count_1_i[0]/OUT
    net        N_203
    input  pin PCH_PWRGD.N_203_i/I[0]
    instance   PCH_PWRGD.N_203_i (cell inv)
    output pin PCH_PWRGD.N_203_i/OUT[0]
    net        N_203_i_0
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[1]</font>
7) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[2]</font>
8) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_540</font>
9) instance PCH_PWRGD.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_540 (in view: work.TOP(bdf_type))
    net        N_540
    input  pin PCH_PWRGD.N_540_i/I[0]
    instance   PCH_PWRGD.N_540_i (cell inv)
    output pin PCH_PWRGD.N_540_i/OUT[0]
    net        N_540_i_0
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.count_i[6]/I[0]
    instance   PCH_PWRGD.count_i[6] (cell inv)
    output pin PCH_PWRGD.count_i[6]/OUT[0]
    net        PCH_PWRGD.count_i_3[6]
    input  pin PCH_PWRGD.un12_clk_100khz_5/I[1]
    instance   PCH_PWRGD.un12_clk_100khz_5 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_5/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_5
    input  pin PCH_PWRGD.un12_clk_100khz_11/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_11 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_11/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_11
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_527
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_530
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_540
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[3]</font>
10) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[4]</font>
11) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[5]</font>
12) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[6]</font>
13) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[7]</font>
14) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[8]</font>
15) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[9]</font>
16) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[10]</font>
17) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[11]</font>
18) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[12]</font>
19) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[13]</font>
20) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[14]</font>
21) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[15]</font>
22) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]</font>
23) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_557
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_477
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/I[1]
    instance   PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0 (cell or)
    output pin PCH_PWRGD.un1_count_1_sqmuxa_0_o3_0/OUT
    net        N_376
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i/OUT
    net        N_205
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_205_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_205_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_205_i/OUT[0]
    net        N_205_i_0
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]</font>
24) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/SEL
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/OUT[0]
    net        N_366
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_178
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_178_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_178_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_178_i/OUT[0]
    net        N_178_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_537_0</font>
25) instance VPP_VDDQ.un1_clk_100khz_2_i_a2_0 (in view: work.TOP(bdf_type)), output net N_537_0 (in view: work.TOP(bdf_type))
    net        N_537_0
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_173_f0
    input  pin VPP_VDDQ.N_173_f0_i/I[0]
    instance   VPP_VDDQ.N_173_f0_i (cell inv)
    output pin VPP_VDDQ.N_173_f0_i/OUT[0]
    net        N_173_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/OUT[0]
    net        N_366
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_178
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_178_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_178_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_178_i/OUT[0]
    net        N_178_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
    input  pin VPP_VDDQ.un1_clk_100khz_2_i_a2_0/I[1]
    instance   VPP_VDDQ.un1_clk_100khz_2_i_a2_0 (cell and)
    output pin VPP_VDDQ.un1_clk_100khz_2_i_a2_0/OUT
    net        N_537_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]</font>
26) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_x2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i_x2 (cell xor)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_x2/OUT
    net        N_353_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_353_i_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_353_i_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_353_i_i/OUT[0]
    net        N_353_i_i_0
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/OUT
    net        N_190
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_190_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_190_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_190_i/OUT[0]
    net        N_190_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:111:9:111:31:@W:BN137:@XP_MSG">vpp_vddq.vhd(111)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i</font>
27) instance VPP_VDDQ.un9_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_m2/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i_m2 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_m2/OUT[0]
    net        N_367
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_367_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_367_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_367_i/OUT[0]
    net        N_367_i_0
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/OUT
    net        N_190
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_190_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_190_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_190_i/OUT[0]
    net        N_190_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a3_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_a3_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a3_0/OUT
    net        N_466_0
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_173_f0
    input  pin VPP_VDDQ.N_173_f0_i/I[0]
    instance   VPP_VDDQ.N_173_f0_i (cell inv)
    output pin VPP_VDDQ.N_173_f0_i/OUT[0]
    net        N_173_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2_0[1]</font>
28) instance VPP_VDDQ.curr_state_2_i_0[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2_0[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a3_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_a3_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a3_0/OUT
    net        N_466_0
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_173_f0
    input  pin VPP_VDDQ.N_173_f0_i/I[0]
    instance   VPP_VDDQ.N_173_f0_i (cell inv)
    output pin VPP_VDDQ.N_173_f0_i/OUT[0]
    net        N_173_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/OUT[0]
    net        N_366
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_178
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_178_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_178_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_178_i/OUT[0]
    net        N_178_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[0]</font>
29) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[0]
    net        VPP_VDDQ.un1_count_2_1[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[1]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[1]</font>
30) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_1[1]/I[1]
    instance   VPP_VDDQ.count_2_1[1] (cell and)
    output pin VPP_VDDQ.count_2_1[1]/OUT
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[2]</font>
31) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[3]</font>
32) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[4]</font>
33) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_1[4]/I[1]
    instance   VPP_VDDQ.count_2_1[4] (cell and)
    output pin VPP_VDDQ.count_2_1[4]/OUT
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[5]</font>
34) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[6]</font>
35) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_1[6]/I[1]
    instance   VPP_VDDQ.count_2_1[6] (cell and)
    output pin VPP_VDDQ.count_2_1[6]/OUT
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[7]</font>
36) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_1[7]/I[1]
    instance   VPP_VDDQ.count_2_1[7] (cell and)
    output pin VPP_VDDQ.count_2_1[7]/OUT
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[8]</font>
37) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[9]</font>
38) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_1[9]/I[1]
    instance   VPP_VDDQ.count_2_1[9] (cell and)
    output pin VPP_VDDQ.count_2_1[9]/OUT
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[10]</font>
39) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_1[10]/I[1]
    instance   VPP_VDDQ.count_2_1[10] (cell and)
    output pin VPP_VDDQ.count_2_1[10]/OUT
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[11]</font>
40) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_1[11]/I[1]
    instance   VPP_VDDQ.count_2_1[11] (cell and)
    output pin VPP_VDDQ.count_2_1[11]/OUT
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[12]</font>
41) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_1[12]/I[1]
    instance   VPP_VDDQ.count_2_1[12] (cell and)
    output pin VPP_VDDQ.count_2_1[12]/OUT
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[13]</font>
42) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_1[13]/I[1]
    instance   VPP_VDDQ.count_2_1[13] (cell and)
    output pin VPP_VDDQ.count_2_1[13]/OUT
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[14]</font>
43) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_1[14]/I[1]
    instance   VPP_VDDQ.count_2_1[14] (cell and)
    output pin VPP_VDDQ.count_2_1[14]/OUT
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[15]</font>
44) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_1[15]/I[1]
    instance   VPP_VDDQ.count_2_1[15] (cell and)
    output pin VPP_VDDQ.count_2_1[15]/OUT
    net        VPP_VDDQ.count_2_1[15]
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.curr_state[0]</font>
45) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2[0]/SEL
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:BN137:@XP_MSG">powerled.vhd(160)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.pwm_out_0_sqmuxa</font>
46) instance POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type)), output net POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type))
    net        POWERLED.pwm_out_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa/I[0]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.curr_state_3_i_m2[0]/A[0]
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_i[0]/I[0]
    instance   POWERLED.curr_state_i[0] (cell inv)
    output pin POWERLED.curr_state_i[0]/OUT[0]
    net        POWERLED.curr_state_i_3[0]
    input  pin POWERLED.pwm_out_0_sqmuxa/I[0]
    instance   POWERLED.pwm_out_0_sqmuxa (cell and)
    output pin POWERLED.pwm_out_0_sqmuxa/OUT
    net        POWERLED.pwm_out_0_sqmuxa
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:BN137:@XP_MSG">powerled.vhd(160)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.un79_clk_100khz_i_3</font>
47) instance POWERLED.un79_clk_100khz_i (in view: work.TOP(bdf_type)), output net POWERLED.un79_clk_100khz_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.count_0_sqmuxa/I[1]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[0]</font>
48) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count[0]
    input  pin POWERLED.un1_count[15:0]/D0[0]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[0]
    net        POWERLED.un1_count[0]
    input  pin POWERLED.count_1[0]/I[1]
    instance   POWERLED.count_1[0] (cell and)
    output pin POWERLED.count_1[0]/OUT
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_latmux/B[0]
    instance   POWERLED.count_latmux (cell mux)
    output pin POWERLED.count_latmux/OUT[0]
    net        POWERLED.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[1]</font>
49) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count[15:0]/D0[1]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[1]
    net        POWERLED.un1_count[1]
    input  pin POWERLED.count_1[1]/I[1]
    instance   POWERLED.count_1[1] (cell and)
    output pin POWERLED.count_1[1]/OUT
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_latmux_0/B[0]
    instance   POWERLED.count_latmux_0 (cell mux)
    output pin POWERLED.count_latmux_0/OUT[0]
    net        POWERLED.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[2]</font>
50) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count[15:0]/D0[2]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[2]
    net        POWERLED.un1_count[2]
    input  pin POWERLED.count_1[2]/I[1]
    instance   POWERLED.count_1[2] (cell and)
    output pin POWERLED.count_1[2]/OUT
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_latmux_1/B[0]
    instance   POWERLED.count_latmux_1 (cell mux)
    output pin POWERLED.count_latmux_1/OUT[0]
    net        POWERLED.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[3]</font>
51) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count[15:0]/D0[3]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[3]
    net        POWERLED.un1_count[3]
    input  pin POWERLED.count_1[3]/I[1]
    instance   POWERLED.count_1[3] (cell and)
    output pin POWERLED.count_1[3]/OUT
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_latmux_2/B[0]
    instance   POWERLED.count_latmux_2 (cell mux)
    output pin POWERLED.count_latmux_2/OUT[0]
    net        POWERLED.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[4]</font>
52) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count[15:0]/D0[4]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[4]
    net        POWERLED.un1_count[4]
    input  pin POWERLED.count_1[4]/I[1]
    instance   POWERLED.count_1[4] (cell and)
    output pin POWERLED.count_1[4]/OUT
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_latmux_3/B[0]
    instance   POWERLED.count_latmux_3 (cell mux)
    output pin POWERLED.count_latmux_3/OUT[0]
    net        POWERLED.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[5]</font>
53) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count[15:0]/D0[5]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[5]
    net        POWERLED.un1_count[5]
    input  pin POWERLED.count_1[5]/I[1]
    instance   POWERLED.count_1[5] (cell and)
    output pin POWERLED.count_1[5]/OUT
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_latmux_4/B[0]
    instance   POWERLED.count_latmux_4 (cell mux)
    output pin POWERLED.count_latmux_4/OUT[0]
    net        POWERLED.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[6]</font>
54) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count[15:0]/D0[6]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[6]
    net        POWERLED.un1_count[6]
    input  pin POWERLED.count_1[6]/I[1]
    instance   POWERLED.count_1[6] (cell and)
    output pin POWERLED.count_1[6]/OUT
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_latmux_5/B[0]
    instance   POWERLED.count_latmux_5 (cell mux)
    output pin POWERLED.count_latmux_5/OUT[0]
    net        POWERLED.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[7]</font>
55) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count[15:0]/D0[7]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[7]
    net        POWERLED.un1_count[7]
    input  pin POWERLED.count_1[7]/I[1]
    instance   POWERLED.count_1[7] (cell and)
    output pin POWERLED.count_1[7]/OUT
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_latmux_6/B[0]
    instance   POWERLED.count_latmux_6 (cell mux)
    output pin POWERLED.count_latmux_6/OUT[0]
    net        POWERLED.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[8]</font>
56) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count[15:0]/D0[8]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[8]
    net        POWERLED.un1_count[8]
    input  pin POWERLED.count_1[8]/I[1]
    instance   POWERLED.count_1[8] (cell and)
    output pin POWERLED.count_1[8]/OUT
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_latmux_7/B[0]
    instance   POWERLED.count_latmux_7 (cell mux)
    output pin POWERLED.count_latmux_7/OUT[0]
    net        POWERLED.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[9]</font>
57) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count[15:0]/D0[9]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[9]
    net        POWERLED.un1_count[9]
    input  pin POWERLED.count_1[9]/I[1]
    instance   POWERLED.count_1[9] (cell and)
    output pin POWERLED.count_1[9]/OUT
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_latmux_8/B[0]
    instance   POWERLED.count_latmux_8 (cell mux)
    output pin POWERLED.count_latmux_8/OUT[0]
    net        POWERLED.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[10]</font>
58) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count[15:0]/D0[10]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[10]
    net        POWERLED.un1_count[10]
    input  pin POWERLED.count_1[10]/I[1]
    instance   POWERLED.count_1[10] (cell and)
    output pin POWERLED.count_1[10]/OUT
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_latmux_9/B[0]
    instance   POWERLED.count_latmux_9 (cell mux)
    output pin POWERLED.count_latmux_9/OUT[0]
    net        POWERLED.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[11]</font>
59) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count[15:0]/D0[11]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[11]
    net        POWERLED.un1_count[11]
    input  pin POWERLED.count_1[11]/I[1]
    instance   POWERLED.count_1[11] (cell and)
    output pin POWERLED.count_1[11]/OUT
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_latmux_10/B[0]
    instance   POWERLED.count_latmux_10 (cell mux)
    output pin POWERLED.count_latmux_10/OUT[0]
    net        POWERLED.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[12]</font>
60) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count[15:0]/D0[12]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[12]
    net        POWERLED.un1_count[12]
    input  pin POWERLED.count_1[12]/I[1]
    instance   POWERLED.count_1[12] (cell and)
    output pin POWERLED.count_1[12]/OUT
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_latmux_11/B[0]
    instance   POWERLED.count_latmux_11 (cell mux)
    output pin POWERLED.count_latmux_11/OUT[0]
    net        POWERLED.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[13]</font>
61) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count[15:0]/D0[13]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[13]
    net        POWERLED.un1_count[13]
    input  pin POWERLED.count_1[13]/I[1]
    instance   POWERLED.count_1[13] (cell and)
    output pin POWERLED.count_1[13]/OUT
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_latmux_12/B[0]
    instance   POWERLED.count_latmux_12 (cell mux)
    output pin POWERLED.count_latmux_12/OUT[0]
    net        POWERLED.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[14]</font>
62) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count[15:0]/D0[14]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[14]
    net        POWERLED.un1_count[14]
    input  pin POWERLED.count_1[14]/I[1]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[15]</font>
63) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count[15:0]/D0[15]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[15]
    net        POWERLED.un1_count[15]
    input  pin POWERLED.count_1[15]/I[1]
    instance   POWERLED.count_1[15] (cell and)
    output pin POWERLED.count_1[15]/OUT
    net        POWERLED.count_1[15]
    input  pin POWERLED.count_latmux_14/B[0]
    instance   POWERLED.count_latmux_14 (cell mux)
    output pin POWERLED.count_latmux_14/OUT[0]
    net        POWERLED.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_26</font>
64) instance POWERLED.N_52_i_i (in view: work.TOP(bdf_type)), output net N_26 (in view: work.TOP(bdf_type))
    net        N_26
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.N_52_i_i_o2/I[1]
    instance   POWERLED.N_52_i_i_o2 (cell or)
    output pin POWERLED.N_52_i_i_o2/OUT
    net        N_321
    input  pin POWERLED.N_52_i_i_a3/I[0]
    instance   POWERLED.N_52_i_i_a3 (cell and)
    output pin POWERLED.N_52_i_i_a3/OUT
    net        N_409
    input  pin POWERLED.N_52_i_i_1/I[0]
    instance   POWERLED.N_52_i_i_1 (cell or)
    output pin POWERLED.N_52_i_i_1/OUT
    net        N_26_1
    input  pin POWERLED.N_52_i_i/I[0]
    instance   POWERLED.N_52_i_i (cell or)
    output pin POWERLED.N_52_i_i/OUT
    net        N_26
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state[1]</font>
65) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_1_m0_i_m2[1]/A[0]
    instance   POWERLED.func_state_1_m0_i_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m0_i_m2[1]/OUT[0]
    net        N_364
    input  pin POWERLED.N_364_i/I[0]
    instance   POWERLED.N_364_i (cell inv)
    output pin POWERLED.N_364_i/OUT[0]
    net        N_364_i_0
    input  pin POWERLED.func_state_1_m0_i[1]/I[0]
    instance   POWERLED.func_state_1_m0_i[1] (cell or)
    output pin POWERLED.func_state_1_m0_i[1]/OUT
    net        N_143
    input  pin POWERLED.N_143_i/I[0]
    instance   POWERLED.N_143_i (cell inv)
    output pin POWERLED.N_143_i/OUT[0]
    net        N_143_i_0
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:BN137:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_487</font>
66) instance POWERLED.un1_clk_100khz_52_and_i_0_a2 (in view: work.TOP(bdf_type)), output net N_487 (in view: work.TOP(bdf_type))
    net        N_487
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/OUT
    net        N_282_N
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_84_f0
    input  pin POWERLED.N_84_f0_i/I[0]
    instance   POWERLED.N_84_f0_i (cell inv)
    output pin POWERLED.N_84_f0_i/OUT[0]
    net        N_84_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_3/OUT
    net        N_494
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_499
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_501
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_505
    input  pin POWERLED.un1_func_state25_6_0_0_a2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_0/OUT
    net        N_545
    input  pin POWERLED.func_state_1_m0_0_a2_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2_0[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2_0[0]/OUT
    net        N_546
    input  pin POWERLED.func_state_1_m0_i_o2_1[1]/I[1]
    instance   POWERLED.func_state_1_m0_i_o2_1[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_1[1]/OUT
    net        N_213_1
    input  pin POWERLED.func_state_1_m0_i_o2_3[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2_3[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_3[1]/OUT
    net        N_213_3
    input  pin POWERLED.func_state_1_m0_i_o2[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2[1]/OUT
    net        N_213
    input  pin POWERLED.func_state_1_m0_i_m2[1]/B[0]
    instance   POWERLED.func_state_1_m0_i_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m0_i_m2[1]/OUT[0]
    net        N_364
    input  pin POWERLED.N_364_i/I[0]
    instance   POWERLED.N_364_i (cell inv)
    output pin POWERLED.N_364_i/OUT[0]
    net        N_364_i_0
    input  pin POWERLED.func_state_1_m0_i[1]/I[0]
    instance   POWERLED.func_state_1_m0_i[1] (cell or)
    output pin POWERLED.func_state_1_m0_i[1]/OUT
    net        N_143
    input  pin POWERLED.N_143_i/I[0]
    instance   POWERLED.N_143_i (cell inv)
    output pin POWERLED.N_143_i/OUT[0]
    net        N_143_i_0
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.N_52_i_i_o2/I[1]
    instance   POWERLED.N_52_i_i_o2 (cell or)
    output pin POWERLED.N_52_i_i_o2/OUT
    net        N_321
    input  pin POWERLED.N_52_i_i_a3/I[0]
    instance   POWERLED.N_52_i_i_a3 (cell and)
    output pin POWERLED.N_52_i_i_a3/OUT
    net        N_409
    input  pin POWERLED.N_52_i_i_1/I[0]
    instance   POWERLED.N_52_i_i_1 (cell or)
    output pin POWERLED.N_52_i_i_1/OUT
    net        N_26_1
    input  pin POWERLED.N_52_i_i/I[0]
    instance   POWERLED.N_52_i_i (cell or)
    output pin POWERLED.N_52_i_i/OUT
    net        N_26
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_a2_0/OUT
    net        N_483
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_o2/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_o2 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_o2/OUT
    net        N_217
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_a2/OUT
    net        N_487
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:BN137:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state_i_2[1]</font>
67) instance POWERLED.func_state_i[1] (in view: work.TOP(bdf_type)), output net POWERLED.func_state_i_2[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_1/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_0_1 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_1/OUT
    net        N_484_1
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_10 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/OUT
    net        N_484_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/OUT
    net        N_220_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_11 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/OUT
    net        N_490_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/OUT
    net        N_282_N
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_84_f0
    input  pin POWERLED.N_84_f0_i/I[0]
    instance   POWERLED.N_84_f0_i (cell inv)
    output pin POWERLED.N_84_f0_i/OUT[0]
    net        N_84_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_3/OUT
    net        N_494
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_499
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_501
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_505
    input  pin POWERLED.un1_func_state25_6_0_0_a2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_0/OUT
    net        N_545
    input  pin POWERLED.func_state_1_m0_0_a2_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2_0[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2_0[0]/OUT
    net        N_546
    input  pin POWERLED.func_state_1_m0_i_o2_1[1]/I[1]
    instance   POWERLED.func_state_1_m0_i_o2_1[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_1[1]/OUT
    net        N_213_1
    input  pin POWERLED.func_state_1_m0_i_o2_3[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2_3[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_3[1]/OUT
    net        N_213_3
    input  pin POWERLED.func_state_1_m0_i_o2[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2[1]/OUT
    net        N_213
    input  pin POWERLED.func_state_1_m0_i_m2[1]/B[0]
    instance   POWERLED.func_state_1_m0_i_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m0_i_m2[1]/OUT[0]
    net        N_364
    input  pin POWERLED.N_364_i/I[0]
    instance   POWERLED.N_364_i (cell inv)
    output pin POWERLED.N_364_i/OUT[0]
    net        N_364_i_0
    input  pin POWERLED.func_state_1_m0_i[1]/I[0]
    instance   POWERLED.func_state_1_m0_i[1] (cell or)
    output pin POWERLED.func_state_1_m0_i[1]/OUT
    net        N_143
    input  pin POWERLED.N_143_i/I[0]
    instance   POWERLED.N_143_i (cell inv)
    output pin POWERLED.N_143_i/OUT[0]
    net        N_143_i_0
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state[0]</font>
68) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_168_0_0_o3/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o3 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o3/OUT
    net        N_335
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_10 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/OUT
    net        N_569_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/OUT
    net        N_484_2_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_10 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/OUT
    net        N_484_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/OUT
    net        N_220_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_11 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/OUT
    net        N_490_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/OUT
    net        N_282_N
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_84_f0
    input  pin POWERLED.N_84_f0_i/I[0]
    instance   POWERLED.N_84_f0_i (cell inv)
    output pin POWERLED.N_84_f0_i/OUT[0]
    net        N_84_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_3/OUT
    net        N_494
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_499
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_501
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_505
    input  pin POWERLED.un1_func_state25_6_0_0_a2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_0/OUT
    net        N_545
    input  pin POWERLED.func_state_1_m0_0_a2_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2_0[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2_0[0]/OUT
    net        N_546
    input  pin POWERLED.func_state_1_m0_i_o2_1[1]/I[1]
    instance   POWERLED.func_state_1_m0_i_o2_1[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_1[1]/OUT
    net        N_213_1
    input  pin POWERLED.func_state_1_m0_i_o2_3[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2_3[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_3[1]/OUT
    net        N_213_3
    input  pin POWERLED.func_state_1_m0_i_o2[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2[1]/OUT
    net        N_213
    input  pin POWERLED.func_state_1_m0_i_m2[1]/B[0]
    instance   POWERLED.func_state_1_m0_i_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m0_i_m2[1]/OUT[0]
    net        N_364
    input  pin POWERLED.N_364_i/I[0]
    instance   POWERLED.N_364_i (cell inv)
    output pin POWERLED.N_364_i/OUT[0]
    net        N_364_i_0
    input  pin POWERLED.func_state_1_m0_i[1]/I[0]
    instance   POWERLED.func_state_1_m0_i[1] (cell or)
    output pin POWERLED.func_state_1_m0_i[1]/OUT
    net        N_143
    input  pin POWERLED.N_143_i/I[0]
    instance   POWERLED.N_143_i (cell inv)
    output pin POWERLED.N_143_i/OUT[0]
    net        N_143_i_0
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.N_52_i_i_o2/I[1]
    instance   POWERLED.N_52_i_i_o2 (cell or)
    output pin POWERLED.N_52_i_i_o2/OUT
    net        N_321
    input  pin POWERLED.N_52_i_i_a3/I[0]
    instance   POWERLED.N_52_i_i_a3 (cell and)
    output pin POWERLED.N_52_i_i_a3/OUT
    net        N_409
    input  pin POWERLED.N_52_i_i_1/I[0]
    instance   POWERLED.N_52_i_i_1 (cell or)
    output pin POWERLED.N_52_i_i_1/OUT
    net        N_26_1
    input  pin POWERLED.N_52_i_i/I[0]
    instance   POWERLED.N_52_i_i (cell or)
    output pin POWERLED.N_52_i_i/OUT
    net        N_26
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_545</font>
69) instance POWERLED.un1_func_state25_6_0_0_a2_0 (in view: work.TOP(bdf_type)), output net N_545 (in view: work.TOP(bdf_type))
    net        N_545
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_426_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_168_0_0_o3/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o3 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o3/OUT
    net        N_335
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_10 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/OUT
    net        N_569_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/OUT
    net        N_484_2_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_10 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/OUT
    net        N_484_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/OUT
    net        N_220_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_11 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/OUT
    net        N_490_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/OUT
    net        N_282_N
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_84_f0
    input  pin POWERLED.N_84_f0_i/I[0]
    instance   POWERLED.N_84_f0_i (cell inv)
    output pin POWERLED.N_84_f0_i/OUT[0]
    net        N_84_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_3/OUT
    net        N_494
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_499
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_501
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_505
    input  pin POWERLED.un1_func_state25_6_0_0_a2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_0/OUT
    net        N_545
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_331_i_0</font>
70) instance POWERLED.N_331_i (in view: work.TOP(bdf_type)), output net N_331_i_0 (in view: work.TOP(bdf_type))
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_6_0_0_a3_2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a3_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a3_2_0/OUT
    net        N_422_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_422_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_289</font>
71) instance POWERLED.un1_dutycycle_168_0_0_o2_1 (in view: work.TOP(bdf_type)), output net N_289 (in view: work.TOP(bdf_type))
    net        N_289
    input  pin POWERLED.N_289_i/I[0]
    instance   POWERLED.N_289_i (cell inv)
    output pin POWERLED.N_289_i/OUT[0]
    net        N_289_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_423_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk_en</font>
72) instance POWERLED.count_clk_en (in view: work.TOP(bdf_type)), output net POWERLED.count_clk_en (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/OUT
    net        N_558
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_423_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_335</font>
73) instance POWERLED.un1_dutycycle_168_0_0_o3 (in view: work.TOP(bdf_type)), output net N_335 (in view: work.TOP(bdf_type))
    net        N_335
    input  pin POWERLED.N_335_i/I[0]
    instance   POWERLED.N_335_i (cell inv)
    output pin POWERLED.N_335_i/OUT[0]
    net        N_335_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_2/OUT
    net        N_418
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_3/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_3 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_3/OUT
    net        N_47_3
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/OUT
    net        N_558
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_423_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_168_0_0_o3/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o3 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o3/OUT
    net        N_335
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_566</font>
74) instance POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (in view: work.TOP(bdf_type)), output net N_566 (in view: work.TOP(bdf_type))
    net        N_566
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_3/OUT
    net        N_419
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_3 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_3/OUT
    net        N_47_3
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/OUT
    net        N_558
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:BN137:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_217</font>
75) instance POWERLED.un1_clk_100khz_52_and_i_0_o2 (in view: work.TOP(bdf_type)), output net N_217 (in view: work.TOP(bdf_type))
    net        N_217
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_1/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_1/OUT
    net        N_381
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3/OUT
    net        N_415
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_1/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_1/OUT
    net        N_47_1
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/OUT
    net        N_47_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/OUT
    net        N_558
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_423_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_168_0_0_o3/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o3 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o3/OUT
    net        N_335
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_10 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/OUT
    net        N_569_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/OUT
    net        N_484_2_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_10 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/OUT
    net        N_484_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/OUT
    net        N_220_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_11 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/OUT
    net        N_490_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/OUT
    net        N_282_N
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_84_f0
    input  pin POWERLED.N_84_f0_i/I[0]
    instance   POWERLED.N_84_f0_i (cell inv)
    output pin POWERLED.N_84_f0_i/OUT[0]
    net        N_84_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_3/OUT
    net        N_494
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_499
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_501
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_505
    input  pin POWERLED.un1_func_state25_6_0_0_a2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_0/OUT
    net        N_545
    input  pin POWERLED.func_state_1_m0_0_a2_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2_0[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2_0[0]/OUT
    net        N_546
    input  pin POWERLED.func_state_1_m0_i_o2_1[1]/I[1]
    instance   POWERLED.func_state_1_m0_i_o2_1[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_1[1]/OUT
    net        N_213_1
    input  pin POWERLED.func_state_1_m0_i_o2_3[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2_3[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_3[1]/OUT
    net        N_213_3
    input  pin POWERLED.func_state_1_m0_i_o2[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2[1]/OUT
    net        N_213
    input  pin POWERLED.func_state_1_m0_i_m2[1]/B[0]
    instance   POWERLED.func_state_1_m0_i_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m0_i_m2[1]/OUT[0]
    net        N_364
    input  pin POWERLED.N_364_i/I[0]
    instance   POWERLED.N_364_i (cell inv)
    output pin POWERLED.N_364_i/OUT[0]
    net        N_364_i_0
    input  pin POWERLED.func_state_1_m0_i[1]/I[0]
    instance   POWERLED.func_state_1_m0_i[1] (cell or)
    output pin POWERLED.func_state_1_m0_i[1]/OUT
    net        N_143
    input  pin POWERLED.N_143_i/I[0]
    instance   POWERLED.N_143_i (cell inv)
    output pin POWERLED.N_143_i/OUT[0]
    net        N_143_i_0
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.N_52_i_i_o2/I[1]
    instance   POWERLED.N_52_i_i_o2 (cell or)
    output pin POWERLED.N_52_i_i_o2/OUT
    net        N_321
    input  pin POWERLED.N_52_i_i_a3/I[0]
    instance   POWERLED.N_52_i_i_a3 (cell and)
    output pin POWERLED.N_52_i_i_a3/OUT
    net        N_409
    input  pin POWERLED.N_52_i_i_1/I[0]
    instance   POWERLED.N_52_i_i_1 (cell or)
    output pin POWERLED.N_52_i_i_1/OUT
    net        N_26_1
    input  pin POWERLED.N_52_i_i/I[0]
    instance   POWERLED.N_52_i_i (cell or)
    output pin POWERLED.N_52_i_i/OUT
    net        N_26
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_a2_0/OUT
    net        N_483
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_o2/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_o2 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_o2/OUT
    net        N_217
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:68:10:68:34:@W:BN137:@XP_MSG">powerled.vhd(68)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.un34_clk_100khz</font>
76) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_o2_1/OUT
    net        N_381
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3/OUT
    net        N_415
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_1/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_1/OUT
    net        N_47_1
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/OUT
    net        N_47_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/OUT
    net        N_558
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_423_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_320</font>
77) instance POWERLED.un1_dutycycle_168_0_0_o2 (in view: work.TOP(bdf_type)), output net N_320 (in view: work.TOP(bdf_type))
    net        N_320
    input  pin POWERLED.N_320_i/I[0]
    instance   POWERLED.N_320_i (cell inv)
    output pin POWERLED.N_320_i/OUT[0]
    net        N_320_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/OUT
    net        N_567
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/OUT
    net        N_417
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/OUT
    net        N_47_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/OUT
    net        N_47_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_4/OUT
    net        N_558
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_1/OUT
    net        N_566
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_423_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_320
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_515</font>
78) instance POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (in view: work.TOP(bdf_type)), output net N_515 (in view: work.TOP(bdf_type))
    net        N_515
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3/OUT
    net        N_556
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/OUT
    net        N_567
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/OUT
    net        N_417
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/OUT
    net        N_47_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/OUT
    net        N_47_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_3[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_7/OUT
    net        N_510
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_5/OUT
    net        N_515
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_47_i_0</font>
79) instance POWERLED.N_47_i (in view: work.TOP(bdf_type)), output net N_47_i_0 (in view: work.TOP(bdf_type))
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[7]/I[0]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_i[7]/I[0]
    instance   POWERLED.count_clk_i[7] (cell inv)
    output pin POWERLED.count_clk_i[7]/OUT[0]
    net        POWERLED.count_clk_i_1[7]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3/OUT
    net        N_556
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/OUT
    net        N_567
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/OUT
    net        N_417
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/OUT
    net        N_47_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/OUT
    net        N_47_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[0]</font>
80) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[0]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[0]
    net        POWERLED.un1_count_clk_2[0]
    input  pin POWERLED.count_clk_1[0]/I[1]
    instance   POWERLED.count_clk_1[0] (cell and)
    output pin POWERLED.count_clk_1[0]/OUT
    net        POWERLED.count_clk_1[0]
    input  pin POWERLED.count_clk_fb_8/B[0]
    instance   POWERLED.count_clk_fb_8 (cell mux)
    output pin POWERLED.count_clk_fb_8/OUT[0]
    net        POWERLED.count_clk_fb_8
    input  pin POWERLED.count_clk_latmux_8/B[0]
    instance   POWERLED.count_clk_latmux_8 (cell mux)
    output pin POWERLED.count_clk_latmux_8/OUT[0]
    net        POWERLED.count_clk[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[1]</font>
81) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[1]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[1]
    net        POWERLED.un1_count_clk_2[1]
    input  pin POWERLED.count_clk_1[1]/I[1]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[2]</font>
82) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[2]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_i[7]/I[0]
    instance   POWERLED.count_clk_i[7] (cell inv)
    output pin POWERLED.count_clk_i[7]/OUT[0]
    net        POWERLED.count_clk_i_1[7]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_3/OUT
    net        N_556
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_2/OUT
    net        N_567
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_a3_1/OUT
    net        N_417
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_2/OUT
    net        N_47_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i_4/OUT
    net        N_47_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_i_i/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_i_i (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_i_i/OUT
    net        N_47
    input  pin POWERLED.N_47_i/I[0]
    instance   POWERLED.N_47_i (cell inv)
    output pin POWERLED.N_47_i/OUT[0]
    net        N_47_i_0
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[3]</font>
83) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[3]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[3]
    net        POWERLED.un1_count_clk_2[3]
    input  pin POWERLED.count_clk_1[3]/I[1]
    instance   POWERLED.count_clk_1[3] (cell and)
    output pin POWERLED.count_clk_1[3]/OUT
    net        POWERLED.count_clk_1[3]
    input  pin POWERLED.count_clk_fb_5/B[0]
    instance   POWERLED.count_clk_fb_5 (cell mux)
    output pin POWERLED.count_clk_fb_5/OUT[0]
    net        POWERLED.count_clk_fb_5
    input  pin POWERLED.count_clk_latmux_5/B[0]
    instance   POWERLED.count_clk_latmux_5 (cell mux)
    output pin POWERLED.count_clk_latmux_5/OUT[0]
    net        POWERLED.count_clk[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[4]</font>
84) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[4]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[4]
    net        POWERLED.un1_count_clk_2[4]
    input  pin POWERLED.count_clk_1[4]/I[1]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[5]</font>
85) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[5]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[5]
    net        POWERLED.un1_count_clk_2[5]
    input  pin POWERLED.count_clk_1[5]/I[1]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[6]</font>
86) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[6]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[6]
    net        POWERLED.un1_count_clk_2[6]
    input  pin POWERLED.count_clk_1[6]/I[1]
    instance   POWERLED.count_clk_1[6] (cell and)
    output pin POWERLED.count_clk_1[6]/OUT
    net        POWERLED.count_clk_1[6]
    input  pin POWERLED.count_clk_fb_2/B[0]
    instance   POWERLED.count_clk_fb_2 (cell mux)
    output pin POWERLED.count_clk_fb_2/OUT[0]
    net        POWERLED.count_clk_fb_2
    input  pin POWERLED.count_clk_latmux_2/B[0]
    instance   POWERLED.count_clk_latmux_2 (cell mux)
    output pin POWERLED.count_clk_latmux_2/OUT[0]
    net        POWERLED.count_clk[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[7]</font>
87) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[7]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[8]</font>
88) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[8]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[9]</font>
89) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[9]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[9]
    net        POWERLED.un1_count_clk_2[9]
    input  pin POWERLED.count_clk_1[9]/I[1]
    instance   POWERLED.count_clk_1[9] (cell and)
    output pin POWERLED.count_clk_1[9]/OUT
    net        POWERLED.count_clk_1[9]
    input  pin POWERLED.count_clk_fb/B[0]
    instance   POWERLED.count_clk_fb (cell mux)
    output pin POWERLED.count_clk_fb/OUT[0]
    net        POWERLED.count_clk_fb
    input  pin POWERLED.count_clk_latmux/B[0]
    instance   POWERLED.count_clk_latmux (cell mux)
    output pin POWERLED.count_clk_latmux/OUT[0]
    net        POWERLED.count_clk[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state_i_2[0]</font>
90) instance POWERLED.func_state_i[0] (in view: work.TOP(bdf_type)), output net POWERLED.func_state_i_2[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un2_count_clk_17_0_0_o3/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o3/OUT
    net        N_341
    input  pin POWERLED.N_341_i/I[0]
    instance   POWERLED.N_341_i (cell inv)
    output pin POWERLED.N_341_i/OUT[0]
    net        N_341_i_0
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.dutycycle_1_0_iv_i_a2[5]/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.dutycycle_1_0_iv_i_a2[5] (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.dutycycle_1_0_iv_i_a2[5]/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_564_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_1 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_424_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_2/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_2 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_2/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_2_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_func_state25_6_0_0_o2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_0_o2_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_0_o2_0/OUT
    net        N_331
    input  pin POWERLED.N_331_i/I[0]
    instance   POWERLED.N_331_i (cell inv)
    output pin POWERLED.N_331_i/OUT[0]
    net        N_331_i_0
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_394
    input  pin POWERLED.un1_func_state25_4_i_a3/I[1]
    instance   POWERLED.un1_func_state25_4_i_a3 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a3/OUT
    net        N_453
    input  pin POWERLED.un1_func_state25_4_i_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_132_1_N
    input  pin POWERLED.un1_func_state25_4_i_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_3/OUT
    net        N_132_f0
    input  pin POWERLED.N_132_f0_i/I[0]
    instance   POWERLED.N_132_f0_i (cell inv)
    output pin POWERLED.N_132_f0_i/OUT[0]
    net        N_132_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_13/SEL
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_5/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_5 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_5/OUT
    net        N_284
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_1/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_1 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_1/OUT
    net        N_289
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_168_0_0_o3/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o3 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o3/OUT
    net        N_335
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_10 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_10/OUT
    net        N_569_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_0_0/OUT
    net        N_484_2_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_10 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_10/OUT
    net        N_484_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_1/OUT
    net        N_220_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_11 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_11/OUT
    net        N_490_N
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o3_0/OUT
    net        N_282_N
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_84_f0
    input  pin POWERLED.N_84_f0_i/I[0]
    instance   POWERLED.N_84_f0_i (cell inv)
    output pin POWERLED.N_84_f0_i/OUT[0]
    net        N_84_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_3/OUT
    net        N_494
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_499
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_501
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_505
    input  pin POWERLED.un1_func_state25_6_0_0_a2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_0/OUT
    net        N_545
    input  pin POWERLED.func_state_1_m0_0_a2_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2_0[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2_0[0]/OUT
    net        N_546
    input  pin POWERLED.func_state_1_m0_i_o2_1[1]/I[1]
    instance   POWERLED.func_state_1_m0_i_o2_1[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_1[1]/OUT
    net        N_213_1
    input  pin POWERLED.func_state_1_m0_i_o2_3[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2_3[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2_3[1]/OUT
    net        N_213_3
    input  pin POWERLED.func_state_1_m0_i_o2[1]/I[0]
    instance   POWERLED.func_state_1_m0_i_o2[1] (cell or)
    output pin POWERLED.func_state_1_m0_i_o2[1]/OUT
    net        N_213
    input  pin POWERLED.func_state_1_m0_i_m2[1]/B[0]
    instance   POWERLED.func_state_1_m0_i_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m0_i_m2[1]/OUT[0]
    net        N_364
    input  pin POWERLED.N_364_i/I[0]
    instance   POWERLED.N_364_i (cell inv)
    output pin POWERLED.N_364_i/OUT[0]
    net        N_364_i_0
    input  pin POWERLED.func_state_1_m0_i[1]/I[0]
    instance   POWERLED.func_state_1_m0_i[1] (cell or)
    output pin POWERLED.func_state_1_m0_i[1]/OUT
    net        N_143
    input  pin POWERLED.N_143_i/I[0]
    instance   POWERLED.N_143_i (cell inv)
    output pin POWERLED.N_143_i/OUT[0]
    net        N_143_i_0
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.N_52_i_i_o2/I[1]
    instance   POWERLED.N_52_i_i_o2 (cell or)
    output pin POWERLED.N_52_i_i_o2/OUT
    net        N_321
    input  pin POWERLED.N_52_i_i_a3/I[0]
    instance   POWERLED.N_52_i_i_a3 (cell and)
    output pin POWERLED.N_52_i_i_a3/OUT
    net        N_409
    input  pin POWERLED.N_52_i_i_1/I[0]
    instance   POWERLED.N_52_i_i_1 (cell or)
    output pin POWERLED.N_52_i_i_1/OUT
    net        N_26_1
    input  pin POWERLED.N_52_i_i/I[0]
    instance   POWERLED.N_52_i_i (cell or)
    output pin POWERLED.N_52_i_i/OUT
    net        N_26
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.un34_clk_100khz_i_2</font>
91) instance POWERLED.un34_clk_100khz_i (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz_i_2 (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz_i_2
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_0_a3_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_0_a3_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_0_a3_1/OUT
    net        N_420_1
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_0_a3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_0_a3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_0_a3/OUT
    net        N_420
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_0/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_0 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_0/OUT
    net        N_96
    input  pin POWERLED.count_off_1[2]/I[0]
    instance   POWERLED.count_off_1[2] (cell and)
    output pin POWERLED.count_off_1[2]/OUT
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_fb_7/B[0]
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un34_clk_100khz_i/I[0]
    instance   POWERLED.un34_clk_100khz_i (cell inv)
    output pin POWERLED.un34_clk_100khz_i/OUT[0]
    net        POWERLED.un34_clk_100khz_i_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[0]</font>
92) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[0]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[0]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[0]
    net        POWERLED.un3_count_off_1[0]
    input  pin POWERLED.count_off_1[0]/I[1]
    instance   POWERLED.count_off_1[0] (cell and)
    output pin POWERLED.count_off_1[0]/OUT
    net        POWERLED.count_off_1[0]
    input  pin POWERLED.count_off_fb_5/B[0]
    instance   POWERLED.count_off_fb_5 (cell mux)
    output pin POWERLED.count_off_fb_5/OUT[0]
    net        POWERLED.count_off_fb_5
    input  pin POWERLED.count_off_latmux_5/B[0]
    instance   POWERLED.count_off_latmux_5 (cell mux)
    output pin POWERLED.count_off_latmux_5/OUT[0]
    net        POWERLED.count_off[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[1]</font>
93) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[1]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[1]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[1]
    net        POWERLED.un3_count_off_1[1]
    input  pin POWERLED.count_off_1[1]/I[1]
    instance   POWERLED.count_off_1[1] (cell and)
    output pin POWERLED.count_off_1[1]/OUT
    net        POWERLED.count_off_1[1]
    input  pin POWERLED.count_off_fb_6/B[0]
    instance   POWERLED.count_off_fb_6 (cell mux)
    output pin POWERLED.count_off_fb_6/OUT[0]
    net        POWERLED.count_off_fb_6
    input  pin POWERLED.count_off_latmux_6/B[0]
    instance   POWERLED.count_off_latmux_6 (cell mux)
    output pin POWERLED.count_off_latmux_6/OUT[0]
    net        POWERLED.count_off[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[2]</font>
94) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[2]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[2]
    net        POWERLED.un3_count_off_1[2]
    input  pin POWERLED.count_off_1[2]/I[1]
    instance   POWERLED.count_off_1[2] (cell and)
    output pin POWERLED.count_off_1[2]/OUT
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_fb_7/B[0]
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[3]</font>
95) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[3]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[3]
    net        POWERLED.un3_count_off_1[3]
    input  pin POWERLED.count_off_1[3]/I[1]
    instance   POWERLED.count_off_1[3] (cell and)
    output pin POWERLED.count_off_1[3]/OUT
    net        POWERLED.count_off_1[3]
    input  pin POWERLED.count_off_fb_8/B[0]
    instance   POWERLED.count_off_fb_8 (cell mux)
    output pin POWERLED.count_off_fb_8/OUT[0]
    net        POWERLED.count_off_fb_8
    input  pin POWERLED.count_off_latmux_8/B[0]
    instance   POWERLED.count_off_latmux_8 (cell mux)
    output pin POWERLED.count_off_latmux_8/OUT[0]
    net        POWERLED.count_off[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[4]</font>
96) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[4]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[4]
    net        POWERLED.un3_count_off_1[4]
    input  pin POWERLED.count_off_1[4]/I[1]
    instance   POWERLED.count_off_1[4] (cell and)
    output pin POWERLED.count_off_1[4]/OUT
    net        POWERLED.count_off_1[4]
    input  pin POWERLED.count_off_fb_9/B[0]
    instance   POWERLED.count_off_fb_9 (cell mux)
    output pin POWERLED.count_off_fb_9/OUT[0]
    net        POWERLED.count_off_fb_9
    input  pin POWERLED.count_off_latmux_9/B[0]
    instance   POWERLED.count_off_latmux_9 (cell mux)
    output pin POWERLED.count_off_latmux_9/OUT[0]
    net        POWERLED.count_off[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[5]</font>
97) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[5]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[5]
    net        POWERLED.un3_count_off_1[5]
    input  pin POWERLED.count_off_1[5]/I[1]
    instance   POWERLED.count_off_1[5] (cell and)
    output pin POWERLED.count_off_1[5]/OUT
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_fb_10/B[0]
    instance   POWERLED.count_off_fb_10 (cell mux)
    output pin POWERLED.count_off_fb_10/OUT[0]
    net        POWERLED.count_off_fb_10
    input  pin POWERLED.count_off_latmux_10/B[0]
    instance   POWERLED.count_off_latmux_10 (cell mux)
    output pin POWERLED.count_off_latmux_10/OUT[0]
    net        POWERLED.count_off[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[6]</font>
98) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[6]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[6]
    net        POWERLED.un3_count_off_1[6]
    input  pin POWERLED.count_off_1[6]/I[1]
    instance   POWERLED.count_off_1[6] (cell and)
    output pin POWERLED.count_off_1[6]/OUT
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_fb_11/B[0]
    instance   POWERLED.count_off_fb_11 (cell mux)
    output pin POWERLED.count_off_fb_11/OUT[0]
    net        POWERLED.count_off_fb_11
    input  pin POWERLED.count_off_latmux_11/B[0]
    instance   POWERLED.count_off_latmux_11 (cell mux)
    output pin POWERLED.count_off_latmux_11/OUT[0]
    net        POWERLED.count_off[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[7]</font>
99) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[7]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[7]
    net        POWERLED.un3_count_off_1[7]
    input  pin POWERLED.count_off_1[7]/I[1]
    instance   POWERLED.count_off_1[7] (cell and)
    output pin POWERLED.count_off_1[7]/OUT
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_fb_12/B[0]
    instance   POWERLED.count_off_fb_12 (cell mux)
    output pin POWERLED.count_off_fb_12/OUT[0]
    net        POWERLED.count_off_fb_12
    input  pin POWERLED.count_off_latmux_12/B[0]
    instance   POWERLED.count_off_latmux_12 (cell mux)
    output pin POWERLED.count_off_latmux_12/OUT[0]
    net        POWERLED.count_off[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[8]</font>
100) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1[15:0]/D0[8]
    instance   POWERLED.un3_count_off_1[15:0] (cell add)
    output pin POWERLED.un3_count_off_1[15:0]/OUT[8]
    net        POWERLED.un3_count_off_1[8]
    input  pin POWERLED.count_off_1[8]/I[1]
    instance   POWERLED.count_off_1[8] (cell and)
    output pin POWERLED.count_off_1[8]/OUT
    net        POWERLED.count_off_1[8]
    input  pin POWERLED.count_off_fb_13/B[0]
    instance   POWERLED.count_off_fb_13 (cell mux)
    output pin POWERLED.count_off_fb_13/OUT[0]
    net        POWERLED.count_off_fb_13
    input  pin POWERLED.count_off_latmux_13/B[0]
    instance   POWERLED.count_off_latmux_13 (cell mux)
    output pin POWERLED.count_off_latmux_13/OUT[0]
    net        POWERLED.count_off[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[9]</font>
101) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[10]</font>
102) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[11]</font>
103) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[12]</font>
104) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[13]</font>
105) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[14]</font>
106) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[15]</font>
107) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[0]</font>
108) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:BN137:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_379_N</font>
109) instance POWERLED.un1_clk_100khz_24_and_i_0_o3_0 (in view: work.TOP(bdf_type)), output net N_379_N (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_i_1[1]</font>
110) instance POWERLED.dutycycle_i[1] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[1] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[1]</font>
111) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:BN137:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_282_N</font>
112) instance POWERLED.un1_clk_100khz_30_and_i_0_o3_0 (in view: work.TOP(bdf_type)), output net N_282_N (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[6]</font>
113) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[2]</font>
114) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_321</font>
115) instance POWERLED.N_52_i_i_o2 (in view: work.TOP(bdf_type)), output net N_321 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[3]</font>
116) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[4]</font>
117) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[5]</font>
118) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_501</font>
119) instance POWERLED.un2_count_clk_17_0_0_a2 (in view: work.TOP(bdf_type)), output net N_501 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_517</font>
120) instance POWERLED.un1_dutycycle_168_0_0_a2_0 (in view: work.TOP(bdf_type)), output net N_517 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_i_2[7]</font>
121) instance POWERLED.dutycycle_i[7] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[7] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[7]</font>
122) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:84:3:84:5:@W:BN137:@XP_MSG">powerled.vhd(84)</a><!@TM:1654238883> | Found combinational loop during mapping at net N_505</font>
123) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_505 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[10]</font>
124) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[11]</font>
125) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[12]</font>
126) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[13]</font>
127) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[14]</font>
128) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[15]</font>
129) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_i_2[8]</font>
130) instance POWERLED.dutycycle_i[8] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[8] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[8]</font>
131) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_i_2[15]</font>
132) instance POWERLED.dutycycle_i[15] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[9]</font>
133) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[10]</font>
134) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[11]</font>
135) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[12]</font>
136) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[13]</font>
137) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[14]</font>
138) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[15]</font>
139) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -14.31ns		 901 /       218
   2		0h:00m:04s		   -14.31ns		 896 /       218
   3		0h:00m:04s		   -12.97ns		 896 /       218
   4		0h:00m:04s		   -12.91ns		 896 /       218
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Replicating instance POWERLED.dutycycle_eena_5_0_s_tz (in view: work.TOP(bdf_type)) with 33 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@N:FX271:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Replicating instance RSMRST_PWRGD.RSMRSTn_2 (in view: work.TOP(bdf_type)) with 19 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@N:FX271:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Replicating instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) with 55 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@N:FX271:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Replicating instance POWERLED.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:137:3:137:7:@N:FX271:@XP_MSG">powerled.vhd(137)</a><!@TM:1654238883> | Replicating instance POWERLED.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   5		0h:00m:05s		   -10.86ns		 924 /       222
   6		0h:00m:05s		   -10.58ns		 925 /       222
   7		0h:00m:05s		   -10.02ns		 927 /       222


   8		0h:00m:05s		    -9.52ns		 925 /       222
   9		0h:00m:05s		    -9.46ns		 927 /       222
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654238883> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654238883> | Unbuffered I/O true which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.N_355_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:415:16:415:61:@W:FX689:@XP_MSG">top.vhd(415)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O HDA_STRAP.m14_i_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_iso which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_i_o2_0[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_sx[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_6_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd:31:22:31:56:@W:FX689:@XP_MSG">primary_voltages_enabler.vhd(31)</a><!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654238883> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:47:9:47:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_1_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd:31:22:31:56:@W:FX689:@XP_MSG">primary_voltages_enabler.vhd(31)</a><!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_1_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_178_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_190_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:64:10:64:46:@W:FX689:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_iso which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_i_o2_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_11 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_12 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_13 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_14 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_5 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:FX689:@XP_MSG">powerled.vhd(160)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.G_10 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_iso which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_i_o2_0[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_sx[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_2_0_a2_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O m3_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O g0_0_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_0[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m3_1_mb which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o3[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_x2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0_1[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_sx[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_2_0_a2_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O m3_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O g0_0_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_0[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o3[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_x2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd:31:22:31:56:@W:FX689:@XP_MSG">primary_voltages_enabler.vhd(31)</a><!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.N_355_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_ss0_i_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_0[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654238883> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654238883> | Unbuffered I/O true which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.N_355_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:415:16:415:61:@W:FX689:@XP_MSG">top.vhd(415)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O HDA_STRAP.m14_i_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_iso which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_i_o2_0[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_sx[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_6_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd:31:22:31:56:@W:FX689:@XP_MSG">primary_voltages_enabler.vhd(31)</a><!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654238883> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:58:15:58:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(58)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:47:9:47:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_1_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd:31:22:31:56:@W:FX689:@XP_MSG">primary_voltages_enabler.vhd(31)</a><!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O G_22_i_a2_1_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_178_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_190_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:64:10:64:46:@W:FX689:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_iso which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_i_o2_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_11 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_12 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_13 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_14 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_5 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk_latmux_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:FX689:@XP_MSG">powerled.vhd(160)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.G_10 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_iso which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_i_o2_0[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_sx[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_2_0_a2_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O m3_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O g0_0_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_0[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m3_1_mb which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o3[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a3_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_x2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0_1[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_sx[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_2_0_a2_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O m3_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O g0_0_1 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_0[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_o2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o3[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_eena_5_0_s_tz_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_i_i_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_x2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd:31:22:31:56:@W:FX689:@XP_MSG">primary_voltages_enabler.vhd(31)</a><!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.un2_v1p8a_en_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_171_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654238883> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654238883> | Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O PCH_PWRGD.N_355_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:2:41:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1654238883> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_ss0_i_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.func_state_1_m0_0[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.N_52_i_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:454:1:454:9:@W:FX689:@XP_MSG">top.vhd(454)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654238883> | Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654238883> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654238883> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654238883> | Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654238883> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1654238883> | SB_GB inserted on the net N_42. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1654238883> | SB_GB inserted on the net N_587. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 163MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 163MB peak: 165MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1654238883> | Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 222 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
187 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|S:FPGA_OSC@|E:PCH_PWRGD.count[14]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FPGA_OSC            port                   222        PCH_PWRGD.count[14]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 135MB peak: 165MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1654238883> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1654238883> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1654238883> | Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 162MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 159MB peak: 165MB)

Warning: Found 131 combinational loops!
         Loop details will only be printed for 100 loops.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.curr_state[0]</font> 
1) instance curr_state_RNI2P6L[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI2P6L[0]/I1
    instance   POWERLED.curr_state_RNI2P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI2P6L[0]/O
    net        POWERLED.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i</font> 
2) instance curr_state_RNIE5D5[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I0
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.un1_count_cry_7_c_RNIHE69
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI2P6L[0]/I1
    instance   POWERLED.curr_state_RNI2P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI2P6L[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNIE5D5[0]/I0
    instance   POWERLED.curr_state_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[8]</font> 
3) instance count_RNI81MN[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I1
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.un1_count_cry_7_c_RNIHE69
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[7]</font> 
4) instance count_RNI6UKN[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I1
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.un1_count_cry_6_c_RNIGC59
    input  pin POWERLED.count_RNI6UKN[7]/I1
    instance   POWERLED.count_RNI6UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI6UKN[7]/O
    net        POWERLED.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[6]</font> 
5) instance count_RNI4RJN[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I1
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.un1_count_cry_5_c_RNIFA49
    input  pin POWERLED.count_RNI4RJN[6]/I1
    instance   POWERLED.count_RNI4RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI4RJN[6]/O
    net        POWERLED.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[5]</font> 
6) instance count_RNI2OIN[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I1
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.un1_count_cry_4_c_RNIE839
    input  pin POWERLED.count_RNI2OIN[5]/I1
    instance   POWERLED.count_RNI2OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI2OIN[5]/O
    net        POWERLED.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[4]</font> 
7) instance count_RNI0LHN[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I1
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.un1_count_cry_3_c_RNID629
    input  pin POWERLED.count_RNI0LHN[4]/I1
    instance   POWERLED.count_RNI0LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI0LHN[4]/O
    net        POWERLED.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[3]</font> 
8) instance count_RNIUHGN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I1
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.un1_count_cry_2_c_RNIC419
    input  pin POWERLED.count_RNIUHGN[3]/I1
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[2]</font> 
9) instance count_RNISEFN[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I1
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.un1_count_cry_1_c_RNIB209
    input  pin POWERLED.count_RNISEFN[2]/I1
    instance   POWERLED.count_RNISEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNISEFN[2]/O
    net        POWERLED.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[1]</font> 
10) instance count_RNIGBFE[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count[1]
    input  pin POWERLED.count_RNI[1]/I0
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_RNI[1]
    input  pin POWERLED.count_RNIGBFE[1]/I1
    instance   POWERLED.count_RNIGBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIGBFE[1]/O
    net        POWERLED.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[0]</font> 
11) instance count_RNIFAFE[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNI[1]/I1
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_RNI[1]
    input  pin POWERLED.count_RNIGBFE[1]/I1
    instance   POWERLED.count_RNIGBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIGBFE[1]/O
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count_cry_1_c/I0
    instance   POWERLED.un1_count_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_1_c/CO
    net        POWERLED.un1_count_cry_1
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I3
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.un1_count_cry_1_c_RNIB209
    input  pin POWERLED.count_RNISEFN[2]/I1
    instance   POWERLED.count_RNISEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNISEFN[2]/O
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_2_c/I0
    instance   POWERLED.un1_count_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_2_c/CO
    net        POWERLED.un1_count_cry_2
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I3
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.un1_count_cry_2_c_RNIC419
    input  pin POWERLED.count_RNIUHGN[3]/I1
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_3_c/I0
    instance   POWERLED.un1_count_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_3_c/CO
    net        POWERLED.un1_count_cry_3
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I3
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.un1_count_cry_3_c_RNID629
    input  pin POWERLED.count_RNI0LHN[4]/I1
    instance   POWERLED.count_RNI0LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI0LHN[4]/O
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_4_c/I0
    instance   POWERLED.un1_count_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_4_c/CO
    net        POWERLED.un1_count_cry_4
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I3
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.un1_count_cry_4_c_RNIE839
    input  pin POWERLED.count_RNI2OIN[5]/I1
    instance   POWERLED.count_RNI2OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI2OIN[5]/O
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_5_c/I0
    instance   POWERLED.un1_count_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_5_c/CO
    net        POWERLED.un1_count_cry_5
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I3
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.un1_count_cry_5_c_RNIFA49
    input  pin POWERLED.count_RNI4RJN[6]/I1
    instance   POWERLED.count_RNI4RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI4RJN[6]/O
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_6_c/I0
    instance   POWERLED.un1_count_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_6_c/CO
    net        POWERLED.un1_count_cry_6
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I3
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.un1_count_cry_6_c_RNIGC59
    input  pin POWERLED.count_RNI6UKN[7]/I1
    instance   POWERLED.count_RNI6UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI6UKN[7]/O
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_7_c/I0
    instance   POWERLED.un1_count_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_7_c/CO
    net        POWERLED.un1_count_cry_7
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I3
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.un1_count_cry_7_c_RNIHE69
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI2P6L[0]/I1
    instance   POWERLED.curr_state_RNI2P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI2P6L[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNIE5D5[0]/I0
    instance   POWERLED.curr_state_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.count_RNI[0]/I0
    instance   POWERLED.count_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_RNI[0]/O
    net        POWERLED.count_RNI[0]
    input  pin POWERLED.count_RNIFAFE[0]/I1
    instance   POWERLED.count_RNIFAFE[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIFAFE[0]/O
    net        POWERLED.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[9]</font> 
12) instance count_RNIA4NN[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNIIG79/I1
    instance   POWERLED.un1_count_cry_8_c_RNIIG79 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNIIG79/O
    net        POWERLED.un1_count_cry_8_c_RNIIG79
    input  pin POWERLED.count_RNIA4NN[9]/I1
    instance   POWERLED.count_RNIA4NN[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIA4NN[9]/O
    net        POWERLED.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[14]</font> 
13) instance count_RNI2P7O[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I1
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.un1_count_cry_13_c_RNIUIJ7
    input  pin POWERLED.count_RNI2P7O[14]/I1
    instance   POWERLED.count_RNI2P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI2P7O[14]/O
    net        POWERLED.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[13]</font> 
14) instance count_RNI0M6O[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNITGI7/I1
    instance   POWERLED.un1_count_cry_12_c_RNITGI7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNITGI7/O
    net        POWERLED.un1_count_cry_12_c_RNITGI7
    input  pin POWERLED.count_RNI0M6O[13]/I1
    instance   POWERLED.count_RNI0M6O[13] (cell SB_LUT4)
    output pin POWERLED.count_RNI0M6O[13]/O
    net        POWERLED.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[12]</font> 
15) instance count_RNIUI5O[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_11_c_RNISEH7/I1
    instance   POWERLED.un1_count_cry_11_c_RNISEH7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNISEH7/O
    net        POWERLED.un1_count_cry_11_c_RNISEH7
    input  pin POWERLED.count_RNIUI5O[12]/I1
    instance   POWERLED.count_RNIUI5O[12] (cell SB_LUT4)
    output pin POWERLED.count_RNIUI5O[12]/O
    net        POWERLED.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[11]</font> 
16) instance count_RNISF4O[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNIRCG7/I1
    instance   POWERLED.un1_count_cry_10_c_RNIRCG7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNIRCG7/O
    net        POWERLED.un1_count_cry_10_c_RNIRCG7
    input  pin POWERLED.count_RNISF4O[11]/I1
    instance   POWERLED.count_RNISF4O[11] (cell SB_LUT4)
    output pin POWERLED.count_RNISF4O[11]/O
    net        POWERLED.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[10]</font> 
17) instance count_RNIJKSP[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNIJI89/I1
    instance   POWERLED.un1_count_cry_9_c_RNIJI89 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNIJI89/O
    net        POWERLED.un1_count_cry_9_c_RNIJI89
    input  pin POWERLED.count_RNIJKSP[10]/I1
    instance   POWERLED.count_RNIJKSP[10] (cell SB_LUT4)
    output pin POWERLED.count_RNIJKSP[10]/O
    net        POWERLED.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count[15]</font> 
18) instance count_RNI4S8O[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIVKK7/I0
    instance   POWERLED.un1_count_cry_14_c_RNIVKK7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIVKK7/O
    net        POWERLED.un1_count_cry_14_c_RNIVKK7
    input  pin POWERLED.count_RNI4S8O[15]/I1
    instance   POWERLED.count_RNI4S8O[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI4S8O[15]/O
    net        POWERLED.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state_RNIOGRS[1]</font> 
19) instance func_state_RNIOGRS[1] (in view: work.powerled_block(netlist)), output net func_state_RNIOGRS[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I0
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_6[12]/I0
    instance   POWERLED.dutycycle_RNI_6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[12]/O
    net        POWERLED.N_501
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_505
    input  pin POWERLED.func_state_RNI5DLR_0[0]/I0
    instance   POWERLED.func_state_RNI5DLR_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_0[0]/O
    net        POWERLED.func_state_RNI5DLR_0[0]
    input  pin POWERLED.func_state_RNI0N7A2_0[1]/I0
    instance   POWERLED.func_state_RNI0N7A2_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI0N7A2_0[1]/O
    net        POWERLED.N_143
    input  pin POWERLED.func_state_RNICK8N9[1]/I0
    instance   POWERLED.func_state_RNICK8N9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICK8N9[1]/O
    net        POWERLED.func_state_RNICK8N9[1]
    input  pin POWERLED.func_state_RNITGMHB[1]/I3
    instance   POWERLED.func_state_RNITGMHB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITGMHB[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state</font> 
20) instance func_state_RNITGMHB[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_6[12]/I0
    instance   POWERLED.dutycycle_RNI_6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[12]/O
    net        POWERLED.N_501
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_505
    input  pin POWERLED.func_state_RNI5DLR_0[0]/I0
    instance   POWERLED.func_state_RNI5DLR_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_0[0]/O
    net        POWERLED.func_state_RNI5DLR_0[0]
    input  pin POWERLED.func_state_RNI0N7A2_0[1]/I0
    instance   POWERLED.func_state_RNI0N7A2_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI0N7A2_0[1]/O
    net        POWERLED.N_143
    input  pin POWERLED.func_state_RNICK8N9[1]/I0
    instance   POWERLED.func_state_RNICK8N9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICK8N9[1]/O
    net        POWERLED.func_state_RNICK8N9[1]
    input  pin POWERLED.func_state_RNITGMHB[1]/I3
    instance   POWERLED.func_state_RNITGMHB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITGMHB[1]/O
    net        POWERLED.func_state
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state_RNI81TV4[1]</font> 
21) instance func_state_RNI81TV4[1] (in view: work.powerled_block(netlist)), output net func_state_RNI81TV4[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I1
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off_RNI_0[10]</font> 
22) instance count_off_RNI_0[10] (in view: work.powerled_block(netlist)), output net count_off_RNI_0[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_348
    input  pin POWERLED.func_state_RNI_4[0]/I0
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_2168_i
    input  pin POWERLED.func_state_RNIBVNS[1]/I2
    instance   POWERLED.func_state_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS[1]/O
    net        POWERLED.N_410
    input  pin POWERLED.func_state_RNI1J4E2[1]/I1
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state_0</font> 
23) instance func_state_RNIE4QDD[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_348
    input  pin POWERLED.func_state_RNI_4[0]/I0
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_2168_i
    input  pin POWERLED.func_state_RNIBVNS[1]/I2
    instance   POWERLED.func_state_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS[1]/O
    net        POWERLED.N_410
    input  pin POWERLED.func_state_RNI1J4E2[1]/I1
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_2136_i</font> 
24) instance func_state_RNI_2[0] (in view: work.powerled_block(netlist)), output net N_2136_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.N_341
    input  pin POWERLED.func_state_RNI_1[1]/I1
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_505</font> 
25) instance dutycycle_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_505 (in view: work.powerled_block(netlist))
    net        POWERLED.N_505
    input  pin POWERLED.func_state_RNI_1[1]/I2
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_6[12]/I0
    instance   POWERLED.dutycycle_RNI_6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[12]/O
    net        POWERLED.N_501
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_505
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle</font> 
26) instance dutycycle_RNIKCVI4[1] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_0</font> 
27) instance dutycycle_RNIG11I4[0] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.func_state_RNI2O4A1[0]/I3
    instance   POWERLED.func_state_RNI2O4A1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1[0]/O
    net        POWERLED.N_81
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I0
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_217</font> 
28) instance func_state_RNI34G9_0[1] (in view: work.powerled_block(netlist)), output net N_217 (in view: work.powerled_block(netlist))
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNIV0AS[1]/I0
    instance   POWERLED.func_state_RNIV0AS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIV0AS[1]/O
    net        POWERLED.N_487
    input  pin POWERLED.func_state_RNIR1FD4[1]/I0
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_282_N</font> 
29) instance func_state_RNI1PE62[1] (in view: work.powerled_block(netlist)), output net N_282_N (in view: work.powerled_block(netlist))
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIHCGC2[1]/I0
    instance   POWERLED.func_state_RNIHCGC2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHCGC2[1]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I2
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[6]</font> 
30) instance dutycycle_RNIKVA67[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.func_state_RNI99TE[1]/I1
    instance   POWERLED.func_state_RNI99TE[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI99TE[1]/O
    net        POWERLED.N_441
    input  pin POWERLED.func_state_RNIHCGC2[1]/I1
    instance   POWERLED.func_state_RNIHCGC2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHCGC2[1]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I2
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_501</font> 
31) instance dutycycle_RNI_6[12] (in view: work.powerled_block(netlist)), output net N_501 (in view: work.powerled_block(netlist))
    net        POWERLED.N_501
    input  pin POWERLED.dutycycle_RNI_0[6]/I0
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.dutycycle_RNI_0[6]
    input  pin POWERLED.dutycycle_RNI_7[6]/I0
    instance   POWERLED.dutycycle_RNI_7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[6]/O
    net        POWERLED.dutycycle_RNI_7[6]
    input  pin POWERLED.dutycycle_RNIVRVA2[6]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[6]/O
    net        RSMRST_PWRGD.G_22_i_a2_1
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_6[12]/I0
    instance   POWERLED.dutycycle_RNI_6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[12]/O
    net        POWERLED.N_501
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_RNI_5[1]</font> 
32) instance dutycycle_RNI_5[1] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_5[1] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[6]/I1
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.dutycycle_RNI_0[6]
    input  pin POWERLED.dutycycle_RNI_7[6]/I0
    instance   POWERLED.dutycycle_RNI_7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[6]/O
    net        POWERLED.dutycycle_RNI_7[6]
    input  pin POWERLED.dutycycle_RNIVRVA2[6]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[6]/O
    net        RSMRST_PWRGD.G_22_i_a2_1
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_335</font> 
33) instance count_clk_RNI[3] (in view: work.powerled_block(netlist)), output net N_335 (in view: work.powerled_block(netlist))
    net        POWERLED.N_335
    input  pin POWERLED.dutycycle_RNI_7[6]/I1
    instance   POWERLED.dutycycle_RNI_7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[6]/O
    net        POWERLED.dutycycle_RNI_7[6]
    input  pin POWERLED.dutycycle_RNIVRVA2[6]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[6]/O
    net        RSMRST_PWRGD.G_22_i_a2_1
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_8</font> 
34) instance dutycycle_RNIVM194[4] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNIOGRS[4]/I2
    instance   POWERLED.dutycycle_RNIOGRS[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOGRS[4]/O
    net        POWERLED.N_76_f0
    input  pin POWERLED.dutycycle_RNIFOI43[4]/I1
    instance   POWERLED.dutycycle_RNIFOI43[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFOI43[4]/O
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_RNIVM194[4]/I2
    instance   POWERLED.dutycycle_RNIVM194[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVM194[4]/O
    net        POWERLED.dutycycle_8
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_6</font> 
35) instance dutycycle_RNIL4S55[3] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNIRKB61[3]/I3
    instance   POWERLED.dutycycle_RNIRKB61[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRKB61[3]/O
    net        POWERLED.dutycycle_eena_8_c
    input  pin POWERLED.dutycycle_RNI79E14[3]/I1
    instance   POWERLED.dutycycle_RNI79E14[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI79E14[3]/O
    net        POWERLED.dutycycle_RNI79E14[3]
    input  pin POWERLED.dutycycle_RNIL4S55[3]/I2
    instance   POWERLED.dutycycle_RNIL4S55[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIL4S55[3]/O
    net        POWERLED.dutycycle_6
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_3</font> 
36) instance dutycycle_RNINBHJ5[2] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2/O
    net        POWERLED.N_145
    input  pin POWERLED.dutycycle_RNINBHJ5[2]/I0
    instance   POWERLED.dutycycle_RNINBHJ5[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNINBHJ5[2]/O
    net        POWERLED.dutycycle_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.un1_dutycycle_94_cry_0</font>
37) instance un1_dutycycle_94_cry_0_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_0 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIUO1P2/O
    net        POWERLED.N_145
    input  pin POWERLED.dutycycle_RNINBHJ5[2]/I0
    instance   POWERLED.dutycycle_RNINBHJ5[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNINBHJ5[2]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2_c
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNIL4S55[3]/I3
    instance   POWERLED.dutycycle_RNIL4S55[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIL4S55[3]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.dutycycle_RNIVM194[4]/I3
    instance   POWERLED.dutycycle_RNIVM194[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVM194[4]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI_7[3]/I1
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.dutycycle_RNI_7[3]
    input  pin POWERLED.dutycycle_RNI_5[6]/I2
    instance   POWERLED.dutycycle_RNI_5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[6]/O
    net        POWERLED.un1_dutycycle_172_m2s4_1
    input  pin POWERLED.dutycycle_RNI_7[6]/I2
    instance   POWERLED.dutycycle_RNI_7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[6]/O
    net        POWERLED.dutycycle_RNI_7[6]
    input  pin POWERLED.dutycycle_RNIVRVA2[6]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[6]/O
    net        RSMRST_PWRGD.G_22_i_a2_1
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_379_N</font> 
38) instance func_state_RNIR1FD4[1] (in view: work.powerled_block(netlist)), output net N_379_N (in view: work.powerled_block(netlist))
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNI9NTJ2[2]/I2
    instance   POWERLED.dutycycle_RNI9NTJ2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9NTJ2[2]/O
    net        POWERLED.dutycycle_RNI9NTJ2[2]
    input  pin POWERLED.dutycycle_RNINBHJ5[2]/I2
    instance   POWERLED.dutycycle_RNINBHJ5[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNINBHJ5[2]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2_c
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNIL4S55[3]/I3
    instance   POWERLED.dutycycle_RNIL4S55[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIL4S55[3]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.dutycycle_RNIVM194[4]/I3
    instance   POWERLED.dutycycle_RNIVM194[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVM194[4]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI_7[3]/I1
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.dutycycle_RNI_7[3]
    input  pin POWERLED.dutycycle_RNI_5[6]/I2
    instance   POWERLED.dutycycle_RNI_5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[6]/O
    net        POWERLED.un1_dutycycle_172_m2s4_1
    input  pin POWERLED.dutycycle_RNI_7[6]/I2
    instance   POWERLED.dutycycle_RNI_7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[6]/O
    net        POWERLED.dutycycle_RNI_7[6]
    input  pin POWERLED.dutycycle_RNIVRVA2[6]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[6]/O
    net        RSMRST_PWRGD.G_22_i_a2_1
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle[5]</font> 
39) instance dutycycle_RNIKBMSJ[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        RSMRST_PWRGD.dutycycle_RNIKBMSJ_0[5]
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIOGRS/O
    net        RSMRST_PWRGD.N_8_0_0
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIG1NP1/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIG1NP1 (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIG1NP1/O
    net        RSMRST_PWRGD.N_9_0
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/I0
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04 (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/O
    net        RSMRST_PWRGD.N_11
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_2187_i</font> 
40) instance dutycycle_RNI_2[13] (in view: work.powerled_block(netlist)), output net N_2187_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_5[12]/I0
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.g1_0_2
    input  pin POWERLED.dutycycle_RNI_2[6]/I1
    instance   POWERLED.dutycycle_RNI_2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[6]/O
    net        POWERLED.dutycycle_RNI_2[6]
    input  pin POWERLED.dutycycle_RNI_6[6]/I0
    instance   POWERLED.dutycycle_RNI_6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[6]/O
    net        RSMRST_PWRGD.N_46
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04 (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/O
    net        RSMRST_PWRGD.N_11
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_10</font> 
41) instance dutycycle_RNI72TL4[12] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNIOBHB2[12]/I2
    instance   POWERLED.dutycycle_RNIOBHB2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBHB2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI72TL4[12]/I2
    instance   POWERLED.dutycycle_RNI72TL4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI72TL4[12]/O
    net        POWERLED.dutycycle_10
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_7</font> 
42) instance dutycycle_RNI5VRL4[11] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNIOBHB2[11]/I2
    instance   POWERLED.dutycycle_RNIOBHB2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBHB2[11]/O
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_RNI5VRL4[11]/I2
    instance   POWERLED.dutycycle_RNI5VRL4[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5VRL4[11]/O
    net        POWERLED.dutycycle_7
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_5</font> 
43) instance dutycycle_RNISAA84[10] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNIOBHB2[10]/I2
    instance   POWERLED.dutycycle_RNIOBHB2[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBHB2[10]/O
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_RNISAA84[10]/I2
    instance   POWERLED.dutycycle_RNISAA84[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISAA84[10]/O
    net        POWERLED.dutycycle_5
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_2</font> 
44) instance dutycycle_RNIJDG64[9] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNIOBHB2[9]/I2
    instance   POWERLED.dutycycle_RNIOBHB2[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBHB2[9]/O
    net        POWERLED.dutycycle_eena_2
    input  pin POWERLED.dutycycle_RNIJDG64[9]/I2
    instance   POWERLED.dutycycle_RNIJDG64[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJDG64[9]/O
    net        POWERLED.dutycycle_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_1</font> 
45) instance dutycycle_RNI73694[8] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNIOGRS[8]/I2
    instance   POWERLED.dutycycle_RNIOGRS[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOGRS[8]/O
    net        POWERLED.N_84_f0
    input  pin POWERLED.dutycycle_RNIFOI43[8]/I1
    instance   POWERLED.dutycycle_RNIFOI43[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFOI43[8]/O
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_RNI73694[8]/I2
    instance   POWERLED.dutycycle_RNI73694[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI73694[8]/O
    net        POWERLED.dutycycle_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_4</font> 
46) instance dutycycle_RNIPENJ4[7] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI2O4A1[7]/I2
    instance   POWERLED.dutycycle_RNI2O4A1[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[7]/O
    net        POWERLED.N_80_f0
    input  pin POWERLED.dutycycle_RNI375F3[7]/I1
    instance   POWERLED.dutycycle_RNI375F3[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI375F3[7]/O
    net        POWERLED.dutycycle_RNI375F3[7]
    input  pin POWERLED.dutycycle_RNIPENJ4[7]/I2
    instance   POWERLED.dutycycle_RNIPENJ4[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIPENJ4[7]/O
    net        POWERLED.dutycycle_4
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.un1_dutycycle_94_cry_5_c</font>
47) instance un1_dutycycle_94_cry_5_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_5_c (in view: work.powerled_block(netlist))
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.dutycycle_RNIPENJ4[7]/I3
    instance   POWERLED.dutycycle_RNIPENJ4[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIPENJ4[7]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNI73694[8]/I3
    instance   POWERLED.dutycycle_RNI73694[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI73694[8]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_8_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_8_c/CO
    net        POWERLED.un1_dutycycle_94_cry_8
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U/I3
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U/O
    net        POWERLED.un1_dutycycle_94_cry_8_c_RNI3B2U
    input  pin POWERLED.dutycycle_RNIJDG64[9]/I3
    instance   POWERLED.dutycycle_RNIJDG64[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJDG64[9]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNI4D3U
    input  pin POWERLED.dutycycle_RNISAA84[10]/I3
    instance   POWERLED.dutycycle_RNISAA84[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISAA84[10]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_10_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_10_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_10_c/CO
    net        POWERLED.un1_dutycycle_94_cry_10
    input  pin POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1/I3
    instance   POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1/O
    net        POWERLED.un1_dutycycle_94_cry_10_c_RNIC0LB1
    input  pin POWERLED.dutycycle_RNI5VRL4[11]/I3
    instance   POWERLED.dutycycle_RNI5VRL4[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5VRL4[11]/O
    net        POWERLED.dutycycle_7
    input  pin POWERLED.un1_dutycycle_94_cry_11_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_11_c/CO
    net        POWERLED.un1_dutycycle_94_cry_11
    input  pin POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1/I3
    instance   POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1/O
    net        POWERLED.un1_dutycycle_94_cry_11_c_RNID2MB1
    input  pin POWERLED.dutycycle_RNI72TL4[12]/I3
    instance   POWERLED.dutycycle_RNI72TL4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI72TL4[12]/O
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNI_5[12]/I1
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.g1_0_2
    input  pin POWERLED.dutycycle_RNI_2[6]/I1
    instance   POWERLED.dutycycle_RNI_2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[6]/O
    net        POWERLED.dutycycle_RNI_2[6]
    input  pin POWERLED.dutycycle_RNI_6[6]/I0
    instance   POWERLED.dutycycle_RNI_6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[6]/O
    net        RSMRST_PWRGD.N_46
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04 (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/O
    net        RSMRST_PWRGD.N_11
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_2293_i</font> 
48) instance dutycycle_RNI_0[14] (in view: work.powerled_block(netlist)), output net N_2293_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2293_i
    input  pin POWERLED.func_state_RNIOBHB2_0[1]/I2
    instance   POWERLED.func_state_RNIOBHB2_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_0[1]/O
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_RNIB8VL4[14]/I2
    instance   POWERLED.dutycycle_RNIB8VL4[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIB8VL4[14]/O
    net        POWERLED.dutycycle_13
    input  pin POWERLED.dutycycle_RNI_0[14]/I0
    instance   POWERLED.dutycycle_RNI_0[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[14]/O
    net        POWERLED.N_2293_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_13</font> 
49) instance dutycycle_RNIB8VL4[14] (in view: work.powerled_block(netlist)), output net dutycycle_13 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_13
    input  pin POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1/I2
    instance   POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1/O
    net        POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1
    input  pin POWERLED.dutycycle_RNIB8VL4[14]/I3
    instance   POWERLED.dutycycle_RNIB8VL4[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIB8VL4[14]/O
    net        POWERLED.dutycycle_13
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_9</font> 
50) instance dutycycle_RNI95UL4[13] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.un1_dutycycle_94_cry_13_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_13_c/CO
    net        POWERLED.un1_dutycycle_94_cry_13
    input  pin POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1/I3
    instance   POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1/O
    net        POWERLED.un1_dutycycle_94_cry_13_c_RNIF6OB1
    input  pin POWERLED.dutycycle_RNIB8VL4[14]/I3
    instance   POWERLED.dutycycle_RNIB8VL4[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIB8VL4[14]/O
    net        POWERLED.dutycycle_13
    input  pin POWERLED.dutycycle_RNI_0[14]/I0
    instance   POWERLED.dutycycle_RNI_0[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[14]/O
    net        POWERLED.N_2293_i
    input  pin POWERLED.dutycycle_RNI_5[12]/I2
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.g1_0_2
    input  pin POWERLED.dutycycle_RNI_2[6]/I1
    instance   POWERLED.dutycycle_RNI_2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[6]/O
    net        POWERLED.dutycycle_RNI_2[6]
    input  pin POWERLED.dutycycle_RNI_6[6]/I0
    instance   POWERLED.dutycycle_RNI_6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[6]/O
    net        RSMRST_PWRGD.N_46
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04 (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/O
    net        RSMRST_PWRGD.N_11
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_12</font> 
51) instance dutycycle_RNIDB0M4[15] (in view: work.powerled_block(netlist)), output net dutycycle_12 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_12
    input  pin POWERLED.dutycycle_RNI_1[15]/I0
    instance   POWERLED.dutycycle_RNI_1[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[15]/O
    net        POWERLED.N_2191_i
    input  pin POWERLED.dutycycle_RNI_5[12]/I3
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.g1_0_2
    input  pin POWERLED.dutycycle_RNI_2[6]/I1
    instance   POWERLED.dutycycle_RNI_2[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[6]/O
    net        POWERLED.dutycycle_RNI_2[6]
    input  pin POWERLED.dutycycle_RNI_6[6]/I0
    instance   POWERLED.dutycycle_RNI_6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[6]/O
    net        RSMRST_PWRGD.N_46
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04 (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIAAN04/O
    net        RSMRST_PWRGD.N_11
    input  pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/I1
    instance   RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F (cell SB_LUT4)
    output pin RSMRST_PWRGD.RSMRSTn_2_fast_RNIB7P1F/O
    net        POWERLED.dutycycle_eena_14_0
    input  pin POWERLED.dutycycle_RNIKBMSJ[5]/I2
    instance   POWERLED.dutycycle_RNIKBMSJ[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBMSJ[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIEVTS3
    input  pin POWERLED.dutycycle_RNIKVA67[6]/I3
    instance   POWERLED.dutycycle_RNIKVA67[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVA67[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI2O4A1[6]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[6]/O
    net        POWERLED.dutycycle_RNI2O4A1[6]
    input  pin POWERLED.func_state_RNIQ8072[1]/I1
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.func_state_RNI_1[1]/I3
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.N_52_i_i_0
    input  pin POWERLED.func_state_RNI1J4E2[1]/I3
    instance   POWERLED.func_state_RNI1J4E2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1J4E2[1]/O
    net        POWERLED.func_state_RNI1J4E2[1]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I0
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_6[12]/I0
    instance   POWERLED.dutycycle_RNI_6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[12]/O
    net        POWERLED.N_501
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_505
    input  pin POWERLED.func_state_RNI5DLR_0[0]/I0
    instance   POWERLED.func_state_RNI5DLR_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_0[0]/O
    net        POWERLED.func_state_RNI5DLR_0[0]
    input  pin POWERLED.func_state_RNI0N7A2_0[1]/I0
    instance   POWERLED.func_state_RNI0N7A2_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI0N7A2_0[1]/O
    net        POWERLED.N_143
    input  pin POWERLED.func_state_RNICK8N9[1]/I0
    instance   POWERLED.func_state_RNICK8N9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICK8N9[1]/O
    net        POWERLED.func_state_RNICK8N9[1]
    input  pin POWERLED.func_state_RNITGMHB[1]/I3
    instance   POWERLED.func_state_RNITGMHB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITGMHB[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNIOBHB2[1]/I0
    instance   POWERLED.func_state_RNIOBHB2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2[1]/O
    net        POWERLED.dutycycle_eena_12
    input  pin POWERLED.dutycycle_RNIDB0M4[15]/I2
    instance   POWERLED.dutycycle_RNIDB0M4[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDB0M4[15]/O
    net        POWERLED.dutycycle_12
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.dutycycle_RNI_0[5]</font> 
52) instance dutycycle_RNI_0[5] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_0[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_0[5]
    input  pin POWERLED.dutycycle_RNI_5[5]/I0
    instance   POWERLED.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[5]/O
    net        POWERLED.dutycycle_RNI_5[5]
    input  pin POWERLED.func_state_RNIOGRS_0[1]/I1
    instance   POWERLED.func_state_RNIOGRS_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_0[1]/O
    net        POWERLED.func_state_RNIOGRS_0[1]
    input  pin POWERLED.func_state_RNIQ8072[1]/I2
    instance   POWERLED.func_state_RNIQ8072[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQ8072[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIR1FD4[1]/I1
    instance   POWERLED.func_state_RNIR1FD4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR1FD4[1]/O
    net        POWERLED.N_379_N
    input  pin POWERLED.dutycycle_RNIVRVA2[0]/I0
    instance   POWERLED.dutycycle_RNIVRVA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVRVA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIG11I4[0]/I3
    instance   POWERLED.dutycycle_RNIG11I4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG11I4[0]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIKCVI4[1]/I0
    instance   POWERLED.dutycycle_RNIKCVI4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKCVI4[1]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_5[1]/I0
    instance   POWERLED.dutycycle_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[1]/O
    net        POWERLED.dutycycle_RNI_5[1]
    input  pin POWERLED.dutycycle_RNI_0[5]/I0
    instance   POWERLED.dutycycle_RNI_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[5]/O
    net        POWERLED.dutycycle_RNI_0[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.func_state_RNI5DLR_0[0]</font> 
53) instance func_state_RNI5DLR_0[0] (in view: work.powerled_block(netlist)), output net func_state_RNI5DLR_0[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI5DLR_0[0]
    input  pin POWERLED.func_state_RNIIBB64[0]/I0
    instance   POWERLED.func_state_RNIIBB64[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIIBB64[0]/O
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_RNIU8CJB[0]/I1
    instance   POWERLED.func_state_RNIU8CJB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU8CJB[0]/O
    net        POWERLED.func_state_RNIU8CJB[0]
    input  pin POWERLED.func_state_RNIE4QDD[0]/I3
    instance   POWERLED.func_state_RNIE4QDD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIE4QDD[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2136_i
    input  pin POWERLED.func_state_RNI34G9_0[1]/I2
    instance   POWERLED.func_state_RNI34G9_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9_0[1]/O
    net        POWERLED.N_217
    input  pin POWERLED.func_state_RNI5DLR_3[1]/I0
    instance   POWERLED.func_state_RNI5DLR_3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_3[1]/O
    net        POWERLED.N_415
    input  pin POWERLED.func_state_RNIDPQG4[1]/I1
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[3]/I0
    instance   POWERLED.count_clk_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[3]/O
    net        POWERLED.N_335
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.N_569_N
    input  pin POWERLED.func_state_RNI5DLR_2[1]/I0
    instance   POWERLED.func_state_RNI5DLR_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_2[1]/O
    net        POWERLED.N_220_N
    input  pin POWERLED.func_state_RNI1PE62[1]/I0
    instance   POWERLED.func_state_RNI1PE62[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1PE62[1]/O
    net        POWERLED.N_282_N
    input  pin POWERLED.func_state_RNIOBHB2_1[1]/I1
    instance   POWERLED.func_state_RNIOBHB2_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOBHB2_1[1]/O
    net        POWERLED.dutycycle_eena_10
    input  pin POWERLED.dutycycle_RNI95UL4[13]/I2
    instance   POWERLED.dutycycle_RNI95UL4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI95UL4[13]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_2[13]/I0
    instance   POWERLED.dutycycle_RNI_2[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[13]/O
    net        POWERLED.N_2187_i
    input  pin POWERLED.dutycycle_RNI_6[12]/I0
    instance   POWERLED.dutycycle_RNI_6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[12]/O
    net        POWERLED.N_501
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_505
    input  pin POWERLED.func_state_RNI5DLR_0[0]/I0
    instance   POWERLED.func_state_RNI5DLR_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_0[0]/O
    net        POWERLED.func_state_RNI5DLR_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_320</font> 
54) instance count_clk_RNI[1] (in view: work.powerled_block(netlist)), output net N_320 (in view: work.powerled_block(netlist))
    net        POWERLED.N_320
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.count_clk_RNI[7]
    input  pin POWERLED.func_state_RNI5DLR[1]/I2
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_i_i_0
    input  pin POWERLED.func_state_RNIDPQG4[1]/I2
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_320
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_515</font> 
55) instance count_clk_RNI[4] (in view: work.powerled_block(netlist)), output net N_515 (in view: work.powerled_block(netlist))
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[7]/I1
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.count_clk_RNI[7]
    input  pin POWERLED.func_state_RNI5DLR[1]/I2
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_i_i_0
    input  pin POWERLED.func_state_RNIDPQG4[1]/I2
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.N_47_i</font> 
56) instance func_state_RNIDPQG4[1] (in view: work.powerled_block(netlist)), output net N_47_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNI9ICJ[7]/I2
    instance   POWERLED.count_clk_RNI9ICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9ICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.count_clk_RNI[7]
    input  pin POWERLED.func_state_RNI5DLR[1]/I2
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_i_i_0
    input  pin POWERLED.func_state_RNIDPQG4[1]/I2
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[7]</font> 
57) instance count_clk_RNI9ICJ[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNI9ICJ[7]/I2
    instance   POWERLED.count_clk_RNI9ICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9ICJ[7]/O
    net        POWERLED.count_clk[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[6]</font> 
58) instance count_clk_RNI7FBJ[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_6_c/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_6_c/CO
    net        POWERLED.un1_count_clk_2_cry_6
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I3
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNI9ICJ[7]/I2
    instance   POWERLED.count_clk_RNI9ICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9ICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.count_clk_RNI[7]
    input  pin POWERLED.func_state_RNI5DLR[1]/I2
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_i_i_0
    input  pin POWERLED.func_state_RNIDPQG4[1]/I2
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[5]</font> 
59) instance count_clk_RNI5CAJ[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_5_c/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_5_c/CO
    net        POWERLED.un1_count_clk_2_cry_5
    input  pin POWERLED.un1_count_clk_2_cry_6_c/CI
    instance   POWERLED.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_6_c/CO
    net        POWERLED.un1_count_clk_2_cry_6
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I3
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNI9ICJ[7]/I2
    instance   POWERLED.count_clk_RNI9ICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9ICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.count_clk_RNI[7]
    input  pin POWERLED.func_state_RNI5DLR[1]/I2
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_i_i_0
    input  pin POWERLED.func_state_RNIDPQG4[1]/I2
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIBITL2[0]/I0
    instance   POWERLED.func_state_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBITL2[0]/O
    net        POWERLED.N_96
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNI25Q51[0]/I1
    instance   POWERLED.func_state_RNI25Q51[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI25Q51[0]/O
    net        POWERLED.N_453
    input  pin POWERLED.func_state_RNI81TV4[1]/I1
    instance   POWERLED.func_state_RNI81TV4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81TV4[1]/O
    net        POWERLED.func_state_RNI81TV4[1]
    input  pin POWERLED.count_clk_RNI5CAJ[5]/I1
    instance   POWERLED.count_clk_RNI5CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5CAJ[5]/O
    net        POWERLED.count_clk[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[4]</font> 
60) instance count_clk_RNI399J[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNI399J[4]/I2
    instance   POWERLED.count_clk_RNI399J[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI399J[4]/O
    net        POWERLED.count_clk[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[3]</font> 
61) instance count_clk_RNI168J[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNI168J[3]/I2
    instance   POWERLED.count_clk_RNI168J[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI168J[3]/O
    net        POWERLED.count_clk[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[2]</font> 
62) instance count_clk_RNIV27J[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I1
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNIV27J[2]/I2
    instance   POWERLED.count_clk_RNIV27J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIV27J[2]/O
    net        POWERLED.count_clk[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[1]</font> 
63) instance count_clk_RNI9MLG[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNI9MLG[1]/I2
    instance   POWERLED.count_clk_RNI9MLG[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9MLG[1]/O
    net        POWERLED.count_clk[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[0]</font> 
64) instance count_clk_RNI8LLG[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNI8LLG[0]/I2
    instance   POWERLED.count_clk_RNI8LLG[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8LLG[0]/O
    net        POWERLED.count_clk[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk_RNI[9]</font> 
65) instance count_clk_RNI[9] (in view: work.powerled_block(netlist)), output net count_clk_RNI[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNI5DLR_0[1]/I1
    instance   POWERLED.func_state_RNI5DLR_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_0[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_i_i_1
    input  pin POWERLED.func_state_RNIDPQG4[1]/I3
    instance   POWERLED.func_state_RNIDPQG4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIDPQG4[1]/O
    net        POWERLED.N_47_i
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI7FBJ[6]/I2
    instance   POWERLED.count_clk_RNI7FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_515
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[8]</font> 
66) instance count_clk_RNIBLDJ[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I1
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNIBLDJ[8]/I2
    instance   POWERLED.count_clk_RNIBLDJ[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBLDJ[8]/O
    net        POWERLED.count_clk[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[9]</font> 
67) instance count_clk_RNIDOEJ[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIDOEJ[9]/I2
    instance   POWERLED.count_clk_RNIDOEJ[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIDOEJ[9]/O
    net        POWERLED.count_clk[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[11]</font> 
68) instance count_clk_RNIV6GB[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I1
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.count_clk_1[11]
    input  pin POWERLED.count_clk_RNIV6GB[11]/I2
    instance   POWERLED.count_clk_RNIV6GB[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIV6GB[11]/O
    net        POWERLED.count_clk[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[10]</font> 
69) instance count_clk_RNIM1VB[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I1
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.count_clk_1[10]
    input  pin POWERLED.count_clk_RNIM1VB[10]/I2
    instance   POWERLED.count_clk_RNIM1VB[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIM1VB[10]/O
    net        POWERLED.count_clk[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[12]</font> 
70) instance count_clk_RNI1AHB[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I1
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.count_clk_1[12]
    input  pin POWERLED.count_clk_RNI1AHB[12]/I2
    instance   POWERLED.count_clk_RNI1AHB[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI1AHB[12]/O
    net        POWERLED.count_clk[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[14]</font> 
71) instance count_clk_RNI5GJB[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I1
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI5GJB[14]/I2
    instance   POWERLED.count_clk_RNI5GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI5GJB[14]/O
    net        POWERLED.count_clk[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[13]</font> 
72) instance count_clk_RNI3DIB[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I1
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.count_clk_1[13]
    input  pin POWERLED.count_clk_RNI3DIB[13]/I2
    instance   POWERLED.count_clk_RNI3DIB[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI3DIB[13]/O
    net        POWERLED.count_clk[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_clk[15]</font> 
73) instance count_clk_RNI7JKB[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/I0
    instance   POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/O
    net        POWERLED.un1_count_clk_2_cry_14_c_RNI98F2
    input  pin POWERLED.count_clk_RNI7JKB[15]/I2
    instance   POWERLED.count_clk_RNI7JKB[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI7JKB[15]/O
    net        POWERLED.count_clk[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[7]</font> 
74) instance count_off_RNILBVT9[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI74353 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI74353/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNILBVT9[7]/I1
    instance   POWERLED.count_off_RNILBVT9[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILBVT9[7]/O
    net        POWERLED.count_off[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[6]</font> 
75) instance count_off_RNIJ8UT9[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI62253/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI62253 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI62253/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNIJ8UT9[6]/I1
    instance   POWERLED.count_off_RNIJ8UT9[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJ8UT9[6]/O
    net        POWERLED.count_off[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[5]</font> 
76) instance count_off_RNIH5TT9[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI50153/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI50153 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI50153/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIH5TT9[5]/I1
    instance   POWERLED.count_off_RNIH5TT9[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIH5TT9[5]/O
    net        POWERLED.count_off[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[4]</font> 
77) instance count_off_RNIF2ST9[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNIPB2F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/O
    net        POWERLED.un3_count_off_1_cry_3_c_RNIPB2F
    input  pin POWERLED.count_off_RNIF2ST9[4]/I2
    instance   POWERLED.count_off_RNIF2ST9[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIF2ST9[4]/O
    net        POWERLED.count_off[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[3]</font> 
78) instance count_off_RNIDVQT9[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIO91F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/O
    net        POWERLED.un3_count_off_1_cry_2_c_RNIO91F
    input  pin POWERLED.count_off_RNIDVQT9[3]/I2
    instance   POWERLED.count_off_RNIDVQT9[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDVQT9[3]/O
    net        POWERLED.count_off[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[2]</font> 
79) instance count_off_RNIBSPT9[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNI2QT43/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNI2QT43 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNI2QT43/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNIBSPT9[2]/I1
    instance   POWERLED.count_off_RNIBSPT9[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIBSPT9[2]/O
    net        POWERLED.count_off[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[1]</font> 
80) instance count_off_RNIJJPE9[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[1]
    input  pin POWERLED.count_off_RNI[1]/I1
    instance   POWERLED.count_off_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[1]/O
    net        POWERLED.count_off_RNI[1]
    input  pin POWERLED.count_off_RNIJJPE9[1]/I2
    instance   POWERLED.count_off_RNIJJPE9[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJJPE9[1]/O
    net        POWERLED.count_off[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[0]</font> 
81) instance count_off_RNIIIPE9[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[0]
    input  pin POWERLED.count_off_RNIBITL2[0]/I1
    instance   POWERLED.count_off_RNIBITL2[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIBITL2[0]/O
    net        POWERLED.count_off_1[0]
    input  pin POWERLED.count_off_RNIIIPE9[0]/I1
    instance   POWERLED.count_off_RNIIIPE9[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIIIPE9[0]/O
    net        POWERLED.count_off[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[8]</font> 
82) instance count_off_RNINE0U9[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1_cry_7_c_RNI86453/I1
    instance   POWERLED.un3_count_off_1_cry_7_c_RNI86453 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_7_c_RNI86453/O
    net        POWERLED.count_off_1[8]
    input  pin POWERLED.count_off_RNINE0U9[8]/I1
    instance   POWERLED.count_off_RNINE0U9[8] (cell SB_LUT4)
    output pin POWERLED.count_off_RNINE0U9[8]/O
    net        POWERLED.count_off[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[13]</font> 
83) instance count_off_RNIF9MQ9[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[13]
    input  pin POWERLED.un3_count_off_1_cry_12_c_RNIKKL33/I1
    instance   POWERLED.un3_count_off_1_cry_12_c_RNIKKL33 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_12_c_RNIKKL33/O
    net        POWERLED.count_off_1[13]
    input  pin POWERLED.count_off_RNIF9MQ9[13]/I1
    instance   POWERLED.count_off_RNIF9MQ9[13] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIF9MQ9[13]/O
    net        POWERLED.count_off[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[12]</font> 
84) instance count_off_RNID6LQ9[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[12]
    input  pin POWERLED.un3_count_off_1_cry_11_c_RNIJIK33/I1
    instance   POWERLED.un3_count_off_1_cry_11_c_RNIJIK33 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_11_c_RNIJIK33/O
    net        POWERLED.count_off_1[12]
    input  pin POWERLED.count_off_RNID6LQ9[12]/I1
    instance   POWERLED.count_off_RNID6LQ9[12] (cell SB_LUT4)
    output pin POWERLED.count_off_RNID6LQ9[12]/O
    net        POWERLED.count_off[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[11]</font> 
85) instance count_off_RNIB3KQ9[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[11]
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNIIGJ33/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNIIGJ33 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNIIGJ33/O
    net        POWERLED.count_off_1[11]
    input  pin POWERLED.count_off_RNIB3KQ9[11]/I1
    instance   POWERLED.count_off_RNIB3KQ9[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIB3KQ9[11]/O
    net        POWERLED.count_off[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[10]</font> 
86) instance count_off_RNI2S6S9[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[10]
    input  pin POWERLED.un3_count_off_1_cry_9_c_RNIAA653/I1
    instance   POWERLED.un3_count_off_1_cry_9_c_RNIAA653 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_9_c_RNIAA653/O
    net        POWERLED.count_off_1[10]
    input  pin POWERLED.count_off_RNI2S6S9[10]/I1
    instance   POWERLED.count_off_RNI2S6S9[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI2S6S9[10]/O
    net        POWERLED.count_off[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[9]</font> 
87) instance count_off_RNIPH1U9[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[9]
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNI98553/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNI98553 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNI98553/O
    net        POWERLED.count_off_1[9]
    input  pin POWERLED.count_off_RNIPH1U9[9]/I1
    instance   POWERLED.count_off_RNIPH1U9[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIPH1U9[9]/O
    net        POWERLED.count_off[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[14]</font> 
88) instance count_off_RNIHCNQ9[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[14]
    input  pin POWERLED.un3_count_off_1_cry_13_c_RNILMM33/I1
    instance   POWERLED.un3_count_off_1_cry_13_c_RNILMM33 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_13_c_RNILMM33/O
    net        POWERLED.count_off_1[14]
    input  pin POWERLED.count_off_RNIHCNQ9[14]/I1
    instance   POWERLED.count_off_RNIHCNQ9[14] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHCNQ9[14]/O
    net        POWERLED.count_off[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.count_off[15]</font> 
89) instance count_off_RNIJFOQ9[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[15]
    input  pin POWERLED.un3_count_off_1_cry_14_c_RNIMON33/I0
    instance   POWERLED.un3_count_off_1_cry_14_c_RNIMON33 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_14_c_RNIMON33/O
    net        POWERLED.un3_count_off_1_cry_14_c_RNIMON33
    input  pin POWERLED.count_off_RNIJFOQ9[15]/I1
    instance   POWERLED.count_off_RNIJFOQ9[15] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJFOQ9[15]/O
    net        POWERLED.count_off[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:BN137:@XP_MSG">powerled.vhd(30)</a><!@TM:1654238883> | Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]</font>
90) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.N_562</font> 
91) instance curr_state_RNIDKSB1[1] (in view: work.pch_pwrok_block(netlist)), output net N_562 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]</font> 
92) instance curr_state_RNIB48V1[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.N_2110_i</font> 
93) instance curr_state_RNI[1] (in view: work.pch_pwrok_block(netlist)), output net N_2110_i (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.N_2093_i</font> 
94) instance count_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_2093_i (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[3]</font> 
95) instance count_RNIG9K84[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[2]</font> 
96) instance count_RNIE6J84[2] (in view: work.pch_pwrok_block(netlist)), output net count[2] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_1</font> 
97) instance count_RNILOMR3[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[0]</font> 
98) instance count_RNIVE1VI[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.N_540</font> 
99) instance count_RNIBNA3F_0[1] (in view: work.pch_pwrok_block(netlist)), output net N_540 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[4]</font> 
100) instance count_RNIICL84[4] (in view: work.pch_pwrok_block(netlist)), output net count[4] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[5]</font> 
101) instance count_RNIKFM84[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[6]</font> 
102) instance count_RNIMIN84[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[10]</font> 
103) instance count_RNI58BH4[10] (in view: work.pch_pwrok_block(netlist)), output net count[10] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[9]</font> 
104) instance count_RNISRQ84[9] (in view: work.pch_pwrok_block(netlist)), output net count[9] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_8</font> 
105) instance count_RNIQOP84[8] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[7]</font> 
106) instance count_RNIOLO84[7] (in view: work.pch_pwrok_block(netlist)), output net count[7] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[12]</font> 
107) instance count_RNIGJUB4[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_11</font> 
108) instance count_RNIEGTB4[11] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[13]</font> 
109) instance count_RNIIMVB4[13] (in view: work.pch_pwrok_block(netlist)), output net count[13] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count_rst_0</font> 
110) instance un2_count_1_cry_13_c_RNIKP0C4 (in view: work.pch_pwrok_block(netlist)), output net count_rst_0 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.count[15]</font> 
111) instance count_RNIMS1C4[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]</font> 
112) instance curr_state_RNIVGBJ[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]</font> 
113) instance curr_state_2_RNITHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]</font> 
114) instance curr_state_2_RNIUIRH[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[4]</font> 
115) instance count_2_RNIHA461[4] (in view: work.vpp_vddq_block(netlist)), output net count_2[4] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[3]</font> 
116) instance count_2_RNIF7361[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[2]</font> 
117) instance count_2_RNID4261[2] (in view: work.vpp_vddq_block(netlist)), output net count_2[2] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_1</font> 
118) instance count_2_RNIU2QU[1] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_1 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.N_1_i</font> 
119) instance count_2_RNIOUR33[1] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[0]</font> 
120) instance count_2_RNIT1QU[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[6]</font> 
121) instance un1_count_2_1_cry_5_c_RNILG661_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[6] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[5]</font> 
122) instance count_2_RNIJD561[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[8]</font> 
123) instance count_2_RNIPM861[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7</font> 
124) instance count_2_RNINJ761[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[10]</font> 
125) instance count_2_RNI4TU51[10] (in view: work.vpp_vddq_block(netlist)), output net count_2[10] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[9]</font> 
126) instance count_2_RNIRP961[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[11]</font> 
127) instance count_2_RNIDR4C1[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[12]</font> 
128) instance count_2_RNIFU5C1[12] (in view: work.vpp_vddq_block(netlist)), output net count_2[12] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[13]</font> 
129) instance count_2_RNIH17C1[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[14]</font> 
130) instance count_2_RNIJ48C1[14] (in view: work.vpp_vddq_block(netlist)), output net count_2[14] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654238883> | Found combinational loop during mapping at net VPP_VDDQ.count_2[15]</font> 
131) instance count_2_RNIL79C1[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1654238883> | Found inferred clock TOP|FPGA_OSC with period 23.37ns. Please declare a user-defined clock on object "p:FPGA_OSC"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Jun 03 09:48:02 2022
#


Top view:               TOP
Requested Frequency:    42.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1654238883> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1654238883> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -93.234

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       42.8 MHz      8.6 MHz       23.369        116.604       -93.234     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  23.370      -93.234  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: TOP|FPGA_OSC</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                           Arrival            
Instance               Reference        Type       Pin     Net            Time        Slack  
                       Clock                                                                 
---------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       -93.234
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       -93.162
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       -93.131
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       -93.038
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       -93.034
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       -92.962
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       -92.931
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       -92.838
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       -92.834
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       -92.762
=============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                      Required            
Instance                   Reference        Type         Pin     Net                     Time         Slack  
                           Clock                                                                             
-------------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]     TOP|FPGA_OSC     SB_DFFE      D       curr_state_3_0_rep1     23.215       -93.234
POWERLED.pwm_out           TOP|FPGA_OSC     SB_DFFR      D       PWRBTN_LED_rep1         23.215       -93.234
PCH_PWRGD.count[0]         TOP|FPGA_OSC     SB_DFFER     D       count_RNI6HKKG[1]       23.215       -4.124 
POWERLED.count_off[0]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[0]          23.215       -2.714 
POWERLED.count_off[1]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[1]          23.215       -2.714 
POWERLED.count_off[2]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[2]          23.215       -2.714 
POWERLED.count_off[3]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[3]          23.215       -2.714 
POWERLED.count_off[4]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[4]          23.215       -2.714 
POWERLED.count_off[5]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[5]          23.215       -2.714 
POWERLED.count_off[6]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[6]          23.215       -2.714 
=============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srr:srsfC:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srs:fp:1009245:1071555:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      23.369
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.215

    - Propagation time:                      116.449
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -93.234

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           14        
POWERLED.G_156                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_156                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_156                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      I3       In      -         7.963       -         
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      O        Out     0.465     8.428       -         
dutycycle_en_3                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      I2       In      -         9.799       -         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      O        Out     0.558     10.357      -         
dutycycle_1                                                           Net          -        -       1.371     -           35        
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      I2       In      -         11.728      -         
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      O        Out     0.517     12.245      -         
un1_dutycycle_53_46_a3_1                                              Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      I3       In      -         13.616      -         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      O        Out     0.465     14.081      -         
dutycycle_RNI_6[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      I3       In      -         15.452      -         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.465     15.917      -         
un1_dutycycle_53_46_a3_d                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      I3       In      -         17.288      -         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.424     17.712      -         
un1_dutycycle_53_axb_11_1                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      I2       In      -         19.083      -         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      O        Out     0.558     19.641      -         
dutycycle_RNI_2[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         20.546      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     20.926      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.940      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.126      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.140      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.326      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.340      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.526      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.912      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.377      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.748      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.409      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         25.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     26.369      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         27.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.402      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.307      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.686      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.700      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     29.886      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         29.900      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.086      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.100      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.286      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         30.672      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.262      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.294      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.579      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.779      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.793      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.979      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.179      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.379      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.765      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.230      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.262      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.547      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.747      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.761      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.947      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.147      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.347      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.733      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.198      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.230      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.515      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.529      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.715      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.729      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.915      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.115      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.315      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.701      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.166      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.537      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.198      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.483      -         
mult1_un82_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.683      -         
mult1_un82_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.697      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.883      -         
mult1_un82_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.083      -         
mult1_un82_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.283      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.669      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.134      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.505      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.166      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.451      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.651      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.851      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.051      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.251      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.637      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.102      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.473      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.135      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.419      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.619      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.819      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.019      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.219      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.605      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.070      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.441      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.103      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.387      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.401      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.587      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.787      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.801      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.987      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.187      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.573      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.038      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.409      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.071      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.976      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.355      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.369      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.555      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.755      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.769      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.955      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.155      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.541      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.006      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.377      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.039      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.323      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.337      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.523      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.537      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.723      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.737      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.923      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.937      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.123      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.509      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.975      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.346      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.007      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.291      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.305      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.492      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.505      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.692      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.706      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.891      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.906      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.091      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.478      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.943      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.975      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.260      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.274      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.460      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.660      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.674      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.860      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.874      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.060      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.446      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.911      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.282      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.943      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.848      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.228      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.242      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.428      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.442      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.628      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.642      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.828      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.842      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.028      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.414      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.879      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.250      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.911      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.196      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.210      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.396      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.410      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.596      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.610      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.796      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.810      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.996      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.382      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.847      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.218      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.879      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.784      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.164      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.178      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.364      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.378      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.564      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.578      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.764      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.778      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.964      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.350     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.815     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.186     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.848     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.753     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.132     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.146     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.332     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.346     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.532     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.546     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.732     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.746     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.932     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.318     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.783     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.154     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.816     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.187     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.848     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.753     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.090     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.104     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.290     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.304     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.490     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.504     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.690     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.704     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.890     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.904     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.090     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.104     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.290     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.304     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.490     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.504     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.690     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.704     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.890     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.904     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.090     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.104     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.290     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.304     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.490     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.504     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.690     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.704     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.890     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.904     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.090     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.476     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     114.942     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.449     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.604 is 50.719(43.5%) logic and 65.884(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      23.369
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.215

    - Propagation time:                      116.449
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -93.234

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           14        
POWERLED.G_156                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_156                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_156                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      I3       In      -         7.963       -         
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      O        Out     0.465     8.428       -         
dutycycle_en_3                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      I2       In      -         9.799       -         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      O        Out     0.558     10.357      -         
dutycycle_1                                                           Net          -        -       1.371     -           35        
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      I2       In      -         11.728      -         
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      O        Out     0.517     12.245      -         
un1_dutycycle_53_46_a3_1                                              Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      I3       In      -         13.616      -         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      O        Out     0.465     14.081      -         
dutycycle_RNI_6[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      I3       In      -         15.452      -         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.465     15.917      -         
un1_dutycycle_53_46_a3_d                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      I3       In      -         17.288      -         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.424     17.712      -         
un1_dutycycle_53_axb_11_1                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      I2       In      -         19.083      -         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      O        Out     0.558     19.641      -         
dutycycle_RNI_2[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         20.546      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     20.926      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.940      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.126      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.140      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.326      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.340      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.526      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.912      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.377      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.748      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.409      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         25.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     26.369      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         27.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.402      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.307      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.686      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.700      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     29.886      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         29.900      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.086      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.100      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.286      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         30.672      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.262      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.294      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.579      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.779      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.793      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.979      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.179      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.379      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.765      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.230      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.262      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.547      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.747      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.761      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.947      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.147      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.347      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.733      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.198      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.230      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.515      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.529      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.715      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.729      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.915      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.115      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.315      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.701      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.166      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.537      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.198      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.483      -         
mult1_un82_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.683      -         
mult1_un82_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.697      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.883      -         
mult1_un82_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.083      -         
mult1_un82_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.283      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.669      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.134      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.505      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.166      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.451      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.651      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.851      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.051      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.251      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.637      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.102      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.473      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.135      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.419      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.619      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.819      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.019      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.219      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.605      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.070      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.441      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.103      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.387      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.401      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.587      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.787      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.801      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.987      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.187      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.573      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.038      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.409      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.071      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.976      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.355      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.369      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.555      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.755      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.769      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.955      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.155      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.541      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.006      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.377      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.039      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.323      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.337      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.523      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.537      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.723      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.737      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.923      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.937      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.123      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.509      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.975      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.346      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.007      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.291      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.305      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.492      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.505      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.692      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.706      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.891      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.906      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.091      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.478      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.943      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.975      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.260      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.274      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.460      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.660      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.674      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.860      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.874      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.060      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.446      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.911      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.282      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.943      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.848      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.228      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.242      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.428      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.442      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.628      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.642      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.828      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.842      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.028      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.414      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.879      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.250      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.911      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.196      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.210      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.396      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.410      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.596      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.610      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.796      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.810      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.996      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.382      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.847      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.218      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.879      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.784      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.164      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.178      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.364      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.378      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.564      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.578      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.764      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.778      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.964      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.350     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.815     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.186     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.848     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.753     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.132     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.146     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.332     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.346     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.532     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.546     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.732     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.746     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.932     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.318     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.783     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.154     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.816     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.187     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.848     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.753     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.090     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.104     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.290     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.304     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.490     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.504     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.690     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.704     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.890     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.904     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.090     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.104     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.290     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.304     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.490     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.504     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.690     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.704     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.890     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.904     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.090     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.104     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.290     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.304     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.490     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.504     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.690     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.704     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.890     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.904     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.090     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         114.476     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     114.942     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         116.449     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.604 is 50.719(43.5%) logic and 65.884(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      23.369
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.215

    - Propagation time:                      116.424
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -93.209

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           14        
POWERLED.G_156                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_156                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_156                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      I3       In      -         7.963       -         
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      O        Out     0.465     8.428       -         
dutycycle_en_3                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      I2       In      -         9.799       -         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      O        Out     0.558     10.357      -         
dutycycle_1                                                           Net          -        -       1.371     -           35        
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      I2       In      -         11.728      -         
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      O        Out     0.517     12.245      -         
un1_dutycycle_53_46_a3_1                                              Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      I3       In      -         13.616      -         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      O        Out     0.465     14.081      -         
dutycycle_RNI_6[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      I3       In      -         15.452      -         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.465     15.917      -         
un1_dutycycle_53_46_a3_d                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      I3       In      -         17.288      -         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.424     17.712      -         
un1_dutycycle_53_axb_11_1                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      I2       In      -         19.083      -         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      O        Out     0.558     19.641      -         
dutycycle_RNI_2[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         20.546      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     20.926      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.940      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.126      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.140      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.326      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.340      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.526      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.912      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.377      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.748      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.409      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I0       In      -         25.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.380     25.694      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         25.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     25.894      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         25.908      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.094      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      I3       In      -         26.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      O        Out     0.465     26.945      -         
mult1_un47_sum_cry_6_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     28.977      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         29.882      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.262      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         30.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.237      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.608      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.270      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.175      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.554      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.568      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.754      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.768      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.954      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.968      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.154      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.168      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.354      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.205      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.576      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.238      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.143      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.522      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.536      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.722      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.736      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.922      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.936      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.122      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.322      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.173      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.544      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.206      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.111      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.490      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.504      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.690      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.704      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.890      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.904      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.090      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.290      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.676      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.141      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.512      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.174      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.079      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.458      -         
mult1_un82_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.472      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.658      -         
mult1_un82_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.672      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.858      -         
mult1_un82_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.872      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.058      -         
mult1_un82_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.258      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.644      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.109      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.142      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.047      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.426      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.440      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.626      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.640      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.826      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.840      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.026      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.226      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.612      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.078      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.449      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.110      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.015      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.395      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.408      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.594      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.608      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.794      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.809      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.995      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.194      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.581      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.046      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.417      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.078      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.983      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.363      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.377      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.563      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.577      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.763      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.777      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.963      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.977      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.163      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.549      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.014      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.385      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.046      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.951      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.331      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.345      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.531      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.545      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.731      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.745      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.931      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.945      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.131      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.517      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.982      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.353      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.014      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.919      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.299      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.313      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.499      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.513      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.699      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.713      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.899      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.913      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.099      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.485      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.950      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.321      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.982      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.887      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.267      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.281      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.467      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.481      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.667      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.681      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.867      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.881      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.067      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.918      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.289      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.951      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.235      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.249      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.435      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.449      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.635      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.649      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.835      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.035      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.886      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.257      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.919      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.203      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.217      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.403      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.417      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.603      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.617      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.803      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.003      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.389      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.854      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.887      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.171      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.185      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.371      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.385      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.571      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.585      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.771      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.971      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.822      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.855      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.139      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.153      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.339      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.353      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.539      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.553      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.739      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.753      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.939      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.325     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.790     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.161     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.823     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.728     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.107     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.121     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.307     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.321     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.507     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.521     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.707     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.721     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.907     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.293     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.759     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.129     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.791     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.162     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.824     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.729     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.066     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.080     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.266     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.280     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.466     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.480     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.666     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.680     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.866     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.880     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.066     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.080     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.266     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.280     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.466     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.480     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.666     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.680     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.866     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.880     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.066     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.080     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.266     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.280     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.466     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.480     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.666     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.680     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.866     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.880     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.066     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.452     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     114.917     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.424     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.579 is 50.789(43.6%) logic and 65.790(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      23.369
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.215

    - Propagation time:                      116.424
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -93.209

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           14        
POWERLED.G_156                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_156                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_156                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      I3       In      -         7.963       -         
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      O        Out     0.465     8.428       -         
dutycycle_en_3                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      I2       In      -         9.799       -         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      O        Out     0.558     10.357      -         
dutycycle_1                                                           Net          -        -       1.371     -           35        
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      I2       In      -         11.728      -         
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      O        Out     0.517     12.245      -         
un1_dutycycle_53_46_a3_1                                              Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      I3       In      -         13.616      -         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      O        Out     0.465     14.081      -         
dutycycle_RNI_6[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      I3       In      -         15.452      -         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.465     15.917      -         
un1_dutycycle_53_46_a3_d                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      I3       In      -         17.288      -         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.424     17.712      -         
un1_dutycycle_53_axb_11_1                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      I2       In      -         19.083      -         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      O        Out     0.558     19.641      -         
dutycycle_RNI_2[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         20.546      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     20.926      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.940      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.126      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.140      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.326      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.340      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.526      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.912      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.377      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.748      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.409      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I0       In      -         25.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.380     25.694      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         25.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     25.894      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         25.908      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.094      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      I3       In      -         26.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      O        Out     0.465     26.945      -         
mult1_un47_sum_cry_6_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     28.977      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         29.882      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.262      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         30.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.237      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.608      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.270      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.175      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.554      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.568      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.754      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.768      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.954      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.968      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.154      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.168      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.354      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.205      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.576      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.238      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.143      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.522      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.536      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.722      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.736      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.922      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.936      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.122      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.322      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.173      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.544      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.206      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.111      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.490      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.504      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.690      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.704      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.890      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.904      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.090      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.290      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.676      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.141      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.512      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.174      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.079      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.458      -         
mult1_un82_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.472      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.658      -         
mult1_un82_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.672      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.858      -         
mult1_un82_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.872      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.058      -         
mult1_un82_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.258      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.644      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.109      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.142      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.047      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.426      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.440      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.626      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.640      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.826      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.840      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.026      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.226      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.612      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.078      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.449      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.110      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.015      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.395      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.408      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.594      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.608      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.794      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.809      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.995      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.194      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.581      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.046      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.417      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.078      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.983      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.363      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.377      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.563      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.577      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.763      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.777      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.963      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.977      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.163      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.549      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.014      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.385      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.046      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.951      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.331      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.345      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.531      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.545      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.731      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.745      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.931      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.945      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.131      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.517      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.982      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.353      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.014      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.919      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.299      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.313      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.499      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.513      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.699      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.713      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.899      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.913      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.099      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.485      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.950      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.321      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.982      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.887      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.267      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.281      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.467      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.481      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.667      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.681      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.867      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.881      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.067      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.918      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.289      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.951      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.235      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.249      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.435      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.449      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.635      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.649      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.835      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.035      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.886      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.257      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.919      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.203      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.217      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.403      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.417      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.603      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.617      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.803      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.003      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.389      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.854      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.887      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.171      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.185      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.371      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.385      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.571      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.585      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.771      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.971      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.822      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.855      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.139      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.153      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.339      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.353      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.539      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.553      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.739      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.753      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.939      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.325     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.790     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.161     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.823     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.728     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.107     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.121     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.307     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.321     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.507     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.521     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.707     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.721     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.907     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.293     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.759     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.129     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.791     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.162     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.824     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.729     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.066     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.080     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.266     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.280     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.466     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.480     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.666     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.680     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.866     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.880     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.066     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.080     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.266     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.280     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.466     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.480     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.666     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.680     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.866     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.880     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.066     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.080     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.266     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.280     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.466     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.480     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.666     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.680     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.866     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.880     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.066     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         114.452     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     114.917     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         116.424     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.579 is 50.789(43.6%) logic and 65.790(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      23.369
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         23.215

    - Propagation time:                      116.376
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -93.162

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[2] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[2]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                                                            Net          -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I1       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.589     2.984       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.889       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.269       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.283       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.469       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.483       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.669       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.683       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.869       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.883       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.069       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.083       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.269       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.283       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.469       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.483       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.669       -         
un4_counter_7                                                         Net          -        -       0.386     -           14        
POWERLED.G_156                                                        SB_LUT4      I3       In      -         6.055       -         
POWERLED.G_156                                                        SB_LUT4      O        Out     0.465     6.520       -         
G_156                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      I3       In      -         7.891       -         
POWERLED.dutycycle_RNIFOI43[8]                                        SB_LUT4      O        Out     0.465     8.356       -         
dutycycle_en_3                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      I2       In      -         9.727       -         
POWERLED.dutycycle_RNI73694[8]                                        SB_LUT4      O        Out     0.558     10.285      -         
dutycycle_1                                                           Net          -        -       1.371     -           35        
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      I2       In      -         11.656      -         
POWERLED.dutycycle_RNI_2[10]                                          SB_LUT4      O        Out     0.517     12.173      -         
un1_dutycycle_53_46_a3_1                                              Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      I3       In      -         13.544      -         
POWERLED.dutycycle_RNI_6[7]                                           SB_LUT4      O        Out     0.465     14.009      -         
dutycycle_RNI_6[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      I3       In      -         15.380      -         
POWERLED.dutycycle_RNI_1[6]                                           SB_LUT4      O        Out     0.465     15.845      -         
un1_dutycycle_53_46_a3_d                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      I3       In      -         17.216      -         
POWERLED.dutycycle_RNI[8]                                             SB_LUT4      O        Out     0.424     17.640      -         
un1_dutycycle_53_axb_11_1                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      I2       In      -         19.011      -         
POWERLED.dutycycle_RNI_2[14]                                          SB_LUT4      O        Out     0.558     19.569      -         
dutycycle_RNI_2[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         20.474      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     20.853      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.867      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.053      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.067      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.253      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.267      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.453      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.839      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.304      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.675      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.337      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         25.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     26.297      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         27.668      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.330      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.235      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.614      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.628      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     29.814      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         29.828      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.014      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.028      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.214      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         30.600      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.189      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.560      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.222      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.127      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.506      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.706      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.906      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.920      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.106      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.306      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.692      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.157      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.190      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.095      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.474      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.488      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.674      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.874      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.888      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.074      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.274      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.660      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.126      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.496      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.158      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.063      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.443      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.456      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.642      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.657      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.843      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.042      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.057      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.243      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.629      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.094      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.126      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.031      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.411      -         
mult1_un82_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.611      -         
mult1_un82_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.625      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.811      -         
mult1_un82_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.825      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.011      -         
mult1_un82_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.025      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.211      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.597      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.062      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.094      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         53.999      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.379      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.579      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.779      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.793      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.979      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         54.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.179      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.565      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.030      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.401      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.062      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         58.967      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.347      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.361      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.547      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.747      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.761      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.947      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         59.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.147      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.533      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     60.998      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.369      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.030      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.935      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.315      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.515      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.529      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.715      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.729      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.915      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.115      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.501      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     65.966      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.337      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     67.999      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.903      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.283      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.483      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.683      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.697      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.883      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.083      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.469      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.934      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.305      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.967      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.872      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.251      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.451      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.651      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.851      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.051      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.437      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.902      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.273      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.935      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.840      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.219      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.233      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.419      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.619      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.819      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.019      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.405      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.870      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.241      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.903      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.808      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.187      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.201      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.387      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.401      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.587      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.787      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.801      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.987      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.373      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.838      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.209      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.871      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.776      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.155      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.169      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.355      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.369      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.555      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.755      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.769      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.955      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.341      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.807      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.177      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.839      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.744      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.124      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.138      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.323      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.338      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.523      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.537      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.724      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.737      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.924      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.310      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.775      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.146      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.807      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.712      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.092      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.106      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.292      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.306      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.492      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.506      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.692      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.706      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.892      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.278     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.743     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.114     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.775     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.680     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.060     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.074     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.260     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.274     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.460     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.474     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.660     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.674     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.860     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.246     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.711     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.082     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.743     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.114     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.776     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.681     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.018     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.032     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.218     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.232     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.418     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.432     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.618     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.632     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.818     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.832     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.018     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.032     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.218     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.232     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.418     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.432     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.618     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.632     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.818     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.832     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.018     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.032     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.218     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.232     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.418     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.432     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.618     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.632     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.818     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.832     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.018     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.404     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     114.869     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.376     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.531 is 50.647(43.5%) logic and 65.884(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 165MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for TOP </a>

Mapping to part: ice40lp1kqn84
Cell usage:
GND             9 uses
SB_CARRY        325 uses
SB_DFF          39 uses
SB_DFFE         101 uses
SB_DFFER        16 uses
SB_DFFESR       3 uses
SB_DFFR         15 uses
SB_DFFS         3 uses
SB_DFFSR        45 uses
SB_GB           2 uses
VCC             9 uses
SB_LUT4         872 uses

I/O Register bits:                  0
Register bits not including I/Os:   222 (17%)
Total load per clock:
   TOP|FPGA_OSC: 222

@S |Mapping Summary:
Total  LUTs: 872 (68%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 872 = 872 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 30MB peak: 165MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime
# Fri Jun 03 09:48:03 2022

###########################################################]

</pre></samp></body></html>
