

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Tue Oct 13 15:26:58 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.30
    15                           ; Generated 20/08/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F57Q43 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     
    50                           	psect	nvCOMRAM
    51  000501                     __pnvCOMRAM:
    52                           	callstack 0
    53  000501                     _difference:
    54                           	callstack 0
    55  000501                     	ds	1
    56  000502                     _sum:
    57                           	callstack 0
    58  000502                     	ds	1
    59  0000                     _ANSELD	set	1048
    60  0000                     _PORTD	set	1233
    61  0000                     _TRISD	set	1225
    62                           
    63                           ; #config settings
    64                           
    65                           	psect	cinit
    66  01FFD8                     __pcinit:
    67                           	callstack 0
    68  01FFD8                     start_initialization:
    69                           	callstack 0
    70  01FFD8                     __initialization:
    71                           	callstack 0
    72  01FFD8                     end_of_initialization:
    73                           	callstack 0
    74  01FFD8                     __end_of__initialization:
    75                           	callstack 0
    76  01FFD8  0100               	movlb	0
    77  01FFDA  EFEF  F0FF         	goto	_main	;jump to C main() function
    78                           
    79                           	psect	cstackCOMRAM
    80  000000                     __pcstackCOMRAM:
    81                           	callstack 0
    82  000000                     
    83                           ; 1 bytes @ 0x0
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 80 in file "main.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;		None
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2, status,0
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37
   103 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   104 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   105 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   106 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0
   107 ;;Total ram usage:        0 bytes
   108 ;; This function calls:
   109 ;;		Nothing
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116  01FFDE                     __ptext0:
   117                           	callstack 0
   118  01FFDE                     _main:
   119                           	callstack 128
   120  01FFDE                     
   121                           ;main.c: 83:     ANSELD = 0x00;
   122  01FFDE  0E00               	movlw	0
   123  01FFE0  0104               	movlb	4	; () banked
   124  01FFE2  6F18               	movwf	24,b	;volatile
   125  01FFE4                     
   126                           ; BSR set to: 4
   127                           ;main.c: 86:     TRISD = 0xFF;
   128  01FFE4  68C9               	setf	201,c	;volatile
   129  01FFE6                     l15:
   130  01FFE6  F000               	nop		;# 
   131  01FFE8                     
   132                           ;main.c: 94:         sum = (int8_t)PORTD + 50;
   133  01FFE8  50D1               	movf	209,w,c
   134  01FFEA  0F32               	addlw	50
   135  01FFEC  6E02               	movwf	_sum^(0+1280),c
   136  01FFEE                     
   137                           ;main.c: 97:         difference = (int8_t)PORTD - 50;
   138  01FFEE  50D1               	movf	209,w,c
   139  01FFF0  0FCE               	addlw	206
   140  01FFF2  6E01               	movwf	_difference^(0+1280),c
   141  01FFF4  EFF3  F0FF         	goto	l15
   142  01FFF8  EFFE  F0FF         	goto	start
   143  01FFFC                     __end_of_main:
   144                           	callstack 0
   145  0000                     
   146                           	psect	rparam
   147  0000                     
   148                           	psect	idloc
   149                           
   150                           ;Config register IDLOC0 @ 0x200000
   151                           ;	unspecified, using default values
   152  200000                     	org	2097152
   153  200000  0FFF               	dw	4095
   154                           
   155                           ;Config register IDLOC1 @ 0x200002
   156                           ;	unspecified, using default values
   157  200002                     	org	2097154
   158  200002  0FFF               	dw	4095
   159                           
   160                           ;Config register IDLOC2 @ 0x200004
   161                           ;	unspecified, using default values
   162  200004                     	org	2097156
   163  200004  0FFF               	dw	4095
   164                           
   165                           ;Config register IDLOC3 @ 0x200006
   166                           ;	unspecified, using default values
   167  200006                     	org	2097158
   168  200006  0FFF               	dw	4095
   169                           
   170                           ;Config register IDLOC4 @ 0x200008
   171                           ;	unspecified, using default values
   172  200008                     	org	2097160
   173  200008  0FFF               	dw	4095
   174                           
   175                           ;Config register IDLOC5 @ 0x20000A
   176                           ;	unspecified, using default values
   177  20000A                     	org	2097162
   178  20000A  0FFF               	dw	4095
   179                           
   180                           ;Config register IDLOC6 @ 0x20000C
   181                           ;	unspecified, using default values
   182  20000C                     	org	2097164
   183  20000C  0FFF               	dw	4095
   184                           
   185                           ;Config register IDLOC7 @ 0x20000E
   186                           ;	unspecified, using default values
   187  20000E                     	org	2097166
   188  20000E  0FFF               	dw	4095
   189                           
   190                           ;Config register IDLOC8 @ 0x200010
   191                           ;	unspecified, using default values
   192  200010                     	org	2097168
   193  200010  0FFF               	dw	4095
   194                           
   195                           ;Config register IDLOC9 @ 0x200012
   196                           ;	unspecified, using default values
   197  200012                     	org	2097170
   198  200012  0FFF               	dw	4095
   199                           
   200                           ;Config register IDLOC10 @ 0x200014
   201                           ;	unspecified, using default values
   202  200014                     	org	2097172
   203  200014  0FFF               	dw	4095
   204                           
   205                           ;Config register IDLOC11 @ 0x200016
   206                           ;	unspecified, using default values
   207  200016                     	org	2097174
   208  200016  0FFF               	dw	4095
   209                           
   210                           ;Config register IDLOC12 @ 0x200018
   211                           ;	unspecified, using default values
   212  200018                     	org	2097176
   213  200018  0FFF               	dw	4095
   214                           
   215                           ;Config register IDLOC13 @ 0x20001A
   216                           ;	unspecified, using default values
   217  20001A                     	org	2097178
   218  20001A  0FFF               	dw	4095
   219                           
   220                           ;Config register IDLOC14 @ 0x20001C
   221                           ;	unspecified, using default values
   222  20001C                     	org	2097180
   223  20001C  0FFF               	dw	4095
   224                           
   225                           ;Config register IDLOC15 @ 0x20001E
   226                           ;	unspecified, using default values
   227  20001E                     	org	2097182
   228  20001E  0FFF               	dw	4095
   229                           
   230                           	psect	config
   231                           
   232                           ;Config register CONFIG1 @ 0x300000
   233                           ;	External Oscillator Selection
   234                           ;	FEXTOSC = OFF, Oscillator not enabled
   235                           ;	Reset Oscillator Selection
   236                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   237  300000                     	org	3145728
   238  300000  8C                 	db	140
   239                           
   240                           ;Config register CONFIG2 @ 0x300001
   241                           ;	Clock out Enable bit
   242                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   243                           ;	PRLOCKED One-Way Set Enable bit
   244                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
   245                           ;	Clock Switch Enable bit
   246                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   247                           ;	Fail-Safe Clock Monitor Enable bit
   248                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   249  300001                     	org	3145729
   250  300001  DF                 	db	223
   251                           
   252                           ;Config register CONFIG3 @ 0x300002
   253                           ;	MCLR Enable bit
   254                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   255                           ;	Power-up timer selection bits
   256                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   257                           ;	Multi-vector enable bit
   258                           ;	MVECEN = OFF, Interrupt contoller does not use vector table to prioritze interrupts
   259                           ;	IVTLOCK bit One-way set enable bit
   260                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   261                           ;	Low Power BOR Enable bit
   262                           ;	LPBOREN = OFF, Low-Power BOR disabled
   263                           ;	Brown-out Reset Enable bits
   264                           ;	BOREN = OFF, Brown-out Reset disabled
   265  300002                     	org	3145730
   266  300002  37                 	db	55
   267                           
   268                           ;Config register CONFIG4 @ 0x300003
   269                           ;	Brown-out Reset Voltage Selection bits
   270                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   271                           ;	ZCD Disable bit
   272                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   273                           ;	PPSLOCK bit One-Way Set Enable bit
   274                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   275                           ;	Stack Full/Underflow Reset Enable bit
   276                           ;	STVREN = ON, Stack full/underflow will cause Reset
   277                           ;	Low Voltage Programming Enable bit
   278                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   279                           ;	Extended Instruction Set Enable bit
   280                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   281  300003                     	org	3145731
   282  300003  DF                 	db	223
   283                           
   284                           ;Config register CONFIG5 @ 0x300004
   285                           ;	WDT Period selection bits
   286                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   287                           ;	WDT operating mode
   288                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   289  300004                     	org	3145732
   290  300004  9F                 	db	159
   291                           
   292                           ;Config register CONFIG6 @ 0x300005
   293                           ;	WDT Window Select bits
   294                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   295                           ;	WDT input clock selector
   296                           ;	WDTCCS = SC, Software Control
   297  300005                     	org	3145733
   298  300005  FF                 	db	255
   299                           
   300                           ;Config register CONFIG7 @ 0x300006
   301                           ;	Boot Block Size selection bits
   302                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   303                           ;	Boot Block enable bit
   304                           ;	BBEN = OFF, Boot block disabled
   305                           ;	Storage Area Flash enable bit
   306                           ;	SAFEN = OFF, SAF disabled
   307                           ;	Background Debugger
   308                           ;	DEBUG = OFF, Background Debugger disabled
   309  300006                     	org	3145734
   310  300006  FF                 	db	255
   311                           
   312                           ;Config register CONFIG8 @ 0x300007
   313                           ;	Boot Block Write Protection bit
   314                           ;	WRTB = OFF, Boot Block not Write protected
   315                           ;	Configuration Register Write Protection bit
   316                           ;	WRTC = OFF, Configuration registers not Write protected
   317                           ;	Data EEPROM Write Protection bit
   318                           ;	WRTD = OFF, Data EEPROM not Write protected
   319                           ;	SAF Write protection bit
   320                           ;	WRTSAF = OFF, SAF not Write Protected
   321                           ;	Application Block write protection bit
   322                           ;	WRTAPP = OFF, Application Block not write protected
   323  300007                     	org	3145735
   324  300007  FF                 	db	255
   325                           
   326                           ; Padding undefined space
   327  300008                     	org	3145736
   328  300008  FF                 	db	255
   329                           
   330                           ;Config register CONFIG10 @ 0x300009
   331                           ;	PFM and Data EEPROM Code Protection bit
   332                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   333  300009                     	org	3145737
   334  300009  FF                 	db	255
   335                           tosu	equ	0x4FF
   336                           tosh	equ	0x4FE
   337                           tosl	equ	0x4FD
   338                           stkptr	equ	0x4FC
   339                           pclatu	equ	0x4FB
   340                           pclath	equ	0x4FA
   341                           pcl	equ	0x4F9
   342                           tblptru	equ	0x4F8
   343                           tblptrh	equ	0x4F7
   344                           tblptrl	equ	0x4F6
   345                           tablat	equ	0x4F5
   346                           prodh	equ	0x4F4
   347                           prodl	equ	0x4F3
   348                           indf0	equ	0x4EF
   349                           postinc0	equ	0x4EE
   350                           postdec0	equ	0x4ED
   351                           preinc0	equ	0x4EC
   352                           plusw0	equ	0x4EB
   353                           fsr0h	equ	0x4EA
   354                           fsr0l	equ	0x4E9
   355                           wreg	equ	0x4E8
   356                           indf1	equ	0x4E7
   357                           postinc1	equ	0x4E6
   358                           postdec1	equ	0x4E5
   359                           preinc1	equ	0x4E4
   360                           plusw1	equ	0x4E3
   361                           fsr1h	equ	0x4E2
   362                           fsr1l	equ	0x4E1
   363                           bsr	equ	0x4E0
   364                           indf2	equ	0x4DF
   365                           postinc2	equ	0x4DE
   366                           postdec2	equ	0x4DD
   367                           preinc2	equ	0x4DC
   368                           plusw2	equ	0x4DB
   369                           fsr2h	equ	0x4DA
   370                           fsr2l	equ	0x4D9
   371                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  2
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       2
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0
    BANK37          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _main in BANK37

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       2       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BANK37             100      0       0      68        0.0%
ABS                  0      0       2      69        0.0%
BITBANK37          100      0       0      70        0.0%
BIGRAM            20FF      0       0      71        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Tue Oct 13 15:26:58 2020

                     l15 FFE6                      l700 FFEE                      l694 FFDE  
                    l696 FFE4                      l698 FFE8                      _sum 0502  
                   _main FFDE                     start FFFC             ___param_bank 000000  
                  ?_main 0000                    _PORTD 0004D1                    _TRISD 0004C9  
        __initialization FFD8             __end_of_main FFFC                   ??_main 0000  
          __activetblptr 000000                   _ANSELD 000418               __accesstop 0560  
__end_of__initialization FFD8            ___rparam_used 000001           __pcstackCOMRAM 0000  
             __pnvCOMRAM 0501               _difference 0501                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFD8                  __ramtop 2600  
                __ptext0 FFDE     end_of_initialization FFD8      start_initialization FFD8  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 001E  
