@W: MT529 :"d:\semestre 2-2020\dsd\practicas\lcd_aldair\impl1\source\clk_div.vhd":15:3:15:4|Found inferred clock osc00|osc_int0_inferred_clock which controls 24 sequential elements including cto2.qaux[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
