/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [24:0] _02_;
  wire [24:0] _03_;
  reg [4:0] _04_;
  wire [35:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [4:0] celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_14z ? celloutsig_1_9z : celloutsig_1_17z[3]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z[6] | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_7z[2]));
  assign celloutsig_1_14z = ~((celloutsig_1_12z | celloutsig_1_13z) & (celloutsig_1_12z | in_data[124]));
  assign celloutsig_0_30z = ~((celloutsig_0_25z | celloutsig_0_14z) & (celloutsig_0_27z | celloutsig_0_26z));
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_2z;
  assign celloutsig_0_14z = celloutsig_0_8z ^ _01_;
  assign celloutsig_0_17z = celloutsig_0_9z[3] ^ celloutsig_0_9z[2];
  assign celloutsig_1_7z = { celloutsig_1_6z[9:5], celloutsig_1_5z } + { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z + in_data[82:80];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_35z[3:0], celloutsig_0_19z };
  reg [5:0] _17_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 6'h00;
    else _17_ <= in_data[81:76];
  assign { _03_[12:11], _01_, _00_, _03_[8:7] } = _17_;
  reg [35:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 36'h000000000;
    else _18_ <= { celloutsig_0_1z[1:0], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z };
  assign { _05_[35:34], _02_, _05_[8:0] } = _18_;
  assign celloutsig_1_11z = celloutsig_1_6z[6:2] & celloutsig_1_1z[5:1];
  assign celloutsig_0_23z = celloutsig_0_15z[5:1] & { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[170:163] / { 1'h1, in_data[171:165] };
  assign celloutsig_0_12z = { celloutsig_0_11z[18:4], celloutsig_0_2z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z && celloutsig_1_1z[4:2];
  assign celloutsig_1_5z = celloutsig_1_1z[6:0] && { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_7z[2:0] && celloutsig_1_1z[7:5];
  assign celloutsig_1_19z = { celloutsig_1_11z[1:0], celloutsig_1_8z } && { celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_18z };
  assign celloutsig_0_22z = { celloutsig_0_21z[2:1], celloutsig_0_3z } && celloutsig_0_5z;
  assign celloutsig_0_4z = celloutsig_0_0z[0] & ~(celloutsig_0_0z[2]);
  assign celloutsig_0_61z = celloutsig_0_27z & ~(celloutsig_0_35z[4]);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(in_data[106]);
  assign celloutsig_0_18z = celloutsig_0_3z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_15z = celloutsig_0_11z[14:9] % { 1'h1, _03_[11], _01_, _00_, _03_[8], celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_16z[2], _03_[12:11], _01_, _00_, _03_[8:7], celloutsig_0_7z } % { 1'h1, in_data[48:35], celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_64z = { celloutsig_0_16z[1:0], celloutsig_0_4z } != { celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_19z = in_data[86:82] != celloutsig_0_12z[12:8];
  assign celloutsig_0_25z = { celloutsig_0_10z[2:0], celloutsig_0_16z, celloutsig_0_1z } != { celloutsig_0_12z[11:6], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_11z[6:0], celloutsig_0_0z, celloutsig_0_15z } != { _02_[14:8], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_8z } != celloutsig_0_7z[9:0];
  assign celloutsig_0_66z = { celloutsig_0_34z, celloutsig_0_62z } !== celloutsig_0_28z[11:4];
  assign celloutsig_0_3z = { in_data[19:17], celloutsig_0_1z, celloutsig_0_2z } !== in_data[72:66];
  assign celloutsig_0_32z = ~^ { _02_[13:6], celloutsig_0_4z };
  assign celloutsig_0_8z = ~^ { in_data[30:28], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_8z = ^ { celloutsig_1_1z[3], celloutsig_1_7z };
  assign celloutsig_1_13z = ^ { celloutsig_1_10z[7:6], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_2z = ^ { in_data[20:4], celloutsig_0_0z };
  assign celloutsig_0_62z = { _04_[3:0], celloutsig_0_17z } >> { celloutsig_0_11z[10:7], celloutsig_0_61z };
  assign celloutsig_0_16z = { celloutsig_0_0z[1:0], celloutsig_0_4z } >> celloutsig_0_15z[3:1];
  assign celloutsig_0_34z = celloutsig_0_0z << celloutsig_0_28z[9:7];
  assign celloutsig_0_5z = { celloutsig_0_0z[2:1], celloutsig_0_3z } << { in_data[13:12], celloutsig_0_4z };
  assign celloutsig_0_65z = { _02_[11], celloutsig_0_26z, celloutsig_0_64z } << { celloutsig_0_15z[5:4], celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[119:117] << in_data[183:181];
  assign celloutsig_1_10z = { celloutsig_1_1z[5:4], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z } << { celloutsig_1_1z[7:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_0z[2:1], celloutsig_0_5z } << in_data[63:59];
  assign celloutsig_0_11z = { in_data[68:60], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z } << { in_data[66:55], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_11z[8:6] >> { _03_[8], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[26:24] ~^ in_data[64:62];
  assign celloutsig_0_35z = { in_data[69], celloutsig_0_5z, celloutsig_0_30z } ~^ { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[178:170], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z } ~^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_0z } ~^ in_data[37:34];
  assign celloutsig_1_17z = in_data[188:183] ^ { celloutsig_1_7z[4:1], celloutsig_1_2z, celloutsig_1_13z };
  assign { _03_[10:9], _03_[6:0] } = { _01_, _00_, _03_[12:11], _01_, _00_, _03_[8:7], celloutsig_0_27z };
  assign _05_[33:9] = _02_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
