
Node_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001fac  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081fac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000c0  20000434  000823e0  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004f4  000824a0  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008f8  000828a4  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00009900  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000169a  00000000  00000000  00029db6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000012ca  00000000  00000000  0002b450  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000248  00000000  00000000  0002c71a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  0002c962  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013391  00000000  00000000  0002cb4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005876  00000000  00000000  0003fedb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054b47  00000000  00000000  00045751  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000008c4  00000000  00000000  0009a298  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	f8 08 00 20 ed 04 08 00 e9 04 08 00 e9 04 08 00     ... ............
   80010:	e9 04 08 00 e9 04 08 00 e9 04 08 00 00 00 00 00     ................
	...
   8002c:	e9 04 08 00 e9 04 08 00 00 00 00 00 e9 04 08 00     ................
   8003c:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   8004c:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   8005c:	e9 04 08 00 7d 0f 08 00 e9 04 08 00 00 00 00 00     ....}...........
   8006c:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
	...
   80084:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   80094:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   800a4:	00 00 00 00 e9 04 08 00 e1 0b 08 00 e9 04 08 00     ................
   800b4:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   800c4:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   800d4:	e9 04 08 00 e9 04 08 00 e9 04 08 00 e9 04 08 00     ................
   800e4:	e9 04 08 00 e9 04 08 00 05 04 08 00 e9 04 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081fac 	.word	0x00081fac

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081fac 	.word	0x00081fac
   80154:	20000438 	.word	0x20000438
   80158:	00081fac 	.word	0x00081fac
   8015c:	00000000 	.word	0x00000000

00080160 <Analog_IO_init>:
#include "Analog_IO.h"
#include "Timer.h"

void Analog_IO_init(void){
	/* Set up IR detection ADC */
	ADC -> ADC_WPMR &= ~ADC_WPMR_WPEN;		// Disable ADC Write protection 
   80160:	4b18      	ldr	r3, [pc, #96]	; (801c4 <Analog_IO_init+0x64>)
   80162:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
   80166:	f022 0201 	bic.w	r2, r2, #1
   8016a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC -> PMC_PCER1 |= PMC_PCER1_PID37;	// Enable peripheral clock for ADC
   8016e:	4a16      	ldr	r2, [pc, #88]	; (801c8 <Analog_IO_init+0x68>)
   80170:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   80174:	f041 0120 	orr.w	r1, r1, #32
   80178:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100

	// Define ADC7 on port A PIN 16
	ADC -> ADC_MR = ADC_MR_FREERUN | ADC_MR_PRESCAL(255);		// ADC set to Freerun mode, default single ended mode and prescaler
   8017c:	f64f 7180 	movw	r1, #65408	; 0xff80
   80180:	6059      	str	r1, [r3, #4]
 	ADC -> ADC_CHER |= ADC_CHER_CH7;		// Enables channel 7
   80182:	6919      	ldr	r1, [r3, #16]
   80184:	f041 0180 	orr.w	r1, r1, #128	; 0x80
   80188:	6119      	str	r1, [r3, #16]
	ADC -> ADC_CR |= ADC_CR_START;			// Begins analog-to-digital conversion
   8018a:	6819      	ldr	r1, [r3, #0]
   8018c:	f041 0102 	orr.w	r1, r1, #2
   80190:	6019      	str	r1, [r3, #0]

	/* Set up motor DAC (MJEX) */
	DACC -> DACC_WPMR &= ~ DACC_WPMR_WPEN;	// Disable DAC Write protection 
   80192:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
   80196:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
   8019a:	f021 0101 	bic.w	r1, r1, #1
   8019e:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
	PMC -> PMC_PCER1 |= PMC_PCER1_PID38;	// Enable peripheral clock for DAC
   801a2:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   801a6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
   801aa:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
	
	// Define DAC1 on port B PIN 16
	DACC -> DACC_MR |= DACC_MR_USER_SEL_CHANNEL1;	// Selects channel 1
   801ae:	685a      	ldr	r2, [r3, #4]
   801b0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   801b4:	605a      	str	r2, [r3, #4]
	DACC -> DACC_CHER |= DACC_CHER_CH1;				// Enables channel 1
   801b6:	691a      	ldr	r2, [r3, #16]
   801b8:	f042 0202 	orr.w	r2, r2, #2
   801bc:	611a      	str	r2, [r3, #16]
	DACC -> DACC_CDR = 0;							// Set initial value to zero.
   801be:	2200      	movs	r2, #0
   801c0:	621a      	str	r2, [r3, #32]
   801c2:	4770      	bx	lr
   801c4:	400c0000 	.word	0x400c0000
   801c8:	400e0600 	.word	0x400e0600

000801cc <IR_detection>:
}

uint8_t IR_detection(uint16_t threshold){
	if(Read_IR_VALUE < threshold){
   801cc:	4b03      	ldr	r3, [pc, #12]	; (801dc <IR_detection+0x10>)
   801ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
		return 1;
	}
	return 0;
}
   801d0:	4283      	cmp	r3, r0
   801d2:	bf2c      	ite	cs
   801d4:	2000      	movcs	r0, #0
   801d6:	2001      	movcc	r0, #1
   801d8:	4770      	bx	lr
   801da:	bf00      	nop
   801dc:	400c0000 	.word	0x400c0000

000801e0 <set_analog_value>:

void set_analog_value(uint16_t value){
	if(value > 4095){
		value = 4095;
	}
	DACC -> DACC_CDR = value;//*4095/100;	 
   801e0:	f640 73ff 	movw	r3, #4095	; 0xfff
   801e4:	4298      	cmp	r0, r3
   801e6:	bf28      	it	cs
   801e8:	4618      	movcs	r0, r3
   801ea:	4b01      	ldr	r3, [pc, #4]	; (801f0 <set_analog_value+0x10>)
   801ec:	6218      	str	r0, [r3, #32]
   801ee:	4770      	bx	lr
   801f0:	400c8000 	.word	0x400c8000

000801f4 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   801f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   801f8:	1855      	adds	r5, r2, r1
   801fa:	2908      	cmp	r1, #8
   801fc:	bf98      	it	ls
   801fe:	2a08      	cmpls	r2, #8
   80200:	d864      	bhi.n	802cc <can_init+0xd8>
   80202:	460e      	mov	r6, r1
   80204:	2d08      	cmp	r5, #8
   80206:	dc61      	bgt.n	802cc <can_init+0xd8>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80208:	4a32      	ldr	r2, [pc, #200]	; (802d4 <can_init+0xe0>)
   8020a:	6813      	ldr	r3, [r2, #0]
   8020c:	f023 0301 	bic.w	r3, r3, #1
   80210:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80212:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80214:	4b30      	ldr	r3, [pc, #192]	; (802d8 <can_init+0xe4>)
   80216:	f44f 7440 	mov.w	r4, #768	; 0x300
   8021a:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8021c:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   8021e:	f024 0403 	bic.w	r4, r4, #3
   80222:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80224:	2403      	movs	r4, #3
   80226:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80228:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8022a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8022e:	4c2b      	ldr	r4, [pc, #172]	; (802dc <can_init+0xe8>)
   80230:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   80234:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   80238:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   8023c:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   80240:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80242:	42a9      	cmp	r1, r5
   80244:	dc40      	bgt.n	802c8 <can_init+0xd4>
   80246:	460a      	mov	r2, r1
   80248:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   8024a:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8024c:	f8df 8084 	ldr.w	r8, [pc, #132]	; 802d4 <can_init+0xe0>
   80250:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   80254:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   80258:	2701      	movs	r7, #1
   8025a:	0153      	lsls	r3, r2, #5
   8025c:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   80260:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80264:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80268:	4443      	add	r3, r8
   8026a:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   8026e:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80272:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   80276:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8027a:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   8027e:	fa07 f302 	lsl.w	r3, r7, r2
   80282:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80284:	3201      	adds	r2, #1
   80286:	4295      	cmp	r5, r2
   80288:	dae7      	bge.n	8025a <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   8028a:	b181      	cbz	r1, 802ae <can_init+0xba>
   8028c:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8028e:	4911      	ldr	r1, [pc, #68]	; (802d4 <can_init+0xe0>)
   80290:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80294:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80298:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   8029c:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   802a0:	f103 0210 	add.w	r2, r3, #16
   802a4:	0152      	lsls	r2, r2, #5
   802a6:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   802a8:	3301      	adds	r3, #1
   802aa:	429e      	cmp	r6, r3
   802ac:	d1f4      	bne.n	80298 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   802ae:	4b09      	ldr	r3, [pc, #36]	; (802d4 <can_init+0xe0>)
   802b0:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   802b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
   802b6:	4a0a      	ldr	r2, [pc, #40]	; (802e0 <can_init+0xec>)
   802b8:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   802ba:	681a      	ldr	r2, [r3, #0]
   802bc:	f042 0201 	orr.w	r2, r2, #1
   802c0:	601a      	str	r2, [r3, #0]

	return 0;
   802c2:	2000      	movs	r0, #0
   802c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   802c8:	2400      	movs	r4, #0
   802ca:	e7de      	b.n	8028a <can_init+0x96>
		return 1; //Too many mailboxes is configured
   802cc:	2001      	movs	r0, #1
}
   802ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   802d2:	bf00      	nop
   802d4:	400b4000 	.word	0x400b4000
   802d8:	400e0e00 	.word	0x400e0e00
   802dc:	1000102b 	.word	0x1000102b
   802e0:	e000e100 	.word	0xe000e100

000802e4 <can_init_def_tx_rx_mb>:
{
   802e4:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   802e6:	2202      	movs	r2, #2
   802e8:	2101      	movs	r1, #1
   802ea:	4b01      	ldr	r3, [pc, #4]	; (802f0 <can_init_def_tx_rx_mb+0xc>)
   802ec:	4798      	blx	r3
}
   802ee:	bd08      	pop	{r3, pc}
   802f0:	000801f5 	.word	0x000801f5

000802f4 <can_send>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_send(CAN_MESSAGE* can_msg, uint8_t tx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[tx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   802f4:	014b      	lsls	r3, r1, #5
   802f6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802fa:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80302:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80306:	d036      	beq.n	80376 <can_send+0x82>
	{
		//Set message ID and use CAN 2.0B protocol
		CAN0->CAN_MB[tx_mb_id].CAN_MID = CAN_MID_MIDvA(can_msg->id) | CAN_MID_MIDE ;
   80308:	8803      	ldrh	r3, [r0, #0]
   8030a:	4a1c      	ldr	r2, [pc, #112]	; (8037c <can_send+0x88>)
   8030c:	ea02 4283 	and.w	r2, r2, r3, lsl #18
   80310:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80314:	014b      	lsls	r3, r1, #5
   80316:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8031a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8031e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		
		//Make sure message is not to long
		if(can_msg->data_length > 7){
   80322:	7883      	ldrb	r3, [r0, #2]
   80324:	2b07      	cmp	r3, #7
			can_msg->data_length = 7;
   80326:	bf84      	itt	hi
   80328:	2307      	movhi	r3, #7
   8032a:	7083      	strbhi	r3, [r0, #2]
			//Message is to long, sending only the first 8 bytes
		}
		//Put message in can data registers
		CAN0->CAN_MB[tx_mb_id].CAN_MDL = can_msg->data[3] << 24 | can_msg->data[2] << 16 | can_msg->data[1] << 8 | can_msg->data[0];
   8032c:	7982      	ldrb	r2, [r0, #6]
   8032e:	7943      	ldrb	r3, [r0, #5]
   80330:	041b      	lsls	r3, r3, #16
   80332:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   80336:	78c2      	ldrb	r2, [r0, #3]
   80338:	4313      	orrs	r3, r2
   8033a:	7902      	ldrb	r2, [r0, #4]
   8033c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80340:	0149      	lsls	r1, r1, #5
   80342:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   80346:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   8034a:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
		CAN0->CAN_MB[tx_mb_id].CAN_MDH = can_msg->data[7] << 24 | can_msg->data[6] << 16 | can_msg->data[5] << 8 | can_msg->data[4];
   8034e:	7a82      	ldrb	r2, [r0, #10]
   80350:	7a43      	ldrb	r3, [r0, #9]
   80352:	041b      	lsls	r3, r3, #16
   80354:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   80358:	79c2      	ldrb	r2, [r0, #7]
   8035a:	4313      	orrs	r3, r2
   8035c:	7a02      	ldrb	r2, [r0, #8]
   8035e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80362:	f8c1 3218 	str.w	r3, [r1, #536]	; 0x218
		
		//Set message length and mailbox ready to send
		CAN0->CAN_MB[tx_mb_id].CAN_MCR = (can_msg->data_length << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   80366:	7883      	ldrb	r3, [r0, #2]
   80368:	041b      	lsls	r3, r3, #16
   8036a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8036e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   80372:	2000      	movs	r0, #0
   80374:	4770      	bx	lr
	}
	
	else //Mailbox busy
	{
		return 1;
   80376:	2001      	movs	r0, #1
	}
	
}
   80378:	4770      	bx	lr
   8037a:	bf00      	nop
   8037c:	1ffc0000 	.word	0x1ffc0000

00080380 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80380:	014b      	lsls	r3, r1, #5
   80382:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80386:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8038a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8038e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80392:	d033      	beq.n	803fc <can_receive+0x7c>
{
   80394:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80396:	014b      	lsls	r3, r1, #5
   80398:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8039c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   803a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   803a4:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   803a8:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   803ac:	f3c5 458a 	ubfx	r5, r5, #18, #11
   803b0:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   803b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   803b6:	f3c3 4303 	ubfx	r3, r3, #16, #4
   803ba:	7083      	strb	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   803bc:	461d      	mov	r5, r3
   803be:	b15b      	cbz	r3, 803d8 <can_receive+0x58>
   803c0:	3003      	adds	r0, #3
   803c2:	2300      	movs	r3, #0
		{
			if(i < 4)
   803c4:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   803c6:	bfd9      	ittee	le
   803c8:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   803ca:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   803cc:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   803ce:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   803d0:	3301      	adds	r3, #1
   803d2:	3001      	adds	r0, #1
   803d4:	42ab      	cmp	r3, r5
   803d6:	d1f5      	bne.n	803c4 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   803d8:	4b09      	ldr	r3, [pc, #36]	; (80400 <can_receive+0x80>)
   803da:	f101 0210 	add.w	r2, r1, #16
   803de:	0152      	lsls	r2, r2, #5
   803e0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   803e4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   803e6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   803ea:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   803ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   803f2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   803f6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   803f8:	bc30      	pop	{r4, r5}
   803fa:	4770      	bx	lr
		return 1;
   803fc:	2001      	movs	r0, #1
   803fe:	4770      	bx	lr
   80400:	400b4000 	.word	0x400b4000

00080404 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80404:	b510      	push	{r4, lr}
   80406:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   80408:	4b2c      	ldr	r3, [pc, #176]	; (804bc <CAN0_Handler+0xb8>)
   8040a:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   8040c:	f014 0f06 	tst.w	r4, #6
   80410:	d018      	beq.n	80444 <CAN0_Handler+0x40>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   80412:	f014 0f02 	tst.w	r4, #2
   80416:	d122      	bne.n	8045e <CAN0_Handler+0x5a>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80418:	f014 0f04 	tst.w	r4, #4
   8041c:	d024      	beq.n	80468 <CAN0_Handler+0x64>
		
		{
			can_receive(&message, 2);
   8041e:	2102      	movs	r1, #2
   80420:	a801      	add	r0, sp, #4
   80422:	4b27      	ldr	r3, [pc, #156]	; (804c0 <CAN0_Handler+0xbc>)
   80424:	4798      	blx	r3
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}
		
		
		if(message.id == 4){
   80426:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   8042a:	2b04      	cmp	r3, #4
   8042c:	d020      	beq.n	80470 <CAN0_Handler+0x6c>
			game_ended = message.data[0];
			//printf("score = %d\n", game_score);
			//printf("Game clock = %d\n", game_clock);
			//printf("Game ended = %d\n", game_ended);
		}
		if(message.id == 2){
   8042e:	2b02      	cmp	r3, #2
   80430:	d028      	beq.n	80484 <CAN0_Handler+0x80>
			}
			if(message.data[0] == 0){
				deactivate_solenoid;
			}
		}
		if(message.id == 3){
   80432:	2b03      	cmp	r3, #3
   80434:	d038      	beq.n	804a8 <CAN0_Handler+0xa4>
		

			
		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80436:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8043a:	b11a      	cbz	r2, 80444 <CAN0_Handler+0x40>
   8043c:	2300      	movs	r3, #0
   8043e:	3301      	adds	r3, #1
   80440:	4293      	cmp	r3, r2
   80442:	d1fc      	bne.n	8043e <CAN0_Handler+0x3a>
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	
	if(can_sr & CAN_SR_MB0)
   80444:	f014 0f01 	tst.w	r4, #1
   80448:	d002      	beq.n	80450 <CAN0_Handler+0x4c>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   8044a:	2201      	movs	r2, #1
   8044c:	4b1b      	ldr	r3, [pc, #108]	; (804bc <CAN0_Handler+0xb8>)
   8044e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80450:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80454:	4b1b      	ldr	r3, [pc, #108]	; (804c4 <CAN0_Handler+0xc0>)
   80456:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   8045a:	b004      	add	sp, #16
   8045c:	bd10      	pop	{r4, pc}
			can_receive(&message, 1);
   8045e:	2101      	movs	r1, #1
   80460:	a801      	add	r0, sp, #4
   80462:	4b17      	ldr	r3, [pc, #92]	; (804c0 <CAN0_Handler+0xbc>)
   80464:	4798      	blx	r3
   80466:	e7de      	b.n	80426 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80468:	4817      	ldr	r0, [pc, #92]	; (804c8 <CAN0_Handler+0xc4>)
   8046a:	4b18      	ldr	r3, [pc, #96]	; (804cc <CAN0_Handler+0xc8>)
   8046c:	4798      	blx	r3
   8046e:	e7da      	b.n	80426 <CAN0_Handler+0x22>
			game_clock = message.data[0];
   80470:	f89d 3007 	ldrb.w	r3, [sp, #7]
   80474:	b299      	uxth	r1, r3
   80476:	4a16      	ldr	r2, [pc, #88]	; (804d0 <CAN0_Handler+0xcc>)
   80478:	8011      	strh	r1, [r2, #0]
			game_score = message.data[0];
   8047a:	4a16      	ldr	r2, [pc, #88]	; (804d4 <CAN0_Handler+0xd0>)
   8047c:	7013      	strb	r3, [r2, #0]
			game_ended = message.data[0];
   8047e:	4a16      	ldr	r2, [pc, #88]	; (804d8 <CAN0_Handler+0xd4>)
   80480:	7013      	strb	r3, [r2, #0]
   80482:	e7d8      	b.n	80436 <CAN0_Handler+0x32>
			if(message.data[0] == 1){
   80484:	f89d 3007 	ldrb.w	r3, [sp, #7]
   80488:	2b01      	cmp	r3, #1
   8048a:	d007      	beq.n	8049c <CAN0_Handler+0x98>
			if(message.data[0] == 0){
   8048c:	2b00      	cmp	r3, #0
   8048e:	d1d2      	bne.n	80436 <CAN0_Handler+0x32>
				deactivate_solenoid;
   80490:	4a12      	ldr	r2, [pc, #72]	; (804dc <CAN0_Handler+0xd8>)
   80492:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80494:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   80498:	6313      	str	r3, [r2, #48]	; 0x30
   8049a:	e7cc      	b.n	80436 <CAN0_Handler+0x32>
				activate_solenoid;
   8049c:	4a0f      	ldr	r2, [pc, #60]	; (804dc <CAN0_Handler+0xd8>)
   8049e:	6b53      	ldr	r3, [r2, #52]	; 0x34
   804a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   804a4:	6353      	str	r3, [r2, #52]	; 0x34
   804a6:	e7c6      	b.n	80436 <CAN0_Handler+0x32>
			set_servo_pos(message.data[1]);
   804a8:	f89d 0008 	ldrb.w	r0, [sp, #8]
   804ac:	4b0c      	ldr	r3, [pc, #48]	; (804e0 <CAN0_Handler+0xdc>)
   804ae:	4798      	blx	r3
			update_pos_ref(message.data[0]);
   804b0:	f89d 0007 	ldrb.w	r0, [sp, #7]
   804b4:	4b0b      	ldr	r3, [pc, #44]	; (804e4 <CAN0_Handler+0xe0>)
   804b6:	4798      	blx	r3
   804b8:	e7bd      	b.n	80436 <CAN0_Handler+0x32>
   804ba:	bf00      	nop
   804bc:	400b4000 	.word	0x400b4000
   804c0:	00080381 	.word	0x00080381
   804c4:	e000e100 	.word	0xe000e100
   804c8:	00081f1c 	.word	0x00081f1c
   804cc:	00080ecd 	.word	0x00080ecd
   804d0:	20000450 	.word	0x20000450
   804d4:	20000488 	.word	0x20000488
   804d8:	20000489 	.word	0x20000489
   804dc:	400e1200 	.word	0x400e1200
   804e0:	00080ae9 	.word	0x00080ae9
   804e4:	0008095d 	.word	0x0008095d

000804e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   804e8:	e7fe      	b.n	804e8 <Dummy_Handler>
	...

000804ec <Reset_Handler>:
{
   804ec:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   804ee:	4b18      	ldr	r3, [pc, #96]	; (80550 <Reset_Handler+0x64>)
   804f0:	4a18      	ldr	r2, [pc, #96]	; (80554 <Reset_Handler+0x68>)
   804f2:	429a      	cmp	r2, r3
   804f4:	d010      	beq.n	80518 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
   804f6:	4b18      	ldr	r3, [pc, #96]	; (80558 <Reset_Handler+0x6c>)
   804f8:	4a15      	ldr	r2, [pc, #84]	; (80550 <Reset_Handler+0x64>)
   804fa:	429a      	cmp	r2, r3
   804fc:	d20c      	bcs.n	80518 <Reset_Handler+0x2c>
   804fe:	3b01      	subs	r3, #1
   80500:	1a9b      	subs	r3, r3, r2
   80502:	f023 0303 	bic.w	r3, r3, #3
   80506:	3304      	adds	r3, #4
   80508:	4413      	add	r3, r2
   8050a:	4912      	ldr	r1, [pc, #72]	; (80554 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
   8050c:	f851 0b04 	ldr.w	r0, [r1], #4
   80510:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
   80514:	429a      	cmp	r2, r3
   80516:	d1f9      	bne.n	8050c <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
   80518:	4b10      	ldr	r3, [pc, #64]	; (8055c <Reset_Handler+0x70>)
   8051a:	4a11      	ldr	r2, [pc, #68]	; (80560 <Reset_Handler+0x74>)
   8051c:	429a      	cmp	r2, r3
   8051e:	d20a      	bcs.n	80536 <Reset_Handler+0x4a>
   80520:	3b01      	subs	r3, #1
   80522:	1a9b      	subs	r3, r3, r2
   80524:	f023 0303 	bic.w	r3, r3, #3
   80528:	3304      	adds	r3, #4
   8052a:	4413      	add	r3, r2
                *pDest++ = 0;
   8052c:	2100      	movs	r1, #0
   8052e:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
   80532:	4293      	cmp	r3, r2
   80534:	d1fb      	bne.n	8052e <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80536:	4b0b      	ldr	r3, [pc, #44]	; (80564 <Reset_Handler+0x78>)
   80538:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8053c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80540:	4a09      	ldr	r2, [pc, #36]	; (80568 <Reset_Handler+0x7c>)
   80542:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80544:	4b09      	ldr	r3, [pc, #36]	; (8056c <Reset_Handler+0x80>)
   80546:	4798      	blx	r3
        main();
   80548:	4b09      	ldr	r3, [pc, #36]	; (80570 <Reset_Handler+0x84>)
   8054a:	4798      	blx	r3
   8054c:	e7fe      	b.n	8054c <Reset_Handler+0x60>
   8054e:	bf00      	nop
   80550:	20000000 	.word	0x20000000
   80554:	00081fac 	.word	0x00081fac
   80558:	20000434 	.word	0x20000434
   8055c:	200004f4 	.word	0x200004f4
   80560:	20000434 	.word	0x20000434
   80564:	00080000 	.word	0x00080000
   80568:	e000ed00 	.word	0xe000ed00
   8056c:	00081dad 	.word	0x00081dad
   80570:	00080719 	.word	0x00080719

00080574 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80574:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80578:	4a20      	ldr	r2, [pc, #128]	; (805fc <SystemInit+0x88>)
   8057a:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   8057c:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80580:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   80582:	4b1f      	ldr	r3, [pc, #124]	; (80600 <SystemInit+0x8c>)
   80584:	6a1b      	ldr	r3, [r3, #32]
   80586:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8058a:	d107      	bne.n	8059c <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   8058c:	4a1d      	ldr	r2, [pc, #116]	; (80604 <SystemInit+0x90>)
   8058e:	4b1c      	ldr	r3, [pc, #112]	; (80600 <SystemInit+0x8c>)
   80590:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   80592:	461a      	mov	r2, r3
   80594:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80596:	f013 0f01 	tst.w	r3, #1
   8059a:	d0fb      	beq.n	80594 <SystemInit+0x20>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   8059c:	4a1a      	ldr	r2, [pc, #104]	; (80608 <SystemInit+0x94>)
   8059e:	4b18      	ldr	r3, [pc, #96]	; (80600 <SystemInit+0x8c>)
   805a0:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   805a2:	461a      	mov	r2, r3
   805a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805a6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   805aa:	d0fb      	beq.n	805a4 <SystemInit+0x30>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   805ac:	4a14      	ldr	r2, [pc, #80]	; (80600 <SystemInit+0x8c>)
   805ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805b0:	f023 0303 	bic.w	r3, r3, #3
   805b4:	f043 0301 	orr.w	r3, r3, #1
   805b8:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   805ba:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805bc:	f013 0f08 	tst.w	r3, #8
   805c0:	d0fb      	beq.n	805ba <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   805c2:	4a12      	ldr	r2, [pc, #72]	; (8060c <SystemInit+0x98>)
   805c4:	4b0e      	ldr	r3, [pc, #56]	; (80600 <SystemInit+0x8c>)
   805c6:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   805c8:	461a      	mov	r2, r3
   805ca:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805cc:	f013 0f02 	tst.w	r3, #2
   805d0:	d0fb      	beq.n	805ca <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   805d2:	2211      	movs	r2, #17
   805d4:	4b0a      	ldr	r3, [pc, #40]	; (80600 <SystemInit+0x8c>)
   805d6:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   805d8:	461a      	mov	r2, r3
   805da:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805dc:	f013 0f08 	tst.w	r3, #8
   805e0:	d0fb      	beq.n	805da <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   805e2:	2212      	movs	r2, #18
   805e4:	4b06      	ldr	r3, [pc, #24]	; (80600 <SystemInit+0x8c>)
   805e6:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   805e8:	461a      	mov	r2, r3
   805ea:	6e93      	ldr	r3, [r2, #104]	; 0x68
   805ec:	f013 0f08 	tst.w	r3, #8
   805f0:	d0fb      	beq.n	805ea <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   805f2:	4a07      	ldr	r2, [pc, #28]	; (80610 <SystemInit+0x9c>)
   805f4:	4b07      	ldr	r3, [pc, #28]	; (80614 <SystemInit+0xa0>)
   805f6:	601a      	str	r2, [r3, #0]
   805f8:	4770      	bx	lr
   805fa:	bf00      	nop
   805fc:	400e0a00 	.word	0x400e0a00
   80600:	400e0600 	.word	0x400e0600
   80604:	00370809 	.word	0x00370809
   80608:	01370809 	.word	0x01370809
   8060c:	200d3f01 	.word	0x200d3f01
   80610:	0501bd00 	.word	0x0501bd00
   80614:	20000000 	.word	0x20000000

00080618 <IO_Init>:
#include "IO.h"

void IO_Init(void){
	
	/* Set up LEDS */
	PIOA -> PIO_WPMR &= ~PIO_WPMR_WPEN;	// Disable IO Write protection PIOA
   80618:	4b3b      	ldr	r3, [pc, #236]	; (80708 <IO_Init+0xf0>)
   8061a:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
   8061e:	f022 0201 	bic.w	r2, r2, #1
   80622:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC->PMC_PCER0 |= PMC_PCER0_PID11;  // Enable peripheral clock for PIOA
   80626:	4939      	ldr	r1, [pc, #228]	; (8070c <IO_Init+0xf4>)
   80628:	690a      	ldr	r2, [r1, #16]
   8062a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8062e:	610a      	str	r2, [r1, #16]
	// Define Pin 19 on port A as output
	PIOA -> PIO_PER |= PIO_PER_P19;		// PIO enable
   80630:	681a      	ldr	r2, [r3, #0]
   80632:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80636:	601a      	str	r2, [r3, #0]
	PIOA -> PIO_OER |= PIO_OER_P19;		// P19 Configured as output (D1)
   80638:	691a      	ldr	r2, [r3, #16]
   8063a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   8063e:	611a      	str	r2, [r3, #16]
	// Define Pin 19 on port A as output
	PIOA -> PIO_PER |= PIO_PER_P20;		// PIO enable
   80640:	681a      	ldr	r2, [r3, #0]
   80642:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   80646:	601a      	str	r2, [r3, #0]
	PIOA -> PIO_OER |= PIO_OER_P20;		// P20 Configured as output (D2)
   80648:	691a      	ldr	r2, [r3, #16]
   8064a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8064e:	611a      	str	r2, [r3, #16]
	
	
	/* Set up Solenoid */
	PIOC -> PIO_WPMR &= ~PIO_WPMR_WPEN; // Disable IO Write protection PIOC
   80650:	4a2f      	ldr	r2, [pc, #188]	; (80710 <IO_Init+0xf8>)
   80652:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
   80656:	f023 0301 	bic.w	r3, r3, #1
   8065a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	PMC->PMC_PCER0 |= PMC_PCER0_PID13;  // Enable peripheral clock for PIOC	
   8065e:	690b      	ldr	r3, [r1, #16]
   80660:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   80664:	610b      	str	r3, [r1, #16]
	// Define Pin 19 on port A as output
	PIOC -> PIO_PER |= PIO_PER_P12;		// PIO enable
   80666:	6813      	ldr	r3, [r2, #0]
   80668:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   8066c:	6013      	str	r3, [r2, #0]
	PIOC -> PIO_OER |= PIO_OER_P12;		// P19 Configured as output (D1)
   8066e:	6913      	ldr	r3, [r2, #16]
   80670:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   80674:	6113      	str	r3, [r2, #16]
	deactivate_solenoid;
   80676:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80678:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   8067c:	6313      	str	r3, [r2, #48]	; 0x30
	
	
	/* Set up MJ1 */
	PIOD -> PIO_WPMR &= ~PIO_WPMR_WPEN;	// Disable IO Write protection PIOD
   8067e:	4b25      	ldr	r3, [pc, #148]	; (80714 <IO_Init+0xfc>)
   80680:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
   80684:	f020 0001 	bic.w	r0, r0, #1
   80688:	f8c3 00e4 	str.w	r0, [r3, #228]	; 0xe4
	PMC->PMC_PCER0 |= PMC_PCER0_PID14;  // Enable peripheral clock for PIOD
   8068c:	6908      	ldr	r0, [r1, #16]
   8068e:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
   80692:	6108      	str	r0, [r1, #16]
	
	// Define Pin 0 on port D as output
	PIOD -> PIO_PER |= PIO_PER_P0;		// PIO enable
   80694:	6819      	ldr	r1, [r3, #0]
   80696:	f041 0101 	orr.w	r1, r1, #1
   8069a:	6019      	str	r1, [r3, #0]
	PIOD -> PIO_OER |= PIO_OER_P0;		// P19 Configured as output (!OE enable encoder (Pin3))
   8069c:	6919      	ldr	r1, [r3, #16]
   8069e:	f041 0101 	orr.w	r1, r1, #1
   806a2:	6119      	str	r1, [r3, #16]
	disable_encoder;
   806a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
   806a6:	f041 0101 	orr.w	r1, r1, #1
   806aa:	6319      	str	r1, [r3, #48]	; 0x30
	
	// Define Pin 1 on port D as output
	PIOD -> PIO_PER |= PIO_PER_P1;		// PIO enable
   806ac:	6819      	ldr	r1, [r3, #0]
   806ae:	f041 0102 	orr.w	r1, r1, #2
   806b2:	6019      	str	r1, [r3, #0]
	PIOD -> PIO_OER |= PIO_OER_P1;		// P19 Configured as output (!RST reset encoder (Pin4))
   806b4:	6919      	ldr	r1, [r3, #16]
   806b6:	f041 0102 	orr.w	r1, r1, #2
   806ba:	6119      	str	r1, [r3, #16]
	disable_encoder_reset;
   806bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
   806be:	f041 0102 	orr.w	r1, r1, #2
   806c2:	6319      	str	r1, [r3, #48]	; 0x30
	
	// Define Pin 2 on port D as output
	PIOD -> PIO_PER |= PIO_PER_P2;		// PIO enable
   806c4:	6819      	ldr	r1, [r3, #0]
   806c6:	f041 0104 	orr.w	r1, r1, #4
   806ca:	6019      	str	r1, [r3, #0]
	PIOD -> PIO_OER |= PIO_OER_P2;		// P19 Configured as output (SEL High/low byte select encoder (pin5))
   806cc:	6919      	ldr	r1, [r3, #16]
   806ce:	f041 0104 	orr.w	r1, r1, #4
   806d2:	6119      	str	r1, [r3, #16]
	// Define Pin 9 on port D as output
	PIOD -> PIO_PER |= PIO_PER_P9;		// PIO enable
   806d4:	6819      	ldr	r1, [r3, #0]
   806d6:	f441 7100 	orr.w	r1, r1, #512	; 0x200
   806da:	6019      	str	r1, [r3, #0]
	PIOD -> PIO_OER |= PIO_OER_P9;		// P19 Configured as output (EN Enables motor (pin6))
   806dc:	6919      	ldr	r1, [r3, #16]
   806de:	f441 7100 	orr.w	r1, r1, #512	; 0x200
   806e2:	6119      	str	r1, [r3, #16]
	// Define Pin 10 on port D as output
	PIOD -> PIO_PER |= PIO_PER_P10;		// PIO enable
   806e4:	6819      	ldr	r1, [r3, #0]
   806e6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
   806ea:	6019      	str	r1, [r3, #0]
	PIOD -> PIO_OER |= PIO_OER_P10;		// P19 Configured as output (DIR Set motor direction (Pin7))
   806ec:	6919      	ldr	r1, [r3, #16]
   806ee:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
   806f2:	6119      	str	r1, [r3, #16]
	
	
	
	/* Set up MJ2 */
	// Define Pin 1 to 8 on port C as input
	PIOC -> PIO_PER |= 0x1FE;
   806f4:	6813      	ldr	r3, [r2, #0]
   806f6:	f443 73ff 	orr.w	r3, r3, #510	; 0x1fe
   806fa:	6013      	str	r3, [r2, #0]
	PIOC -> PIO_ODR |= 0x1FE;
   806fc:	6953      	ldr	r3, [r2, #20]
   806fe:	f443 73ff 	orr.w	r3, r3, #510	; 0x1fe
   80702:	6153      	str	r3, [r2, #20]
   80704:	4770      	bx	lr
   80706:	bf00      	nop
   80708:	400e0e00 	.word	0x400e0e00
   8070c:	400e0600 	.word	0x400e0600
   80710:	400e1200 	.word	0x400e1200
   80714:	400e1400 	.word	0x400e1400

00080718 <main>:




int main(void)
{
   80718:	b580      	push	{r7, lr}
	/* Initialize the SAM system */
    SystemInit();
   8071a:	4b2c      	ldr	r3, [pc, #176]	; (807cc <main+0xb4>)
   8071c:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS; //Disable Watchdog Timer
   8071e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80722:	4b2b      	ldr	r3, [pc, #172]	; (807d0 <main+0xb8>)
   80724:	605a      	str	r2, [r3, #4]
		
	configure_uart();
   80726:	4b2b      	ldr	r3, [pc, #172]	; (807d4 <main+0xbc>)
   80728:	4798      	blx	r3
	can_init_def_tx_rx_mb(0x00290165);		//see can config sheet on github
   8072a:	482b      	ldr	r0, [pc, #172]	; (807d8 <main+0xc0>)
   8072c:	4b2b      	ldr	r3, [pc, #172]	; (807dc <main+0xc4>)
   8072e:	4798      	blx	r3
	IO_Init();
   80730:	4b2b      	ldr	r3, [pc, #172]	; (807e0 <main+0xc8>)
   80732:	4798      	blx	r3
	Analog_IO_init();
   80734:	4b2b      	ldr	r3, [pc, #172]	; (807e4 <main+0xcc>)
   80736:	4798      	blx	r3
	PWM_init();
   80738:	4b2b      	ldr	r3, [pc, #172]	; (807e8 <main+0xd0>)
   8073a:	4798      	blx	r3
	motor_init();
   8073c:	4b2b      	ldr	r3, [pc, #172]	; (807ec <main+0xd4>)
   8073e:	4798      	blx	r3
	Timer_init();
   80740:	4b2b      	ldr	r3, [pc, #172]	; (807f0 <main+0xd8>)
   80742:	4798      	blx	r3
	
	
	printf("Welcome PuTTY's\n\r");
   80744:	482b      	ldr	r0, [pc, #172]	; (807f4 <main+0xdc>)
   80746:	4b2c      	ldr	r3, [pc, #176]	; (807f8 <main+0xe0>)
   80748:	4798      	blx	r3
	//game.id = 1;
	//game.data_length = 2;
	//game.data[0] = 0;
	//game.data[1] = 0;
		
	game_score = 0;
   8074a:	2200      	movs	r2, #0
   8074c:	4b2b      	ldr	r3, [pc, #172]	; (807fc <main+0xe4>)
   8074e:	701a      	strb	r2, [r3, #0]
    game_ended = 1;
   80750:	2201      	movs	r2, #1
   80752:	4b2b      	ldr	r3, [pc, #172]	; (80800 <main+0xe8>)
   80754:	701a      	strb	r2, [r3, #0]
	//game.data[1] = 2;
	//while(can_send(&game, 0) == 0);
	
	while (1) 
    {
		set_green_LED;
   80756:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 80814 <main+0xfc>
		if(IR_detection(300) == 1){
   8075a:	4f2a      	ldr	r7, [pc, #168]	; (80804 <main+0xec>)
			while(IR_detection(1500) == 1);
			game_score = game_score + 1;
   8075c:	f8df 909c 	ldr.w	r9, [pc, #156]	; 807fc <main+0xe4>
		set_green_LED;
   80760:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
   80764:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80768:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
		if(IR_detection(300) == 1){
   8076c:	f44f 7096 	mov.w	r0, #300	; 0x12c
   80770:	47b8      	blx	r7
   80772:	2801      	cmp	r0, #1
   80774:	d01e      	beq.n	807b4 <main+0x9c>
		}
		
		
		if(game_clock >= 3000 && game_ended == 0){ //game time = 30 sek
   80776:	4b24      	ldr	r3, [pc, #144]	; (80808 <main+0xf0>)
   80778:	881b      	ldrh	r3, [r3, #0]
   8077a:	b29b      	uxth	r3, r3
   8077c:	f640 32b7 	movw	r2, #2999	; 0xbb7
   80780:	4293      	cmp	r3, r2
   80782:	d9ed      	bls.n	80760 <main+0x48>
   80784:	4b1e      	ldr	r3, [pc, #120]	; (80800 <main+0xe8>)
   80786:	781b      	ldrb	r3, [r3, #0]
   80788:	2b00      	cmp	r3, #0
   8078a:	d1e9      	bne.n	80760 <main+0x48>
			
			game_ended = 1;
   8078c:	2201      	movs	r2, #1
   8078e:	4b1c      	ldr	r3, [pc, #112]	; (80800 <main+0xe8>)
   80790:	701a      	strb	r2, [r3, #0]
			// Send CAN message
			game.id = 1;
   80792:	4b1e      	ldr	r3, [pc, #120]	; (8080c <main+0xf4>)
   80794:	801a      	strh	r2, [r3, #0]
			game.data_length = 2;
   80796:	2102      	movs	r1, #2
   80798:	7099      	strb	r1, [r3, #2]
			game.data[0] = game_score;
   8079a:	f899 1000 	ldrb.w	r1, [r9]
   8079e:	70d9      	strb	r1, [r3, #3]
			game.data[1] = game_ended;
   807a0:	711a      	strb	r2, [r3, #4]
			while(can_send(&game, 0) == 0);
   807a2:	461e      	mov	r6, r3
   807a4:	2500      	movs	r5, #0
   807a6:	4c1a      	ldr	r4, [pc, #104]	; (80810 <main+0xf8>)
   807a8:	4629      	mov	r1, r5
   807aa:	4630      	mov	r0, r6
   807ac:	47a0      	blx	r4
   807ae:	2800      	cmp	r0, #0
   807b0:	d0fa      	beq.n	807a8 <main+0x90>
   807b2:	e7d5      	b.n	80760 <main+0x48>
			while(IR_detection(1500) == 1);
   807b4:	f240 54dc 	movw	r4, #1500	; 0x5dc
   807b8:	4620      	mov	r0, r4
   807ba:	47b8      	blx	r7
   807bc:	2801      	cmp	r0, #1
   807be:	d0fb      	beq.n	807b8 <main+0xa0>
			game_score = game_score + 1;
   807c0:	f899 3000 	ldrb.w	r3, [r9]
   807c4:	3301      	adds	r3, #1
   807c6:	f889 3000 	strb.w	r3, [r9]
   807ca:	e7d4      	b.n	80776 <main+0x5e>
   807cc:	00080575 	.word	0x00080575
   807d0:	400e1a50 	.word	0x400e1a50
   807d4:	00080ef1 	.word	0x00080ef1
   807d8:	00290165 	.word	0x00290165
   807dc:	000802e5 	.word	0x000802e5
   807e0:	00080619 	.word	0x00080619
   807e4:	00080161 	.word	0x00080161
   807e8:	00080a81 	.word	0x00080a81
   807ec:	000808d9 	.word	0x000808d9
   807f0:	00080b79 	.word	0x00080b79
   807f4:	00081f48 	.word	0x00081f48
   807f8:	00080ecd 	.word	0x00080ecd
   807fc:	20000488 	.word	0x20000488
   80800:	20000489 	.word	0x20000489
   80804:	000801cd 	.word	0x000801cd
   80808:	20000450 	.word	0x20000450
   8080c:	2000047c 	.word	0x2000047c
   80810:	000802f5 	.word	0x000802f5
   80814:	400e0e00 	.word	0x400e0e00

00080818 <read_encoder>:
	PID.Ki = PID.Kp/40; 
			
	}
	
	
int16_t read_encoder(void){
   80818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int16_t pos_and_direction = 0;
	enable_encoder;
   8081a:	4c0f      	ldr	r4, [pc, #60]	; (80858 <read_encoder+0x40>)
   8081c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   8081e:	f043 0301 	orr.w	r3, r3, #1
   80822:	6363      	str	r3, [r4, #52]	; 0x34
	sel_MSB_encoder;	
   80824:	6b63      	ldr	r3, [r4, #52]	; 0x34
   80826:	f043 0304 	orr.w	r3, r3, #4
   8082a:	6363      	str	r3, [r4, #52]	; 0x34
	_delay_us(20);
   8082c:	2014      	movs	r0, #20
   8082e:	4f0b      	ldr	r7, [pc, #44]	; (8085c <read_encoder+0x44>)
   80830:	47b8      	blx	r7
	pos_and_direction |= ((read_encoder_mask >> 1) << 8);
   80832:	4e0b      	ldr	r6, [pc, #44]	; (80860 <read_encoder+0x48>)
   80834:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
	sel_LSB_encoder;
   80836:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80838:	f043 0304 	orr.w	r3, r3, #4
   8083c:	6323      	str	r3, [r4, #48]	; 0x30
	_delay_us(20);
   8083e:	2014      	movs	r0, #20
   80840:	47b8      	blx	r7
	pos_and_direction |= (read_encoder_mask >> 1);
   80842:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
	//enable_encoder_reset
	//_delay_us(10);
	//disable_encoder_reset;
	disable_encoder;	
   80844:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80846:	f043 0301 	orr.w	r3, r3, #1
   8084a:	6323      	str	r3, [r4, #48]	; 0x30
	pos_and_direction |= (read_encoder_mask >> 1);
   8084c:	b2c0      	uxtb	r0, r0
   8084e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	return pos_and_direction;
}
   80852:	b200      	sxth	r0, r0
   80854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80856:	bf00      	nop
   80858:	400e1400 	.word	0x400e1400
   8085c:	00080b15 	.word	0x00080b15
   80860:	400e1200 	.word	0x400e1200

00080864 <reset_encoder>:


void reset_encoder(void){
   80864:	b510      	push	{r4, lr}
	enable_encoder;
   80866:	4c0a      	ldr	r4, [pc, #40]	; (80890 <reset_encoder+0x2c>)
   80868:	6b63      	ldr	r3, [r4, #52]	; 0x34
   8086a:	f043 0301 	orr.w	r3, r3, #1
   8086e:	6363      	str	r3, [r4, #52]	; 0x34
	enable_encoder_reset;
   80870:	6b63      	ldr	r3, [r4, #52]	; 0x34
   80872:	f043 0302 	orr.w	r3, r3, #2
   80876:	6363      	str	r3, [r4, #52]	; 0x34
	_delay_us(10);
   80878:	200a      	movs	r0, #10
   8087a:	4b06      	ldr	r3, [pc, #24]	; (80894 <reset_encoder+0x30>)
   8087c:	4798      	blx	r3
	disable_encoder_reset;
   8087e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80880:	f043 0302 	orr.w	r3, r3, #2
   80884:	6323      	str	r3, [r4, #48]	; 0x30
	disable_encoder;
   80886:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80888:	f043 0301 	orr.w	r3, r3, #1
   8088c:	6323      	str	r3, [r4, #48]	; 0x30
   8088e:	bd10      	pop	{r4, pc}
   80890:	400e1400 	.word	0x400e1400
   80894:	00080b15 	.word	0x00080b15

00080898 <set_motor_speed>:
}


void set_motor_speed(int16_t speed_and_direction){
   80898:	b508      	push	{r3, lr}
	if (speed_and_direction < 0){
   8089a:	2800      	cmp	r0, #0
   8089c:	db0b      	blt.n	808b6 <set_motor_speed+0x1e>
		set_neg_motor_dir;
		set_analog_value(abs(speed_and_direction));
	}
	else{
		set_pos_motor_dir;		
   8089e:	4a0c      	ldr	r2, [pc, #48]	; (808d0 <set_motor_speed+0x38>)
   808a0:	6b53      	ldr	r3, [r2, #52]	; 0x34
   808a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   808a6:	6353      	str	r3, [r2, #52]	; 0x34
		set_analog_value(abs(speed_and_direction));
   808a8:	2800      	cmp	r0, #0
   808aa:	bfb8      	it	lt
   808ac:	4240      	neglt	r0, r0
   808ae:	b280      	uxth	r0, r0
   808b0:	4b08      	ldr	r3, [pc, #32]	; (808d4 <set_motor_speed+0x3c>)
   808b2:	4798      	blx	r3
   808b4:	bd08      	pop	{r3, pc}
		set_neg_motor_dir;
   808b6:	4a06      	ldr	r2, [pc, #24]	; (808d0 <set_motor_speed+0x38>)
   808b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
   808ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   808be:	6313      	str	r3, [r2, #48]	; 0x30
		set_analog_value(abs(speed_and_direction));
   808c0:	2800      	cmp	r0, #0
   808c2:	bfb8      	it	lt
   808c4:	4240      	neglt	r0, r0
   808c6:	b280      	uxth	r0, r0
   808c8:	4b02      	ldr	r3, [pc, #8]	; (808d4 <set_motor_speed+0x3c>)
   808ca:	4798      	blx	r3
   808cc:	bd08      	pop	{r3, pc}
   808ce:	bf00      	nop
   808d0:	400e1400 	.word	0x400e1400
   808d4:	000801e1 	.word	0x000801e1

000808d8 <motor_init>:
void motor_init(void){
   808d8:	b538      	push	{r3, r4, r5, lr}
	enable_motor;
   808da:	4a15      	ldr	r2, [pc, #84]	; (80930 <motor_init+0x58>)
   808dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
   808de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   808e2:	6313      	str	r3, [r2, #48]	; 0x30
	set_motor_speed(-2000);
   808e4:	4813      	ldr	r0, [pc, #76]	; (80934 <motor_init+0x5c>)
   808e6:	4c14      	ldr	r4, [pc, #80]	; (80938 <motor_init+0x60>)
   808e8:	47a0      	blx	r4
	_delay_ms(1000);
   808ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   808ee:	4d13      	ldr	r5, [pc, #76]	; (8093c <motor_init+0x64>)
   808f0:	47a8      	blx	r5
	reset_encoder();
   808f2:	4b13      	ldr	r3, [pc, #76]	; (80940 <motor_init+0x68>)
   808f4:	4798      	blx	r3
	_delay_ms(200);
   808f6:	20c8      	movs	r0, #200	; 0xc8
   808f8:	47a8      	blx	r5
	set_motor_speed(2000);
   808fa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   808fe:	47a0      	blx	r4
	_delay_ms(1000);	
   80900:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80904:	47a8      	blx	r5
	encoder_range = read_encoder();
   80906:	4b0f      	ldr	r3, [pc, #60]	; (80944 <motor_init+0x6c>)
   80908:	4798      	blx	r3
   8090a:	4d0f      	ldr	r5, [pc, #60]	; (80948 <motor_init+0x70>)
   8090c:	8028      	strh	r0, [r5, #0]
	set_motor_speed(0);	
   8090e:	2000      	movs	r0, #0
   80910:	47a0      	blx	r4
	PID.pos_ref = encoder_range/2;
   80912:	4c0e      	ldr	r4, [pc, #56]	; (8094c <motor_init+0x74>)
   80914:	f9b5 0000 	ldrsh.w	r0, [r5]
   80918:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
   8091c:	1040      	asrs	r0, r0, #1
   8091e:	4b0c      	ldr	r3, [pc, #48]	; (80950 <motor_init+0x78>)
   80920:	4798      	blx	r3
   80922:	61e0      	str	r0, [r4, #28]
	PID.Kp = 0.35;
   80924:	4b0b      	ldr	r3, [pc, #44]	; (80954 <motor_init+0x7c>)
   80926:	6023      	str	r3, [r4, #0]
	PID.Ki = PID.Kp/40; 
   80928:	4b0b      	ldr	r3, [pc, #44]	; (80958 <motor_init+0x80>)
   8092a:	6063      	str	r3, [r4, #4]
   8092c:	bd38      	pop	{r3, r4, r5, pc}
   8092e:	bf00      	nop
   80930:	400e1400 	.word	0x400e1400
   80934:	fffff830 	.word	0xfffff830
   80938:	00080899 	.word	0x00080899
   8093c:	00080b59 	.word	0x00080b59
   80940:	00080865 	.word	0x00080865
   80944:	00080819 	.word	0x00080819
   80948:	20000452 	.word	0x20000452
   8094c:	20000454 	.word	0x20000454
   80950:	0008192d 	.word	0x0008192d
   80954:	3eb33333 	.word	0x3eb33333
   80958:	3c0f5c29 	.word	0x3c0f5c29

0008095c <update_pos_ref>:
	}
}

void update_pos_ref(int16_t ref_pos){
   8095c:	b508      	push	{r3, lr}
	ref_pos = ref_pos - 38;    //offset compensating for Joystick
   8095e:	f1a0 0326 	sub.w	r3, r0, #38	; 0x26
   80962:	b21b      	sxth	r3, r3
	if (ref_pos < 38){
		ref_pos = 38;
	}
	PID.pos_ref = (encoder_range/2)-(ref_pos-115)*100;
   80964:	2b26      	cmp	r3, #38	; 0x26
   80966:	bfb8      	it	lt
   80968:	2326      	movlt	r3, #38	; 0x26
   8096a:	3b73      	subs	r3, #115	; 0x73
   8096c:	4a07      	ldr	r2, [pc, #28]	; (8098c <update_pos_ref+0x30>)
   8096e:	f9b2 0000 	ldrsh.w	r0, [r2]
   80972:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
   80976:	1040      	asrs	r0, r0, #1
   80978:	f06f 0263 	mvn.w	r2, #99	; 0x63
   8097c:	fb02 0003 	mla	r0, r2, r3, r0
   80980:	4b03      	ldr	r3, [pc, #12]	; (80990 <update_pos_ref+0x34>)
   80982:	4798      	blx	r3
   80984:	4b03      	ldr	r3, [pc, #12]	; (80994 <update_pos_ref+0x38>)
   80986:	61d8      	str	r0, [r3, #28]
   80988:	bd08      	pop	{r3, pc}
   8098a:	bf00      	nop
   8098c:	20000452 	.word	0x20000452
   80990:	0008192d 	.word	0x0008192d
   80994:	20000454 	.word	0x20000454

00080998 <PID_regulator>:
}


void PID_regulator(void){
   80998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	PID.pos = read_encoder();
   8099a:	4b2e      	ldr	r3, [pc, #184]	; (80a54 <PID_regulator+0xbc>)
   8099c:	4798      	blx	r3
   8099e:	4b2e      	ldr	r3, [pc, #184]	; (80a58 <PID_regulator+0xc0>)
   809a0:	4798      	blx	r3
   809a2:	4604      	mov	r4, r0
		
	if (PID.pos < 0){
   809a4:	2100      	movs	r1, #0
   809a6:	4b2d      	ldr	r3, [pc, #180]	; (80a5c <PID_regulator+0xc4>)
   809a8:	4798      	blx	r3
   809aa:	2800      	cmp	r0, #0
   809ac:	d147      	bne.n	80a3e <PID_regulator+0xa6>
	PID.pos = read_encoder();
   809ae:	4b2c      	ldr	r3, [pc, #176]	; (80a60 <PID_regulator+0xc8>)
   809b0:	619c      	str	r4, [r3, #24]
		PID.pos = 0;
	}
	if(PID.pos > encoder_range){
   809b2:	4b2c      	ldr	r3, [pc, #176]	; (80a64 <PID_regulator+0xcc>)
   809b4:	f9b3 0000 	ldrsh.w	r0, [r3]
   809b8:	4b27      	ldr	r3, [pc, #156]	; (80a58 <PID_regulator+0xc0>)
   809ba:	4798      	blx	r3
   809bc:	4604      	mov	r4, r0
   809be:	4601      	mov	r1, r0
   809c0:	4b27      	ldr	r3, [pc, #156]	; (80a60 <PID_regulator+0xc8>)
   809c2:	6998      	ldr	r0, [r3, #24]
   809c4:	4b28      	ldr	r3, [pc, #160]	; (80a68 <PID_regulator+0xd0>)
   809c6:	4798      	blx	r3
   809c8:	b108      	cbz	r0, 809ce <PID_regulator+0x36>
		PID.pos = encoder_range; 
   809ca:	4b25      	ldr	r3, [pc, #148]	; (80a60 <PID_regulator+0xc8>)
   809cc:	619c      	str	r4, [r3, #24]
	}
	
	if(PID.pos_ref < 0){
   809ce:	2100      	movs	r1, #0
   809d0:	4b23      	ldr	r3, [pc, #140]	; (80a60 <PID_regulator+0xc8>)
   809d2:	69d8      	ldr	r0, [r3, #28]
   809d4:	4b21      	ldr	r3, [pc, #132]	; (80a5c <PID_regulator+0xc4>)
   809d6:	4798      	blx	r3
   809d8:	2800      	cmp	r0, #0
   809da:	d134      	bne.n	80a46 <PID_regulator+0xae>
		PID.pos_ref = 0;
	}
	
	if(PID.pos_ref > encoder_range){
   809dc:	4b20      	ldr	r3, [pc, #128]	; (80a60 <PID_regulator+0xc8>)
   809de:	69d9      	ldr	r1, [r3, #28]
   809e0:	4620      	mov	r0, r4
   809e2:	4b1e      	ldr	r3, [pc, #120]	; (80a5c <PID_regulator+0xc4>)
   809e4:	4798      	blx	r3
   809e6:	b108      	cbz	r0, 809ec <PID_regulator+0x54>
		PID.pos_ref = encoder_range; 
   809e8:	4b1d      	ldr	r3, [pc, #116]	; (80a60 <PID_regulator+0xc8>)
   809ea:	61dc      	str	r4, [r3, #28]
	}
	
	PID.error = PID.pos_ref - PID.pos;
   809ec:	4c1c      	ldr	r4, [pc, #112]	; (80a60 <PID_regulator+0xc8>)
   809ee:	69a1      	ldr	r1, [r4, #24]
   809f0:	69e0      	ldr	r0, [r4, #28]
   809f2:	4b1e      	ldr	r3, [pc, #120]	; (80a6c <PID_regulator+0xd4>)
   809f4:	4798      	blx	r3
   809f6:	4605      	mov	r5, r0
   809f8:	6120      	str	r0, [r4, #16]
	
	if(abs(PID.error) < 500){
   809fa:	4b1d      	ldr	r3, [pc, #116]	; (80a70 <PID_regulator+0xd8>)
   809fc:	4798      	blx	r3
   809fe:	f200 10f3 	addw	r0, r0, #499	; 0x1f3
   80a02:	f240 33e6 	movw	r3, #998	; 0x3e6
   80a06:	4298      	cmp	r0, r3
   80a08:	d921      	bls.n	80a4e <PID_regulator+0xb6>
		PID.error_i = 0;
	}
	else{
		PID.error_i = PID.error_i + PID.error;
   80a0a:	4c15      	ldr	r4, [pc, #84]	; (80a60 <PID_regulator+0xc8>)
   80a0c:	4629      	mov	r1, r5
   80a0e:	6960      	ldr	r0, [r4, #20]
   80a10:	4b18      	ldr	r3, [pc, #96]	; (80a74 <PID_regulator+0xdc>)
   80a12:	4798      	blx	r3
   80a14:	6160      	str	r0, [r4, #20]
	}
	
	PID.output = PID.error*PID.Kp + PID.error_i*PID.Ki;
   80a16:	4c12      	ldr	r4, [pc, #72]	; (80a60 <PID_regulator+0xc8>)
   80a18:	4e17      	ldr	r6, [pc, #92]	; (80a78 <PID_regulator+0xe0>)
   80a1a:	6861      	ldr	r1, [r4, #4]
   80a1c:	6960      	ldr	r0, [r4, #20]
   80a1e:	47b0      	blx	r6
   80a20:	4607      	mov	r7, r0
   80a22:	6821      	ldr	r1, [r4, #0]
   80a24:	4628      	mov	r0, r5
   80a26:	47b0      	blx	r6
   80a28:	4601      	mov	r1, r0
   80a2a:	4638      	mov	r0, r7
   80a2c:	4b11      	ldr	r3, [pc, #68]	; (80a74 <PID_regulator+0xdc>)
   80a2e:	4798      	blx	r3
   80a30:	6220      	str	r0, [r4, #32]
	
	set_motor_speed((int16_t)PID.output);
   80a32:	4b0f      	ldr	r3, [pc, #60]	; (80a70 <PID_regulator+0xd8>)
   80a34:	4798      	blx	r3
   80a36:	b200      	sxth	r0, r0
   80a38:	4b10      	ldr	r3, [pc, #64]	; (80a7c <PID_regulator+0xe4>)
   80a3a:	4798      	blx	r3
   80a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		PID.pos = 0;
   80a3e:	2200      	movs	r2, #0
   80a40:	4b07      	ldr	r3, [pc, #28]	; (80a60 <PID_regulator+0xc8>)
   80a42:	619a      	str	r2, [r3, #24]
   80a44:	e7b5      	b.n	809b2 <PID_regulator+0x1a>
		PID.pos_ref = 0;
   80a46:	2200      	movs	r2, #0
   80a48:	4b05      	ldr	r3, [pc, #20]	; (80a60 <PID_regulator+0xc8>)
   80a4a:	61da      	str	r2, [r3, #28]
   80a4c:	e7c6      	b.n	809dc <PID_regulator+0x44>
		PID.error_i = 0;
   80a4e:	2200      	movs	r2, #0
   80a50:	6162      	str	r2, [r4, #20]
   80a52:	e7e0      	b.n	80a16 <PID_regulator+0x7e>
   80a54:	00080819 	.word	0x00080819
   80a58:	0008192d 	.word	0x0008192d
   80a5c:	00081d11 	.word	0x00081d11
   80a60:	20000454 	.word	0x20000454
   80a64:	20000452 	.word	0x20000452
   80a68:	00081d4d 	.word	0x00081d4d
   80a6c:	000817c1 	.word	0x000817c1
   80a70:	00081d61 	.word	0x00081d61
   80a74:	000817c5 	.word	0x000817c5
   80a78:	000819d5 	.word	0x000819d5
   80a7c:	00080899 	.word	0x00080899

00080a80 <PWM_init>:

void PWM_init(void){
	
	/* Set up PWM */
	//PMC->PMC_SCER = PMC_SCER_PCK0 | PMC_SCER_PCK1 | PMC_SCER_PCK2;	 // Enable all programmable clocks
	PMC->PMC_PCER1 |= PMC_PCER1_PID36;								 // Enable clock on PWM Controller 
   80a80:	4a15      	ldr	r2, [pc, #84]	; (80ad8 <PWM_init+0x58>)
   80a82:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80a86:	f043 0310 	orr.w	r3, r3, #16
   80a8a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	
	// Define Pin 19 on port C as output
	PIOC->PIO_OER |= PIO_PC19;			// PIO Output enable
   80a8e:	4b13      	ldr	r3, [pc, #76]	; (80adc <PWM_init+0x5c>)
   80a90:	691a      	ldr	r2, [r3, #16]
   80a92:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80a96:	611a      	str	r2, [r3, #16]
	PIOC->PIO_PDR |= PIO_PC19;			// P19 Configured as output (silk - PIN45)
   80a98:	685a      	ldr	r2, [r3, #4]
   80a9a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80a9e:	605a      	str	r2, [r3, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;		// Set peripheral MUX to channel B (PWM)
   80aa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80aa2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80aa6:	671a      	str	r2, [r3, #112]	; 0x70
	
	// Setup PWM servo signal
	PWM->PWM_WPCR &= ~PIO_WPMR_WPEN;		// Disable PWM write protection
   80aa8:	4a0d      	ldr	r2, [pc, #52]	; (80ae0 <PWM_init+0x60>)
   80aaa:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
   80aae:	f023 0301 	bic.w	r3, r3, #1
   80ab2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	REG_PWM_CMR5 = PWM_CMR_CPRE_MCK_DIV_1024 | PWM_CMR_CPOL;	// Set 1024 prescaler and Output wave form start high
   80ab6:	f240 220a 	movw	r2, #522	; 0x20a
   80aba:	4b0a      	ldr	r3, [pc, #40]	; (80ae4 <PWM_init+0x64>)
   80abc:	601a      	str	r2, [r3, #0]
	REG_PWM_CPRD5 = 1640;			//CPRD = 20ms * 84MHz/1024
   80abe:	f44f 62cd 	mov.w	r2, #1640	; 0x668
   80ac2:	330c      	adds	r3, #12
   80ac4:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTY5 = 123;			//CPRY = 1.5ms * 84MHz/1024 (min = 74/max = 172 values)
   80ac6:	227b      	movs	r2, #123	; 0x7b
   80ac8:	3b08      	subs	r3, #8
   80aca:	601a      	str	r2, [r3, #0]
	REG_PWM_ENA = PWM_ENA_CHID5;	// Enable PWM
   80acc:	2220      	movs	r2, #32
   80ace:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
   80ad2:	601a      	str	r2, [r3, #0]
   80ad4:	4770      	bx	lr
   80ad6:	bf00      	nop
   80ad8:	400e0600 	.word	0x400e0600
   80adc:	400e1200 	.word	0x400e1200
   80ae0:	40094000 	.word	0x40094000
   80ae4:	400942a0 	.word	0x400942a0

00080ae8 <set_servo_pos>:
}


void set_servo_pos(int value){
	value = value - 38;    //offset compensating for Joystick
   80ae8:	3826      	subs	r0, #38	; 0x26
 	if (value < 38){	 
		value = 38;
	} 
	REG_PWM_CDTY5 = 74 + value*98/255;	 //CPRY = periode * 84MHz/1024 (min = 74/max = 172 vulues)
   80aea:	2826      	cmp	r0, #38	; 0x26
   80aec:	bfb8      	it	lt
   80aee:	2026      	movlt	r0, #38	; 0x26
   80af0:	2362      	movs	r3, #98	; 0x62
   80af2:	fb03 f000 	mul.w	r0, r3, r0
   80af6:	4b05      	ldr	r3, [pc, #20]	; (80b0c <set_servo_pos+0x24>)
   80af8:	fb83 2300 	smull	r2, r3, r3, r0
   80afc:	4403      	add	r3, r0
   80afe:	17c0      	asrs	r0, r0, #31
   80b00:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
   80b04:	304a      	adds	r0, #74	; 0x4a
   80b06:	4b02      	ldr	r3, [pc, #8]	; (80b10 <set_servo_pos+0x28>)
   80b08:	6018      	str	r0, [r3, #0]
   80b0a:	4770      	bx	lr
   80b0c:	80808081 	.word	0x80808081
   80b10:	400942a4 	.word	0x400942a4

00080b14 <_delay_us>:

#include "Timer.h"


void _delay_us(uint32_t us) //NB max value is 1597 000us
{
   80b14:	b510      	push	{r4, lr}
	SysTick->LOAD = 10.5 * us; //MCK = 10.5MHz
   80b16:	4b0b      	ldr	r3, [pc, #44]	; (80b44 <_delay_us+0x30>)
   80b18:	4798      	blx	r3
   80b1a:	2200      	movs	r2, #0
   80b1c:	4b0a      	ldr	r3, [pc, #40]	; (80b48 <_delay_us+0x34>)
   80b1e:	4c0b      	ldr	r4, [pc, #44]	; (80b4c <_delay_us+0x38>)
   80b20:	47a0      	blx	r4
   80b22:	4b0b      	ldr	r3, [pc, #44]	; (80b50 <_delay_us+0x3c>)
   80b24:	4798      	blx	r3
   80b26:	4b0b      	ldr	r3, [pc, #44]	; (80b54 <_delay_us+0x40>)
   80b28:	6058      	str	r0, [r3, #4]
	SysTick->CTRL = SysTick_CTRL_ENABLE_Msk; // Enable SysTick
   80b2a:	2201      	movs	r2, #1
   80b2c:	601a      	str	r2, [r3, #0]
	while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); // Wait until Systick timer is finished
   80b2e:	461a      	mov	r2, r3
   80b30:	6813      	ldr	r3, [r2, #0]
   80b32:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80b36:	d0fb      	beq.n	80b30 <_delay_us+0x1c>
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk; // Disable SysTick
   80b38:	4a06      	ldr	r2, [pc, #24]	; (80b54 <_delay_us+0x40>)
   80b3a:	6813      	ldr	r3, [r2, #0]
   80b3c:	f023 0301 	bic.w	r3, r3, #1
   80b40:	6013      	str	r3, [r2, #0]
   80b42:	bd10      	pop	{r4, pc}
   80b44:	00081269 	.word	0x00081269
   80b48:	40250000 	.word	0x40250000
   80b4c:	00081355 	.word	0x00081355
   80b50:	00081779 	.word	0x00081779
   80b54:	e000e010 	.word	0xe000e010

00080b58 <_delay_ms>:
}

void _delay_ms(uint32_t ms) 
{
	for(uint32_t i = 0; i<ms; i++){
   80b58:	b158      	cbz	r0, 80b72 <_delay_ms+0x1a>
{
   80b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b5c:	4605      	mov	r5, r0
	for(uint32_t i = 0; i<ms; i++){
   80b5e:	2400      	movs	r4, #0
		_delay_us(1000);
   80b60:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   80b64:	4e03      	ldr	r6, [pc, #12]	; (80b74 <_delay_ms+0x1c>)
   80b66:	4638      	mov	r0, r7
   80b68:	47b0      	blx	r6
	for(uint32_t i = 0; i<ms; i++){
   80b6a:	3401      	adds	r4, #1
   80b6c:	42a5      	cmp	r5, r4
   80b6e:	d1fa      	bne.n	80b66 <_delay_ms+0xe>
   80b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b72:	4770      	bx	lr
   80b74:	00080b15 	.word	0x00080b15

00080b78 <Timer_init>:


void Timer_init(void){
									 
	/* Setup Timer 0 */	
	PMC->PMC_PCER0 |= PMC_PCER0_PID27;		// Enable clock on TC0
   80b78:	4a13      	ldr	r2, [pc, #76]	; (80bc8 <Timer_init+0x50>)
   80b7a:	6913      	ldr	r3, [r2, #16]
   80b7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
   80b80:	6113      	str	r3, [r2, #16]
	TC0->TC_WPMR &= ~TC_WPMR_WPEN;			// Disable TC write protection
   80b82:	4a12      	ldr	r2, [pc, #72]	; (80bcc <Timer_init+0x54>)
   80b84:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
   80b88:	f023 0301 	bic.w	r3, r3, #1
   80b8c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	REG_TC0_CMR0 |= TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_CPCTRG;		// Set 32 prescaler and resets on compare match
   80b90:	490f      	ldr	r1, [pc, #60]	; (80bd0 <Timer_init+0x58>)
   80b92:	680b      	ldr	r3, [r1, #0]
   80b94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   80b98:	f043 0302 	orr.w	r3, r3, #2
   80b9c:	600b      	str	r3, [r1, #0]
	REG_TC0_IER0 |= TC_IER_CPCS;	// Enable interrupt on compare match
   80b9e:	3120      	adds	r1, #32
   80ba0:	680b      	ldr	r3, [r1, #0]
   80ba2:	f043 0310 	orr.w	r3, r3, #16
   80ba6:	600b      	str	r3, [r1, #0]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80ba8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80bac:	4b09      	ldr	r3, [pc, #36]	; (80bd4 <Timer_init+0x5c>)
   80bae:	6019      	str	r1, [r3, #0]
	
	
	NVIC_EnableIRQ(TC0_IRQn);		// Enable timer counter interrupt
	REG_TC0_CCR0 |= TC_CCR_CLKEN| TC_CCR_SWTRG;	// Enable Timer 0
   80bb0:	6813      	ldr	r3, [r2, #0]
   80bb2:	f043 0305 	orr.w	r3, r3, #5
   80bb6:	6013      	str	r3, [r2, #0]
	//REG_TC0_RC0 = 2625;				// counts = 1ms/(32/MCK)
	REG_TC0_RC0 = 26250;				// counts = 10ms/(32/MCK)
   80bb8:	f246 628a 	movw	r2, #26250	; 0x668a
   80bbc:	4b06      	ldr	r3, [pc, #24]	; (80bd8 <Timer_init+0x60>)
   80bbe:	601a      	str	r2, [r3, #0]
	game_clock = 0;
   80bc0:	2200      	movs	r2, #0
   80bc2:	4b06      	ldr	r3, [pc, #24]	; (80bdc <Timer_init+0x64>)
   80bc4:	801a      	strh	r2, [r3, #0]
   80bc6:	4770      	bx	lr
   80bc8:	400e0600 	.word	0x400e0600
   80bcc:	40080000 	.word	0x40080000
   80bd0:	40080004 	.word	0x40080004
   80bd4:	e000e100 	.word	0xe000e100
   80bd8:	4008001c 	.word	0x4008001c
   80bdc:	20000450 	.word	0x20000450

00080be0 <TC0_Handler>:
}



void TC0_Handler(void){
   80be0:	b508      	push	{r3, lr}
	uint32_t clear_TCO_flag = REG_TC0_SR0;//SR0_flag = REG_TC0_SR0;  // Interrupt flag is cleared by reading  
   80be2:	4b05      	ldr	r3, [pc, #20]	; (80bf8 <TC0_Handler+0x18>)
   80be4:	681b      	ldr	r3, [r3, #0]
	game_clock = game_clock + 1;
   80be6:	4a05      	ldr	r2, [pc, #20]	; (80bfc <TC0_Handler+0x1c>)
   80be8:	8813      	ldrh	r3, [r2, #0]
   80bea:	3301      	adds	r3, #1
   80bec:	b29b      	uxth	r3, r3
   80bee:	8013      	strh	r3, [r2, #0]
	PID_regulator();
   80bf0:	4b03      	ldr	r3, [pc, #12]	; (80c00 <TC0_Handler+0x20>)
   80bf2:	4798      	blx	r3
   80bf4:	bd08      	pop	{r3, pc}
   80bf6:	bf00      	nop
   80bf8:	40080020 	.word	0x40080020
   80bfc:	20000450 	.word	0x20000450
   80c00:	00080999 	.word	0x00080999

00080c04 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80c08:	460d      	mov	r5, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80c0a:	1e16      	subs	r6, r2, #0
   80c0c:	dd48      	ble.n	80ca0 <prints+0x9c>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80c0e:	780a      	ldrb	r2, [r1, #0]
   80c10:	2a00      	cmp	r2, #0
   80c12:	d035      	beq.n	80c80 <prints+0x7c>
   80c14:	460a      	mov	r2, r1
   80c16:	2400      	movs	r4, #0
   80c18:	3401      	adds	r4, #1
   80c1a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   80c1e:	2900      	cmp	r1, #0
   80c20:	d1fa      	bne.n	80c18 <prints+0x14>
		if (len >= width) width = 0;
   80c22:	42a6      	cmp	r6, r4
   80c24:	dc2d      	bgt.n	80c82 <prints+0x7e>
   80c26:	2400      	movs	r4, #0
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
   80c28:	f003 0202 	and.w	r2, r3, #2
   80c2c:	2a00      	cmp	r2, #0
   80c2e:	bf0c      	ite	eq
   80c30:	f04f 0820 	moveq.w	r8, #32
   80c34:	f04f 0830 	movne.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
   80c38:	f013 0301 	ands.w	r3, r3, #1
   80c3c:	d123      	bne.n	80c86 <prints+0x82>
		for ( ; width > 0; --width) {
   80c3e:	2c00      	cmp	r4, #0
   80c40:	dd28      	ble.n	80c94 <prints+0x90>
   80c42:	4626      	mov	r6, r4
	(void) uart_putchar(c);  //Send characters to uart
   80c44:	fa5f f988 	uxtb.w	r9, r8
   80c48:	4f18      	ldr	r7, [pc, #96]	; (80cac <prints+0xa8>)
   80c4a:	4648      	mov	r0, r9
   80c4c:	47b8      	blx	r7
		for ( ; width > 0; --width) {
   80c4e:	3e01      	subs	r6, #1
   80c50:	d1fb      	bne.n	80c4a <prints+0x46>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
   80c52:	7828      	ldrb	r0, [r5, #0]
   80c54:	b188      	cbz	r0, 80c7a <prints+0x76>
	(void) uart_putchar(c);  //Send characters to uart
   80c56:	4f15      	ldr	r7, [pc, #84]	; (80cac <prints+0xa8>)
   80c58:	47b8      	blx	r7
		printchar (out, *string);
		++pc;
   80c5a:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80c5c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80c60:	2800      	cmp	r0, #0
   80c62:	d1f9      	bne.n	80c58 <prints+0x54>
	}
	for ( ; width > 0; --width) {
   80c64:	2e00      	cmp	r6, #0
   80c66:	dd08      	ble.n	80c7a <prints+0x76>
   80c68:	4635      	mov	r5, r6
	(void) uart_putchar(c);  //Send characters to uart
   80c6a:	fa5f f888 	uxtb.w	r8, r8
   80c6e:	4f0f      	ldr	r7, [pc, #60]	; (80cac <prints+0xa8>)
   80c70:	4640      	mov	r0, r8
   80c72:	47b8      	blx	r7
	for ( ; width > 0; --width) {
   80c74:	3d01      	subs	r5, #1
   80c76:	d1fb      	bne.n	80c70 <prints+0x6c>
   80c78:	4434      	add	r4, r6
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
   80c7a:	4620      	mov	r0, r4
   80c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		for (ptr = string; *ptr; ++ptr) ++len;
   80c80:	2400      	movs	r4, #0
		else width -= len;
   80c82:	1b34      	subs	r4, r6, r4
   80c84:	e7d0      	b.n	80c28 <prints+0x24>
   80c86:	4626      	mov	r6, r4
	for ( ; *string ; ++string) {
   80c88:	7828      	ldrb	r0, [r5, #0]
   80c8a:	b108      	cbz	r0, 80c90 <prints+0x8c>
	register int pc = 0, padchar = ' ';
   80c8c:	2400      	movs	r4, #0
   80c8e:	e7e2      	b.n	80c56 <prints+0x52>
   80c90:	2400      	movs	r4, #0
   80c92:	e7e7      	b.n	80c64 <prints+0x60>
		for ( ; width > 0; --width) {
   80c94:	4626      	mov	r6, r4
   80c96:	461c      	mov	r4, r3
   80c98:	e7db      	b.n	80c52 <prints+0x4e>
	register int pc = 0, padchar = ' ';
   80c9a:	f04f 0820 	mov.w	r8, #32
   80c9e:	e7d8      	b.n	80c52 <prints+0x4e>
	if (!(pad & PAD_RIGHT)) {
   80ca0:	f013 0401 	ands.w	r4, r3, #1
   80ca4:	d0f9      	beq.n	80c9a <prints+0x96>
	register int pc = 0, padchar = ' ';
   80ca6:	f04f 0820 	mov.w	r8, #32
   80caa:	e7ed      	b.n	80c88 <prints+0x84>
   80cac:	00080f59 	.word	0x00080f59

00080cb0 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
   80cb2:	b085      	sub	sp, #20
   80cb4:	4607      	mov	r7, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80cb6:	b381      	cbz	r1, 80d1a <printi+0x6a>
   80cb8:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80cba:	b10b      	cbz	r3, 80cc0 <printi+0x10>
   80cbc:	2a0a      	cmp	r2, #10
   80cbe:	d038      	beq.n	80d32 <printi+0x82>
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80cc0:	2300      	movs	r3, #0
   80cc2:	f88d 300f 	strb.w	r3, [sp, #15]

	while (u) {
   80cc6:	2600      	movs	r6, #0
   80cc8:	2900      	cmp	r1, #0
   80cca:	d046      	beq.n	80d5a <printi+0xaa>
   80ccc:	f10d 050f 	add.w	r5, sp, #15
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
   80cd0:	990c      	ldr	r1, [sp, #48]	; 0x30
   80cd2:	393a      	subs	r1, #58	; 0x3a
		t = u % b;
   80cd4:	fbb4 f3f2 	udiv	r3, r4, r2
   80cd8:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80cdc:	2b09      	cmp	r3, #9
			t += letbase - '0' - 10;
   80cde:	bfc8      	it	gt
   80ce0:	185b      	addgt	r3, r3, r1
		*--s = t + '0';
   80ce2:	3330      	adds	r3, #48	; 0x30
   80ce4:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80ce8:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80cec:	2c00      	cmp	r4, #0
   80cee:	d1f1      	bne.n	80cd4 <printi+0x24>
	}

	if (neg) {
   80cf0:	b156      	cbz	r6, 80d08 <printi+0x58>
		if( width && (pad & PAD_ZERO) ) {
   80cf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80cf4:	b11b      	cbz	r3, 80cfe <printi+0x4e>
   80cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80cf8:	f013 0f02 	tst.w	r3, #2
   80cfc:	d125      	bne.n	80d4a <printi+0x9a>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80cfe:	232d      	movs	r3, #45	; 0x2d
   80d00:	f805 3c01 	strb.w	r3, [r5, #-1]
   80d04:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80d06:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80d08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80d0c:	4629      	mov	r1, r5
   80d0e:	4638      	mov	r0, r7
   80d10:	4c14      	ldr	r4, [pc, #80]	; (80d64 <printi+0xb4>)
   80d12:	47a0      	blx	r4
   80d14:	4430      	add	r0, r6
}
   80d16:	b005      	add	sp, #20
   80d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
		print_buf[0] = '0';
   80d1a:	2330      	movs	r3, #48	; 0x30
   80d1c:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80d20:	2300      	movs	r3, #0
   80d22:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80d2a:	a901      	add	r1, sp, #4
   80d2c:	4c0d      	ldr	r4, [pc, #52]	; (80d64 <printi+0xb4>)
   80d2e:	47a0      	blx	r4
   80d30:	e7f1      	b.n	80d16 <printi+0x66>
	if (sg && b == 10 && i < 0) {
   80d32:	2900      	cmp	r1, #0
   80d34:	dac4      	bge.n	80cc0 <printi+0x10>
		u = -i;
   80d36:	424c      	negs	r4, r1
	*s = '\0';
   80d38:	2300      	movs	r3, #0
   80d3a:	f88d 300f 	strb.w	r3, [sp, #15]
	s = print_buf + PRINT_BUF_LEN-1;
   80d3e:	f10d 050f 	add.w	r5, sp, #15
	while (u) {
   80d42:	2c00      	cmp	r4, #0
   80d44:	d0d5      	beq.n	80cf2 <printi+0x42>
		neg = 1;
   80d46:	2601      	movs	r6, #1
   80d48:	e7c0      	b.n	80ccc <printi+0x1c>
	(void) uart_putchar(c);  //Send characters to uart
   80d4a:	202d      	movs	r0, #45	; 0x2d
   80d4c:	4b06      	ldr	r3, [pc, #24]	; (80d68 <printi+0xb8>)
   80d4e:	4798      	blx	r3
			--width;
   80d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80d52:	3b01      	subs	r3, #1
   80d54:	930a      	str	r3, [sp, #40]	; 0x28
			++pc;
   80d56:	2601      	movs	r6, #1
			--width;
   80d58:	e7d6      	b.n	80d08 <printi+0x58>
	register int t, neg = 0, pc = 0;
   80d5a:	461e      	mov	r6, r3
	s = print_buf + PRINT_BUF_LEN-1;
   80d5c:	f10d 050f 	add.w	r5, sp, #15
   80d60:	e7d2      	b.n	80d08 <printi+0x58>
   80d62:	bf00      	nop
   80d64:	00080c05 	.word	0x00080c05
   80d68:	00080f59 	.word	0x00080f59

00080d6c <print>:

static int print( char **out, const char *format, va_list args )
{
   80d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d70:	b087      	sub	sp, #28
   80d72:	4680      	mov	r8, r0
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
   80d74:	780b      	ldrb	r3, [r1, #0]
   80d76:	2b00      	cmp	r3, #0
   80d78:	f000 8094 	beq.w	80ea4 <print+0x138>
   80d7c:	468b      	mov	fp, r1
   80d7e:	4617      	mov	r7, r2
   80d80:	2500      	movs	r5, #0
	(void) uart_putchar(c);  //Send characters to uart
   80d82:	4e4e      	ldr	r6, [pc, #312]	; (80ebc <print+0x150>)
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
				scr[1] = '\0';
				pc += prints (out, scr, width, pad);
   80d84:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80ec4 <print+0x158>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80d88:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80ec8 <print+0x15c>
   80d8c:	e046      	b.n	80e1c <print+0xb0>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80d8e:	2200      	movs	r2, #0
   80d90:	e070      	b.n	80e74 <print+0x108>
				register char *s = (char *)va_arg( args, int );
   80d92:	6839      	ldr	r1, [r7, #0]
   80d94:	3704      	adds	r7, #4
				pc += prints (out, s?s:"(null)", width, pad);
   80d96:	484a      	ldr	r0, [pc, #296]	; (80ec0 <print+0x154>)
   80d98:	2900      	cmp	r1, #0
   80d9a:	bf08      	it	eq
   80d9c:	4601      	moveq	r1, r0
   80d9e:	4640      	mov	r0, r8
   80da0:	47d0      	blx	sl
   80da2:	4405      	add	r5, r0
				continue;
   80da4:	e035      	b.n	80e12 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80da6:	6839      	ldr	r1, [r7, #0]
   80da8:	3704      	adds	r7, #4
   80daa:	2061      	movs	r0, #97	; 0x61
   80dac:	9002      	str	r0, [sp, #8]
   80dae:	9301      	str	r3, [sp, #4]
   80db0:	9200      	str	r2, [sp, #0]
   80db2:	2301      	movs	r3, #1
   80db4:	220a      	movs	r2, #10
   80db6:	4640      	mov	r0, r8
   80db8:	47c8      	blx	r9
   80dba:	4405      	add	r5, r0
				continue;
   80dbc:	e029      	b.n	80e12 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80dbe:	6839      	ldr	r1, [r7, #0]
   80dc0:	3704      	adds	r7, #4
   80dc2:	2061      	movs	r0, #97	; 0x61
   80dc4:	9002      	str	r0, [sp, #8]
   80dc6:	9301      	str	r3, [sp, #4]
   80dc8:	9200      	str	r2, [sp, #0]
   80dca:	2300      	movs	r3, #0
   80dcc:	2210      	movs	r2, #16
   80dce:	4640      	mov	r0, r8
   80dd0:	47c8      	blx	r9
   80dd2:	4405      	add	r5, r0
				continue;
   80dd4:	e01d      	b.n	80e12 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80dd6:	6839      	ldr	r1, [r7, #0]
   80dd8:	3704      	adds	r7, #4
   80dda:	2041      	movs	r0, #65	; 0x41
   80ddc:	9002      	str	r0, [sp, #8]
   80dde:	9301      	str	r3, [sp, #4]
   80de0:	9200      	str	r2, [sp, #0]
   80de2:	2300      	movs	r3, #0
   80de4:	2210      	movs	r2, #16
   80de6:	4640      	mov	r0, r8
   80de8:	47c8      	blx	r9
   80dea:	4405      	add	r5, r0
				continue;
   80dec:	e011      	b.n	80e12 <print+0xa6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80dee:	6839      	ldr	r1, [r7, #0]
   80df0:	3704      	adds	r7, #4
   80df2:	2061      	movs	r0, #97	; 0x61
   80df4:	9002      	str	r0, [sp, #8]
   80df6:	9301      	str	r3, [sp, #4]
   80df8:	9200      	str	r2, [sp, #0]
   80dfa:	2300      	movs	r3, #0
   80dfc:	220a      	movs	r2, #10
   80dfe:	4640      	mov	r0, r8
   80e00:	47c8      	blx	r9
   80e02:	4405      	add	r5, r0
				continue;
   80e04:	e005      	b.n	80e12 <print+0xa6>
			++format;
   80e06:	46a3      	mov	fp, r4
	(void) uart_putchar(c);  //Send characters to uart
   80e08:	f89b 0000 	ldrb.w	r0, [fp]
   80e0c:	47b0      	blx	r6
			}
		}
		else {
		out:
			printchar (out, *format);
			++pc;
   80e0e:	3501      	adds	r5, #1
   80e10:	465c      	mov	r4, fp
	for (; *format != 0; ++format) {
   80e12:	f104 0b01 	add.w	fp, r4, #1
   80e16:	7863      	ldrb	r3, [r4, #1]
   80e18:	2b00      	cmp	r3, #0
   80e1a:	d044      	beq.n	80ea6 <print+0x13a>
		if (*format == '%') {
   80e1c:	2b25      	cmp	r3, #37	; 0x25
   80e1e:	d1f3      	bne.n	80e08 <print+0x9c>
			++format;
   80e20:	f10b 0401 	add.w	r4, fp, #1
			if (*format == '\0') break;
   80e24:	f89b 3001 	ldrb.w	r3, [fp, #1]
   80e28:	2b00      	cmp	r3, #0
   80e2a:	d03c      	beq.n	80ea6 <print+0x13a>
			if (*format == '%') goto out;
   80e2c:	2b25      	cmp	r3, #37	; 0x25
   80e2e:	d0ea      	beq.n	80e06 <print+0x9a>
			if (*format == '-') {
   80e30:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
   80e32:	bf06      	itte	eq
   80e34:	f10b 0402 	addeq.w	r4, fp, #2
				pad = PAD_RIGHT;
   80e38:	2301      	moveq	r3, #1
			width = pad = 0;
   80e3a:	2300      	movne	r3, #0
			while (*format == '0') {
   80e3c:	7822      	ldrb	r2, [r4, #0]
   80e3e:	2a30      	cmp	r2, #48	; 0x30
   80e40:	d105      	bne.n	80e4e <print+0xe2>
				pad |= PAD_ZERO;
   80e42:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80e46:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   80e4a:	2a30      	cmp	r2, #48	; 0x30
   80e4c:	d0f9      	beq.n	80e42 <print+0xd6>
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80e4e:	7821      	ldrb	r1, [r4, #0]
   80e50:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80e54:	b2d2      	uxtb	r2, r2
   80e56:	2a09      	cmp	r2, #9
   80e58:	d899      	bhi.n	80d8e <print+0x22>
   80e5a:	2200      	movs	r2, #0
				width *= 10;
   80e5c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
				width += *format - '0';
   80e60:	3930      	subs	r1, #48	; 0x30
   80e62:	eb01 0242 	add.w	r2, r1, r2, lsl #1
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80e66:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80e6a:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80e6e:	b2c0      	uxtb	r0, r0
   80e70:	2809      	cmp	r0, #9
   80e72:	d9f3      	bls.n	80e5c <print+0xf0>
			if( *format == 's' ) {
   80e74:	2973      	cmp	r1, #115	; 0x73
   80e76:	d08c      	beq.n	80d92 <print+0x26>
			if( *format == 'd' ) {
   80e78:	2964      	cmp	r1, #100	; 0x64
   80e7a:	d094      	beq.n	80da6 <print+0x3a>
			if( *format == 'x' ) {
   80e7c:	2978      	cmp	r1, #120	; 0x78
   80e7e:	d09e      	beq.n	80dbe <print+0x52>
			if( *format == 'X' ) {
   80e80:	2958      	cmp	r1, #88	; 0x58
   80e82:	d0a8      	beq.n	80dd6 <print+0x6a>
			if( *format == 'u' ) {
   80e84:	2975      	cmp	r1, #117	; 0x75
   80e86:	d0b2      	beq.n	80dee <print+0x82>
			if( *format == 'c' ) {
   80e88:	2963      	cmp	r1, #99	; 0x63
   80e8a:	d1c2      	bne.n	80e12 <print+0xa6>
				scr[0] = (char)va_arg( args, int );
   80e8c:	6839      	ldr	r1, [r7, #0]
   80e8e:	3704      	adds	r7, #4
   80e90:	f88d 1014 	strb.w	r1, [sp, #20]
				scr[1] = '\0';
   80e94:	2100      	movs	r1, #0
   80e96:	f88d 1015 	strb.w	r1, [sp, #21]
				pc += prints (out, scr, width, pad);
   80e9a:	a905      	add	r1, sp, #20
   80e9c:	4640      	mov	r0, r8
   80e9e:	47d0      	blx	sl
   80ea0:	4405      	add	r5, r0
				continue;
   80ea2:	e7b6      	b.n	80e12 <print+0xa6>
	register int pc = 0;
   80ea4:	2500      	movs	r5, #0
		}
	}
	if (out) **out = '\0';
   80ea6:	f1b8 0f00 	cmp.w	r8, #0
   80eaa:	d003      	beq.n	80eb4 <print+0x148>
   80eac:	f8d8 3000 	ldr.w	r3, [r8]
   80eb0:	2200      	movs	r2, #0
   80eb2:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80eb4:	4628      	mov	r0, r5
   80eb6:	b007      	add	sp, #28
   80eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80ebc:	00080f59 	.word	0x00080f59
   80ec0:	00081f5c 	.word	0x00081f5c
   80ec4:	00080c05 	.word	0x00080c05
   80ec8:	00080cb1 	.word	0x00080cb1

00080ecc <printf>:

int printf(const char *format, ...)
{
   80ecc:	b40f      	push	{r0, r1, r2, r3}
   80ece:	b500      	push	{lr}
   80ed0:	b083      	sub	sp, #12
   80ed2:	aa04      	add	r2, sp, #16
   80ed4:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80ed8:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80eda:	2000      	movs	r0, #0
   80edc:	4b03      	ldr	r3, [pc, #12]	; (80eec <printf+0x20>)
   80ede:	4798      	blx	r3
}
   80ee0:	b003      	add	sp, #12
   80ee2:	f85d eb04 	ldr.w	lr, [sp], #4
   80ee6:	b004      	add	sp, #16
   80ee8:	4770      	bx	lr
   80eea:	bf00      	nop
   80eec:	00080d6d 	.word	0x00080d6d

00080ef0 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80ef0:	4b16      	ldr	r3, [pc, #88]	; (80f4c <configure_uart+0x5c>)
   80ef2:	2200      	movs	r2, #0
   80ef4:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80ef6:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ef8:	4b15      	ldr	r3, [pc, #84]	; (80f50 <configure_uart+0x60>)
   80efa:	f44f 7140 	mov.w	r1, #768	; 0x300
   80efe:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80f00:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80f02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80f04:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80f06:	4002      	ands	r2, r0
   80f08:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80f0c:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80f0e:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80f10:	f44f 7280 	mov.w	r2, #256	; 0x100
   80f14:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80f18:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80f1a:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80f1e:	21ac      	movs	r1, #172	; 0xac
   80f20:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80f22:	f240 2123 	movw	r1, #547	; 0x223
   80f26:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80f28:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80f2c:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80f2e:	f240 2102 	movw	r1, #514	; 0x202
   80f32:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80f36:	f04f 31ff 	mov.w	r1, #4294967295
   80f3a:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80f3c:	21e1      	movs	r1, #225	; 0xe1
   80f3e:	6099      	str	r1, [r3, #8]
   80f40:	4904      	ldr	r1, [pc, #16]	; (80f54 <configure_uart+0x64>)
   80f42:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80f44:	2250      	movs	r2, #80	; 0x50
   80f46:	601a      	str	r2, [r3, #0]
   80f48:	4770      	bx	lr
   80f4a:	bf00      	nop
   80f4c:	2000048c 	.word	0x2000048c
   80f50:	400e0e00 	.word	0x400e0e00
   80f54:	e000e100 	.word	0xe000e100

00080f58 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80f58:	4b07      	ldr	r3, [pc, #28]	; (80f78 <uart_putchar+0x20>)
   80f5a:	695b      	ldr	r3, [r3, #20]
   80f5c:	f013 0f02 	tst.w	r3, #2
   80f60:	d008      	beq.n	80f74 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80f62:	4b05      	ldr	r3, [pc, #20]	; (80f78 <uart_putchar+0x20>)
   80f64:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80f66:	461a      	mov	r2, r3
   80f68:	6953      	ldr	r3, [r2, #20]
   80f6a:	f413 7f00 	tst.w	r3, #512	; 0x200
   80f6e:	d0fb      	beq.n	80f68 <uart_putchar+0x10>
	return 0;
   80f70:	2000      	movs	r0, #0
   80f72:	4770      	bx	lr
	return 1;
   80f74:	2001      	movs	r0, #1
}
   80f76:	4770      	bx	lr
   80f78:	400e0800 	.word	0x400e0800

00080f7c <UART_Handler>:

void UART_Handler(void)
{
   80f7c:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80f7e:	4b15      	ldr	r3, [pc, #84]	; (80fd4 <UART_Handler+0x58>)
   80f80:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80f82:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80f86:	d003      	beq.n	80f90 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80f88:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80f8c:	4a11      	ldr	r2, [pc, #68]	; (80fd4 <UART_Handler+0x58>)
   80f8e:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80f90:	f013 0f01 	tst.w	r3, #1
   80f94:	d012      	beq.n	80fbc <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80f96:	4810      	ldr	r0, [pc, #64]	; (80fd8 <UART_Handler+0x5c>)
   80f98:	7842      	ldrb	r2, [r0, #1]
   80f9a:	1c53      	adds	r3, r2, #1
   80f9c:	4259      	negs	r1, r3
   80f9e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80fa2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80fa6:	bf58      	it	pl
   80fa8:	424b      	negpl	r3, r1
   80faa:	7801      	ldrb	r1, [r0, #0]
   80fac:	428b      	cmp	r3, r1
   80fae:	d006      	beq.n	80fbe <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80fb0:	4908      	ldr	r1, [pc, #32]	; (80fd4 <UART_Handler+0x58>)
   80fb2:	6988      	ldr	r0, [r1, #24]
   80fb4:	4908      	ldr	r1, [pc, #32]	; (80fd8 <UART_Handler+0x5c>)
   80fb6:	440a      	add	r2, r1
   80fb8:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80fba:	704b      	strb	r3, [r1, #1]
   80fbc:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80fbe:	4807      	ldr	r0, [pc, #28]	; (80fdc <UART_Handler+0x60>)
   80fc0:	4b07      	ldr	r3, [pc, #28]	; (80fe0 <UART_Handler+0x64>)
   80fc2:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80fc4:	4b03      	ldr	r3, [pc, #12]	; (80fd4 <UART_Handler+0x58>)
   80fc6:	699a      	ldr	r2, [r3, #24]
   80fc8:	4b03      	ldr	r3, [pc, #12]	; (80fd8 <UART_Handler+0x5c>)
   80fca:	7859      	ldrb	r1, [r3, #1]
   80fcc:	440b      	add	r3, r1
   80fce:	709a      	strb	r2, [r3, #2]
			return;
   80fd0:	bd08      	pop	{r3, pc}
   80fd2:	bf00      	nop
   80fd4:	400e0800 	.word	0x400e0800
   80fd8:	2000048c 	.word	0x2000048c
   80fdc:	00081f64 	.word	0x00081f64
   80fe0:	00080ecd 	.word	0x00080ecd

00080fe4 <__aeabi_drsub>:
   80fe4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80fe8:	e002      	b.n	80ff0 <__adddf3>
   80fea:	bf00      	nop

00080fec <__aeabi_dsub>:
   80fec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080ff0 <__adddf3>:
   80ff0:	b530      	push	{r4, r5, lr}
   80ff2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80ff6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80ffa:	ea94 0f05 	teq	r4, r5
   80ffe:	bf08      	it	eq
   81000:	ea90 0f02 	teqeq	r0, r2
   81004:	bf1f      	itttt	ne
   81006:	ea54 0c00 	orrsne.w	ip, r4, r0
   8100a:	ea55 0c02 	orrsne.w	ip, r5, r2
   8100e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81012:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81016:	f000 80e2 	beq.w	811de <__adddf3+0x1ee>
   8101a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8101e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81022:	bfb8      	it	lt
   81024:	426d      	neglt	r5, r5
   81026:	dd0c      	ble.n	81042 <__adddf3+0x52>
   81028:	442c      	add	r4, r5
   8102a:	ea80 0202 	eor.w	r2, r0, r2
   8102e:	ea81 0303 	eor.w	r3, r1, r3
   81032:	ea82 0000 	eor.w	r0, r2, r0
   81036:	ea83 0101 	eor.w	r1, r3, r1
   8103a:	ea80 0202 	eor.w	r2, r0, r2
   8103e:	ea81 0303 	eor.w	r3, r1, r3
   81042:	2d36      	cmp	r5, #54	; 0x36
   81044:	bf88      	it	hi
   81046:	bd30      	pophi	{r4, r5, pc}
   81048:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8104c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81050:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81054:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81058:	d002      	beq.n	81060 <__adddf3+0x70>
   8105a:	4240      	negs	r0, r0
   8105c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81060:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81064:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81068:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8106c:	d002      	beq.n	81074 <__adddf3+0x84>
   8106e:	4252      	negs	r2, r2
   81070:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81074:	ea94 0f05 	teq	r4, r5
   81078:	f000 80a7 	beq.w	811ca <__adddf3+0x1da>
   8107c:	f1a4 0401 	sub.w	r4, r4, #1
   81080:	f1d5 0e20 	rsbs	lr, r5, #32
   81084:	db0d      	blt.n	810a2 <__adddf3+0xb2>
   81086:	fa02 fc0e 	lsl.w	ip, r2, lr
   8108a:	fa22 f205 	lsr.w	r2, r2, r5
   8108e:	1880      	adds	r0, r0, r2
   81090:	f141 0100 	adc.w	r1, r1, #0
   81094:	fa03 f20e 	lsl.w	r2, r3, lr
   81098:	1880      	adds	r0, r0, r2
   8109a:	fa43 f305 	asr.w	r3, r3, r5
   8109e:	4159      	adcs	r1, r3
   810a0:	e00e      	b.n	810c0 <__adddf3+0xd0>
   810a2:	f1a5 0520 	sub.w	r5, r5, #32
   810a6:	f10e 0e20 	add.w	lr, lr, #32
   810aa:	2a01      	cmp	r2, #1
   810ac:	fa03 fc0e 	lsl.w	ip, r3, lr
   810b0:	bf28      	it	cs
   810b2:	f04c 0c02 	orrcs.w	ip, ip, #2
   810b6:	fa43 f305 	asr.w	r3, r3, r5
   810ba:	18c0      	adds	r0, r0, r3
   810bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   810c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   810c4:	d507      	bpl.n	810d6 <__adddf3+0xe6>
   810c6:	f04f 0e00 	mov.w	lr, #0
   810ca:	f1dc 0c00 	rsbs	ip, ip, #0
   810ce:	eb7e 0000 	sbcs.w	r0, lr, r0
   810d2:	eb6e 0101 	sbc.w	r1, lr, r1
   810d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   810da:	d31b      	bcc.n	81114 <__adddf3+0x124>
   810dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   810e0:	d30c      	bcc.n	810fc <__adddf3+0x10c>
   810e2:	0849      	lsrs	r1, r1, #1
   810e4:	ea5f 0030 	movs.w	r0, r0, rrx
   810e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   810ec:	f104 0401 	add.w	r4, r4, #1
   810f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   810f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   810f8:	f080 809a 	bcs.w	81230 <__adddf3+0x240>
   810fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81100:	bf08      	it	eq
   81102:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81106:	f150 0000 	adcs.w	r0, r0, #0
   8110a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8110e:	ea41 0105 	orr.w	r1, r1, r5
   81112:	bd30      	pop	{r4, r5, pc}
   81114:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81118:	4140      	adcs	r0, r0
   8111a:	eb41 0101 	adc.w	r1, r1, r1
   8111e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81122:	f1a4 0401 	sub.w	r4, r4, #1
   81126:	d1e9      	bne.n	810fc <__adddf3+0x10c>
   81128:	f091 0f00 	teq	r1, #0
   8112c:	bf04      	itt	eq
   8112e:	4601      	moveq	r1, r0
   81130:	2000      	moveq	r0, #0
   81132:	fab1 f381 	clz	r3, r1
   81136:	bf08      	it	eq
   81138:	3320      	addeq	r3, #32
   8113a:	f1a3 030b 	sub.w	r3, r3, #11
   8113e:	f1b3 0220 	subs.w	r2, r3, #32
   81142:	da0c      	bge.n	8115e <__adddf3+0x16e>
   81144:	320c      	adds	r2, #12
   81146:	dd08      	ble.n	8115a <__adddf3+0x16a>
   81148:	f102 0c14 	add.w	ip, r2, #20
   8114c:	f1c2 020c 	rsb	r2, r2, #12
   81150:	fa01 f00c 	lsl.w	r0, r1, ip
   81154:	fa21 f102 	lsr.w	r1, r1, r2
   81158:	e00c      	b.n	81174 <__adddf3+0x184>
   8115a:	f102 0214 	add.w	r2, r2, #20
   8115e:	bfd8      	it	le
   81160:	f1c2 0c20 	rsble	ip, r2, #32
   81164:	fa01 f102 	lsl.w	r1, r1, r2
   81168:	fa20 fc0c 	lsr.w	ip, r0, ip
   8116c:	bfdc      	itt	le
   8116e:	ea41 010c 	orrle.w	r1, r1, ip
   81172:	4090      	lslle	r0, r2
   81174:	1ae4      	subs	r4, r4, r3
   81176:	bfa2      	ittt	ge
   81178:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8117c:	4329      	orrge	r1, r5
   8117e:	bd30      	popge	{r4, r5, pc}
   81180:	ea6f 0404 	mvn.w	r4, r4
   81184:	3c1f      	subs	r4, #31
   81186:	da1c      	bge.n	811c2 <__adddf3+0x1d2>
   81188:	340c      	adds	r4, #12
   8118a:	dc0e      	bgt.n	811aa <__adddf3+0x1ba>
   8118c:	f104 0414 	add.w	r4, r4, #20
   81190:	f1c4 0220 	rsb	r2, r4, #32
   81194:	fa20 f004 	lsr.w	r0, r0, r4
   81198:	fa01 f302 	lsl.w	r3, r1, r2
   8119c:	ea40 0003 	orr.w	r0, r0, r3
   811a0:	fa21 f304 	lsr.w	r3, r1, r4
   811a4:	ea45 0103 	orr.w	r1, r5, r3
   811a8:	bd30      	pop	{r4, r5, pc}
   811aa:	f1c4 040c 	rsb	r4, r4, #12
   811ae:	f1c4 0220 	rsb	r2, r4, #32
   811b2:	fa20 f002 	lsr.w	r0, r0, r2
   811b6:	fa01 f304 	lsl.w	r3, r1, r4
   811ba:	ea40 0003 	orr.w	r0, r0, r3
   811be:	4629      	mov	r1, r5
   811c0:	bd30      	pop	{r4, r5, pc}
   811c2:	fa21 f004 	lsr.w	r0, r1, r4
   811c6:	4629      	mov	r1, r5
   811c8:	bd30      	pop	{r4, r5, pc}
   811ca:	f094 0f00 	teq	r4, #0
   811ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   811d2:	bf06      	itte	eq
   811d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   811d8:	3401      	addeq	r4, #1
   811da:	3d01      	subne	r5, #1
   811dc:	e74e      	b.n	8107c <__adddf3+0x8c>
   811de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   811e2:	bf18      	it	ne
   811e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   811e8:	d029      	beq.n	8123e <__adddf3+0x24e>
   811ea:	ea94 0f05 	teq	r4, r5
   811ee:	bf08      	it	eq
   811f0:	ea90 0f02 	teqeq	r0, r2
   811f4:	d005      	beq.n	81202 <__adddf3+0x212>
   811f6:	ea54 0c00 	orrs.w	ip, r4, r0
   811fa:	bf04      	itt	eq
   811fc:	4619      	moveq	r1, r3
   811fe:	4610      	moveq	r0, r2
   81200:	bd30      	pop	{r4, r5, pc}
   81202:	ea91 0f03 	teq	r1, r3
   81206:	bf1e      	ittt	ne
   81208:	2100      	movne	r1, #0
   8120a:	2000      	movne	r0, #0
   8120c:	bd30      	popne	{r4, r5, pc}
   8120e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81212:	d105      	bne.n	81220 <__adddf3+0x230>
   81214:	0040      	lsls	r0, r0, #1
   81216:	4149      	adcs	r1, r1
   81218:	bf28      	it	cs
   8121a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8121e:	bd30      	pop	{r4, r5, pc}
   81220:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81224:	bf3c      	itt	cc
   81226:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8122a:	bd30      	popcc	{r4, r5, pc}
   8122c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81230:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81234:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81238:	f04f 0000 	mov.w	r0, #0
   8123c:	bd30      	pop	{r4, r5, pc}
   8123e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81242:	bf1a      	itte	ne
   81244:	4619      	movne	r1, r3
   81246:	4610      	movne	r0, r2
   81248:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8124c:	bf1c      	itt	ne
   8124e:	460b      	movne	r3, r1
   81250:	4602      	movne	r2, r0
   81252:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81256:	bf06      	itte	eq
   81258:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8125c:	ea91 0f03 	teqeq	r1, r3
   81260:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81264:	bd30      	pop	{r4, r5, pc}
   81266:	bf00      	nop

00081268 <__aeabi_ui2d>:
   81268:	f090 0f00 	teq	r0, #0
   8126c:	bf04      	itt	eq
   8126e:	2100      	moveq	r1, #0
   81270:	4770      	bxeq	lr
   81272:	b530      	push	{r4, r5, lr}
   81274:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81278:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8127c:	f04f 0500 	mov.w	r5, #0
   81280:	f04f 0100 	mov.w	r1, #0
   81284:	e750      	b.n	81128 <__adddf3+0x138>
   81286:	bf00      	nop

00081288 <__aeabi_i2d>:
   81288:	f090 0f00 	teq	r0, #0
   8128c:	bf04      	itt	eq
   8128e:	2100      	moveq	r1, #0
   81290:	4770      	bxeq	lr
   81292:	b530      	push	{r4, r5, lr}
   81294:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81298:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8129c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   812a0:	bf48      	it	mi
   812a2:	4240      	negmi	r0, r0
   812a4:	f04f 0100 	mov.w	r1, #0
   812a8:	e73e      	b.n	81128 <__adddf3+0x138>
   812aa:	bf00      	nop

000812ac <__aeabi_f2d>:
   812ac:	0042      	lsls	r2, r0, #1
   812ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
   812b2:	ea4f 0131 	mov.w	r1, r1, rrx
   812b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   812ba:	bf1f      	itttt	ne
   812bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   812c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   812c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   812c8:	4770      	bxne	lr
   812ca:	f092 0f00 	teq	r2, #0
   812ce:	bf14      	ite	ne
   812d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   812d4:	4770      	bxeq	lr
   812d6:	b530      	push	{r4, r5, lr}
   812d8:	f44f 7460 	mov.w	r4, #896	; 0x380
   812dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   812e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   812e4:	e720      	b.n	81128 <__adddf3+0x138>
   812e6:	bf00      	nop

000812e8 <__aeabi_ul2d>:
   812e8:	ea50 0201 	orrs.w	r2, r0, r1
   812ec:	bf08      	it	eq
   812ee:	4770      	bxeq	lr
   812f0:	b530      	push	{r4, r5, lr}
   812f2:	f04f 0500 	mov.w	r5, #0
   812f6:	e00a      	b.n	8130e <__aeabi_l2d+0x16>

000812f8 <__aeabi_l2d>:
   812f8:	ea50 0201 	orrs.w	r2, r0, r1
   812fc:	bf08      	it	eq
   812fe:	4770      	bxeq	lr
   81300:	b530      	push	{r4, r5, lr}
   81302:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81306:	d502      	bpl.n	8130e <__aeabi_l2d+0x16>
   81308:	4240      	negs	r0, r0
   8130a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8130e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81312:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81316:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8131a:	f43f aedc 	beq.w	810d6 <__adddf3+0xe6>
   8131e:	f04f 0203 	mov.w	r2, #3
   81322:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81326:	bf18      	it	ne
   81328:	3203      	addne	r2, #3
   8132a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8132e:	bf18      	it	ne
   81330:	3203      	addne	r2, #3
   81332:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81336:	f1c2 0320 	rsb	r3, r2, #32
   8133a:	fa00 fc03 	lsl.w	ip, r0, r3
   8133e:	fa20 f002 	lsr.w	r0, r0, r2
   81342:	fa01 fe03 	lsl.w	lr, r1, r3
   81346:	ea40 000e 	orr.w	r0, r0, lr
   8134a:	fa21 f102 	lsr.w	r1, r1, r2
   8134e:	4414      	add	r4, r2
   81350:	e6c1      	b.n	810d6 <__adddf3+0xe6>
   81352:	bf00      	nop

00081354 <__aeabi_dmul>:
   81354:	b570      	push	{r4, r5, r6, lr}
   81356:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8135a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8135e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81362:	bf1d      	ittte	ne
   81364:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81368:	ea94 0f0c 	teqne	r4, ip
   8136c:	ea95 0f0c 	teqne	r5, ip
   81370:	f000 f8de 	bleq	81530 <__aeabi_dmul+0x1dc>
   81374:	442c      	add	r4, r5
   81376:	ea81 0603 	eor.w	r6, r1, r3
   8137a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8137e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81382:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81386:	bf18      	it	ne
   81388:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8138c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81390:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81394:	d038      	beq.n	81408 <__aeabi_dmul+0xb4>
   81396:	fba0 ce02 	umull	ip, lr, r0, r2
   8139a:	f04f 0500 	mov.w	r5, #0
   8139e:	fbe1 e502 	umlal	lr, r5, r1, r2
   813a2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   813a6:	fbe0 e503 	umlal	lr, r5, r0, r3
   813aa:	f04f 0600 	mov.w	r6, #0
   813ae:	fbe1 5603 	umlal	r5, r6, r1, r3
   813b2:	f09c 0f00 	teq	ip, #0
   813b6:	bf18      	it	ne
   813b8:	f04e 0e01 	orrne.w	lr, lr, #1
   813bc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   813c0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   813c4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   813c8:	d204      	bcs.n	813d4 <__aeabi_dmul+0x80>
   813ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   813ce:	416d      	adcs	r5, r5
   813d0:	eb46 0606 	adc.w	r6, r6, r6
   813d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   813d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   813dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   813e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   813e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   813e8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   813ec:	bf88      	it	hi
   813ee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   813f2:	d81e      	bhi.n	81432 <__aeabi_dmul+0xde>
   813f4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   813f8:	bf08      	it	eq
   813fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   813fe:	f150 0000 	adcs.w	r0, r0, #0
   81402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81406:	bd70      	pop	{r4, r5, r6, pc}
   81408:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8140c:	ea46 0101 	orr.w	r1, r6, r1
   81410:	ea40 0002 	orr.w	r0, r0, r2
   81414:	ea81 0103 	eor.w	r1, r1, r3
   81418:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8141c:	bfc2      	ittt	gt
   8141e:	ebd4 050c 	rsbsgt	r5, r4, ip
   81422:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81426:	bd70      	popgt	{r4, r5, r6, pc}
   81428:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8142c:	f04f 0e00 	mov.w	lr, #0
   81430:	3c01      	subs	r4, #1
   81432:	f300 80ab 	bgt.w	8158c <__aeabi_dmul+0x238>
   81436:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8143a:	bfde      	ittt	le
   8143c:	2000      	movle	r0, #0
   8143e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81442:	bd70      	pople	{r4, r5, r6, pc}
   81444:	f1c4 0400 	rsb	r4, r4, #0
   81448:	3c20      	subs	r4, #32
   8144a:	da35      	bge.n	814b8 <__aeabi_dmul+0x164>
   8144c:	340c      	adds	r4, #12
   8144e:	dc1b      	bgt.n	81488 <__aeabi_dmul+0x134>
   81450:	f104 0414 	add.w	r4, r4, #20
   81454:	f1c4 0520 	rsb	r5, r4, #32
   81458:	fa00 f305 	lsl.w	r3, r0, r5
   8145c:	fa20 f004 	lsr.w	r0, r0, r4
   81460:	fa01 f205 	lsl.w	r2, r1, r5
   81464:	ea40 0002 	orr.w	r0, r0, r2
   81468:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8146c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81470:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81474:	fa21 f604 	lsr.w	r6, r1, r4
   81478:	eb42 0106 	adc.w	r1, r2, r6
   8147c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81480:	bf08      	it	eq
   81482:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81486:	bd70      	pop	{r4, r5, r6, pc}
   81488:	f1c4 040c 	rsb	r4, r4, #12
   8148c:	f1c4 0520 	rsb	r5, r4, #32
   81490:	fa00 f304 	lsl.w	r3, r0, r4
   81494:	fa20 f005 	lsr.w	r0, r0, r5
   81498:	fa01 f204 	lsl.w	r2, r1, r4
   8149c:	ea40 0002 	orr.w	r0, r0, r2
   814a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   814a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   814a8:	f141 0100 	adc.w	r1, r1, #0
   814ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   814b0:	bf08      	it	eq
   814b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   814b6:	bd70      	pop	{r4, r5, r6, pc}
   814b8:	f1c4 0520 	rsb	r5, r4, #32
   814bc:	fa00 f205 	lsl.w	r2, r0, r5
   814c0:	ea4e 0e02 	orr.w	lr, lr, r2
   814c4:	fa20 f304 	lsr.w	r3, r0, r4
   814c8:	fa01 f205 	lsl.w	r2, r1, r5
   814cc:	ea43 0302 	orr.w	r3, r3, r2
   814d0:	fa21 f004 	lsr.w	r0, r1, r4
   814d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   814d8:	fa21 f204 	lsr.w	r2, r1, r4
   814dc:	ea20 0002 	bic.w	r0, r0, r2
   814e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   814e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   814e8:	bf08      	it	eq
   814ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   814ee:	bd70      	pop	{r4, r5, r6, pc}
   814f0:	f094 0f00 	teq	r4, #0
   814f4:	d10f      	bne.n	81516 <__aeabi_dmul+0x1c2>
   814f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   814fa:	0040      	lsls	r0, r0, #1
   814fc:	eb41 0101 	adc.w	r1, r1, r1
   81500:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81504:	bf08      	it	eq
   81506:	3c01      	subeq	r4, #1
   81508:	d0f7      	beq.n	814fa <__aeabi_dmul+0x1a6>
   8150a:	ea41 0106 	orr.w	r1, r1, r6
   8150e:	f095 0f00 	teq	r5, #0
   81512:	bf18      	it	ne
   81514:	4770      	bxne	lr
   81516:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8151a:	0052      	lsls	r2, r2, #1
   8151c:	eb43 0303 	adc.w	r3, r3, r3
   81520:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81524:	bf08      	it	eq
   81526:	3d01      	subeq	r5, #1
   81528:	d0f7      	beq.n	8151a <__aeabi_dmul+0x1c6>
   8152a:	ea43 0306 	orr.w	r3, r3, r6
   8152e:	4770      	bx	lr
   81530:	ea94 0f0c 	teq	r4, ip
   81534:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81538:	bf18      	it	ne
   8153a:	ea95 0f0c 	teqne	r5, ip
   8153e:	d00c      	beq.n	8155a <__aeabi_dmul+0x206>
   81540:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81544:	bf18      	it	ne
   81546:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8154a:	d1d1      	bne.n	814f0 <__aeabi_dmul+0x19c>
   8154c:	ea81 0103 	eor.w	r1, r1, r3
   81550:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81554:	f04f 0000 	mov.w	r0, #0
   81558:	bd70      	pop	{r4, r5, r6, pc}
   8155a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8155e:	bf06      	itte	eq
   81560:	4610      	moveq	r0, r2
   81562:	4619      	moveq	r1, r3
   81564:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81568:	d019      	beq.n	8159e <__aeabi_dmul+0x24a>
   8156a:	ea94 0f0c 	teq	r4, ip
   8156e:	d102      	bne.n	81576 <__aeabi_dmul+0x222>
   81570:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81574:	d113      	bne.n	8159e <__aeabi_dmul+0x24a>
   81576:	ea95 0f0c 	teq	r5, ip
   8157a:	d105      	bne.n	81588 <__aeabi_dmul+0x234>
   8157c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81580:	bf1c      	itt	ne
   81582:	4610      	movne	r0, r2
   81584:	4619      	movne	r1, r3
   81586:	d10a      	bne.n	8159e <__aeabi_dmul+0x24a>
   81588:	ea81 0103 	eor.w	r1, r1, r3
   8158c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81590:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81594:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81598:	f04f 0000 	mov.w	r0, #0
   8159c:	bd70      	pop	{r4, r5, r6, pc}
   8159e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   815a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   815a6:	bd70      	pop	{r4, r5, r6, pc}

000815a8 <__aeabi_ddiv>:
   815a8:	b570      	push	{r4, r5, r6, lr}
   815aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
   815ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   815b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   815b6:	bf1d      	ittte	ne
   815b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   815bc:	ea94 0f0c 	teqne	r4, ip
   815c0:	ea95 0f0c 	teqne	r5, ip
   815c4:	f000 f8a7 	bleq	81716 <__aeabi_ddiv+0x16e>
   815c8:	eba4 0405 	sub.w	r4, r4, r5
   815cc:	ea81 0e03 	eor.w	lr, r1, r3
   815d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   815d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   815d8:	f000 8088 	beq.w	816ec <__aeabi_ddiv+0x144>
   815dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   815e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   815e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   815e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   815ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
   815f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   815f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   815f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   815fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81600:	429d      	cmp	r5, r3
   81602:	bf08      	it	eq
   81604:	4296      	cmpeq	r6, r2
   81606:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8160a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8160e:	d202      	bcs.n	81616 <__aeabi_ddiv+0x6e>
   81610:	085b      	lsrs	r3, r3, #1
   81612:	ea4f 0232 	mov.w	r2, r2, rrx
   81616:	1ab6      	subs	r6, r6, r2
   81618:	eb65 0503 	sbc.w	r5, r5, r3
   8161c:	085b      	lsrs	r3, r3, #1
   8161e:	ea4f 0232 	mov.w	r2, r2, rrx
   81622:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81626:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8162a:	ebb6 0e02 	subs.w	lr, r6, r2
   8162e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81632:	bf22      	ittt	cs
   81634:	1ab6      	subcs	r6, r6, r2
   81636:	4675      	movcs	r5, lr
   81638:	ea40 000c 	orrcs.w	r0, r0, ip
   8163c:	085b      	lsrs	r3, r3, #1
   8163e:	ea4f 0232 	mov.w	r2, r2, rrx
   81642:	ebb6 0e02 	subs.w	lr, r6, r2
   81646:	eb75 0e03 	sbcs.w	lr, r5, r3
   8164a:	bf22      	ittt	cs
   8164c:	1ab6      	subcs	r6, r6, r2
   8164e:	4675      	movcs	r5, lr
   81650:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81654:	085b      	lsrs	r3, r3, #1
   81656:	ea4f 0232 	mov.w	r2, r2, rrx
   8165a:	ebb6 0e02 	subs.w	lr, r6, r2
   8165e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81662:	bf22      	ittt	cs
   81664:	1ab6      	subcs	r6, r6, r2
   81666:	4675      	movcs	r5, lr
   81668:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8166c:	085b      	lsrs	r3, r3, #1
   8166e:	ea4f 0232 	mov.w	r2, r2, rrx
   81672:	ebb6 0e02 	subs.w	lr, r6, r2
   81676:	eb75 0e03 	sbcs.w	lr, r5, r3
   8167a:	bf22      	ittt	cs
   8167c:	1ab6      	subcs	r6, r6, r2
   8167e:	4675      	movcs	r5, lr
   81680:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81684:	ea55 0e06 	orrs.w	lr, r5, r6
   81688:	d018      	beq.n	816bc <__aeabi_ddiv+0x114>
   8168a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8168e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81692:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81696:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8169a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8169e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   816a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   816a6:	d1c0      	bne.n	8162a <__aeabi_ddiv+0x82>
   816a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   816ac:	d10b      	bne.n	816c6 <__aeabi_ddiv+0x11e>
   816ae:	ea41 0100 	orr.w	r1, r1, r0
   816b2:	f04f 0000 	mov.w	r0, #0
   816b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   816ba:	e7b6      	b.n	8162a <__aeabi_ddiv+0x82>
   816bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   816c0:	bf04      	itt	eq
   816c2:	4301      	orreq	r1, r0
   816c4:	2000      	moveq	r0, #0
   816c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   816ca:	bf88      	it	hi
   816cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   816d0:	f63f aeaf 	bhi.w	81432 <__aeabi_dmul+0xde>
   816d4:	ebb5 0c03 	subs.w	ip, r5, r3
   816d8:	bf04      	itt	eq
   816da:	ebb6 0c02 	subseq.w	ip, r6, r2
   816de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   816e2:	f150 0000 	adcs.w	r0, r0, #0
   816e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   816ea:	bd70      	pop	{r4, r5, r6, pc}
   816ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   816f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   816f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   816f8:	bfc2      	ittt	gt
   816fa:	ebd4 050c 	rsbsgt	r5, r4, ip
   816fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81702:	bd70      	popgt	{r4, r5, r6, pc}
   81704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81708:	f04f 0e00 	mov.w	lr, #0
   8170c:	3c01      	subs	r4, #1
   8170e:	e690      	b.n	81432 <__aeabi_dmul+0xde>
   81710:	ea45 0e06 	orr.w	lr, r5, r6
   81714:	e68d      	b.n	81432 <__aeabi_dmul+0xde>
   81716:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8171a:	ea94 0f0c 	teq	r4, ip
   8171e:	bf08      	it	eq
   81720:	ea95 0f0c 	teqeq	r5, ip
   81724:	f43f af3b 	beq.w	8159e <__aeabi_dmul+0x24a>
   81728:	ea94 0f0c 	teq	r4, ip
   8172c:	d10a      	bne.n	81744 <__aeabi_ddiv+0x19c>
   8172e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81732:	f47f af34 	bne.w	8159e <__aeabi_dmul+0x24a>
   81736:	ea95 0f0c 	teq	r5, ip
   8173a:	f47f af25 	bne.w	81588 <__aeabi_dmul+0x234>
   8173e:	4610      	mov	r0, r2
   81740:	4619      	mov	r1, r3
   81742:	e72c      	b.n	8159e <__aeabi_dmul+0x24a>
   81744:	ea95 0f0c 	teq	r5, ip
   81748:	d106      	bne.n	81758 <__aeabi_ddiv+0x1b0>
   8174a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8174e:	f43f aefd 	beq.w	8154c <__aeabi_dmul+0x1f8>
   81752:	4610      	mov	r0, r2
   81754:	4619      	mov	r1, r3
   81756:	e722      	b.n	8159e <__aeabi_dmul+0x24a>
   81758:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8175c:	bf18      	it	ne
   8175e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81762:	f47f aec5 	bne.w	814f0 <__aeabi_dmul+0x19c>
   81766:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8176a:	f47f af0d 	bne.w	81588 <__aeabi_dmul+0x234>
   8176e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81772:	f47f aeeb 	bne.w	8154c <__aeabi_dmul+0x1f8>
   81776:	e712      	b.n	8159e <__aeabi_dmul+0x24a>

00081778 <__aeabi_d2uiz>:
   81778:	004a      	lsls	r2, r1, #1
   8177a:	d211      	bcs.n	817a0 <__aeabi_d2uiz+0x28>
   8177c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81780:	d211      	bcs.n	817a6 <__aeabi_d2uiz+0x2e>
   81782:	d50d      	bpl.n	817a0 <__aeabi_d2uiz+0x28>
   81784:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81788:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8178c:	d40e      	bmi.n	817ac <__aeabi_d2uiz+0x34>
   8178e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81792:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81796:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8179a:	fa23 f002 	lsr.w	r0, r3, r2
   8179e:	4770      	bx	lr
   817a0:	f04f 0000 	mov.w	r0, #0
   817a4:	4770      	bx	lr
   817a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   817aa:	d102      	bne.n	817b2 <__aeabi_d2uiz+0x3a>
   817ac:	f04f 30ff 	mov.w	r0, #4294967295
   817b0:	4770      	bx	lr
   817b2:	f04f 0000 	mov.w	r0, #0
   817b6:	4770      	bx	lr

000817b8 <__aeabi_frsub>:
   817b8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   817bc:	e002      	b.n	817c4 <__addsf3>
   817be:	bf00      	nop

000817c0 <__aeabi_fsub>:
   817c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000817c4 <__addsf3>:
   817c4:	0042      	lsls	r2, r0, #1
   817c6:	bf1f      	itttt	ne
   817c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   817cc:	ea92 0f03 	teqne	r2, r3
   817d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   817d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   817d8:	d06a      	beq.n	818b0 <__addsf3+0xec>
   817da:	ea4f 6212 	mov.w	r2, r2, lsr #24
   817de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   817e2:	bfc1      	itttt	gt
   817e4:	18d2      	addgt	r2, r2, r3
   817e6:	4041      	eorgt	r1, r0
   817e8:	4048      	eorgt	r0, r1
   817ea:	4041      	eorgt	r1, r0
   817ec:	bfb8      	it	lt
   817ee:	425b      	neglt	r3, r3
   817f0:	2b19      	cmp	r3, #25
   817f2:	bf88      	it	hi
   817f4:	4770      	bxhi	lr
   817f6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   817fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   817fe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   81802:	bf18      	it	ne
   81804:	4240      	negne	r0, r0
   81806:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8180a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8180e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   81812:	bf18      	it	ne
   81814:	4249      	negne	r1, r1
   81816:	ea92 0f03 	teq	r2, r3
   8181a:	d03f      	beq.n	8189c <__addsf3+0xd8>
   8181c:	f1a2 0201 	sub.w	r2, r2, #1
   81820:	fa41 fc03 	asr.w	ip, r1, r3
   81824:	eb10 000c 	adds.w	r0, r0, ip
   81828:	f1c3 0320 	rsb	r3, r3, #32
   8182c:	fa01 f103 	lsl.w	r1, r1, r3
   81830:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81834:	d502      	bpl.n	8183c <__addsf3+0x78>
   81836:	4249      	negs	r1, r1
   81838:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   8183c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81840:	d313      	bcc.n	8186a <__addsf3+0xa6>
   81842:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   81846:	d306      	bcc.n	81856 <__addsf3+0x92>
   81848:	0840      	lsrs	r0, r0, #1
   8184a:	ea4f 0131 	mov.w	r1, r1, rrx
   8184e:	f102 0201 	add.w	r2, r2, #1
   81852:	2afe      	cmp	r2, #254	; 0xfe
   81854:	d251      	bcs.n	818fa <__addsf3+0x136>
   81856:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   8185a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8185e:	bf08      	it	eq
   81860:	f020 0001 	biceq.w	r0, r0, #1
   81864:	ea40 0003 	orr.w	r0, r0, r3
   81868:	4770      	bx	lr
   8186a:	0049      	lsls	r1, r1, #1
   8186c:	eb40 0000 	adc.w	r0, r0, r0
   81870:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81874:	f1a2 0201 	sub.w	r2, r2, #1
   81878:	d1ed      	bne.n	81856 <__addsf3+0x92>
   8187a:	fab0 fc80 	clz	ip, r0
   8187e:	f1ac 0c08 	sub.w	ip, ip, #8
   81882:	ebb2 020c 	subs.w	r2, r2, ip
   81886:	fa00 f00c 	lsl.w	r0, r0, ip
   8188a:	bfaa      	itet	ge
   8188c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81890:	4252      	neglt	r2, r2
   81892:	4318      	orrge	r0, r3
   81894:	bfbc      	itt	lt
   81896:	40d0      	lsrlt	r0, r2
   81898:	4318      	orrlt	r0, r3
   8189a:	4770      	bx	lr
   8189c:	f092 0f00 	teq	r2, #0
   818a0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   818a4:	bf06      	itte	eq
   818a6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   818aa:	3201      	addeq	r2, #1
   818ac:	3b01      	subne	r3, #1
   818ae:	e7b5      	b.n	8181c <__addsf3+0x58>
   818b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   818b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   818b8:	bf18      	it	ne
   818ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   818be:	d021      	beq.n	81904 <__addsf3+0x140>
   818c0:	ea92 0f03 	teq	r2, r3
   818c4:	d004      	beq.n	818d0 <__addsf3+0x10c>
   818c6:	f092 0f00 	teq	r2, #0
   818ca:	bf08      	it	eq
   818cc:	4608      	moveq	r0, r1
   818ce:	4770      	bx	lr
   818d0:	ea90 0f01 	teq	r0, r1
   818d4:	bf1c      	itt	ne
   818d6:	2000      	movne	r0, #0
   818d8:	4770      	bxne	lr
   818da:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   818de:	d104      	bne.n	818ea <__addsf3+0x126>
   818e0:	0040      	lsls	r0, r0, #1
   818e2:	bf28      	it	cs
   818e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   818e8:	4770      	bx	lr
   818ea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   818ee:	bf3c      	itt	cc
   818f0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   818f4:	4770      	bxcc	lr
   818f6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   818fa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   818fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81902:	4770      	bx	lr
   81904:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81908:	bf16      	itet	ne
   8190a:	4608      	movne	r0, r1
   8190c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81910:	4601      	movne	r1, r0
   81912:	0242      	lsls	r2, r0, #9
   81914:	bf06      	itte	eq
   81916:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   8191a:	ea90 0f01 	teqeq	r0, r1
   8191e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81922:	4770      	bx	lr

00081924 <__aeabi_ui2f>:
   81924:	f04f 0300 	mov.w	r3, #0
   81928:	e004      	b.n	81934 <__aeabi_i2f+0x8>
   8192a:	bf00      	nop

0008192c <__aeabi_i2f>:
   8192c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81930:	bf48      	it	mi
   81932:	4240      	negmi	r0, r0
   81934:	ea5f 0c00 	movs.w	ip, r0
   81938:	bf08      	it	eq
   8193a:	4770      	bxeq	lr
   8193c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81940:	4601      	mov	r1, r0
   81942:	f04f 0000 	mov.w	r0, #0
   81946:	e01c      	b.n	81982 <__aeabi_l2f+0x2a>

00081948 <__aeabi_ul2f>:
   81948:	ea50 0201 	orrs.w	r2, r0, r1
   8194c:	bf08      	it	eq
   8194e:	4770      	bxeq	lr
   81950:	f04f 0300 	mov.w	r3, #0
   81954:	e00a      	b.n	8196c <__aeabi_l2f+0x14>
   81956:	bf00      	nop

00081958 <__aeabi_l2f>:
   81958:	ea50 0201 	orrs.w	r2, r0, r1
   8195c:	bf08      	it	eq
   8195e:	4770      	bxeq	lr
   81960:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81964:	d502      	bpl.n	8196c <__aeabi_l2f+0x14>
   81966:	4240      	negs	r0, r0
   81968:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8196c:	ea5f 0c01 	movs.w	ip, r1
   81970:	bf02      	ittt	eq
   81972:	4684      	moveq	ip, r0
   81974:	4601      	moveq	r1, r0
   81976:	2000      	moveq	r0, #0
   81978:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   8197c:	bf08      	it	eq
   8197e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81982:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   81986:	fabc f28c 	clz	r2, ip
   8198a:	3a08      	subs	r2, #8
   8198c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81990:	db10      	blt.n	819b4 <__aeabi_l2f+0x5c>
   81992:	fa01 fc02 	lsl.w	ip, r1, r2
   81996:	4463      	add	r3, ip
   81998:	fa00 fc02 	lsl.w	ip, r0, r2
   8199c:	f1c2 0220 	rsb	r2, r2, #32
   819a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   819a4:	fa20 f202 	lsr.w	r2, r0, r2
   819a8:	eb43 0002 	adc.w	r0, r3, r2
   819ac:	bf08      	it	eq
   819ae:	f020 0001 	biceq.w	r0, r0, #1
   819b2:	4770      	bx	lr
   819b4:	f102 0220 	add.w	r2, r2, #32
   819b8:	fa01 fc02 	lsl.w	ip, r1, r2
   819bc:	f1c2 0220 	rsb	r2, r2, #32
   819c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   819c4:	fa21 f202 	lsr.w	r2, r1, r2
   819c8:	eb43 0002 	adc.w	r0, r3, r2
   819cc:	bf08      	it	eq
   819ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   819d2:	4770      	bx	lr

000819d4 <__aeabi_fmul>:
   819d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
   819d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   819dc:	bf1e      	ittt	ne
   819de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   819e2:	ea92 0f0c 	teqne	r2, ip
   819e6:	ea93 0f0c 	teqne	r3, ip
   819ea:	d06f      	beq.n	81acc <__aeabi_fmul+0xf8>
   819ec:	441a      	add	r2, r3
   819ee:	ea80 0c01 	eor.w	ip, r0, r1
   819f2:	0240      	lsls	r0, r0, #9
   819f4:	bf18      	it	ne
   819f6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   819fa:	d01e      	beq.n	81a3a <__aeabi_fmul+0x66>
   819fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81a00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   81a04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   81a08:	fba0 3101 	umull	r3, r1, r0, r1
   81a0c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81a10:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   81a14:	bf3e      	ittt	cc
   81a16:	0049      	lslcc	r1, r1, #1
   81a18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81a1c:	005b      	lslcc	r3, r3, #1
   81a1e:	ea40 0001 	orr.w	r0, r0, r1
   81a22:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   81a26:	2afd      	cmp	r2, #253	; 0xfd
   81a28:	d81d      	bhi.n	81a66 <__aeabi_fmul+0x92>
   81a2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81a32:	bf08      	it	eq
   81a34:	f020 0001 	biceq.w	r0, r0, #1
   81a38:	4770      	bx	lr
   81a3a:	f090 0f00 	teq	r0, #0
   81a3e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81a42:	bf08      	it	eq
   81a44:	0249      	lsleq	r1, r1, #9
   81a46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81a4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81a4e:	3a7f      	subs	r2, #127	; 0x7f
   81a50:	bfc2      	ittt	gt
   81a52:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81a56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81a5a:	4770      	bxgt	lr
   81a5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81a60:	f04f 0300 	mov.w	r3, #0
   81a64:	3a01      	subs	r2, #1
   81a66:	dc5d      	bgt.n	81b24 <__aeabi_fmul+0x150>
   81a68:	f112 0f19 	cmn.w	r2, #25
   81a6c:	bfdc      	itt	le
   81a6e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81a72:	4770      	bxle	lr
   81a74:	f1c2 0200 	rsb	r2, r2, #0
   81a78:	0041      	lsls	r1, r0, #1
   81a7a:	fa21 f102 	lsr.w	r1, r1, r2
   81a7e:	f1c2 0220 	rsb	r2, r2, #32
   81a82:	fa00 fc02 	lsl.w	ip, r0, r2
   81a86:	ea5f 0031 	movs.w	r0, r1, rrx
   81a8a:	f140 0000 	adc.w	r0, r0, #0
   81a8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81a92:	bf08      	it	eq
   81a94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81a98:	4770      	bx	lr
   81a9a:	f092 0f00 	teq	r2, #0
   81a9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81aa2:	bf02      	ittt	eq
   81aa4:	0040      	lsleq	r0, r0, #1
   81aa6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81aaa:	3a01      	subeq	r2, #1
   81aac:	d0f9      	beq.n	81aa2 <__aeabi_fmul+0xce>
   81aae:	ea40 000c 	orr.w	r0, r0, ip
   81ab2:	f093 0f00 	teq	r3, #0
   81ab6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81aba:	bf02      	ittt	eq
   81abc:	0049      	lsleq	r1, r1, #1
   81abe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81ac2:	3b01      	subeq	r3, #1
   81ac4:	d0f9      	beq.n	81aba <__aeabi_fmul+0xe6>
   81ac6:	ea41 010c 	orr.w	r1, r1, ip
   81aca:	e78f      	b.n	819ec <__aeabi_fmul+0x18>
   81acc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81ad0:	ea92 0f0c 	teq	r2, ip
   81ad4:	bf18      	it	ne
   81ad6:	ea93 0f0c 	teqne	r3, ip
   81ada:	d00a      	beq.n	81af2 <__aeabi_fmul+0x11e>
   81adc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81ae0:	bf18      	it	ne
   81ae2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81ae6:	d1d8      	bne.n	81a9a <__aeabi_fmul+0xc6>
   81ae8:	ea80 0001 	eor.w	r0, r0, r1
   81aec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81af0:	4770      	bx	lr
   81af2:	f090 0f00 	teq	r0, #0
   81af6:	bf17      	itett	ne
   81af8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   81afc:	4608      	moveq	r0, r1
   81afe:	f091 0f00 	teqne	r1, #0
   81b02:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   81b06:	d014      	beq.n	81b32 <__aeabi_fmul+0x15e>
   81b08:	ea92 0f0c 	teq	r2, ip
   81b0c:	d101      	bne.n	81b12 <__aeabi_fmul+0x13e>
   81b0e:	0242      	lsls	r2, r0, #9
   81b10:	d10f      	bne.n	81b32 <__aeabi_fmul+0x15e>
   81b12:	ea93 0f0c 	teq	r3, ip
   81b16:	d103      	bne.n	81b20 <__aeabi_fmul+0x14c>
   81b18:	024b      	lsls	r3, r1, #9
   81b1a:	bf18      	it	ne
   81b1c:	4608      	movne	r0, r1
   81b1e:	d108      	bne.n	81b32 <__aeabi_fmul+0x15e>
   81b20:	ea80 0001 	eor.w	r0, r0, r1
   81b24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81b30:	4770      	bx	lr
   81b32:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81b36:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81b3a:	4770      	bx	lr

00081b3c <__aeabi_fdiv>:
   81b3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81b40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81b44:	bf1e      	ittt	ne
   81b46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81b4a:	ea92 0f0c 	teqne	r2, ip
   81b4e:	ea93 0f0c 	teqne	r3, ip
   81b52:	d069      	beq.n	81c28 <__aeabi_fdiv+0xec>
   81b54:	eba2 0203 	sub.w	r2, r2, r3
   81b58:	ea80 0c01 	eor.w	ip, r0, r1
   81b5c:	0249      	lsls	r1, r1, #9
   81b5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81b62:	d037      	beq.n	81bd4 <__aeabi_fdiv+0x98>
   81b64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81b68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81b6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81b70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81b74:	428b      	cmp	r3, r1
   81b76:	bf38      	it	cc
   81b78:	005b      	lslcc	r3, r3, #1
   81b7a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81b7e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81b82:	428b      	cmp	r3, r1
   81b84:	bf24      	itt	cs
   81b86:	1a5b      	subcs	r3, r3, r1
   81b88:	ea40 000c 	orrcs.w	r0, r0, ip
   81b8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81b90:	bf24      	itt	cs
   81b92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   81b96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81b9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81b9e:	bf24      	itt	cs
   81ba0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81ba4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81ba8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81bac:	bf24      	itt	cs
   81bae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81bb2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81bb6:	011b      	lsls	r3, r3, #4
   81bb8:	bf18      	it	ne
   81bba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81bbe:	d1e0      	bne.n	81b82 <__aeabi_fdiv+0x46>
   81bc0:	2afd      	cmp	r2, #253	; 0xfd
   81bc2:	f63f af50 	bhi.w	81a66 <__aeabi_fmul+0x92>
   81bc6:	428b      	cmp	r3, r1
   81bc8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81bcc:	bf08      	it	eq
   81bce:	f020 0001 	biceq.w	r0, r0, #1
   81bd2:	4770      	bx	lr
   81bd4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81bd8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81bdc:	327f      	adds	r2, #127	; 0x7f
   81bde:	bfc2      	ittt	gt
   81be0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81be4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81be8:	4770      	bxgt	lr
   81bea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81bee:	f04f 0300 	mov.w	r3, #0
   81bf2:	3a01      	subs	r2, #1
   81bf4:	e737      	b.n	81a66 <__aeabi_fmul+0x92>
   81bf6:	f092 0f00 	teq	r2, #0
   81bfa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81bfe:	bf02      	ittt	eq
   81c00:	0040      	lsleq	r0, r0, #1
   81c02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81c06:	3a01      	subeq	r2, #1
   81c08:	d0f9      	beq.n	81bfe <__aeabi_fdiv+0xc2>
   81c0a:	ea40 000c 	orr.w	r0, r0, ip
   81c0e:	f093 0f00 	teq	r3, #0
   81c12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81c16:	bf02      	ittt	eq
   81c18:	0049      	lsleq	r1, r1, #1
   81c1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81c1e:	3b01      	subeq	r3, #1
   81c20:	d0f9      	beq.n	81c16 <__aeabi_fdiv+0xda>
   81c22:	ea41 010c 	orr.w	r1, r1, ip
   81c26:	e795      	b.n	81b54 <__aeabi_fdiv+0x18>
   81c28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81c2c:	ea92 0f0c 	teq	r2, ip
   81c30:	d108      	bne.n	81c44 <__aeabi_fdiv+0x108>
   81c32:	0242      	lsls	r2, r0, #9
   81c34:	f47f af7d 	bne.w	81b32 <__aeabi_fmul+0x15e>
   81c38:	ea93 0f0c 	teq	r3, ip
   81c3c:	f47f af70 	bne.w	81b20 <__aeabi_fmul+0x14c>
   81c40:	4608      	mov	r0, r1
   81c42:	e776      	b.n	81b32 <__aeabi_fmul+0x15e>
   81c44:	ea93 0f0c 	teq	r3, ip
   81c48:	d104      	bne.n	81c54 <__aeabi_fdiv+0x118>
   81c4a:	024b      	lsls	r3, r1, #9
   81c4c:	f43f af4c 	beq.w	81ae8 <__aeabi_fmul+0x114>
   81c50:	4608      	mov	r0, r1
   81c52:	e76e      	b.n	81b32 <__aeabi_fmul+0x15e>
   81c54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81c58:	bf18      	it	ne
   81c5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81c5e:	d1ca      	bne.n	81bf6 <__aeabi_fdiv+0xba>
   81c60:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81c64:	f47f af5c 	bne.w	81b20 <__aeabi_fmul+0x14c>
   81c68:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81c6c:	f47f af3c 	bne.w	81ae8 <__aeabi_fmul+0x114>
   81c70:	e75f      	b.n	81b32 <__aeabi_fmul+0x15e>
   81c72:	bf00      	nop

00081c74 <__gesf2>:
   81c74:	f04f 3cff 	mov.w	ip, #4294967295
   81c78:	e006      	b.n	81c88 <__cmpsf2+0x4>
   81c7a:	bf00      	nop

00081c7c <__lesf2>:
   81c7c:	f04f 0c01 	mov.w	ip, #1
   81c80:	e002      	b.n	81c88 <__cmpsf2+0x4>
   81c82:	bf00      	nop

00081c84 <__cmpsf2>:
   81c84:	f04f 0c01 	mov.w	ip, #1
   81c88:	f84d cd04 	str.w	ip, [sp, #-4]!
   81c8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81c90:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81c94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81c98:	bf18      	it	ne
   81c9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81c9e:	d011      	beq.n	81cc4 <__cmpsf2+0x40>
   81ca0:	b001      	add	sp, #4
   81ca2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   81ca6:	bf18      	it	ne
   81ca8:	ea90 0f01 	teqne	r0, r1
   81cac:	bf58      	it	pl
   81cae:	ebb2 0003 	subspl.w	r0, r2, r3
   81cb2:	bf88      	it	hi
   81cb4:	17c8      	asrhi	r0, r1, #31
   81cb6:	bf38      	it	cc
   81cb8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   81cbc:	bf18      	it	ne
   81cbe:	f040 0001 	orrne.w	r0, r0, #1
   81cc2:	4770      	bx	lr
   81cc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81cc8:	d102      	bne.n	81cd0 <__cmpsf2+0x4c>
   81cca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   81cce:	d105      	bne.n	81cdc <__cmpsf2+0x58>
   81cd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   81cd4:	d1e4      	bne.n	81ca0 <__cmpsf2+0x1c>
   81cd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   81cda:	d0e1      	beq.n	81ca0 <__cmpsf2+0x1c>
   81cdc:	f85d 0b04 	ldr.w	r0, [sp], #4
   81ce0:	4770      	bx	lr
   81ce2:	bf00      	nop

00081ce4 <__aeabi_cfrcmple>:
   81ce4:	4684      	mov	ip, r0
   81ce6:	4608      	mov	r0, r1
   81ce8:	4661      	mov	r1, ip
   81cea:	e7ff      	b.n	81cec <__aeabi_cfcmpeq>

00081cec <__aeabi_cfcmpeq>:
   81cec:	b50f      	push	{r0, r1, r2, r3, lr}
   81cee:	f7ff ffc9 	bl	81c84 <__cmpsf2>
   81cf2:	2800      	cmp	r0, #0
   81cf4:	bf48      	it	mi
   81cf6:	f110 0f00 	cmnmi.w	r0, #0
   81cfa:	bd0f      	pop	{r0, r1, r2, r3, pc}

00081cfc <__aeabi_fcmpeq>:
   81cfc:	f84d ed08 	str.w	lr, [sp, #-8]!
   81d00:	f7ff fff4 	bl	81cec <__aeabi_cfcmpeq>
   81d04:	bf0c      	ite	eq
   81d06:	2001      	moveq	r0, #1
   81d08:	2000      	movne	r0, #0
   81d0a:	f85d fb08 	ldr.w	pc, [sp], #8
   81d0e:	bf00      	nop

00081d10 <__aeabi_fcmplt>:
   81d10:	f84d ed08 	str.w	lr, [sp, #-8]!
   81d14:	f7ff ffea 	bl	81cec <__aeabi_cfcmpeq>
   81d18:	bf34      	ite	cc
   81d1a:	2001      	movcc	r0, #1
   81d1c:	2000      	movcs	r0, #0
   81d1e:	f85d fb08 	ldr.w	pc, [sp], #8
   81d22:	bf00      	nop

00081d24 <__aeabi_fcmple>:
   81d24:	f84d ed08 	str.w	lr, [sp, #-8]!
   81d28:	f7ff ffe0 	bl	81cec <__aeabi_cfcmpeq>
   81d2c:	bf94      	ite	ls
   81d2e:	2001      	movls	r0, #1
   81d30:	2000      	movhi	r0, #0
   81d32:	f85d fb08 	ldr.w	pc, [sp], #8
   81d36:	bf00      	nop

00081d38 <__aeabi_fcmpge>:
   81d38:	f84d ed08 	str.w	lr, [sp, #-8]!
   81d3c:	f7ff ffd2 	bl	81ce4 <__aeabi_cfrcmple>
   81d40:	bf94      	ite	ls
   81d42:	2001      	movls	r0, #1
   81d44:	2000      	movhi	r0, #0
   81d46:	f85d fb08 	ldr.w	pc, [sp], #8
   81d4a:	bf00      	nop

00081d4c <__aeabi_fcmpgt>:
   81d4c:	f84d ed08 	str.w	lr, [sp, #-8]!
   81d50:	f7ff ffc8 	bl	81ce4 <__aeabi_cfrcmple>
   81d54:	bf34      	ite	cc
   81d56:	2001      	movcc	r0, #1
   81d58:	2000      	movcs	r0, #0
   81d5a:	f85d fb08 	ldr.w	pc, [sp], #8
   81d5e:	bf00      	nop

00081d60 <__aeabi_f2iz>:
   81d60:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81d64:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81d68:	d30f      	bcc.n	81d8a <__aeabi_f2iz+0x2a>
   81d6a:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81d6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81d72:	d90d      	bls.n	81d90 <__aeabi_f2iz+0x30>
   81d74:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81d78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81d7c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81d80:	fa23 f002 	lsr.w	r0, r3, r2
   81d84:	bf18      	it	ne
   81d86:	4240      	negne	r0, r0
   81d88:	4770      	bx	lr
   81d8a:	f04f 0000 	mov.w	r0, #0
   81d8e:	4770      	bx	lr
   81d90:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81d94:	d101      	bne.n	81d9a <__aeabi_f2iz+0x3a>
   81d96:	0242      	lsls	r2, r0, #9
   81d98:	d105      	bne.n	81da6 <__aeabi_f2iz+0x46>
   81d9a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81d9e:	bf08      	it	eq
   81da0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81da4:	4770      	bx	lr
   81da6:	f04f 0000 	mov.w	r0, #0
   81daa:	4770      	bx	lr

00081dac <__libc_init_array>:
   81dac:	b570      	push	{r4, r5, r6, lr}
   81dae:	4e0f      	ldr	r6, [pc, #60]	; (81dec <__libc_init_array+0x40>)
   81db0:	4d0f      	ldr	r5, [pc, #60]	; (81df0 <__libc_init_array+0x44>)
   81db2:	1b76      	subs	r6, r6, r5
   81db4:	10b6      	asrs	r6, r6, #2
   81db6:	bf18      	it	ne
   81db8:	2400      	movne	r4, #0
   81dba:	d005      	beq.n	81dc8 <__libc_init_array+0x1c>
   81dbc:	3401      	adds	r4, #1
   81dbe:	f855 3b04 	ldr.w	r3, [r5], #4
   81dc2:	4798      	blx	r3
   81dc4:	42a6      	cmp	r6, r4
   81dc6:	d1f9      	bne.n	81dbc <__libc_init_array+0x10>
   81dc8:	4e0a      	ldr	r6, [pc, #40]	; (81df4 <__libc_init_array+0x48>)
   81dca:	4d0b      	ldr	r5, [pc, #44]	; (81df8 <__libc_init_array+0x4c>)
   81dcc:	f000 f8dc 	bl	81f88 <_init>
   81dd0:	1b76      	subs	r6, r6, r5
   81dd2:	10b6      	asrs	r6, r6, #2
   81dd4:	bf18      	it	ne
   81dd6:	2400      	movne	r4, #0
   81dd8:	d006      	beq.n	81de8 <__libc_init_array+0x3c>
   81dda:	3401      	adds	r4, #1
   81ddc:	f855 3b04 	ldr.w	r3, [r5], #4
   81de0:	4798      	blx	r3
   81de2:	42a6      	cmp	r6, r4
   81de4:	d1f9      	bne.n	81dda <__libc_init_array+0x2e>
   81de6:	bd70      	pop	{r4, r5, r6, pc}
   81de8:	bd70      	pop	{r4, r5, r6, pc}
   81dea:	bf00      	nop
   81dec:	00081f94 	.word	0x00081f94
   81df0:	00081f94 	.word	0x00081f94
   81df4:	00081f9c 	.word	0x00081f9c
   81df8:	00081f94 	.word	0x00081f94

00081dfc <register_fini>:
   81dfc:	4b02      	ldr	r3, [pc, #8]	; (81e08 <register_fini+0xc>)
   81dfe:	b113      	cbz	r3, 81e06 <register_fini+0xa>
   81e00:	4802      	ldr	r0, [pc, #8]	; (81e0c <register_fini+0x10>)
   81e02:	f000 b805 	b.w	81e10 <atexit>
   81e06:	4770      	bx	lr
   81e08:	00000000 	.word	0x00000000
   81e0c:	00081e1d 	.word	0x00081e1d

00081e10 <atexit>:
   81e10:	2300      	movs	r3, #0
   81e12:	4601      	mov	r1, r0
   81e14:	461a      	mov	r2, r3
   81e16:	4618      	mov	r0, r3
   81e18:	f000 b81e 	b.w	81e58 <__register_exitproc>

00081e1c <__libc_fini_array>:
   81e1c:	b538      	push	{r3, r4, r5, lr}
   81e1e:	4c0a      	ldr	r4, [pc, #40]	; (81e48 <__libc_fini_array+0x2c>)
   81e20:	4d0a      	ldr	r5, [pc, #40]	; (81e4c <__libc_fini_array+0x30>)
   81e22:	1b64      	subs	r4, r4, r5
   81e24:	10a4      	asrs	r4, r4, #2
   81e26:	d00a      	beq.n	81e3e <__libc_fini_array+0x22>
   81e28:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81e2c:	3b01      	subs	r3, #1
   81e2e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81e32:	3c01      	subs	r4, #1
   81e34:	f855 3904 	ldr.w	r3, [r5], #-4
   81e38:	4798      	blx	r3
   81e3a:	2c00      	cmp	r4, #0
   81e3c:	d1f9      	bne.n	81e32 <__libc_fini_array+0x16>
   81e3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81e42:	f000 b8ab 	b.w	81f9c <_fini>
   81e46:	bf00      	nop
   81e48:	00081fac 	.word	0x00081fac
   81e4c:	00081fa8 	.word	0x00081fa8

00081e50 <__retarget_lock_acquire_recursive>:
   81e50:	4770      	bx	lr
   81e52:	bf00      	nop

00081e54 <__retarget_lock_release_recursive>:
   81e54:	4770      	bx	lr
   81e56:	bf00      	nop

00081e58 <__register_exitproc>:
   81e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81e5c:	4d2c      	ldr	r5, [pc, #176]	; (81f10 <__register_exitproc+0xb8>)
   81e5e:	4606      	mov	r6, r0
   81e60:	6828      	ldr	r0, [r5, #0]
   81e62:	4698      	mov	r8, r3
   81e64:	460f      	mov	r7, r1
   81e66:	4691      	mov	r9, r2
   81e68:	f7ff fff2 	bl	81e50 <__retarget_lock_acquire_recursive>
   81e6c:	4b29      	ldr	r3, [pc, #164]	; (81f14 <__register_exitproc+0xbc>)
   81e6e:	681c      	ldr	r4, [r3, #0]
   81e70:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   81e74:	2b00      	cmp	r3, #0
   81e76:	d03e      	beq.n	81ef6 <__register_exitproc+0x9e>
   81e78:	685a      	ldr	r2, [r3, #4]
   81e7a:	2a1f      	cmp	r2, #31
   81e7c:	dc1c      	bgt.n	81eb8 <__register_exitproc+0x60>
   81e7e:	f102 0e01 	add.w	lr, r2, #1
   81e82:	b176      	cbz	r6, 81ea2 <__register_exitproc+0x4a>
   81e84:	2101      	movs	r1, #1
   81e86:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81e8a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81e8e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81e92:	4091      	lsls	r1, r2
   81e94:	4308      	orrs	r0, r1
   81e96:	2e02      	cmp	r6, #2
   81e98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81e9c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81ea0:	d023      	beq.n	81eea <__register_exitproc+0x92>
   81ea2:	3202      	adds	r2, #2
   81ea4:	f8c3 e004 	str.w	lr, [r3, #4]
   81ea8:	6828      	ldr	r0, [r5, #0]
   81eaa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81eae:	f7ff ffd1 	bl	81e54 <__retarget_lock_release_recursive>
   81eb2:	2000      	movs	r0, #0
   81eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81eb8:	4b17      	ldr	r3, [pc, #92]	; (81f18 <__register_exitproc+0xc0>)
   81eba:	b30b      	cbz	r3, 81f00 <__register_exitproc+0xa8>
   81ebc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81ec0:	f3af 8000 	nop.w
   81ec4:	4603      	mov	r3, r0
   81ec6:	b1d8      	cbz	r0, 81f00 <__register_exitproc+0xa8>
   81ec8:	2000      	movs	r0, #0
   81eca:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   81ece:	f04f 0e01 	mov.w	lr, #1
   81ed2:	6058      	str	r0, [r3, #4]
   81ed4:	6019      	str	r1, [r3, #0]
   81ed6:	4602      	mov	r2, r0
   81ed8:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81edc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81ee0:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81ee4:	2e00      	cmp	r6, #0
   81ee6:	d0dc      	beq.n	81ea2 <__register_exitproc+0x4a>
   81ee8:	e7cc      	b.n	81e84 <__register_exitproc+0x2c>
   81eea:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   81eee:	4301      	orrs	r1, r0
   81ef0:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81ef4:	e7d5      	b.n	81ea2 <__register_exitproc+0x4a>
   81ef6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   81efa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81efe:	e7bb      	b.n	81e78 <__register_exitproc+0x20>
   81f00:	6828      	ldr	r0, [r5, #0]
   81f02:	f7ff ffa7 	bl	81e54 <__retarget_lock_release_recursive>
   81f06:	f04f 30ff 	mov.w	r0, #4294967295
   81f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81f0e:	bf00      	nop
   81f10:	20000430 	.word	0x20000430
   81f14:	00081f84 	.word	0x00081f84
   81f18:	00000000 	.word	0x00000000
   81f1c:	304e4143 	.word	0x304e4143
   81f20:	73656d20 	.word	0x73656d20
   81f24:	65676173 	.word	0x65676173
   81f28:	72726120 	.word	0x72726120
   81f2c:	64657669 	.word	0x64657669
   81f30:	206e6920 	.word	0x206e6920
   81f34:	2d6e6f6e 	.word	0x2d6e6f6e
   81f38:	64657375 	.word	0x64657375
   81f3c:	69616d20 	.word	0x69616d20
   81f40:	786f626c 	.word	0x786f626c
   81f44:	00000d0a 	.word	0x00000d0a
   81f48:	636c6557 	.word	0x636c6557
   81f4c:	20656d6f 	.word	0x20656d6f
   81f50:	54547550 	.word	0x54547550
   81f54:	0a732759 	.word	0x0a732759
   81f58:	0000000d 	.word	0x0000000d
   81f5c:	6c756e28 	.word	0x6c756e28
   81f60:	0000296c 	.word	0x0000296c
   81f64:	3a525245 	.word	0x3a525245
   81f68:	52415520 	.word	0x52415520
   81f6c:	58522054 	.word	0x58522054
   81f70:	66756220 	.word	0x66756220
   81f74:	20726566 	.word	0x20726566
   81f78:	66207369 	.word	0x66207369
   81f7c:	0a6c6c75 	.word	0x0a6c6c75
   81f80:	0000000d 	.word	0x0000000d

00081f84 <_global_impure_ptr>:
   81f84:	20000008                                ... 

00081f88 <_init>:
   81f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f8a:	bf00      	nop
   81f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81f8e:	bc08      	pop	{r3}
   81f90:	469e      	mov	lr, r3
   81f92:	4770      	bx	lr

00081f94 <__init_array_start>:
   81f94:	00081dfd 	.word	0x00081dfd

00081f98 <__frame_dummy_init_array_entry>:
   81f98:	00080119                                ....

00081f9c <_fini>:
   81f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f9e:	bf00      	nop
   81fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81fa2:	bc08      	pop	{r3}
   81fa4:	469e      	mov	lr, r3
   81fa6:	4770      	bx	lr

00081fa8 <__fini_array_start>:
   81fa8:	000800f5 	.word	0x000800f5
