{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688339689004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688339689005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  2 20:14:48 2023 " "Processing started: Sun Jul  2 20:14:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688339689005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339689005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339689005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688339689722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688339689723 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Uniciclo.v(134) " "Verilog HDL Module Instantiation warning at Uniciclo.v(134): ignored dangling comma in List of Port Connections" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1688339706638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc Uniciclo.v(9) " "Verilog HDL Declaration information at Uniciclo.v(9): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688339706638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file Uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopDE.v 1 1 " "Found 1 design units, including 1 entities, in source file TopDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/fdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file Parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706722 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(44) " "Verilog HDL information at Registers.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "Registers.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Registers.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688339706723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImmGen.v 1 1 " "Found 1 design units, including 1 entities, in source file ImmGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ImmGen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file InstRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "InstRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file DataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "DataRAM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pc.v 1 1 " "Found 1 design units, including 1 entities, in source file Pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "Pc.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Pc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688339706730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wCPCFonte Uniciclo.v(54) " "Verilog HDL Implicit Net warning at Uniciclo.v(54): created implicit net for \"wCPCFonte\"" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339706731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uniciclo " "Elaborating entity \"Uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688339706944 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mais4PC Uniciclo.v(69) " "Verilog HDL Always Construct warning at Uniciclo.v(69): inferring latch(es) for variable \"mais4PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688339706950 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[0\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[0\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706957 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[1\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[1\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[2\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[2\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[3\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[3\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[4\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[4\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[5\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[5\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[6\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[6\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[7\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[7\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[8\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[8\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[9\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[9\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[10\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[10\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706958 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[11\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[11\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[12\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[12\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[13\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[13\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[14\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[14\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[15\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[15\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[16\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[16\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[17\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[17\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[18\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[18\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[19\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[19\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[20\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[20\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[21\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[21\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[22\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[22\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[23\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[23\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706959 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[24\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[24\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[25\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[25\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[26\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[26\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[27\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[27\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[28\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[28\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[29\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[29\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[30\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[30\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mais4PC\[31\] Uniciclo.v(69) " "Inferred latch for \"mais4PC\[31\]\" at Uniciclo.v(69)" {  } { { "Uniciclo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339706960 "|Uniciclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc Pc:pc " "Elaborating entity \"Pc\" for hierarchy \"Pc:pc\"" {  } { { "Uniciclo.v" "pc" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339707528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:reg0 " "Elaborating entity \"Registers\" for hierarchy \"Registers:reg0\"" {  } { { "Uniciclo.v" "reg0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339707545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "Uniciclo.v" "ALU0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339707696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl\"" {  } { { "Uniciclo.v" "ALUControl" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339707710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:ImmGen0 " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:ImmGen0\"" {  } { { "Uniciclo.v" "ImmGen0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339707715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Ctrl0 " "Elaborating entity \"Control\" for hierarchy \"Control:Ctrl0\"" {  } { { "Uniciclo.v" "Ctrl0" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688339707723 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal Control.v(20) " "Verilog HDL Always Construct warning at Control.v(20): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688339707725 "|Uniciclo|Control:Ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal Control.v(20) " "Inferred latch for \"Jal\" at Control.v(20)" {  } { { "Control.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339707726 "|Uniciclo|Control:Ctrl0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MemInstr InstRAM " "Node instance \"MemInstr\" instantiates undefined entity \"InstRAM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Uniciclo.v" "MemInstr" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1688339707733 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MemData DataRAM " "Node instance \"MemData\" instantiates undefined entity \"DataRAM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Uniciclo.v" "MemData" { Text "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v" 168 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1688339707733 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688339708013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul  2 20:15:08 2023 " "Processing ended: Sun Jul  2 20:15:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688339708013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688339708013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688339708013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339708013 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688339709015 ""}
