Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
| Date         : Wed May 10 23:51:38 2017
| Host         : SakinderLaptop1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_soc_wrapper_timing_summary_routed.rpt -rpx zynq_soc_wrapper_timing_summary_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.732        0.000                      0                 2769        0.018        0.000                      0                 2769        4.020        0.000                       0                  1337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.732        0.000                      0                 2769        0.018        0.000                      0                 2769        4.020        0.000                       0                  1337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.482ns (52.561%)  route 3.143ns (47.439%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.951     9.572    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.479    12.658    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.482ns (52.561%)  route 3.143ns (47.439%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.951     9.572    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.479    12.658    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.482ns (52.561%)  route 3.143ns (47.439%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.951     9.572    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.479    12.658    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 3.482ns (52.561%)  route 3.143ns (47.439%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.951     9.572    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.479    12.658    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y96         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.482ns (52.735%)  route 3.121ns (47.265%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.929     9.550    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    12.659    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.305    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.482ns (52.735%)  route 3.121ns (47.265%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.929     9.550    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    12.659    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.305    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.482ns (52.735%)  route 3.121ns (47.265%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.929     9.550    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    12.659    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.305    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 3.482ns (52.735%)  route 3.121ns (47.265%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.929     9.550    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    12.659    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.305    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.482ns (53.472%)  route 3.030ns (46.528%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.838     9.459    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    12.659    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y98         FDRE (Setup_fdre_C_R)       -0.429    12.305    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.482ns (53.472%)  route 3.030ns (46.528%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.653     2.947    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X36Y97         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.478     3.425 f  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqlow_reg[6]/Q
                         net (fo=2, routed)           0.754     4.179    zynq_soc_i/Sine/U0/u1_Sine/freq_trig_reg[6]
    SLICE_X34Y97         LUT1 (Prop_lut1_I0_O)        0.301     4.480 r  zynq_soc_i/Sine/U0/u1_Sine/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.480    zynq_soc_i/Sine/U0/u2_freq_ce/div_factor_freqlow_reg[8][1]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.013 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.013    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__0_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.130 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.130    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.247 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.247    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.364 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.364    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__3_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.481    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.598    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__5_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.837 r  zynq_soc_i/Sine/U0/u2_freq_ce/minusOp_carry__6/O[2]
                         net (fo=2, routed)           0.844     6.682    zynq_soc_i/Sine/U0/u2_freq_ce/minusOp[31]
    SLICE_X35Y101        LUT4 (Prop_lut4_I0_O)        0.301     6.983 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.983    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_i_5_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.384 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__2_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.655 r  zynq_soc_i/Sine/U0/u2_freq_ce/geqOp_carry__3/CO[0]
                         net (fo=1, routed)           0.593     8.248    zynq_soc_i/Sine/U0/u2_freq_ce/geqOp
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.373     8.621 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.838     9.459    zynq_soc_i/Sine/U0/u2_freq_ce/freq_trig_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        1.480    12.659    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y98         FDRE (Setup_fdre_C_R)       -0.429    12.305    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  2.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.614%)  route 0.222ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.551     0.887    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/Q
                         net (fo=1, routed)           0.222     1.249    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][7]
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.294 r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.294    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/GPIO_DBus_i[0]
    SLICE_X46Y95         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.824     1.190    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y95         FDRE                                         r  zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121     1.276    zynq_soc_i/DIP_SWITCHES_8BITS/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqhigh_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.639     0.975    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X38Y101        FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  zynq_soc_i/Sine/U0/u1_Sine/slv_reg1_reg[18]/Q
                         net (fo=1, routed)           0.117     1.256    zynq_soc_i/Sine/U0/u1_Sine/slv_reg1[18]
    SLICE_X38Y99         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqhigh_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.825     1.191    zynq_soc_i/Sine/U0/u1_Sine/ctrl_saxi_aclk
    SLICE_X38Y99         FDRE                                         r  zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqhigh_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.059     1.215    zynq_soc_i/Sine/U0/u1_Sine/div_factor_freqhigh_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/Q
                         net (fo=5, routed)           0.120     1.156    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.316 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.355 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.356    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.410 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.410    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/Q
                         net (fo=5, routed)           0.120     1.156    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.316 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.355 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.356    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.421 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.421    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.554     0.890    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y89         FDRE                                         r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.123     1.141    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X38Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.822     1.188    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X38Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.553     0.889    zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y87         FDRE                                         r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zynq_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.167     1.196    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.823     1.189    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.122%)  route 0.179ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.659     0.995    zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.179     1.315    zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X31Y99         FDRE                                         r  zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.845     1.211    zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y99         FDRE                                         r  zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047     1.223    zynq_soc_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/Q
                         net (fo=5, routed)           0.120     1.156    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.316 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.355 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.356    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.446 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.446    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/Q
                         net (fo=5, routed)           0.120     1.156    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.316 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.355 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.356    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.446 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.446    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y100        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.559     0.895    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y98         FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]/Q
                         net (fo=5, routed)           0.120     1.156    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[11]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.316 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[8]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.355 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.356    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[12]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.395 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.395    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[16]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.449 r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.449    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]_i_1_n_7
    SLICE_X33Y101        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1337, routed)        0.912     1.278    zynq_soc_i/Sine/U0/u2_freq_ce/ctrl_saxi_aclk
    SLICE_X33Y101        FDRE                                         r  zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105     1.348    zynq_soc_i/Sine/U0/u2_freq_ce/freq_cnt_s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32    zynq_soc_i/Sine/U0/u4_sine/sine_s_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zynq_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y96    zynq_soc_i/DIP_SWITCHES_8BITS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y89    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y88    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y88    zynq_soc_i/LEDS_8BITS/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y89    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100   zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88    zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK



