INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1 opened at Sat Mar 18 14:42:42 +03 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.09 sec.
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute     set_top scatter 
INFO: [HLS 200-1510] Running: set_top scatter 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp' to the project
Execute     add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
WARNING: [HLS 207-997] '/*' within block comment (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/packet.hpp:97:4)
WARNING: [HLS 207-997] '/*' within block comment (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/packet.hpp:123:2)
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top scatter -name=scatter 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.54 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.78 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.94 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.98 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.49 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.57 sec.
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:205:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:205:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:220:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:220:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:233:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:233:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:248:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:248:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:368:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/../../../../common/include/axi_utils.hpp:368:26)
WARNING: [HLS 207-5287] unused parameter 'finishExperiment' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:78:20)
WARNING: [HLS 207-5287] unused parameter 'useConn' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:79:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.75 seconds; current allocated memory: 279.363 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.g.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.72 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.72 sec.
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=scatter -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=scatter -reflow-float-conversion -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.61 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.61 sec.
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=scatter 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=scatter -mllvm -hls-db-dir -mllvm /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.35 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_332_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:332:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:196:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_332_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:332:21) in function 'client<512>' completely with a factor of 8 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:177:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:196:14) in function 'client<512>' completely with a factor of 128 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:177:0)
INFO: [HLS 214-178] Inlining function 'appTxMeta::appTxMeta(ap_uint<16>, ap_uint<16>)' into 'void client<512>(hls::stream<ipTuple, 0>&, hls::stream<openStatus, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<appTxMeta, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<appTxRsp, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:177:0)
INFO: [HLS 214-178] Inlining function 'appReadRequest::appReadRequest(ap_uint<16>, ap_uint<16>)' into 'void server<512>(hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<appNotification, 0>&, hls::stream<appReadRequest, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:389:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'notifications' with compact=bit mode in 88-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:521:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'readRequest' with compact=bit mode in 32-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:521:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'openConnection' with compact=bit mode in 48-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:521:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'openConStatus' with compact=bit mode in 72-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:521:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'txMetaData' with compact=bit mode in 32-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:521:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'txStatus' with compact=bit mode in 64-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:521:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_uint<16>ss_struct.ap_uint<8>ss_struct.ap_uint<32>ss_struct.ap_uint<16>ss' into '_llvm.fpga.unpack.bits.s_struct.openStatuss.i72.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.openStatuss.i72.1' into 'openStatus_handler(hls::stream<openStatus, 0>&, hls::stream<openStatus, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_uint<16>ss_struct.ap_uint<16>ss_struct.ap_uint<30>ss_struct.ap_uint<2>ss' into '_llvm.fpga.unpack.bits.s_struct.appTxRsps.i64.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.appTxRsps.i64.1' into 'txStatus_handler(hls::stream<appTxRsp, 0>&, hls::stream<appTxRsp, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void txDataBuffer_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void txDataBuffer_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void txDataBuffer_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'void rxDataBuffer_handler<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void rxDataBuffer_handler<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void rxDataBuffer_handler<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'void rxDataBuffer_handler<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ipTuples' into 'void client<512>(hls::stream<ipTuple, 0>&, hls::stream<openStatus, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<appTxMeta, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<appTxRsp, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void client<512>(hls::stream<ipTuple, 0>&, hls::stream<openStatus, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<appTxMeta, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<appTxRsp, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void client<512>(hls::stream<ipTuple, 0>&, hls::stream<openStatus, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<appTxMeta, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<appTxRsp, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.appTxMetas' into 'void client<512>(hls::stream<ipTuple, 0>&, hls::stream<openStatus, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<appTxMeta, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<appTxRsp, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ipTuples.1' into 'void client<512>(hls::stream<ipTuple, 0>&, hls::stream<openStatus, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<appTxMeta, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<appTxRsp, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.appTxMetas.1' into 'txMetaData_handler(hls::stream<appTxMeta, 0>&, hls::stream<appTxMeta, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_s_struct.ap_uint<16>ss_struct.ap_uint<16>ss' into '_llvm.fpga.unpack.bits.s_struct.appNotifications.i88.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void server<512>(hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<appNotification, 0>&, hls::stream<appReadRequest, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.appTxMetas.1' into 'void server<512>(hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<appNotification, 0>&, hls::stream<appReadRequest, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.appTxMetas' into 'void server<512>(hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<appNotification, 0>&, hls::stream<appReadRequest, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.appNotifications.i88.1' into 'void server<512>(hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<appNotification, 0>&, hls::stream<appReadRequest, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<1>, ap_uint<16>, ap_uint<16>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.12 seconds; current allocated memory: 280.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 280.078 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top scatter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.0.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 292.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.1.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 309.316 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.g.1.bc to /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.1.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'scatter' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:573:1), detected/extracted 9 process function(s): 
	 'entry_proc'
	 'openStatus_handler'
	 'txStatus_handler'
	 'txDataBuffer_handler<512>'
	 'rxDataBuffer_handler<512>'
	 'client<512>'
	 'txMetaData_handler'
	 'closeConnection_handler'
	 'server<512>'.
Command           transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9) to (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:444:3) in function 'server<512>'... converting 3 basic blocks.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 347.723 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.2.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-657] Generating channel txDataBuffer that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process server<512> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for scatter due to entry_proc with non-FIFO I/O
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 434.492 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.77 sec.
Command       elaborate done; 8.64 sec.
Execute       ap_eval exec zip -j /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'scatter' ...
Execute         ap_set_top_model scatter 
WARNING: [SYN 201-103] Legalizing function name 'txDataBuffer_handler<512>' to 'txDataBuffer_handler_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'rxDataBuffer_handler<512>' to 'rxDataBuffer_handler_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'client<512>' to 'client_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'server<512>' to 'server_512_s'.
Execute         get_model_list scatter -filter all-wo-channel -topdown 
Execute         preproc_iomode -model scatter 
Execute         preproc_iomode -model server<512> 
Execute         preproc_iomode -model closeConnection_handler 
Execute         preproc_iomode -model txMetaData_handler 
Execute         preproc_iomode -model client<512> 
Execute         preproc_iomode -model rxDataBuffer_handler<512> 
Execute         preproc_iomode -model txDataBuffer_handler<512> 
Execute         preproc_iomode -model txStatus_handler 
Execute         preproc_iomode -model openStatus_handler 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list scatter -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc openStatus_handler txStatus_handler txDataBuffer_handler<512> rxDataBuffer_handler<512> client<512> txMetaData_handler closeConnection_handler server<512> scatter
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : openStatus_handler ...
Execute         set_default_model openStatus_handler 
Execute         apply_spec_resource_limit openStatus_handler 
INFO-FLOW: Configuring Module : txStatus_handler ...
Execute         set_default_model txStatus_handler 
Execute         apply_spec_resource_limit txStatus_handler 
INFO-FLOW: Configuring Module : txDataBuffer_handler<512> ...
Execute         set_default_model txDataBuffer_handler<512> 
Execute         apply_spec_resource_limit txDataBuffer_handler<512> 
INFO-FLOW: Configuring Module : rxDataBuffer_handler<512> ...
Execute         set_default_model rxDataBuffer_handler<512> 
Execute         apply_spec_resource_limit rxDataBuffer_handler<512> 
INFO-FLOW: Configuring Module : client<512> ...
Execute         set_default_model client<512> 
Execute         apply_spec_resource_limit client<512> 
INFO-FLOW: Configuring Module : txMetaData_handler ...
Execute         set_default_model txMetaData_handler 
Execute         apply_spec_resource_limit txMetaData_handler 
INFO-FLOW: Configuring Module : closeConnection_handler ...
Execute         set_default_model closeConnection_handler 
Execute         apply_spec_resource_limit closeConnection_handler 
INFO-FLOW: Configuring Module : server<512> ...
Execute         set_default_model server<512> 
Execute         apply_spec_resource_limit server<512> 
INFO-FLOW: Configuring Module : scatter ...
Execute         set_default_model scatter 
Execute         apply_spec_resource_limit scatter 
INFO-FLOW: Model list for preprocess: entry_proc openStatus_handler txStatus_handler txDataBuffer_handler<512> rxDataBuffer_handler<512> client<512> txMetaData_handler closeConnection_handler server<512> scatter
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: openStatus_handler ...
Execute         set_default_model openStatus_handler 
Execute         cdfg_preprocess -model openStatus_handler 
Execute         rtl_gen_preprocess openStatus_handler 
INFO-FLOW: Preprocessing Module: txStatus_handler ...
Execute         set_default_model txStatus_handler 
Execute         cdfg_preprocess -model txStatus_handler 
Execute         rtl_gen_preprocess txStatus_handler 
INFO-FLOW: Preprocessing Module: txDataBuffer_handler<512> ...
Execute         set_default_model txDataBuffer_handler<512> 
Execute         cdfg_preprocess -model txDataBuffer_handler<512> 
Execute         rtl_gen_preprocess txDataBuffer_handler<512> 
INFO-FLOW: Preprocessing Module: rxDataBuffer_handler<512> ...
Execute         set_default_model rxDataBuffer_handler<512> 
Execute         cdfg_preprocess -model rxDataBuffer_handler<512> 
Execute         rtl_gen_preprocess rxDataBuffer_handler<512> 
INFO-FLOW: Preprocessing Module: client<512> ...
Execute         set_default_model client<512> 
Execute         cdfg_preprocess -model client<512> 
Execute         rtl_gen_preprocess client<512> 
INFO-FLOW: Preprocessing Module: txMetaData_handler ...
Execute         set_default_model txMetaData_handler 
Execute         cdfg_preprocess -model txMetaData_handler 
Execute         rtl_gen_preprocess txMetaData_handler 
INFO-FLOW: Preprocessing Module: closeConnection_handler ...
Execute         set_default_model closeConnection_handler 
Execute         cdfg_preprocess -model closeConnection_handler 
Execute         rtl_gen_preprocess closeConnection_handler 
INFO-FLOW: Preprocessing Module: server<512> ...
Execute         set_default_model server<512> 
Execute         cdfg_preprocess -model server<512> 
Execute         rtl_gen_preprocess server<512> 
INFO-FLOW: Preprocessing Module: scatter ...
Execute         set_default_model scatter 
Execute         cdfg_preprocess -model scatter 
Execute         rtl_gen_preprocess scatter 
INFO-FLOW: Model list for synthesis: entry_proc openStatus_handler txStatus_handler txDataBuffer_handler<512> rxDataBuffer_handler<512> client<512> txMetaData_handler closeConnection_handler server<512> scatter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 435.223 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 435.395 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'openStatus_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model openStatus_handler 
Execute         schedule -model openStatus_handler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'openStatus_handler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'openStatus_handler'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.477 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.sched.adb -f 
INFO-FLOW: Finish scheduling openStatus_handler.
Execute         set_default_model openStatus_handler 
Execute         bind -model openStatus_handler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.477 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.bind.adb -f 
INFO-FLOW: Finish binding openStatus_handler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'txStatus_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model txStatus_handler 
Execute         schedule -model txStatus_handler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'txStatus_handler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'txStatus_handler'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.695 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.sched.adb -f 
INFO-FLOW: Finish scheduling txStatus_handler.
Execute         set_default_model txStatus_handler 
Execute         bind -model txStatus_handler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.695 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.bind.adb -f 
INFO-FLOW: Finish binding txStatus_handler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'txDataBuffer_handler_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model txDataBuffer_handler<512> 
Execute         schedule -model txDataBuffer_handler<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'txDataBuffer_handler<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'txDataBuffer_handler<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.898 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling txDataBuffer_handler<512>.
Execute         set_default_model txDataBuffer_handler<512> 
Execute         bind -model txDataBuffer_handler<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.898 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.bind.adb -f 
INFO-FLOW: Finish binding txDataBuffer_handler<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxDataBuffer_handler_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rxDataBuffer_handler<512> 
Execute         schedule -model rxDataBuffer_handler<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxDataBuffer_handler<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rxDataBuffer_handler<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 437.141 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling rxDataBuffer_handler<512>.
Execute         set_default_model rxDataBuffer_handler<512> 
Execute         bind -model rxDataBuffer_handler<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 437.141 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.bind.adb -f 
INFO-FLOW: Finish binding rxDataBuffer_handler<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'client_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model client<512> 
Execute         schedule -model client<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'client<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'client<512>'
WARNING: [HLS 200-871] Estimated clock period (3.07998ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'client_512_s' consists of the following:	'add' operation ('ret') [107]  (0.88 ns)
	'icmp' operation ('icmp_ln1072_1') [109]  (0.884 ns)
	'and' operation ('and_ln327', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:327) [110]  (0.122 ns)
	multiplexor before 'phi' operation ('sentFirstWord_flag_0_i') [119]  (0.387 ns)
	'phi' operation ('sentFirstWord_flag_0_i') [119]  (0 ns)
	multiplexor before 'phi' operation ('sentFirstWord_flag_1_i') [137]  (0.387 ns)
	'phi' operation ('sentFirstWord_flag_1_i') [137]  (0 ns)
	multiplexor before 'phi' operation ('sentFirstWord_flag_2_i') [274]  (0.42 ns)
	'phi' operation ('sentFirstWord_flag_2_i') [274]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 439.781 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling client<512>.
Execute         set_default_model client<512> 
Execute         bind -model client<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.781 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.bind.adb -f 
INFO-FLOW: Finish binding client<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'txMetaData_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model txMetaData_handler 
Execute         schedule -model txMetaData_handler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'txMetaData_handler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'txMetaData_handler'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 439.781 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.sched.adb -f 
INFO-FLOW: Finish scheduling txMetaData_handler.
Execute         set_default_model txMetaData_handler 
Execute         bind -model txMetaData_handler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 439.781 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.bind.adb -f 
INFO-FLOW: Finish binding txMetaData_handler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'closeConnection_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model closeConnection_handler 
Execute         schedule -model closeConnection_handler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'closeConnection_handler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'closeConnection_handler'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 439.781 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.sched.adb -f 
INFO-FLOW: Finish scheduling closeConnection_handler.
Execute         set_default_model closeConnection_handler 
Execute         bind -model closeConnection_handler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 439.781 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.bind.adb -f 
INFO-FLOW: Finish binding closeConnection_handler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'server_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model server<512> 
Execute         schedule -model server<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'server<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'server<512>'
WARNING: [HLS 200-871] Estimated clock period (2.50686ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'server_512_s' consists of the following:	fifo read operation ('usePort_read') on port 'usePort' [15]  (1.17 ns)
	'icmp' operation ('icmp_ln1064') [43]  (0.676 ns)
	'select' operation ('select_ln435_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) [45]  (0.243 ns)
	multiplexor before 'phi' operation ('openedPort_V_new_3_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) with incoming values : ('select_ln435_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) [63]  (0.42 ns)
	'phi' operation ('openedPort_V_new_3_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) with incoming values : ('select_ln435_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435) [63]  (0 ns)
	'store' operation ('openedPort_V_write_ln407', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:407) of variable 'openedPort_V_new_3_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:435 on static variable 'openedPort_V' [67]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.422 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling server<512>.
Execute         set_default_model server<512> 
Execute         bind -model server<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.422 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.bind.adb -f 
INFO-FLOW: Finish binding server<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scatter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model scatter 
Execute         schedule -model scatter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 440.918 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.sched.adb -f 
INFO-FLOW: Finish scheduling scatter.
Execute         set_default_model scatter 
Execute         bind -model scatter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 440.918 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.bind.adb -f 
INFO-FLOW: Finish binding scatter.
Execute         get_model_list scatter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess openStatus_handler 
Execute         rtl_gen_preprocess txStatus_handler 
Execute         rtl_gen_preprocess txDataBuffer_handler<512> 
Execute         rtl_gen_preprocess rxDataBuffer_handler<512> 
Execute         rtl_gen_preprocess client<512> 
Execute         rtl_gen_preprocess txMetaData_handler 
Execute         rtl_gen_preprocess closeConnection_handler 
Execute         rtl_gen_preprocess server<512> 
Execute         rtl_gen_preprocess scatter 
INFO-FLOW: Model list for RTL generation: entry_proc openStatus_handler txStatus_handler txDataBuffer_handler<512> rxDataBuffer_handler<512> client<512> txMetaData_handler closeConnection_handler server<512> scatter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 441.449 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'openStatus_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model openStatus_handler -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'openStatus_handler' pipeline 'openStatus_handler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'openStatus_handler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.609 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl openStatus_handler -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_openStatus_handler 
Execute         gen_rtl openStatus_handler -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_openStatus_handler 
Execute         syn_report -csynth -model openStatus_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/openStatus_handler_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model openStatus_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/openStatus_handler_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model openStatus_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model openStatus_handler -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.adb 
Execute         db_write -model openStatus_handler -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info openStatus_handler -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'txStatus_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model txStatus_handler -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'txStatus_handler' pipeline 'txStatus_handler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'txStatus_handler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 443.148 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl txStatus_handler -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_txStatus_handler 
Execute         gen_rtl txStatus_handler -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_txStatus_handler 
Execute         syn_report -csynth -model txStatus_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/txStatus_handler_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model txStatus_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/txStatus_handler_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model txStatus_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model txStatus_handler -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.adb 
Execute         db_write -model txStatus_handler -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info txStatus_handler -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'txDataBuffer_handler_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model txDataBuffer_handler<512> -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'txDataBuffer_handler_512_s' pipeline 'txDataBuffer_handler<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'txDataBuffer_handler_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 443.766 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl txDataBuffer_handler<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_txDataBuffer_handler_512_s 
Execute         gen_rtl txDataBuffer_handler<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_txDataBuffer_handler_512_s 
Execute         syn_report -csynth -model txDataBuffer_handler<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/txDataBuffer_handler_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model txDataBuffer_handler<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/txDataBuffer_handler_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model txDataBuffer_handler<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model txDataBuffer_handler<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.adb 
Execute         db_write -model txDataBuffer_handler<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info txDataBuffer_handler<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxDataBuffer_handler_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rxDataBuffer_handler<512> -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rxDataBuffer_handler_512_s' pipeline 'rxDataBuffer_handler<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxDataBuffer_handler_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 444.402 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl rxDataBuffer_handler<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_rxDataBuffer_handler_512_s 
Execute         gen_rtl rxDataBuffer_handler<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_rxDataBuffer_handler_512_s 
Execute         syn_report -csynth -model rxDataBuffer_handler<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/rxDataBuffer_handler_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model rxDataBuffer_handler<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/rxDataBuffer_handler_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model rxDataBuffer_handler<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model rxDataBuffer_handler<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.adb 
Execute         db_write -model rxDataBuffer_handler<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rxDataBuffer_handler<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'client_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model client<512> -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'scatterFsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sessionIt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'closeIt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'numConnections_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ipAddressIdx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currentPort_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'clientPkgCnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sentFirstWord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currentSessionID_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wordCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'client_512_s' pipeline 'client<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'client_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 446.258 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl client<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_client_512_s 
Execute         gen_rtl client<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_client_512_s 
Execute         syn_report -csynth -model client<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/client_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model client<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/client_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model client<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model client<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.adb 
Execute         db_write -model client<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info client<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'txMetaData_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model txMetaData_handler -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'txMetaData_handler' pipeline 'txMetaData_handler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'txMetaData_handler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 450.086 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl txMetaData_handler -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_txMetaData_handler 
Execute         gen_rtl txMetaData_handler -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_txMetaData_handler 
Execute         syn_report -csynth -model txMetaData_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/txMetaData_handler_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model txMetaData_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/txMetaData_handler_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model txMetaData_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model txMetaData_handler -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.adb 
Execute         db_write -model txMetaData_handler -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info txMetaData_handler -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'closeConnection_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model closeConnection_handler -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'closeConnection_handler' pipeline 'closeConnection_handler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'closeConnection_handler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 450.570 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl closeConnection_handler -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_closeConnection_handler 
Execute         gen_rtl closeConnection_handler -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_closeConnection_handler 
Execute         syn_report -csynth -model closeConnection_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/closeConnection_handler_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model closeConnection_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/closeConnection_handler_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model closeConnection_handler -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model closeConnection_handler -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.adb 
Execute         db_write -model closeConnection_handler -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info closeConnection_handler -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'server_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model server<512> -top_prefix scatter_ -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'listenState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currentPort_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'openedPort_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'serverFsmState' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'server_512_s' pipeline 'server<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'server_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 451.477 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl server<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter_server_512_s 
Execute         gen_rtl server<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter_server_512_s 
Execute         syn_report -csynth -model server<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/server_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model server<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/server_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model server<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model server<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.adb 
Execute         db_write -model server<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info server<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scatter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model scatter -top_prefix  -sub_prefix scatter_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_listen_port' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_listen_port_status' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_notifications' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_read_package' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_rx_metadata' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_rx_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_rx_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_rx_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_rx_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_open_connection' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_open_status' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_close_connection' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_tx_metadata' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_tx_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_tx_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_tx_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/m_axis_tx_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/s_axis_tx_status' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/runExperiment' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/useConn' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/useIpAddr' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/pkgWordCount' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regBasePort' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/usePort' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/expectedRespInKB' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/finishExperiment' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/clientPkgNum' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress0' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress1' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress2' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress3' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress4' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress5' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress6' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress7' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress8' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress9' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'scatter/regIpAddress10' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'scatter' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process openStatus_handler is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process txStatus_handler is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process txDataBuffer_handler<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rxDataBuffer_handler<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process client<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process txMetaData_handler is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process closeConnection_handler is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process server<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] Port 'scatter/finishExperiment' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scatter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 454.781 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         gen_rtl scatter -istop -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/vhdl/scatter 
Execute         gen_rtl scatter -istop -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/verilog/scatter 
Execute         syn_report -csynth -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/scatter_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/scatter_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model scatter -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.adb 
Execute         db_write -model scatter -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info scatter -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter 
Execute         export_constraint_db -f -tool general -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.constraint.tcl 
Execute         syn_report -designview -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.design.xml 
Command         syn_report done; 0.24 sec.
Execute         syn_report -csynthDesign -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model scatter -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks scatter 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain scatter 
INFO-FLOW: Model list for RTL component generation: entry_proc openStatus_handler txStatus_handler txDataBuffer_handler<512> rxDataBuffer_handler<512> client<512> txMetaData_handler closeConnection_handler server<512> scatter
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [openStatus_handler] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [txStatus_handler] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [txDataBuffer_handler_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [rxDataBuffer_handler_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [client_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [txMetaData_handler] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [closeConnection_handler] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [server_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.compgen.tcl 
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Found component scatter_regslice_both.
INFO-FLOW: Append model scatter_regslice_both
INFO-FLOW: Handling components in module [scatter] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.compgen.tcl 
INFO-FLOW: Found component scatter_fifo_w1_d3_S.
INFO-FLOW: Append model scatter_fifo_w1_d3_S
INFO-FLOW: Found component scatter_fifo_w1_d3_S.
INFO-FLOW: Append model scatter_fifo_w1_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w16_d3_S.
INFO-FLOW: Append model scatter_fifo_w16_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w32_d3_S.
INFO-FLOW: Append model scatter_fifo_w32_d3_S
INFO-FLOW: Found component scatter_fifo_w96_d512_A.
INFO-FLOW: Append model scatter_fifo_w96_d512_A
INFO-FLOW: Found component scatter_fifo_w96_d512_A.
INFO-FLOW: Append model scatter_fifo_w96_d512_A
INFO-FLOW: Found component scatter_fifo_w1024_d512_A.
INFO-FLOW: Append model scatter_fifo_w1024_d512_A
INFO-FLOW: Found component scatter_fifo_w1024_d512_A.
INFO-FLOW: Append model scatter_fifo_w1024_d512_A
INFO-FLOW: Found component scatter_fifo_w32_d512_A.
INFO-FLOW: Append model scatter_fifo_w32_d512_A
INFO-FLOW: Found component scatter_fifo_w16_d512_A.
INFO-FLOW: Append model scatter_fifo_w16_d512_A
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model openStatus_handler
INFO-FLOW: Append model txStatus_handler
INFO-FLOW: Append model txDataBuffer_handler_512_s
INFO-FLOW: Append model rxDataBuffer_handler_512_s
INFO-FLOW: Append model client_512_s
INFO-FLOW: Append model txMetaData_handler
INFO-FLOW: Append model closeConnection_handler
INFO-FLOW: Append model server_512_s
INFO-FLOW: Append model scatter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_regslice_both scatter_fifo_w1_d3_S scatter_fifo_w1_d3_S scatter_fifo_w16_d3_S scatter_fifo_w16_d3_S scatter_fifo_w16_d3_S scatter_fifo_w16_d3_S scatter_fifo_w16_d3_S scatter_fifo_w16_d3_S scatter_fifo_w16_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w32_d3_S scatter_fifo_w96_d512_A scatter_fifo_w96_d512_A scatter_fifo_w1024_d512_A scatter_fifo_w1024_d512_A scatter_fifo_w32_d512_A scatter_fifo_w16_d512_A entry_proc openStatus_handler txStatus_handler txDataBuffer_handler_512_s rxDataBuffer_handler_512_s client_512_s txMetaData_handler closeConnection_handler server_512_s scatter
INFO-FLOW: Generating /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_regslice_both
INFO-FLOW: To file: write model scatter_fifo_w1_d3_S
INFO-FLOW: To file: write model scatter_fifo_w1_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w16_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w32_d3_S
INFO-FLOW: To file: write model scatter_fifo_w96_d512_A
INFO-FLOW: To file: write model scatter_fifo_w96_d512_A
INFO-FLOW: To file: write model scatter_fifo_w1024_d512_A
INFO-FLOW: To file: write model scatter_fifo_w1024_d512_A
INFO-FLOW: To file: write model scatter_fifo_w32_d512_A
INFO-FLOW: To file: write model scatter_fifo_w16_d512_A
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model openStatus_handler
INFO-FLOW: To file: write model txStatus_handler
INFO-FLOW: To file: write model txDataBuffer_handler_512_s
INFO-FLOW: To file: write model rxDataBuffer_handler_512_s
INFO-FLOW: To file: write model client_512_s
INFO-FLOW: To file: write model txMetaData_handler
INFO-FLOW: To file: write model closeConnection_handler
INFO-FLOW: To file: write model server_512_s
INFO-FLOW: To file: write model scatter
INFO-FLOW: Generating /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.200 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/vlog' tclDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db' modelList='scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_fifo_w1_d3_S
scatter_fifo_w1_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w96_d512_A
scatter_fifo_w96_d512_A
scatter_fifo_w1024_d512_A
scatter_fifo_w1024_d512_A
scatter_fifo_w32_d512_A
scatter_fifo_w16_d512_A
entry_proc
openStatus_handler
txStatus_handler
txDataBuffer_handler_512_s
rxDataBuffer_handler_512_s
client_512_s
txMetaData_handler
closeConnection_handler
server_512_s
scatter
' expOnly='0'
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'runExperiment_c_U(scatter_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'runExperiment_c40_U(scatter_fifo_w1_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'useConn_c_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'useIpAddr_c_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pkgWordCount_c_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regBasePort_c_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regBasePort_c41_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'usePort_c_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'expectedRespInKB_c_U(scatter_fifo_w16_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'clientPkgNum_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress0_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress1_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress2_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress3_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress4_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress5_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress6_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress7_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress8_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress9_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'regIpAddress10_c_U(scatter_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'openConStatusBuffer_U(scatter_fifo_w96_d512_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'txStatusBuffer_U(scatter_fifo_w96_d512_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'txDataBuffer_U(scatter_fifo_w1024_d512_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rxDataBuffer_U(scatter_fifo_w1024_d512_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'txMetaDataBuffer_U(scatter_fifo_w32_d512_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'closeConnectionBuffer_U(scatter_fifo_w16_d512_A)' using Vivado Default RAMs.
Command         ap_source done; 0.46 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 460.246 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name openStatus_handler
INFO-FLOW: No bind nodes found for module_name txStatus_handler
INFO-FLOW: No bind nodes found for module_name txDataBuffer_handler_512_s
INFO-FLOW: No bind nodes found for module_name rxDataBuffer_handler_512_s
INFO-FLOW: No bind nodes found for module_name txMetaData_handler
INFO-FLOW: No bind nodes found for module_name closeConnection_handler
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_fifo_w1_d3_S
scatter_fifo_w1_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w96_d512_A
scatter_fifo_w96_d512_A
scatter_fifo_w1024_d512_A
scatter_fifo_w1024_d512_A
scatter_fifo_w32_d512_A
scatter_fifo_w16_d512_A
entry_proc
openStatus_handler
txStatus_handler
txDataBuffer_handler_512_s
rxDataBuffer_handler_512_s
client_512_s
txMetaData_handler
closeConnection_handler
server_512_s
scatter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.constraint.tcl 
Execute         sc_get_clocks scatter 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP scatter DATA {scatter {DEPTH 1 CHILDREN {txDataBuffer_handler_512_s entry_proc openStatus_handler txStatus_handler client_512_s rxDataBuffer_handler_512_s txMetaData_handler closeConnection_handler server_512_s} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress10_c_U SOURCE {} VARIABLE regIpAddress10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress9_c_U SOURCE {} VARIABLE regIpAddress9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress8_c_U SOURCE {} VARIABLE regIpAddress8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress7_c_U SOURCE {} VARIABLE regIpAddress7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress6_c_U SOURCE {} VARIABLE regIpAddress6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress5_c_U SOURCE {} VARIABLE regIpAddress5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress4_c_U SOURCE {} VARIABLE regIpAddress4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress3_c_U SOURCE {} VARIABLE regIpAddress3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress2_c_U SOURCE {} VARIABLE regIpAddress2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress1_c_U SOURCE {} VARIABLE regIpAddress1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regIpAddress0_c_U SOURCE {} VARIABLE regIpAddress0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME clientPkgNum_c_U SOURCE {} VARIABLE clientPkgNum_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME expectedRespInKB_c_U SOURCE {} VARIABLE expectedRespInKB_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME usePort_c_U SOURCE {} VARIABLE usePort_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regBasePort_c41_U SOURCE {} VARIABLE regBasePort_c41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME regBasePort_c_U SOURCE {} VARIABLE regBasePort_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pkgWordCount_c_U SOURCE {} VARIABLE pkgWordCount_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME useIpAddr_c_U SOURCE {} VARIABLE useIpAddr_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME useConn_c_U SOURCE {} VARIABLE useConn_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME runExperiment_c40_U SOURCE {} VARIABLE runExperiment_c40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME runExperiment_c_U SOURCE {} VARIABLE runExperiment_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 68 URAM 0}} txDataBuffer_handler_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} openStatus_handler {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} txStatus_handler {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} client_512_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_885_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_fu_901_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1541 VARIABLE ret LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_4_fu_928_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_982_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_3_fu_1026_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_836_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_5_fu_1049_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_6_fu_1061_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_836_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_2_fu_1089_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rxDataBuffer_handler_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} txMetaData_handler {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} closeConnection_handler {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} server_512_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_283_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_1_fu_289_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 463.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for scatter.
INFO: [VLOG 209-307] Generating Verilog RTL for scatter.
Execute         syn_report -model scatter -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 324.68 MHz
Command       autosyn done; 3.58 sec.
Command     csynth_design done; 12.25 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.05 seconds. CPU system time: 0.79 seconds. Elapsed time: 12.25 seconds; current allocated memory: -748.363 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1 opened at Sat Mar 18 14:42:57 +03 2023
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.01 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 1.12 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute     set_top scatter 
INFO: [HLS 200-1510] Running: set_top scatter 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp' to the project
Execute     add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp' to the project
Execute     export_design -format ip_catalog -ipname scatter -display_name scatter -vendor ethz.systems.fpga -version 1.0 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -ipname scatter -display_name scatter -vendor ethz.systems.fpga -version 1.0 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -xo 
Execute       config_export -display_name=scatter -format=ip_catalog -ipname=scatter -vendor=ethz.systems.fpga -version=1.0 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor ethz.systems.fpga -version 1.0 -ipname scatter -display_name scatter
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.200 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=scatter xml_exists=0
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to scatter
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=38
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=55 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_regslice_both
scatter_fifo_w1_d3_S
scatter_fifo_w1_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w16_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w32_d3_S
scatter_fifo_w96_d512_A
scatter_fifo_w96_d512_A
scatter_fifo_w1024_d512_A
scatter_fifo_w1024_d512_A
scatter_fifo_w32_d512_A
scatter_fifo_w16_d512_A
entry_proc
openStatus_handler
txStatus_handler
txDataBuffer_handler_512_s
rxDataBuffer_handler_512_s
client_512_s
txMetaData_handler
closeConnection_handler
server_512_s
scatter
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/openStatus_handler.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txStatus_handler.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txDataBuffer_handler_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/rxDataBuffer_handler_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/client_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/txMetaData_handler.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/closeConnection_handler.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/server_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.constraint.tcl 
Execute       sc_get_clocks scatter 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to scatter
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=scatter
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.constraint.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/scatter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s scatter_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file scatter_prj/solution1/impl/export.zip
Command     export_design done; 14.19 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.91 seconds. CPU system time: 0.61 seconds. Elapsed time: 14.19 seconds; current allocated memory: -928.812 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls/scatter_prj/solution1 opened at Sat Mar 18 14:43:14 +03 2023
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name=scatter 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=scatter
Execute       config_export -display_name=scatter 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=scatter 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=scatter
Execute       config_export -ipname=scatter 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute       config_export -vendor=ethz.systems.fpga 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
Execute       config_export -version=1.0 
Command     open_solution done; 1.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute     set_top scatter 
INFO: [HLS 200-1510] Running: set_top scatter 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/kernel/user_krnl/scatter_krnl/src/hls 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp' to the project
Execute     add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/test_scatter.cpp' to the project
Execute     cleanup_all 
