{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432257994499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432257994499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 18:26:34 2015 " "Processing started: Thu May 21 18:26:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432257994499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432257994499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights -c lights " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432257994499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1432257995136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/switchesqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/switchesqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys " "Found entity 1: switchesqsys" {  } { { "nios_system/synthesis/switchesqsys.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/switchesqsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_irq_mapper " "Found entity 1: switchesqsys_irq_mapper" {  } { { "nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0 " "Found entity 1: switchesqsys_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995345 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_rsp_mux " "Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: switchesqsys_mm_interconnect_0_rsp_demux_002" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_mux " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_demux " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995369 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router_004 " "Found entity 2: switchesqsys_mm_interconnect_0_router_004" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995372 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router_002 " "Found entity 2: switchesqsys_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995394 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router_001 " "Found entity 2: switchesqsys_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432257995397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995398 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router " "Found entity 2: switchesqsys_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_outsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_outsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_outSignal " "Found entity 1: switchesqsys_outSignal" {  } { { "nios_system/synthesis/submodules/switchesqsys_outSignal.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_outSignal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_readytodownload1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_readytodownload1.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_readyToDownload1 " "Found entity 1: switchesqsys_readyToDownload1" {  } { { "nios_system/synthesis/submodules/switchesqsys_readyToDownload1.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_readyToDownload1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_jtag_uart_sim_scfifo_w " "Found entity 1: switchesqsys_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995426 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_jtag_uart_scfifo_w " "Found entity 2: switchesqsys_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995426 ""} { "Info" "ISGN_ENTITY_NAME" "3 switchesqsys_jtag_uart_sim_scfifo_r " "Found entity 3: switchesqsys_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995426 ""} { "Info" "ISGN_ENTITY_NAME" "4 switchesqsys_jtag_uart_scfifo_r " "Found entity 4: switchesqsys_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995426 ""} { "Info" "ISGN_ENTITY_NAME" "5 switchesqsys_jtag_uart " "Found entity 5: switchesqsys_jtag_uart" {  } { { "nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_LEDs " "Found entity 1: switchesqsys_LEDs" {  } { { "nios_system/synthesis/submodules/switchesqsys_LEDs.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_switches " "Found entity 1: switchesqsys_switches" {  } { { "nios_system/synthesis/submodules/switchesqsys_switches.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_onchip_memory " "Found entity 1: switchesqsys_onchip_memory" {  } { { "nios_system/synthesis/submodules/switchesqsys_onchip_memory.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_register_bank_a_module " "Found entity 1: switchesqsys_nios2_processor_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_nios2_processor_register_bank_b_module " "Found entity 2: switchesqsys_nios2_processor_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "3 switchesqsys_nios2_processor_nios2_oci_debug " "Found entity 3: switchesqsys_nios2_processor_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "4 switchesqsys_nios2_processor_ociram_sp_ram_module " "Found entity 4: switchesqsys_nios2_processor_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "5 switchesqsys_nios2_processor_nios2_ocimem " "Found entity 5: switchesqsys_nios2_processor_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "6 switchesqsys_nios2_processor_nios2_avalon_reg " "Found entity 6: switchesqsys_nios2_processor_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "7 switchesqsys_nios2_processor_nios2_oci_break " "Found entity 7: switchesqsys_nios2_processor_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "8 switchesqsys_nios2_processor_nios2_oci_xbrk " "Found entity 8: switchesqsys_nios2_processor_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "9 switchesqsys_nios2_processor_nios2_oci_dbrk " "Found entity 9: switchesqsys_nios2_processor_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "10 switchesqsys_nios2_processor_nios2_oci_itrace " "Found entity 10: switchesqsys_nios2_processor_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "11 switchesqsys_nios2_processor_nios2_oci_td_mode " "Found entity 11: switchesqsys_nios2_processor_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "12 switchesqsys_nios2_processor_nios2_oci_dtrace " "Found entity 12: switchesqsys_nios2_processor_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "13 switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 13: switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "14 switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 14: switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "15 switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 15: switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "16 switchesqsys_nios2_processor_nios2_oci_fifo " "Found entity 16: switchesqsys_nios2_processor_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "17 switchesqsys_nios2_processor_nios2_oci_pib " "Found entity 17: switchesqsys_nios2_processor_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "18 switchesqsys_nios2_processor_nios2_oci_im " "Found entity 18: switchesqsys_nios2_processor_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "19 switchesqsys_nios2_processor_nios2_performance_monitors " "Found entity 19: switchesqsys_nios2_processor_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "20 switchesqsys_nios2_processor_nios2_oci " "Found entity 20: switchesqsys_nios2_processor_nios2_oci" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""} { "Info" "ISGN_ENTITY_NAME" "21 switchesqsys_nios2_processor " "Found entity 21: switchesqsys_nios2_processor" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_jtag_debug_module_tck " "Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_oci_test_bench " "Found entity 1: switchesqsys_nios2_processor_oci_test_bench" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_test_bench " "Found entity 1: switchesqsys_nios2_processor_test_bench" {  } { { "nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.v 2 2 " "Found 2 design units, including 2 entities, in source file lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/lights.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995473 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockDivider " "Found entity 2: ClockDivider" {  } { { "lights.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/lights.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995473 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Camera.sv(189) " "Verilog HDL information at Camera.sv(189): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/Camera.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/output_files/Camera.sv" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1432257995475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/camera.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/camera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Camera " "Found entity 1: Camera" {  } { { "output_files/Camera.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/output_files/Camera.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995477 ""} { "Info" "ISGN_ENTITY_NAME" "2 Camera_testbench " "Found entity 2: Camera_testbench" {  } { { "output_files/Camera.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/output_files/Camera.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countup.sv 2 2 " "Found 2 design units, including 2 entities, in source file countup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CountUp " "Found entity 1: CountUp" {  } { { "CountUp.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/CountUp.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995479 ""} { "Info" "ISGN_ENTITY_NAME" "2 CountUpTestbench " "Found entity 2: CountUpTestbench" {  } { { "CountUp.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/CountUp.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/DFlipFlop.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UserInput " "Found entity 1: UserInput" {  } { { "UserInput.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/UserInput.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "percents.sv 2 2 " "Found 2 design units, including 2 entities, in source file percents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Percents " "Found entity 1: Percents" {  } { { "Percents.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/Percents.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995487 ""} { "Info" "ISGN_ENTITY_NAME" "2 PercentTestbench " "Found entity 2: PercentTestbench" {  } { { "Percents.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/Percents.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432257995487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995487 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  Buffer.sv(46) " "Verilog HDL syntax error at Buffer.sv(46) near text \")\"; mismatched closing parenthesis " {  } { { "Buffer.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/Buffer.sv" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1432257995490 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" Buffer.sv(46) " "Verilog HDL syntax error at Buffer.sv(46) near text \")\";  expecting \";\"" {  } { { "Buffer.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/Buffer.sv" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1432257995491 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Buffer.sv(48) " "Verilog HDL syntax error at Buffer.sv(48) near text \"else\";  expecting \"end\"" {  } { { "Buffer.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/Buffer.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1432257995491 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Buffer Buffer.sv(13) " "Ignored design unit \"Buffer\" at Buffer.sv(13) due to previous errors" {  } { { "Buffer.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/Buffer.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1432257995491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 0 0 " "Found 0 design units, including 0 entities, in source file buffer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432257995492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/output_files/lights.map.smsg " "Generated suppressed messages file C:/Users/klholden/Documents/nightmares/Lab4/l111lllll1l1/output_files/lights.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432257995543 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432257996041 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 21 18:26:36 2015 " "Processing ended: Thu May 21 18:26:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432257996041 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432257996041 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432257996041 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432257996041 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432257996775 ""}
