#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 20 09:51:43 2020
# Process ID: 15804
# Current directory: C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Gyro_Demo/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/clk_wiz_0_synth_1
# Command line: vivado.exe -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file: C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Gyro_Demo/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file: C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Gyro_Demo/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/clk_wiz_0_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
