{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.703784",
   "Default View_TopLeft":"-141,-205",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port diff_clock_rtl -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 140 -y 190 -defaultsOSRD
preplace inst axis_fir_filter_0 -pg 1 -lvl 5 -x 1350 -y 100 -defaultsOSRD
preplace inst phase_inc_sm_0 -pg 1 -lvl 3 -x 770 -y 70 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 4 -x 1050 -y 80 -defaultsOSRD
preplace inst mem_dump_sm_0 -pg 1 -lvl 6 -x 1610 -y 120 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 450 -y 160 -defaultsOSRD
preplace inst axis_biquad_iir_0 -pg 1 -lvl 5 -x 1350 -y 270 -defaultsOSRD
preplace inst dds_compiler_1 -pg 1 -lvl 4 -x 1050 -y 250 -defaultsOSRD
preplace inst phase_inc_sm_1 -pg 1 -lvl 3 -x 770 -y 240 -defaultsOSRD
preplace inst mem_dump_sm_1 -pg 1 -lvl 6 -x 1610 -y 290 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 1 5 270 60 630 140 900 10 1200 20 1490
preplace netloc reset_1 1 0 2 20 120 260
preplace netloc clk_wiz_0_locked 1 1 1 N 200
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 640 150 NJ 150 1210 180 1500
preplace netloc diff_clock_rtl_1 1 0 1 NJ 180
preplace netloc phase_inc_sm_0_m_axis_phase 1 3 1 N 70
preplace netloc dds_compiler_0_M_AXIS_DATA 1 4 1 N 80
preplace netloc axis_fir_filter_0_m_axis_fir 1 5 1 N 100
preplace netloc phase_inc_sm_1_m_axis_phase 1 3 1 N 240
preplace netloc dds_compiler_1_M_AXIS_DATA 1 4 1 N 250
preplace netloc axis_biquad_iir_0_m_axis 1 5 1 N 270
levelinfo -pg 1 0 140 450 770 1050 1350 1610 1720
pagesize -pg 1 -db -bbox -sgen -140 0 1720 370
"
}
{
   "da_board_cnt":"4"
}
