

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Sun Oct 12 10:45:59 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329   |activation_accelerator_Pipeline_VITIS_LOOP_465_4   |    32771|    32771|  0.328 ms|  0.328 ms|   32771|   32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338   |activation_accelerator_Pipeline_VITIS_LOOP_186_1   |    98308|    98308|  0.983 ms|  0.983 ms|   98308|   98308|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344   |activation_accelerator_Pipeline_VITIS_LOOP_191_2   |    98315|    98315|  0.983 ms|  0.983 ms|   98315|   98315|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351   |activation_accelerator_Pipeline_VITIS_LOOP_197_3   |    32784|    32784|  0.328 ms|  0.328 ms|   32784|   32784|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360   |activation_accelerator_Pipeline_VITIS_LOOP_171_1   |    98311|    98311|  0.983 ms|  0.983 ms|   98311|   98311|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366   |activation_accelerator_Pipeline_VITIS_LOOP_176_2   |    32780|    32780|  0.328 ms|  0.328 ms|   32780|   32780|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374   |activation_accelerator_Pipeline_VITIS_LOOP_160_1   |    32794|    32794|  0.328 ms|  0.328 ms|   32794|   32794|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381   |activation_accelerator_Pipeline_VITIS_LOOP_152_1   |    32791|    32791|  0.328 ms|  0.328 ms|   32791|   32791|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388   |activation_accelerator_Pipeline_VITIS_LOOP_380_1   |    32774|    32774|  0.328 ms|  0.328 ms|   32774|   32774|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395   |activation_accelerator_Pipeline_VITIS_LOOP_382_2   |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402   |activation_accelerator_Pipeline_VITIS_LOOP_385_3   |    98321|    98321|  0.983 ms|  0.983 ms|   98321|   98321|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410   |activation_accelerator_Pipeline_VITIS_LOOP_389_4   |    32780|    32780|  0.328 ms|  0.328 ms|   32780|   32780|       no|
        |grp_float_safe_softmax_fu_418                                 |float_safe_softmax                                 |   163878|   163878|  1.639 ms|  1.639 ms|  163878|  163878|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425   |activation_accelerator_Pipeline_VITIS_LOOP_206_1   |    32775|    32775|  0.328 ms|  0.328 ms|   32775|   32775|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433   |activation_accelerator_Pipeline_VITIS_LOOP_424_3   |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443   |activation_accelerator_Pipeline_VITIS_LOOP_411_1   |    32771|    32771|  0.328 ms|  0.328 ms|   32771|   32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452   |activation_accelerator_Pipeline_VITIS_LOOP_414_2   |    32771|    32771|  0.328 ms|  0.328 ms|   32771|   32771|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       58|    21|    7400|   11453|    0|
|Memory           |      322|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1999|    -|
|Register         |        -|     -|     522|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      380|    21|    7922|   13468|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      131|     1|       3|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381   |activation_accelerator_Pipeline_VITIS_LOOP_152_1   |        0|   0|  221|   139|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374   |activation_accelerator_Pipeline_VITIS_LOOP_160_1   |        0|   9|  906|  1290|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360   |activation_accelerator_Pipeline_VITIS_LOOP_171_1   |        0|   0|  122|   121|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366   |activation_accelerator_Pipeline_VITIS_LOOP_176_2   |        0|   0|  167|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338   |activation_accelerator_Pipeline_VITIS_LOOP_186_1   |        0|   0|   87|   121|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344   |activation_accelerator_Pipeline_VITIS_LOOP_191_2   |        0|   0|  221|   231|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351   |activation_accelerator_Pipeline_VITIS_LOOP_197_3   |        0|   0|  207|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425   |activation_accelerator_Pipeline_VITIS_LOOP_206_1   |        0|   0|  189|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388   |activation_accelerator_Pipeline_VITIS_LOOP_380_1   |        0|   0|  203|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395   |activation_accelerator_Pipeline_VITIS_LOOP_382_2   |        0|   0|  118|   186|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402   |activation_accelerator_Pipeline_VITIS_LOOP_385_3   |        0|   0|  305|   281|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410   |activation_accelerator_Pipeline_VITIS_LOOP_389_4   |        0|   0|  167|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443   |activation_accelerator_Pipeline_VITIS_LOOP_411_1   |        0|   0|   69|    85|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452   |activation_accelerator_Pipeline_VITIS_LOOP_414_2   |        0|   0|   69|    85|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433   |activation_accelerator_Pipeline_VITIS_LOOP_424_3   |        0|   0|  158|   979|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329   |activation_accelerator_Pipeline_VITIS_LOOP_465_4   |        0|   0|   37|    85|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|  322|   552|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U111                       |faddfsub_32ns_32ns_32_4_full_dsp_1                 |        0|   2|  227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U116                              |fcmp_32ns_32ns_1_2_no_dsp_1                        |        0|   0|    0|     0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U114                             |fdiv_32ns_32ns_32_9_no_dsp_1                       |        0|   0|    0|     0|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U115                           |fexp_32ns_32ns_32_8_full_dsp_1                     |        0|   7|  324|   905|    0|
    |grp_float_safe_softmax_fu_418                                 |float_safe_softmax                                 |       58|   0|  633|   735|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U112                            |fmul_32ns_32ns_32_3_max_dsp_1                      |        0|   3|  128|   135|    0|
    |fsqrt_32ns_32ns_32_8_no_dsp_1_U113                            |fsqrt_32ns_32ns_32_8_no_dsp_1                      |        0|   0|    0|     0|    0|
    |gmem0_m_axi_U                                                 |gmem0_m_axi                                        |        0|   0|  735|  1371|    0|
    |gmem1_m_axi_U                                                 |gmem1_m_axi                                        |        0|   0|  735|  1371|    0|
    |gmem2_m_axi_U                                                 |gmem2_m_axi                                        |        0|   0|  735|  1371|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                         |                                                   |       58|  21| 7400| 11453|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |buf0_U    |buf0_RAM_AUTO_1R1W    |       30|  0|   0|    0|  32768|   16|     1|       524288|
    |buf1_U    |buf0_RAM_AUTO_1R1W    |       30|  0|   0|    0|  32768|   16|     1|       524288|
    |buf2_U    |buf0_RAM_AUTO_1R1W    |       30|  0|   0|    0|  32768|   16|     1|       524288|
    |x_mask_U  |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    |exp_x_U   |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    |x_U       |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    |y_U       |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                      |      322|  0|   0|    0| 229376|  176|     7|      5767168|
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state33_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_call_state33   |       and|   0|  0|   2|           1|           1|
    |ap_block_state53_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state55_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state56_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state70_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state83_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|           8|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  441|         84|    1|         84|
    |buf0_address0      |   54|         10|   15|        150|
    |buf0_ce0           |   54|         10|    1|         10|
    |buf0_we0           |    9|          2|    1|          2|
    |buf1_address0      |   26|          5|   15|         75|
    |buf1_ce0           |   26|          5|    1|          5|
    |buf1_we0           |    9|          2|    1|          2|
    |buf2_address0      |   54|         10|   15|        150|
    |buf2_ce0           |   54|         10|    1|         10|
    |buf2_d0            |   49|          9|   16|        144|
    |buf2_we0           |   49|          9|    1|          9|
    |exp_x_address0     |   14|          3|   15|         45|
    |exp_x_ce0          |   14|          3|    1|          3|
    |exp_x_we0          |    9|          2|    1|          2|
    |gmem0_ARADDR       |   14|          3|   64|        192|
    |gmem0_ARLEN        |   14|          3|   32|         96|
    |gmem0_ARVALID      |   14|          3|    1|          3|
    |gmem0_RREADY       |    9|          2|    1|          2|
    |gmem0_blk_n_AR     |    9|          2|    1|          2|
    |gmem1_ARADDR       |   14|          3|   64|        192|
    |gmem1_ARLEN        |   14|          3|   32|         96|
    |gmem1_ARVALID      |   14|          3|    1|          3|
    |gmem1_RREADY       |    9|          2|    1|          2|
    |gmem1_blk_n_AR     |    9|          2|    1|          2|
    |gmem2_AWADDR       |   14|          3|   64|        192|
    |gmem2_AWLEN        |   14|          3|   32|         96|
    |gmem2_AWVALID      |   14|          3|    1|          3|
    |gmem2_BREADY       |   14|          3|    1|          3|
    |gmem2_WVALID       |    9|          2|    1|          2|
    |gmem2_blk_n_AW     |    9|          2|    1|          2|
    |gmem2_blk_n_B      |    9|          2|    1|          2|
    |grp_fu_461_ce      |   49|          9|    1|          9|
    |grp_fu_461_opcode  |   54|         10|    2|         20|
    |grp_fu_461_p0      |   59|         11|   32|        352|
    |grp_fu_461_p1      |   54|         10|   32|        320|
    |grp_fu_466_ce      |   26|          5|    1|          5|
    |grp_fu_466_p0      |   43|          8|   32|        256|
    |grp_fu_466_p1      |   31|          6|   32|        192|
    |grp_fu_677_ce      |   31|          6|    1|          6|
    |grp_fu_677_p0      |   31|          6|   32|        192|
    |grp_fu_677_p1      |   31|          6|   32|        192|
    |grp_fu_681_ce      |   20|          4|    1|          4|
    |grp_fu_681_p0      |   20|          4|   32|        128|
    |grp_fu_681_p1      |   20|          4|   32|        128|
    |grp_fu_685_ce      |   14|          3|    1|          3|
    |grp_fu_685_opcode  |   14|          3|    5|         15|
    |grp_fu_685_p0      |   14|          3|   32|         96|
    |grp_fu_685_p1      |   14|          3|   32|         96|
    |x_address0         |   97|         19|   15|        285|
    |x_ce0              |   97|         19|    1|         19|
    |x_d0               |   43|          8|   32|        256|
    |x_mask_address0    |   20|          4|   15|         60|
    |x_mask_ce0         |   20|          4|    1|          4|
    |x_mask_we0         |    9|          2|    1|          2|
    |x_we0              |   43|          8|    1|          8|
    |y_address0         |   26|          5|   15|         75|
    |y_ce0              |   26|          5|    1|          5|
    |y_d0               |   14|          3|   32|         96|
    |y_we0              |   14|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1999|        389|  831|       4408|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  83|   0|   83|          0|
    |config_r_read_reg_576                                                      |  32|   0|   32|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329_ap_start_reg   |   1|   0|    1|          0|
    |grp_float_safe_softmax_fu_418_ap_start_reg                                 |   1|   0|    1|          0|
    |max_val_reg_656                                                            |  32|   0|   32|          0|
    |reg_478                                                                    |  32|   0|   32|          0|
    |reg_485                                                                    |  32|   0|   32|          0|
    |reg_490                                                                    |  32|   0|   32|          0|
    |stage_read_reg_580                                                         |  32|   0|   32|          0|
    |trunc_ln1_reg_626                                                          |  63|   0|   63|          0|
    |trunc_ln2_reg_614                                                          |  63|   0|   63|          0|
    |trunc_ln_reg_620                                                           |  63|   0|   63|          0|
    |var_reg_643                                                                |  32|   0|   32|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 522|   0|  522|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

