#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 28 21:48:39 2018
# Process ID: 31400
# Current directory: C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35208 C:\Users\Marcus Vinicius\Desktop\Estudar\Embarcados\controle\controle.xpr
# Log file: C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/vivado.log
# Journal file: C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 803.262 ; gain = 96.734
update_compile_order -fileset sources_1
close [ open {C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sources_1/new/multiplexer.v} w ]
add_files {{C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sources_1/new/multiplexer.v}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sim_1/new/simulate_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfe9cbeef4e74aeb8ba92d4647896fb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_file_behav xil_defaultlib.simulate_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_t is not permitted [C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sim_1/new/simulate_file.v:126]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 847.801 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sim_1/new/simulate_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfe9cbeef4e74aeb8ba92d4647896fb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_file_behav xil_defaultlib.simulate_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_t is not permitted [C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sim_1/new/simulate_file.v:126]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulate_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.srcs/sim_1/new/simulate_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfe9cbeef4e74aeb8ba92d4647896fb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_file_behav xil_defaultlib.simulate_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.simulate_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_file_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Marcus Vinicius/Desktop/Estudar/Embarcados/controle/controle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_file_behav -key {Behavioral:sim_1:Functional:simulate_file} -tclbatch {simulate_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simulate_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 857.090 ; gain = 9.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 22:39:49 2018...
