<div id="pf77" class="pf w0 h0" data-page-no="77"><div class="pc pc77 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg77.png"/><div class="t m0 x2a h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 5-1.<span class="_ _1a"> </span>Clock Summary (continued)</div><div class="t m0 x95 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Clock name<span class="_ _99"> </span>Run mode</div><div class="t m0 x2b h10 y4e5 ff1 fs4 fc0 sc0 ls0 ws0">clock frequency</div><div class="t m0 x1f h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">VLPR mode</div><div class="t m0 x1f h10 y4e5 ff1 fs4 fc0 sc0 ls0 ws0">clock frequency</div><div class="t m0 xf7 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Clock source<span class="_ _c3"> </span>Clock is disabled</div><div class="t m0 x3f h10 y330 ff1 fs4 fc0 sc0 ls0">when…</div><div class="t m0 x34 h7 y4e6 ff2 fs4 fc1 sc0 ls0 ws0">UART0 clock<span class="_ _3a"> </span><span class="fc0">Up to 48 MHz<span class="_ _54"> </span>Up to 4 MHz<span class="_ _12d"> </span>MCGIRCLK,</span></div><div class="t m0 xb7 h7 y918 ff2 fs4 fc0 sc0 ls0">MCGPLLCLK/2,</div><div class="t m0 xb7 h7 y919 ff2 fs4 fc0 sc0 ls0 ws0">MCGFLLCLK, or</div><div class="t m0 xb7 h7 y91a ff2 fs4 fc0 sc0 ls0">OSCERCLK</div><div class="t m0 xd5 h7 y4e6 ff2 fs4 fc0 sc0 ls0">SIM_SOPT2[UART0SR</div><div class="t m0 xd5 h7 y918 ff2 fs4 fc0 sc0 ls0 ws0">C]=00 or selected clock</div><div class="t m0 xd5 h7 y919 ff2 fs4 fc0 sc0 ls0 ws0">source disabled.</div><div class="t m0 x4f h7 y91b ff2 fs4 fc1 sc0 ls0 ws0">USB FS clock<span class="_ _11e"> </span><span class="fc0">48 MHz<span class="_ _132"> </span>N/A<span class="_ _1f"> </span>MCGPLLCLK/2 or</span></div><div class="t m0 xb7 h7 y91c ff2 fs4 fc0 sc0 ls0 ws0">MCGFLLCLK, or</div><div class="t m0 xb7 h7 y91d ff2 fs4 fc0 sc0 ls0">USB_CLKIN</div><div class="t m0 xd5 h7 y91b ff2 fs4 fc0 sc0 ls0 ws0">USB FS OTG is</div><div class="t m0 xd5 h7 y91c ff2 fs4 fc0 sc0 ls0">disabled</div><div class="t m0 x9 h7 y91e ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>If in BLPI mode, where clocking is derived from the fast internal reference clock, the Bus clock and flash clock frequency</div><div class="t m0 x52 h7 y91f ff2 fs4 fc0 sc0 ls0 ws0">needs to be limited to 800 kHz if executing from flash.</div><div class="t m0 x9 hd y920 ff1 fs7 fc0 sc0 ls0 ws0">5.5<span class="_ _b"> </span>Internal clocking requirements</div><div class="t m0 x9 hf y921 ff3 fs5 fc0 sc0 ls0 ws0">The clock dividers are programmed via the SIM module’s CLKDIV registers. The</div><div class="t m0 x9 hf y922 ff3 fs5 fc0 sc0 ls0 ws0">following requirements must be met when configuring the clocks for this device:</div><div class="t m0 xf6 hf y923 ff3 fs5 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>The core, platform, and system clock are programmable from a divide-by-1 through</div><div class="t m0 x34 hf y924 ff3 fs5 fc0 sc0 ls0 ws0">divide-by-16 setting. The core, platform, and system clock frequencies must be 48</div><div class="t m0 x34 hf y925 ff3 fs5 fc0 sc0 ls0 ws0">MHz or slower.</div><div class="t m0 xf6 hf y926 ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>The bus clock and flash clock frequency is divided from the system clock and is</div><div class="t m0 x34 hf y927 ff3 fs5 fc0 sc0 ls0 ws0">programmable from a divide-by-1 through divide-by-8 setting. The bus clock and</div><div class="t m0 x34 hf y928 ff3 fs5 fc0 sc0 ls0 ws0">flash clock must be programmed to 24 MHz or slower.</div><div class="t m0 x9 hf y929 ff3 fs5 fc0 sc0 ls0 ws0">The following is a common clock configuration for this device:</div><div class="t m0 x9a h6 y92a ff1 fs3 fc0 sc0 ls0 ws20a">Clock Frequency</div><div class="t m0 x89 h7 y92b ff2 fs4 fc0 sc0 ls0 ws0">Core clock<span class="_ _116"> </span>48 MHz</div><div class="t m0 x89 h7 y92c ff2 fs4 fc0 sc0 ls0 ws0">Platform clock<span class="_ _126"> </span>48 MHz</div><div class="t m0 x89 h7 y92d ff2 fs4 fc0 sc0 ls0 ws0">System clock<span class="_ _127"> </span>48 MHz</div><div class="t m0 x89 h7 y92e ff2 fs4 fc0 sc0 ls0 ws0">Bus clock<span class="_ _ee"> </span>24 MHz</div><div class="t m0 x89 h7 y92f ff2 fs4 fc0 sc0 ls0 ws0">Flash clock<span class="_ _128"> </span>24 MHz</div><div class="t m0 x9 he y930 ff1 fs1 fc0 sc0 ls0 ws0">5.5.1<span class="_ _b"> </span>Clock divider values after reset</div><div class="t m0 x9 hf y931 ff3 fs5 fc0 sc0 ls0 ws0">Each clock divider is programmed via the SIM module’s CLKDIV1 registers. Two bits in</div><div class="t m0 x9 hf y932 ff3 fs5 fc0 sc0 ls0 ws0">the flash memory&apos;s FTFA_FOPT register controls the reset value of the core clock,</div><div class="t m0 x9 hf y933 ff3 fs5 fc0 sc0 ls0 ws0">system clock, bus clock, and flash clock dividers as shown below:</div><div class="t m0 x76 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 5 Clock Distribution</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>119</div><a class="l" href="#pf7d" data-dest-detail='[125,"XYZ",null,379.738,null]'><div class="d m1" style="border-style:none;position:absolute;left:78.147000px;bottom:659.200000px;width:52.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7c" data-dest-detail='[124,"XYZ",null,156.819,null]'><div class="d m1" style="border-style:none;position:absolute;left:76.644000px;bottom:605.300000px;width:55.512000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
