P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  512 B
associativity 		4-way
n_set 			32
n_cache_line 	128
tag: 18, index: 5, offset: 9
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		236216
0.n_misses 		13785
0.hit_rate 		94.49
0.miss_rate 		5.51
0.n_upgrade_miss 	1533
0.n_bus_snoops 	14244
0.n_snoop_hits 	1592
0.n_writebacks 	2690
Memory Traffic:
0.B_written_bus_to_cache 	7057920
0.B_written_cache_to_bus_wb 	1377280
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	8435200
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		235755
1.n_misses 		14244
1.hit_rate 		94.30
1.miss_rate 		5.70
1.n_upgrade_miss 	2027
1.n_bus_snoops 	13785
1.n_snoop_hits 	1660
1.n_writebacks 	3646
Memory Traffic:
1.B_written_bus_to_cache 	7292928
1.B_written_cache_to_bus_wb 	1866752
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	9159680
1.B_total_traffic_wt 	0
