

================================================================
== Vitis HLS Report for 'thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4'
================================================================
* Date:           Tue Jan  9 16:03:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.520 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073603|  2073603|  20.736 ms|  20.736 ms|  2073603|  2073603|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_35_3_VITIS_LOOP_37_4  |  2073601|  2073601|         3|          1|          1|  2073600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     57|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|    111|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_85_p2          |         +|   0|  0|  21|          21|           1|
    |icmp_ln35_fu_79_p2         |      icmp|   0|  0|  21|          21|          16|
    |icmp_ln41_fu_96_p2         |      icmp|   0|  0|   8|           8|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   1|           1|           1|
    |select_ln18_fu_107_p3      |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |pixel_dst_fu_101_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  57|          54|          32|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   21|         42|
    |indvar_flatten6_fu_48                  |   9|          2|   21|         42|
    |sobelImg_data_blk_n                    |   9|          2|    1|          2|
    |thresholdImg_data_blk_n                |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|   46|         92|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten6_fu_48             |  21|   0|   21|          0|
    |select_ln18_reg_131               |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  34|   0|   34|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4|  return value|
|sobelImg_data_dout                |   in|    8|     ap_fifo|                                                      sobelImg_data|       pointer|
|sobelImg_data_num_data_valid      |   in|    2|     ap_fifo|                                                      sobelImg_data|       pointer|
|sobelImg_data_fifo_cap            |   in|    2|     ap_fifo|                                                      sobelImg_data|       pointer|
|sobelImg_data_empty_n             |   in|    1|     ap_fifo|                                                      sobelImg_data|       pointer|
|sobelImg_data_read                |  out|    1|     ap_fifo|                                                      sobelImg_data|       pointer|
|thresholdImg_data_din             |  out|    8|     ap_fifo|                                                  thresholdImg_data|       pointer|
|thresholdImg_data_num_data_valid  |   in|    2|     ap_fifo|                                                  thresholdImg_data|       pointer|
|thresholdImg_data_fifo_cap        |   in|    2|     ap_fifo|                                                  thresholdImg_data|       pointer|
|thresholdImg_data_full_n          |   in|    1|     ap_fifo|                                                  thresholdImg_data|       pointer|
|thresholdImg_data_write           |  out|    1|     ap_fifo|                                                  thresholdImg_data|       pointer|
|p_read                            |   in|    8|     ap_none|                                                             p_read|        scalar|
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

