Waf: Entering directory `/home/rmirosan/Dropbox/Papers/RTSS2021/dev-duetto/build'
[187/209] Compiling src/MultiCoreSim/model/SharedCacheCtrl.cc
[199/209] Compiling src/MultiCoreSim/model/BusArbiter.cc
[205/209] Linking build/lib/libns3-dev-MultiCoreSim-debug.so
[206/209] Linking build/scratch/MultiCoreSimulator
[207/209] Linking build/utils/ns3-dev-test-runner-debug
Waf: Leaving directory `/home/rmirosan/Dropbox/Papers/RTSS2021/dev-duetto/build'
Build commands will be stored in build/compile_commands.json
'build' finished successfully (1.581s)
----------------------------------------------------Start Setting Configurations ----------------------------------------------------
in get protcol  MSI
----------------------------------------------------Finish Setting Configurations ----------------------------------------------------
All data loaded in L2 Cache
All data loaded in L2 Cache
Reza: In  scratch/MultiCoreSimulator after setting paths and project.start()  
Reza: In Simulator::Run 
HeartBeat ::1000000
HeartBeat ::2000000
HeartBeat ::3000000
HeartBeat ::4000000
HeartBeat ::5000000
HeartBeat ::6000000
HeartBeat ::7000000
Cpu 1 Simulation End @ processor cycle # 7431229
HeartBeat ::8000000
HeartBeat ::9000000
HeartBeat ::10000000
Cpu 0 Simulation End @ processor cycle # 10120371
Cpu 2 Simulation End @ processor cycle # 10121816
Cpu 3 Simulation End @ processor cycle # 10127451
Current Simulation Done at Bus Clock Cycle # 10127450
Shared Cache id = 10  L2 Nmiss     =  0
Shared Cache id = 10  L2 NReq      =  200000
Shared Cache id = 10  L2 Miss Rate =  0
Shared Cache id = 11  L2 Nmiss     =  0
Shared Cache id = 11  L2 NReq      =  200000
Shared Cache id = 11  L2 Miss Rate =  0
