# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../UARTme/rtl/UART_tx.sv" \
"../../../../../../../UARTme/rtl/tx_clk_gen.sv" \
"../../../../../../../UARTme/tb/UART_tx_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
