/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [24:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire [2:0] celloutsig_0_84z;
  reg [10:0] celloutsig_0_8z;
  wire celloutsig_0_97z;
  reg [12:0] celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[33]);
  assign celloutsig_1_19z = !(celloutsig_1_13z ? celloutsig_1_9z : in_data[102]);
  assign celloutsig_0_13z = !(celloutsig_0_4z ? celloutsig_0_11z : in_data[77]);
  assign celloutsig_0_14z = !(celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_6z);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[75]);
  assign celloutsig_0_28z = ~(in_data[32] | celloutsig_0_5z);
  assign celloutsig_1_6z = ~celloutsig_1_4z;
  assign celloutsig_0_11z = ~celloutsig_0_8z[6];
  assign celloutsig_0_39z = ~((celloutsig_0_18z | celloutsig_0_10z[2]) & celloutsig_0_3z[13]);
  assign celloutsig_0_42z = ~((celloutsig_0_25z | celloutsig_0_35z) & celloutsig_0_39z);
  assign celloutsig_0_82z = ~((celloutsig_0_55z | celloutsig_0_0z) & celloutsig_0_63z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | in_data[174]) & in_data[110]);
  assign celloutsig_0_16z = ~((celloutsig_0_6z | celloutsig_0_2z) & celloutsig_0_14z);
  assign celloutsig_0_29z = ~((celloutsig_0_2z | celloutsig_0_12z) & celloutsig_0_3z[14]);
  assign celloutsig_0_35z = celloutsig_0_18z | ~(celloutsig_0_32z);
  assign celloutsig_0_4z = celloutsig_0_3z[19] | celloutsig_0_1z;
  assign celloutsig_0_32z = celloutsig_0_26z | celloutsig_0_22z;
  assign celloutsig_0_97z = ~(celloutsig_0_39z ^ celloutsig_0_82z);
  assign celloutsig_1_14z = ~(celloutsig_1_5z[2] ^ celloutsig_1_7z);
  assign celloutsig_0_19z = ~(celloutsig_0_16z ^ celloutsig_0_12z);
  assign celloutsig_0_3z = { in_data[37:20], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[75:59], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_41z = { in_data[68:67], celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_4z } && { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_22z };
  assign celloutsig_0_6z = { celloutsig_0_3z[16:1], celloutsig_0_4z, celloutsig_0_4z } && { celloutsig_0_3z[17:2], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_10z[3], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z } && { in_data[189:176], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_51z = ! { celloutsig_0_3z[10:4], celloutsig_0_25z };
  assign celloutsig_0_63z = ! { celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_41z };
  assign celloutsig_1_0z = ! in_data[143:132];
  assign celloutsig_1_7z = ! { in_data[133], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_18z = ! celloutsig_0_8z[8:6];
  assign celloutsig_0_0z = in_data[8:5] || in_data[95:92];
  assign celloutsig_0_25z = { celloutsig_0_8z[8:4], celloutsig_0_19z } || { celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_26z = celloutsig_0_20z[2:0] || celloutsig_0_17z;
  assign celloutsig_0_55z = { celloutsig_0_23z[10:0], celloutsig_0_41z, celloutsig_0_51z } < { in_data[32:26], celloutsig_0_42z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_18z } < celloutsig_0_20z[4:2];
  assign celloutsig_0_22z = { celloutsig_0_3z[13:4], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_9z } < { celloutsig_0_20z[5], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_84z = { celloutsig_0_43z[1], celloutsig_0_1z, celloutsig_0_41z } * { celloutsig_0_17z[1], celloutsig_0_82z, celloutsig_0_73z };
  assign celloutsig_0_10z = { celloutsig_0_3z[14:11], celloutsig_0_2z, celloutsig_0_6z } * { celloutsig_0_3z[3:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[99], celloutsig_1_1z, celloutsig_1_1z } * { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[123:117], celloutsig_1_11z } * { celloutsig_1_8z[7:1], celloutsig_1_14z };
  assign celloutsig_0_17z = { in_data[66:65], celloutsig_0_12z } * { celloutsig_0_3z[19:18], celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_8z[3], celloutsig_0_9z, celloutsig_0_9z } !== celloutsig_0_8z[6:4];
  assign celloutsig_1_11z = & in_data[116:113];
  assign celloutsig_0_7z = | { celloutsig_0_3z[10:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_5z = ~^ { in_data[52:27], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_73z = ~^ { celloutsig_0_10z[4:1], celloutsig_0_29z };
  assign celloutsig_0_9z = ~^ { in_data[30:28], celloutsig_0_2z };
  assign celloutsig_1_3z = ~^ { in_data[98], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_10z[3], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_17z };
  assign celloutsig_0_38z = ^ celloutsig_0_23z[10:5];
  assign celloutsig_1_1z = ^ { in_data[163:155], celloutsig_1_0z };
  assign celloutsig_1_9z = ^ { in_data[185:182], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_43z = { celloutsig_0_39z, celloutsig_0_39z, celloutsig_0_2z } << { celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_30z = { celloutsig_0_20z[5], celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_2z } << { celloutsig_0_3z[14:11], celloutsig_0_12z };
  assign celloutsig_1_12z = { in_data[120:112], celloutsig_1_1z } - { celloutsig_1_8z[6], celloutsig_1_1z, celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[51:41];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_98z = 13'h0000;
    else if (clkin_data[32]) celloutsig_0_98z = { celloutsig_0_30z[0], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_84z };
  always_latch
    if (clkin_data[128]) celloutsig_1_8z = 9'h000;
    else if (clkin_data[96]) celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_10z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_8z[7:0];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_20z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z };
  assign { celloutsig_0_23z[24:23], celloutsig_0_23z[5:0], celloutsig_0_23z[19], celloutsig_0_23z[16:6], celloutsig_0_23z[17], celloutsig_0_23z[22:20] } = ~ { celloutsig_0_20z[3:2], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z[18] = celloutsig_0_23z[22];
  assign { out_data[135:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
