Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bcheng/workspace/tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --mt 8 -d NO_OF_TRANSACTIONS=2000 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_4_bit_tb_top_behav xil_defaultlib.adder_4_bit_tb_top xil_defaultlib.glbl -log elaborate.log -L UVM -timescale 1ns/1ps 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.adder_4_bit_test_list
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.adder_4_bit_agent_pkg
Compiling package xil_defaultlib.adder_4_bit_ref_model_pkg
Compiling package xil_defaultlib.adder_4_bit_env_pkg
Compiling package xil_defaultlib.adder_4_bit_seq_list
Compiling module xil_defaultlib.dr_cb
Compiling module xil_defaultlib.rc_cb
Compiling module xil_defaultlib.adder_4_bit_interface
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4_bit
Compiling module xil_defaultlib.adder_4_bit_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_4_bit_tb_top_behav
