var pairs =
{
"directive":{"enables":1,"controls":1,"turn":1}
,"enables":{"disables":1}
,"disables":{"sharing":1}
,"sharing":{"operator":1,"during":1,"optimizations":1,"globally":1,"specific":1}
,"operator":{"resources":1}
,"resources":{"during":1}
,"during":{"compilation":1}
,"compilation":{"stage":1}
,"stage":{"synthesis":1}
,"syn_sharing":{"directive":1,"disabled":1,"object":1,"boolean":1,"behave":1}
,"controls":{"resource":1}
,"resource":{"sharing":1}
,"synthesis":{"compiler-specific":1,"syn_sharing":1}
,"compiler-specific":{"optimization":1}
,"optimization":{"affect":1}
,"affect":{"mapper":1}
,"mapper":{"means":1,"perform":1}
,"means":{"mapper":1}
,"perform":{"resource":1}
,"optimizations":{"improve":1}
,"improve":{"timing":1}
,"timing":{"even":1}
,"even":{"syn_sharing":1}
,"disable":{"resource":1}
,"globally":{"syn_sharing":1}
,"turn":{"resource":1}
,"specific":{"modules":1}
,"modules":{"architectures":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"objecttype":1}
,"module":{"syn_sharing1":1}
,"input":{"7:0":1,"clk":1,"sel1":1,"sel2":1,"rst":1}
,"7:0":{"ina1":1,"ina2":1,"inb1":1,"inb2":1}
,"output":{"15:0":1}
,"15:0":{"product1":1,"product2":1,"temp1":1}
,"reg":{"15:0":1}
,"product1":{"product2":1,"temp1":1,"temp2":1,"std_logic_vector":1}
,"wire":{"15:0":1}
,"temp1":{"temp2":1,"ina1":1}
,"assign":{"temp1":1,"temp2":1}
,"ina1":{"inb1":1,"std_logic_vector":1}
,"temp2":{"ina2":1,"std_logic_vector":1}
,"ina2":{"inb2":1,"std_logic_vector":1}
,"always@":{"posedge":1}
,"posedge":{"clk":1}
,"product2":{"temp1":1,"temp2":1,"std_logic_vector":1}
,"vhdl":{"syntax":1,"example":1}
,"attribute":{"syn_sharing":1}
,"objecttype":{"true":1}
,"true":{"false":1}
,"library":{"ieee":1}
,"entity":{"syn_sharing2":1}
,"std_logic_vector":{"downto":1}
,"inb1":{"std_logic_vector":1}
,"inb2":{"std_logic_vector":1}
,"clk":{"std_logic":1}
,"sel1":{"std_logic":1}
,"sel2":{"std_logic":1}
,"rst":{"std_logic":1}
,"end":{"entity":1,"process":1,"behave":1}
,"architecture":{"behave":1,"false":1}
,"behave":{"syn_sharing2":1,"architecture":1}
,"signal":{"temp1":1}
,"process":{"clk":1}
,"clk\u0027event":{"clk":1}
}
;Search.control.loadWordPairs(pairs);
