
*** Running vivado
    with args -log pattern_recognizer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pattern_recognizer.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pattern_recognizer.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 329.082 ; gain = 29.918
Command: synth_design -top pattern_recognizer -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 884.703 ; gain = 234.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pattern_recognizer' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/ram.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ram' (1#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/ram.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pattern_recognizer' (2#1) [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 1168.336 ; gain = 518.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1168.336 ; gain = 518.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1168.336 ; gain = 518.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1168.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc:366]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc:371]
Finished Parsing XDC File [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pattern_recognizer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pattern_recognizer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1175.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1175.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1175.820 ; gain = 526.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1175.820 ; gain = 526.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:54 . Memory (MB): peak = 1175.820 ; gain = 526.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.srcs/sources_1/new/pattern_recognizer.vhd:294]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pattern_recognizer'
INFO: [Synth 8-5546] ROM "output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                        000000001 |                             0000
                      s1 |                        000000010 |                             0001
                      s2 |                        000000100 |                             0010
                      s3 |                        000001000 |                             0011
                      s4 |                        000010000 |                             0100
                      s5 |                        000100000 |                             0101
                      s6 |                        001000000 |                             0110
                      s7 |                        010000000 |                             0111
                      s8 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pattern_recognizer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:09 . Memory (MB): peak = 1175.820 ; gain = 526.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 73    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 75    
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	  40 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 75    
	   2 Input      2 Bit        Muxes := 11    
	  40 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 75    
	  22 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 65    
	   9 Input      1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pattern_recognizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 73    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 75    
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	  40 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 75    
	   2 Input      2 Bit        Muxes := 11    
	  40 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 75    
	  22 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 65    
	   9 Input      1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'pat_reg[7]' (FDE) to 'pat_reg[6]'
INFO: [Synth 8-3886] merging instance 'pat_reg[6]' (FDE) to 'pat_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pat_reg[5] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[8]) is unused and will be removed from module pattern_recognizer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.820 ; gain = 526.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ram         | p_0_out    | 65536x7       | LUT            | 
|ram         | p_0_out    | 65536x7       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:37 ; elapsed = 00:02:59 . Memory (MB): peak = 1175.820 ; gain = 526.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:03 . Memory (MB): peak = 1195.980 ; gain = 546.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:05 . Memory (MB): peak = 1204.703 ; gain = 554.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   108|
|3     |LUT1   |    86|
|4     |LUT2   |   439|
|5     |LUT3   |   112|
|6     |LUT4   |   147|
|7     |LUT5   |   149|
|8     |LUT6   |   222|
|9     |FDRE   |   621|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1897|
|2     |  ram0   |ram    |   424|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:03:13 . Memory (MB): peak = 1210.488 ; gain = 560.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:03:02 . Memory (MB): peak = 1210.488 ; gain = 553.211
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:03:14 . Memory (MB): peak = 1210.488 ; gain = 560.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1222.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1222.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:03:33 . Memory (MB): peak = 1222.559 ; gain = 893.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1222.559 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/FPGA_FinalProject/FPGA_FinalProject.runs/synth_1/pattern_recognizer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pattern_recognizer_utilization_synth.rpt -pb pattern_recognizer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 23:39:32 2020...
