<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): stcBase Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structstc_base.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">stcBase Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="rm4__selftest_8h_source.html">COMMON_CODE/RM4/LCCM221__RM4__SELFTEST/rm4_selftest.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for stcBase:</div>
<div class="dyncontent">
<div class="center"><img src="structstc_base__coll__graph.png" border="0" usemap="#stc_base_coll__map" alt="Collaboration graph"/></div>
<map name="stc_base_coll__map" id="stc_base_coll__map">
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3a21b98e3081f19bed5c1c6f6894845a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a3a21b98e3081f19bed5c1c6f6894845a">STCGCR0</a></td></tr>
<tr class="memdesc:a3a21b98e3081f19bed5c1c6f6894845a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0000: STC Control Register 0  <a href="#a3a21b98e3081f19bed5c1c6f6894845a">More...</a><br /></td></tr>
<tr class="separator:a3a21b98e3081f19bed5c1c6f6894845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a5dff3a8c4780aec22a7052209293e"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a56a5dff3a8c4780aec22a7052209293e">STCGCR1</a></td></tr>
<tr class="memdesc:a56a5dff3a8c4780aec22a7052209293e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0004: STC Control Register 1  <a href="#a56a5dff3a8c4780aec22a7052209293e">More...</a><br /></td></tr>
<tr class="separator:a56a5dff3a8c4780aec22a7052209293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8348d216028cce46424f4db60bb894"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a2f8348d216028cce46424f4db60bb894">STCTPR</a></td></tr>
<tr class="memdesc:a2f8348d216028cce46424f4db60bb894"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0008: STC Self-Test Run Timeout Counter Preload Register  <a href="#a2f8348d216028cce46424f4db60bb894">More...</a><br /></td></tr>
<tr class="separator:a2f8348d216028cce46424f4db60bb894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d5ec612f520e32f6051d52d516a1cd"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a92d5ec612f520e32f6051d52d516a1cd">STCCADDR</a></td></tr>
<tr class="memdesc:a92d5ec612f520e32f6051d52d516a1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x000C: STC Self-Test Current ROM Address Register  <a href="#a92d5ec612f520e32f6051d52d516a1cd">More...</a><br /></td></tr>
<tr class="separator:a92d5ec612f520e32f6051d52d516a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaebe198324e8fbc1164b9e41cfcdc8f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#afaebe198324e8fbc1164b9e41cfcdc8f">STCCICR</a></td></tr>
<tr class="memdesc:afaebe198324e8fbc1164b9e41cfcdc8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0010: STC Self-Test Current Interval Count Register  <a href="#afaebe198324e8fbc1164b9e41cfcdc8f">More...</a><br /></td></tr>
<tr class="separator:afaebe198324e8fbc1164b9e41cfcdc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f5009c7bb1ac78129d2bd24fbbada9"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a23f5009c7bb1ac78129d2bd24fbbada9">STCGSTAT</a></td></tr>
<tr class="memdesc:a23f5009c7bb1ac78129d2bd24fbbada9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0014: STC Self-Test Global Status Register  <a href="#a23f5009c7bb1ac78129d2bd24fbbada9">More...</a><br /></td></tr>
<tr class="separator:a23f5009c7bb1ac78129d2bd24fbbada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab8e4f0c361e2d9f3ce4d7bc018541f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a7ab8e4f0c361e2d9f3ce4d7bc018541f">STCFSTAT</a></td></tr>
<tr class="memdesc:a7ab8e4f0c361e2d9f3ce4d7bc018541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0018: STC Self-Test Fail Status Register  <a href="#a7ab8e4f0c361e2d9f3ce4d7bc018541f">More...</a><br /></td></tr>
<tr class="separator:a7ab8e4f0c361e2d9f3ce4d7bc018541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52f88567da6c6af0dbe0cbd4306c89a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#ac52f88567da6c6af0dbe0cbd4306c89a">CPU1_CURMISR3</a></td></tr>
<tr class="memdesc:ac52f88567da6c6af0dbe0cbd4306c89a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x001C: STC CPU1 Current MISR Register  <a href="#ac52f88567da6c6af0dbe0cbd4306c89a">More...</a><br /></td></tr>
<tr class="separator:ac52f88567da6c6af0dbe0cbd4306c89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeeab1aa84bcb15f7d8d0f7f8b594b49"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#abeeab1aa84bcb15f7d8d0f7f8b594b49">CPU1_CURMISR2</a></td></tr>
<tr class="memdesc:abeeab1aa84bcb15f7d8d0f7f8b594b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0020: STC CPU1 Current MISR Register  <a href="#abeeab1aa84bcb15f7d8d0f7f8b594b49">More...</a><br /></td></tr>
<tr class="separator:abeeab1aa84bcb15f7d8d0f7f8b594b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc5f8af82bcebe2a4a2f3191af1475"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#aa2cc5f8af82bcebe2a4a2f3191af1475">CPU1_CURMISR1</a></td></tr>
<tr class="memdesc:aa2cc5f8af82bcebe2a4a2f3191af1475"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0024: STC CPU1 Current MISR Register  <a href="#aa2cc5f8af82bcebe2a4a2f3191af1475">More...</a><br /></td></tr>
<tr class="separator:aa2cc5f8af82bcebe2a4a2f3191af1475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e88ba2e3b2c27b5a7c0ecb502bd19f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#ae8e88ba2e3b2c27b5a7c0ecb502bd19f">CPU1_CURMISR0</a></td></tr>
<tr class="memdesc:ae8e88ba2e3b2c27b5a7c0ecb502bd19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0028: STC CPU1 Current MISR Register  <a href="#ae8e88ba2e3b2c27b5a7c0ecb502bd19f">More...</a><br /></td></tr>
<tr class="separator:ae8e88ba2e3b2c27b5a7c0ecb502bd19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac649739dfe593b1960d2640178a698e7"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#ac649739dfe593b1960d2640178a698e7">CPU2_CURMISR3</a></td></tr>
<tr class="memdesc:ac649739dfe593b1960d2640178a698e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x002C: STC CPU1 Current MISR Register  <a href="#ac649739dfe593b1960d2640178a698e7">More...</a><br /></td></tr>
<tr class="separator:ac649739dfe593b1960d2640178a698e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb88faafdeeed84a58d86289fbf82e1a"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#abb88faafdeeed84a58d86289fbf82e1a">CPU2_CURMISR2</a></td></tr>
<tr class="memdesc:abb88faafdeeed84a58d86289fbf82e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0030: STC CPU1 Current MISR Register  <a href="#abb88faafdeeed84a58d86289fbf82e1a">More...</a><br /></td></tr>
<tr class="separator:abb88faafdeeed84a58d86289fbf82e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1d5a21dfeab4f2f8785ad89d305f6f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a2f1d5a21dfeab4f2f8785ad89d305f6f">CPU2_CURMISR1</a></td></tr>
<tr class="memdesc:a2f1d5a21dfeab4f2f8785ad89d305f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0034: STC CPU1 Current MISR Register  <a href="#a2f1d5a21dfeab4f2f8785ad89d305f6f">More...</a><br /></td></tr>
<tr class="separator:a2f1d5a21dfeab4f2f8785ad89d305f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481b394f7613cad9b721f5ade5bc664b"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a481b394f7613cad9b721f5ade5bc664b">CPU2_CURMISR0</a></td></tr>
<tr class="memdesc:a481b394f7613cad9b721f5ade5bc664b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x0038: STC CPU1 Current MISR Register  <a href="#a481b394f7613cad9b721f5ade5bc664b">More...</a><br /></td></tr>
<tr class="separator:a481b394f7613cad9b721f5ade5bc664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775b409faf1dc7fc1d0a47c8dbbfb59f"><td class="memItemLeft" align="right" valign="top">Luint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc_base.html#a775b409faf1dc7fc1d0a47c8dbbfb59f">STCSCSCR</a></td></tr>
<tr class="memdesc:a775b409faf1dc7fc1d0a47c8dbbfb59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0x003C: STC Signature Compare Self-Check Register  <a href="#a775b409faf1dc7fc1d0a47c8dbbfb59f">More...</a><br /></td></tr>
<tr class="separator:a775b409faf1dc7fc1d0a47c8dbbfb59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ae8e88ba2e3b2c27b5a7c0ecb502bd19f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU1_CURMISR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0028: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="aa2cc5f8af82bcebe2a4a2f3191af1475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU1_CURMISR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0024: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="abeeab1aa84bcb15f7d8d0f7f8b594b49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU1_CURMISR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0020: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="ac52f88567da6c6af0dbe0cbd4306c89a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU1_CURMISR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x001C: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="a481b394f7613cad9b721f5ade5bc664b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU2_CURMISR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0038: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="a2f1d5a21dfeab4f2f8785ad89d305f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU2_CURMISR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0034: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="abb88faafdeeed84a58d86289fbf82e1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU2_CURMISR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0030: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="ac649739dfe593b1960d2640178a698e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::CPU2_CURMISR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x002C: STC CPU1 Current MISR Register </p>

</div>
</div>
<a class="anchor" id="a92d5ec612f520e32f6051d52d516a1cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCCADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x000C: STC Self-Test Current ROM Address Register </p>

</div>
</div>
<a class="anchor" id="afaebe198324e8fbc1164b9e41cfcdc8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCCICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0010: STC Self-Test Current Interval Count Register </p>

</div>
</div>
<a class="anchor" id="a7ab8e4f0c361e2d9f3ce4d7bc018541f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCFSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0018: STC Self-Test Fail Status Register </p>

</div>
</div>
<a class="anchor" id="a3a21b98e3081f19bed5c1c6f6894845a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCGCR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0000: STC Control Register 0 </p>

</div>
</div>
<a class="anchor" id="a56a5dff3a8c4780aec22a7052209293e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCGCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0004: STC Control Register 1 </p>

</div>
</div>
<a class="anchor" id="a23f5009c7bb1ac78129d2bd24fbbada9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0014: STC Self-Test Global Status Register </p>

</div>
</div>
<a class="anchor" id="a775b409faf1dc7fc1d0a47c8dbbfb59f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCSCSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x003C: STC Signature Compare Self-Check Register </p>

</div>
</div>
<a class="anchor" id="a2f8348d216028cce46424f4db60bb894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Luint32 stcBase::STCTPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0x0008: STC Self-Test Run Timeout Counter Preload Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COMMON_CODE/RM4/LCCM221__RM4__SELFTEST/<a class="el" href="rm4__selftest_8h_source.html">rm4_selftest.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structstc_base.html">stcBase</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
