<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: Class Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all documented class members with links to the class documentation for each member:</div>

<h3><a id="index_r"></a>- r -</h3><ul>
<li>raddr
: <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#abda374bbde346e9e08859077395cc69a">ilang::VerilogGeneratorBase::rport_t</a>
</li>
<li>rdata
: <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a401512ca011ac9aadb5ea50eed817fd8">ilang::VerilogGeneratorBase::rport_t</a>
</li>
<li>read_abstract
: <a class="el" href="structilang_1_1_vlg_abs_mem.html#aaa389772b290f686e97f64fc6bf4ef44">ilang::VlgAbsMem</a>
</li>
<li>read_till_pos()
: <a class="el" href="structilang_1_1smt_1_1str__iterator.html#a5f8c5255bbc0fa53fd4916b10f64566e">ilang::smt::str_iterator</a>
</li>
<li>readline_no_eol()
: <a class="el" href="structilang_1_1smt_1_1str__iterator.html#ab23028813b9b57315a42506fa7986762">ilang::smt::str_iterator</a>
</li>
<li>ReadModifyWrite()
: <a class="el" href="classilang_1_1_verilog_modifier.html#a6aafe464fae6df2fe5f39afd81a7ea59">ilang::VerilogModifier</a>
</li>
<li>ready_type
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a9fd417ab106861ed9acbc840926af71c">ilang::VlgSglTgtGen</a>
</li>
<li>ready_type_t
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#a9b002a2f0ce9f150e9f13bc16696e20e">ilang::VlgSglTgtGen</a>
</li>
<li>RecordAdditionalVlgModuleStmt()
: <a class="el" href="classilang_1_1_verilog_modifier.html#a1c24551c240b3be9df90fad4c0948d10">ilang::VerilogModifier</a>
</li>
<li>RecordAndRemove()
: <a class="el" href="classilang_1_1_host_remove_restore.html#af382d6d3dde828ecc1df556af1519644">ilang::HostRemoveRestore</a>
</li>
<li>RecordAndRemoveIf()
: <a class="el" href="classilang_1_1_host_remove_restore.html#aab043ec92a30fc001e9f86c97d9dc2de">ilang::HostRemoveRestore</a>
</li>
<li>RecordConnectSigName()
: <a class="el" href="classilang_1_1_verilog_modifier.html#addcca83b4565acc464a0badefd65f721">ilang::VerilogModifier</a>
</li>
<li>RecordKeepSignalName()
: <a class="el" href="classilang_1_1_verilog_modifier.html#a52374142f5ed997f2c43ac8ea6df2558">ilang::VerilogModifier</a>
</li>
<li>reference_name_set
: <a class="el" href="classilang_1_1_verilog_generator_base.html#a79b578cee1b98824edf1334e36589ff7">ilang::VerilogGeneratorBase</a>
</li>
<li>refine_a()
: <a class="el" href="classilang_1_1_comp_ref_rel.html#a7efcf785a470099b69edbeb85f9aa911">ilang::CompRefRel</a>
</li>
<li>refine_b()
: <a class="el" href="classilang_1_1_comp_ref_rel.html#ab0c5415a07ae07b247344fad20c142b2">ilang::CompRefRel</a>
</li>
<li>RefinementMap()
: <a class="el" href="classilang_1_1_refinement_map.html#a29de1c380688f7e57bf8c15cdf5f9c0b">ilang::RefinementMap</a>
</li>
<li>RefPtr
: <a class="el" href="classilang_1_1_refinement_map.html#ab988c650cef076c777dd0200e8dab51f">ilang::RefinementMap</a>
</li>
<li>reg_random_init
: <a class="el" href="structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acc1dfd0b55bf3919b11f3c722fae818a">ilang::VerilogGeneratorBase::VlgGenConfig</a>
</li>
<li>RegisterExtraWire()
: <a class="el" href="classilang_1_1_inteface_directive_recorder.html#aca701749d707c529e99104b70fc25555">ilang::IntefaceDirectiveRecorder</a>
</li>
<li>RegisterInterface()
: <a class="el" href="classilang_1_1_inteface_directive_recorder.html#a4a8beaabef21c6e1dce93dc179337c3d">ilang::IntefaceDirectiveRecorder</a>
</li>
<li>RegisterSteps()
: <a class="el" href="classilang_1_1_memory_model.html#acfdedf33eba608ee30582dc0eeb81d4e">ilang::MemoryModel</a>
, <a class="el" href="classilang_1_1_sc.html#ac3f3a91b32deeed529625a7e5ad9fef6">ilang::Sc</a>
, <a class="el" href="classilang_1_1_tso.html#a79354c755bdb91f4ad9a054116c4b242">ilang::Tso</a>
</li>
<li>regs
: <a class="el" href="classilang_1_1_verilog_generator_base.html#ac9e8c6eb0fe350f1c944a8ed60fe9ba6">ilang::VerilogGeneratorBase</a>
</li>
<li>relation()
: <a class="el" href="classilang_1_1_comp_ref_rel.html#a0cadd43385d0ce35c3744aeb996c9782">ilang::CompRefRel</a>
</li>
<li>RelationMap()
: <a class="el" href="classilang_1_1_relation_map.html#ac11eda6555d38a1174843413ea7bf133">ilang::RelationMap</a>
</li>
<li>relchc_prob_fname
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___relchc.html#adc998570857861206dd4e3e132b66862">ilang::VlgSglTgtGen_Relchc</a>
</li>
<li>relchc_run_script_name
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___relchc.html#a93622ca04803dda51825d9f7bab5e0f3">ilang::VlgSglTgtGen_Relchc</a>
</li>
<li>RelPtr
: <a class="el" href="classilang_1_1_relation_map.html#adfdefb173e77fc29073c233aa3ccdbd2">ilang::RelationMap</a>
</li>
<li>RemoveInvByIdx()
: <a class="el" href="classilang_1_1_invariant_object.html#a478e557994ab5e5a089a60fbc40e7c57">ilang::InvariantObject</a>
</li>
<li>ren
: <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html#a457a0b0a278c203337f5bb86ca04f421">ilang::VerilogGeneratorBase::rport_t</a>
</li>
<li>Replace()
: <a class="el" href="classilang_1_1_var_extractor.html#a09087af33c4b7f40059b83b4e63d4e6a">ilang::VarExtractor</a>
</li>
<li>replace_a_body()
: <a class="el" href="classilang_1_1smt_1_1_yosys_smt_parser.html#a0538b29382b05bb527d4abee76d675d8">ilang::smt::YosysSmtParser</a>
</li>
<li>replace_a_func()
: <a class="el" href="classilang_1_1smt_1_1_yosys_smt_parser.html#a70d342f60006cd3d98e03d5f0768c6a8">ilang::smt::YosysSmtParser</a>
</li>
<li>replace_all_function_arg_body()
: <a class="el" href="classilang_1_1smt_1_1_yosys_smt_parser.html#a0a401ad9c6bde4f1418fad0ef44e7a43">ilang::smt::YosysSmtParser</a>
</li>
<li>replace_arg()
: <a class="el" href="classilang_1_1_expr.html#a8381c199449b5f0b2fad610360ba8bc3">ilang::Expr</a>
</li>
<li>ReplaceArg()
: <a class="el" href="classilang_1_1_expr_ref.html#ae068c6896ea52e2e76a181a9eacfeb10">ilang::ExprRef</a>
</li>
<li>ReplExpr()
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aef67118778144d440bca7efcd4dd7ceb">ilang::VlgSglTgtGen</a>
</li>
<li>reset_config_t()
: <a class="el" href="structilang_1_1_vlg_tgt_supplementary_info_1_1reset__config__t.html#ad675582300078178600f0836baf22f88">ilang::VlgTgtSupplementaryInfo::reset_config_t</a>
</li>
<li>reset_cycles
: <a class="el" href="structilang_1_1_vlg_tgt_supplementary_info_1_1reset__config__t.html#ae5c122b8ef460a2999ead8683fa61808">ilang::VlgTgtSupplementaryInfo::reset_config_t</a>
</li>
<li>reset_sequence
: <a class="el" href="structilang_1_1_vlg_tgt_supplementary_info_1_1reset__config__t.html#a79fea202f36fd2c8937ca9d78946d9c7">ilang::VlgTgtSupplementaryInfo::reset_config_t</a>
</li>
<li>reset_state
: <a class="el" href="structilang_1_1_vlg_tgt_supplementary_info_1_1reset__config__t.html#a47c6516177846cee6f55046f36b14f5a">ilang::VlgTgtSupplementaryInfo::reset_config_t</a>
</li>
<li>Restore()
: <a class="el" href="classilang_1_1_host_remove_restore.html#a91a45a5e32fd89096d1425d5795b29a2">ilang::HostRemoveRestore</a>
</li>
<li>RestoreAll()
: <a class="el" href="classilang_1_1_host_remove_restore.html#ae290c429c0d73072f09eb301f90dd7cc">ilang::HostRemoveRestore</a>
</li>
<li>result
: <a class="el" href="classilang_1_1_key_vec_it.html#a465bc3a4924f6a7bab71a18b2d998f7a">ilang::KeyVecIt&lt; Key, T &gt;</a>
, <a class="el" href="structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae0d8e49cf445fb92c10ae9afb33f32e4">ilang::VerilogGeneratorBase::function_app_t</a>
</li>
<li>ret
: <a class="el" href="structilang_1_1execute__result.html#ada4f94a7a10d20802b5f677ce50dadd2">ilang::execute_result</a>
</li>
<li>ret_type
: <a class="el" href="structilang_1_1smt_1_1func__def__t.html#ae593e1b3dd8af4246620733cb2c89875">ilang::smt::func_def_t</a>
</li>
<li>Rewrite()
: <a class="el" href="classilang_1_1_func_obj_rewr_expr.html#a6a413e7f6cb1f72d3e091c1d20d4f4e6">ilang::FuncObjRewrExpr</a>
</li>
<li>RewriteOp()
: <a class="el" href="classilang_1_1_func_obj_rewr_expr.html#a4f1ce8f1db7b337e5f77c0ab39a65c86">ilang::FuncObjRewrExpr</a>
</li>
<li>rf_cond
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#aea10c210f6832c058983aca64d22155b">ilang::VlgSglTgtGen</a>
, <a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a5cb59a3773ce073542bda717d68029b3">ilang::VlgVerifTgtGen</a>
</li>
<li>rf_vmap
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen.html#af980474a31e8a7b64a308d916e7274bb">ilang::VlgSglTgtGen</a>
, <a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#a09a6c157df67b31c6f97c12a34ccbe74">ilang::VlgVerifTgtGen</a>
</li>
<li>root()
: <a class="el" href="classilang_1_1_instr_seq.html#a5449df1d55b20ec13ff1750bd071e3a7">ilang::InstrSeq</a>
</li>
<li>rport_t
: <a class="el" href="classilang_1_1_inteface_directive_recorder.html#aa67e6463ada92b0f9cb7668d87e44b4d">ilang::IntefaceDirectiveRecorder</a>
, <a class="el" href="structilang_1_1_vlg_abs_mem.html#ad9107759f1e2076b27d9bf0b52fc8808">ilang::VlgAbsMem</a>
</li>
<li>rstName
: <a class="el" href="classilang_1_1_verilog_generator_base.html#acc9ecfe16807d8feaf495e3282e434aa">ilang::VerilogGeneratorBase</a>
</li>
<li>rule_
: <a class="el" href="classilang_1_1_func_obj_rewr_expr.html#a31fd0a340109c8cb0d9f94549b255c47">ilang::FuncObjRewrExpr</a>
</li>
<li>run_script_name
: <a class="el" href="classilang_1_1_vlg_sgl_tgt_gen___yosys.html#a9464014c7d2f4d1cacfdd9c6948f5959">ilang::VlgSglTgtGen_Yosys</a>
</li>
<li>runnable_script_name
: <a class="el" href="classilang_1_1_vlg_verif_tgt_gen.html#acb9a6283d4407d6d5acfb9c7cec89b87">ilang::VlgVerifTgtGen</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
