<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [Common 17-69] Command failed: Run 'synth_1' failed. Unable to open" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.231+0800"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('imageArrayOneD0_load_11', dctlee/mark.cpp:42) on array 'imageArrayOneD0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'imageArrayOneD0'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:11.510+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 22, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('data_load', dctlee/mark.cpp:77) on array 'data', dctlee/mark.cpp:34 and 'call' operation (dctlee/mark.cpp:45) to 'dct2d4x4oneD'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:10.930+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('data_load', dctlee/mark.cpp:77) on array 'data', dctlee/mark.cpp:34 and 'call' operation (dctlee/mark.cpp:45) to 'dct2d4x4oneD'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:10.647+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('data_load', dctlee/mark.cpp:77) on array 'data', dctlee/mark.cpp:34 and 'call' operation (dctlee/mark.cpp:45) to 'dct2d4x4oneD'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:10.642+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('data_load', dctlee/mark.cpp:77) on array 'data', dctlee/mark.cpp:34 and 'call' operation (dctlee/mark.cpp:45) to 'dct2d4x4oneD'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:10.638+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_load', dctlee/dct.cpp:48) on array 'data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:05.497+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (dctlee/dct.cpp:74) of variable 'tmp_75', dctlee/dct.cpp:74 on array 'data' and 'load' operation ('data_load', dctlee/dct.cpp:48) on array 'data'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:01.766+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_load', dctlee/dct.cpp:12) on array 'data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:00.421+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'store' operation (dctlee/dct.cpp:29) of variable 'tmp_139', dctlee/dct.cpp:29 on array 'data' and 'load' operation ('data_load', dctlee/dct.cpp:12) on array 'data'." projectName="dctlee" solutionName="solution1" date="2018-06-09T21:02:00.289+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[16]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:10:23 ; elapsed = 00:11:16 . Memory (MB): peak = 8880.508 ; gain = 8590.230&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:49 ; elapsed = 00:11:55 . Memory (MB): peak = 8880.508 ; gain = 8590.230&#xD;&#xA;---------------------------------------------------------------------------------" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.225+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[17]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.220+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[18]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.215+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[19]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.210+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[20]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.205+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[21]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.200+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[22]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.195+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[23]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.191+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[24]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.187+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[25]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.183+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[26]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.178+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[27]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.163+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[28]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.158+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[29]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.154+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[30]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.149+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q1[31]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.144+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[16]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.140+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[17]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.136+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[18]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.132+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[19]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.128+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[20]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.123+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[21]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.120+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[22]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.117+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[23]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.112+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[24]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.109+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[25]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.104+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[26]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.101+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[27]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.097+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[28]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.093+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[29]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.089+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[30]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.084+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray has unconnected port imageArrayOneD0_q0[31]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.080+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray_cud has unconnected port reset" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.076+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dctEmbedOneArray_dEe has unconnected port reset" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.072+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[0] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.068+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[1] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.064+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[2] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.060+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[3] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.056+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[4] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.053+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[5] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.048+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[6] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.044+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[7] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.041+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[8] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.037+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[9] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.034+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[10] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.030+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[11] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.026+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[12] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.022+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[13] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.018+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[14] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.015+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[15] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.011+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[16] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.008+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[17] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.004+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[18] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:02.000+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[19] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.996+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[20] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.992+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[21] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.988+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[22] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.984+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[23] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.965+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[24] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.961+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[25] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.958+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[26] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.954+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[27] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.948+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[28] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.944+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[29] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.941+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[30] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.937+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design dctEmbedOneArray has port ap_return[31] driven by constant 0" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.920+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73421]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.916+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73419]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.913+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73417]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.910+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73415]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.905+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73413]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.902+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73411]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.899+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73409]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.871+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73407]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.867+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73405]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.863+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73403]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.860+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73401]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.856+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73399]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.853+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73397]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.850+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73395]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.847+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73393]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.844+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73391]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.841+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73389]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.837+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73387]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.834+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73385]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.831+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73383]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.827+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73381]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.824+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73379]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.821+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73377]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.818+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73375]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.815+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73373]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.812+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73371]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.809+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73369]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.806+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73367]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73365]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.800+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73363]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.796+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73361]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.794+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73359]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.790+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73357]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.787+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73355]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.784+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73353]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.781+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/dctEmbedOneArray.v:73351]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.778+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.772+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3139]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.769+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3133]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.767+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3131]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.764+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3129]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.761+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3125]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.759+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3113]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.756+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3099]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.751+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3097]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.748+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3095]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.745+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3093]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.743+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3081]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.740+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3029]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.737+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3021]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.735+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3013]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.732+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:3005]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.729+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2971]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.724+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2957]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.722+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2899]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.720+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2881]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.717+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2861]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.715+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2843]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.707+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2829]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.704+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2743]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.701+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2737]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.699+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2731]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.696+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2719]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.693+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2707]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.691+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2699]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.688+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2693]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.686+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2687]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.683+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2677]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.681+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2667]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.679+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2661]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.677+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2655]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.675+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2647]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.672+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2633]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.667+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2625]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.664+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2619]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.661+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2613]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.659+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2591]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.657+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2585]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.655+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2573]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.653+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2567]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.651+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2549]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.648+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2537]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.646+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2527]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.644+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2509]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.637+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2495]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.635+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2491]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.632+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2489]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.630+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2487]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.628+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2461]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.625+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2459]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.623+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2457]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:21:01.621+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2455]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.481+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2451]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.476+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2405]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.473+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2403]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.470+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2401]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.464+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2399]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.458+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2397]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.455+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2395]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.451+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2393]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.449+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/file/vivadoHls/dctlee/solution1/impl/verilog/idct2d4x4oneD.v:2391]" projectName="dctlee" solutionName="solution1" date="2018-06-09T22:20:53.421+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
