#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ec12f8205a0 .scope module, "sar_tb" "sar_tb" 2 3;
 .timescale -9 -12;
v0x5ec12f83bad0_0 .net "D", 7 0, v0x5ec12f8111f0_0;  1 drivers
v0x5ec12f83bbb0_0 .net "EOC", 0 0, v0x5ec12f83b380_0;  1 drivers
v0x5ec12f83bc80_0 .var "clk", 0 0;
v0x5ec12f83bd80_0 .var "comparator_out", 0 0;
v0x5ec12f83be50_0 .net "reg_clk", 0 0, v0x5ec12f83b6d0_0;  1 drivers
v0x5ec12f83bef0_0 .var "rst_n", 0 0;
v0x5ec12f83bfc0_0 .net "sample_clk", 0 0, v0x5ec12f83b850_0;  1 drivers
E_0x5ec12f81aee0 .event posedge, v0x5ec12f83b440_0;
S_0x5ec12f820750 .scope module, "uut" "sar_logic" 2 14, 3 1 0, S_0x5ec12f8205a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "comparator_out";
    .port_info 3 /OUTPUT 8 "D";
    .port_info 4 /OUTPUT 1 "sample_clk";
    .port_info 5 /OUTPUT 1 "reg_clk";
    .port_info 6 /OUTPUT 1 "EOC";
v0x5ec12f8111f0_0 .var "D", 7 0;
v0x5ec12f83b380_0 .var "EOC", 0 0;
v0x5ec12f83b440_0 .net "clk", 0 0, v0x5ec12f83bc80_0;  1 drivers
v0x5ec12f83b4e0_0 .net "comparator_out", 0 0, v0x5ec12f83bd80_0;  1 drivers
v0x5ec12f83b5a0_0 .var "counter", 3 0;
v0x5ec12f83b6d0_0 .var "reg_clk", 0 0;
v0x5ec12f83b790_0 .net "rst_n", 0 0, v0x5ec12f83bef0_0;  1 drivers
v0x5ec12f83b850_0 .var "sample_clk", 0 0;
v0x5ec12f83b910_0 .var "seq", 7 0;
E_0x5ec12f81b4c0/0 .event negedge, v0x5ec12f83b790_0;
E_0x5ec12f81b4c0/1 .event posedge, v0x5ec12f83b440_0;
E_0x5ec12f81b4c0 .event/or E_0x5ec12f81b4c0/0, E_0x5ec12f81b4c0/1;
    .scope S_0x5ec12f820750;
T_0 ;
    %wait E_0x5ec12f81b4c0;
    %load/vec4 v0x5ec12f83b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ec12f83b5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.25, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b850_0, 0;
    %load/vec4 v0x5ec12f8111f0_0;
    %load/vec4 v0x5ec12f83b910_0;
    %inv;
    %and;
    %load/vec4 v0x5ec12f83b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.27, 8;
    %load/vec4 v0x5ec12f83b910_0;
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %or;
    %assign/vec4 v0x5ec12f8111f0_0, 0;
    %load/vec4 v0x5ec12f83b910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5ec12f83b910_0, 0;
    %load/vec4 v0x5ec12f83b5a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ec12f83b6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ec12f83b380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ec12f83b5a0_0, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ec12f8205a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec12f83bc80_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ec12f83bc80_0;
    %inv;
    %store/vec4 v0x5ec12f83bc80_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5ec12f8205a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ec12f83bef0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ec12f83bef0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5ec12f8205a0;
T_3 ;
    %wait E_0x5ec12f81aee0;
    %vpi_func 2 39 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %assign/vec4 v0x5ec12f83bd80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ec12f8205a0;
T_4 ;
    %vpi_call 2 44 "$dumpfile", "sar.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ec12f8205a0 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Test_bench.v";
    "sar_logic.v";
