<stg><name>conv2_Pipeline_M1</name>


<trans_list>

<trans id="615" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln76_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln76

]]></Node>
<StgValue><ssdm name="sext_ln76_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln76_cast = sext i62 %sext_ln76_read

]]></Node>
<StgValue><ssdm name="sext_ln76_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_27, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_4, void @empty_25, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln136 = store i5 0, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_138_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_138_6:0 %i = load i5 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_138_6:2 %icmp_ln136 = icmp_eq  i5 %i, i5 27

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_138_6:3 %add_ln136 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_138_6:4 %br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_138_6.split, void %for.inc228.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:0 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln76_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:1 %zext_ln136 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:5 %conv_out_addr = getelementptr i32 %conv_out, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:6 %conv_out_load = load i5 %conv_out_addr

]]></Node>
<StgValue><ssdm name="conv_out_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:16 %conv_out_1_addr = getelementptr i32 %conv_out_1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:17 %conv_out_1_load = load i5 %conv_out_1_addr

]]></Node>
<StgValue><ssdm name="conv_out_1_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:27 %conv_out_2_addr = getelementptr i32 %conv_out_2, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_2_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:28 %conv_out_2_load = load i5 %conv_out_2_addr

]]></Node>
<StgValue><ssdm name="conv_out_2_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:38 %conv_out_3_addr = getelementptr i32 %conv_out_3, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:39 %conv_out_3_load = load i5 %conv_out_3_addr

]]></Node>
<StgValue><ssdm name="conv_out_3_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:49 %conv_out_4_addr = getelementptr i32 %conv_out_4, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_4_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:50 %conv_out_4_load = load i5 %conv_out_4_addr

]]></Node>
<StgValue><ssdm name="conv_out_4_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:60 %conv_out_5_addr = getelementptr i32 %conv_out_5, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_5_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:61 %conv_out_5_load = load i5 %conv_out_5_addr

]]></Node>
<StgValue><ssdm name="conv_out_5_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:71 %conv_out_6_addr = getelementptr i32 %conv_out_6, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_6_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:72 %conv_out_6_load = load i5 %conv_out_6_addr

]]></Node>
<StgValue><ssdm name="conv_out_6_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:82 %conv_out_7_addr = getelementptr i32 %conv_out_7, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_7_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:83 %conv_out_7_load = load i5 %conv_out_7_addr

]]></Node>
<StgValue><ssdm name="conv_out_7_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:93 %conv_out_8_addr = getelementptr i32 %conv_out_8, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_8_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:94 %conv_out_8_load = load i5 %conv_out_8_addr

]]></Node>
<StgValue><ssdm name="conv_out_8_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:104 %conv_out_9_addr = getelementptr i32 %conv_out_9, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_9_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:105 %conv_out_9_load = load i5 %conv_out_9_addr

]]></Node>
<StgValue><ssdm name="conv_out_9_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:115 %conv_out_10_addr = getelementptr i32 %conv_out_10, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_10_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:116 %conv_out_10_load = load i5 %conv_out_10_addr

]]></Node>
<StgValue><ssdm name="conv_out_10_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:126 %conv_out_11_addr = getelementptr i32 %conv_out_11, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_11_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:127 %conv_out_11_load = load i5 %conv_out_11_addr

]]></Node>
<StgValue><ssdm name="conv_out_11_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:137 %conv_out_12_addr = getelementptr i32 %conv_out_12, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_12_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:138 %conv_out_12_load = load i5 %conv_out_12_addr

]]></Node>
<StgValue><ssdm name="conv_out_12_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:148 %conv_out_13_addr = getelementptr i32 %conv_out_13, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_13_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:149 %conv_out_13_load = load i5 %conv_out_13_addr

]]></Node>
<StgValue><ssdm name="conv_out_13_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:159 %conv_out_14_addr = getelementptr i32 %conv_out_14, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_14_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:160 %conv_out_14_load = load i5 %conv_out_14_addr

]]></Node>
<StgValue><ssdm name="conv_out_14_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:170 %conv_out_15_addr = getelementptr i32 %conv_out_15, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_15_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:171 %conv_out_15_load = load i5 %conv_out_15_addr

]]></Node>
<StgValue><ssdm name="conv_out_15_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:181 %conv_out_16_addr = getelementptr i32 %conv_out_16, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_16_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:182 %conv_out_16_load = load i5 %conv_out_16_addr

]]></Node>
<StgValue><ssdm name="conv_out_16_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:192 %conv_out_17_addr = getelementptr i32 %conv_out_17, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_17_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:193 %conv_out_17_load = load i5 %conv_out_17_addr

]]></Node>
<StgValue><ssdm name="conv_out_17_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:203 %conv_out_18_addr = getelementptr i32 %conv_out_18, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_18_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:204 %conv_out_18_load = load i5 %conv_out_18_addr

]]></Node>
<StgValue><ssdm name="conv_out_18_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:214 %conv_out_19_addr = getelementptr i32 %conv_out_19, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_19_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:215 %conv_out_19_load = load i5 %conv_out_19_addr

]]></Node>
<StgValue><ssdm name="conv_out_19_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:225 %conv_out_20_addr = getelementptr i32 %conv_out_20, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_20_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:226 %conv_out_20_load = load i5 %conv_out_20_addr

]]></Node>
<StgValue><ssdm name="conv_out_20_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:236 %conv_out_21_addr = getelementptr i32 %conv_out_21, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_21_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:237 %conv_out_21_load = load i5 %conv_out_21_addr

]]></Node>
<StgValue><ssdm name="conv_out_21_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:247 %conv_out_22_addr = getelementptr i32 %conv_out_22, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_22_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:248 %conv_out_22_load = load i5 %conv_out_22_addr

]]></Node>
<StgValue><ssdm name="conv_out_22_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:258 %conv_out_23_addr = getelementptr i32 %conv_out_23, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_23_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:259 %conv_out_23_load = load i5 %conv_out_23_addr

]]></Node>
<StgValue><ssdm name="conv_out_23_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:269 %conv_out_24_addr = getelementptr i32 %conv_out_24, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_24_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:270 %conv_out_24_load = load i5 %conv_out_24_addr

]]></Node>
<StgValue><ssdm name="conv_out_24_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:280 %conv_out_25_addr = getelementptr i32 %conv_out_25, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_25_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:281 %conv_out_25_load = load i5 %conv_out_25_addr

]]></Node>
<StgValue><ssdm name="conv_out_25_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:291 %conv_out_26_addr = getelementptr i32 %conv_out_26, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="conv_out_26_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:292 %conv_out_26_load = load i5 %conv_out_26_addr

]]></Node>
<StgValue><ssdm name="conv_out_26_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:356 %store_ln136 = store i5 %add_ln136, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:6 %conv_out_load = load i5 %conv_out_addr

]]></Node>
<StgValue><ssdm name="conv_out_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %conv_out_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:17 %conv_out_1_load = load i5 %conv_out_1_addr

]]></Node>
<StgValue><ssdm name="conv_out_1_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:28 %conv_out_2_load = load i5 %conv_out_2_addr

]]></Node>
<StgValue><ssdm name="conv_out_2_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:39 %conv_out_3_load = load i5 %conv_out_3_addr

]]></Node>
<StgValue><ssdm name="conv_out_3_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:50 %conv_out_4_load = load i5 %conv_out_4_addr

]]></Node>
<StgValue><ssdm name="conv_out_4_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:61 %conv_out_5_load = load i5 %conv_out_5_addr

]]></Node>
<StgValue><ssdm name="conv_out_5_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:72 %conv_out_6_load = load i5 %conv_out_6_addr

]]></Node>
<StgValue><ssdm name="conv_out_6_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:83 %conv_out_7_load = load i5 %conv_out_7_addr

]]></Node>
<StgValue><ssdm name="conv_out_7_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:94 %conv_out_8_load = load i5 %conv_out_8_addr

]]></Node>
<StgValue><ssdm name="conv_out_8_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:105 %conv_out_9_load = load i5 %conv_out_9_addr

]]></Node>
<StgValue><ssdm name="conv_out_9_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:116 %conv_out_10_load = load i5 %conv_out_10_addr

]]></Node>
<StgValue><ssdm name="conv_out_10_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:127 %conv_out_11_load = load i5 %conv_out_11_addr

]]></Node>
<StgValue><ssdm name="conv_out_11_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:138 %conv_out_12_load = load i5 %conv_out_12_addr

]]></Node>
<StgValue><ssdm name="conv_out_12_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:149 %conv_out_13_load = load i5 %conv_out_13_addr

]]></Node>
<StgValue><ssdm name="conv_out_13_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:160 %conv_out_14_load = load i5 %conv_out_14_addr

]]></Node>
<StgValue><ssdm name="conv_out_14_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:171 %conv_out_15_load = load i5 %conv_out_15_addr

]]></Node>
<StgValue><ssdm name="conv_out_15_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:182 %conv_out_16_load = load i5 %conv_out_16_addr

]]></Node>
<StgValue><ssdm name="conv_out_16_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:193 %conv_out_17_load = load i5 %conv_out_17_addr

]]></Node>
<StgValue><ssdm name="conv_out_17_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:204 %conv_out_18_load = load i5 %conv_out_18_addr

]]></Node>
<StgValue><ssdm name="conv_out_18_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:215 %conv_out_19_load = load i5 %conv_out_19_addr

]]></Node>
<StgValue><ssdm name="conv_out_19_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:226 %conv_out_20_load = load i5 %conv_out_20_addr

]]></Node>
<StgValue><ssdm name="conv_out_20_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:237 %conv_out_21_load = load i5 %conv_out_21_addr

]]></Node>
<StgValue><ssdm name="conv_out_21_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:248 %conv_out_22_load = load i5 %conv_out_22_addr

]]></Node>
<StgValue><ssdm name="conv_out_22_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:259 %conv_out_23_load = load i5 %conv_out_23_addr

]]></Node>
<StgValue><ssdm name="conv_out_23_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:270 %conv_out_24_load = load i5 %conv_out_24_addr

]]></Node>
<StgValue><ssdm name="conv_out_24_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:281 %conv_out_25_load = load i5 %conv_out_25_addr

]]></Node>
<StgValue><ssdm name="conv_out_25_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_138_6.split:292 %conv_out_26_load = load i5 %conv_out_26_addr

]]></Node>
<StgValue><ssdm name="conv_out_26_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="134" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %conv_out_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:18 %out_1 = fadd i32 %conv_out_1_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="136" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %conv_out_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:18 %out_1 = fadd i32 %conv_out_1_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %out_2 = fadd i32 %conv_out_2_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="139" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:7 %out = fadd i32 %conv_out_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:18 %out_1 = fadd i32 %conv_out_1_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %out_2 = fadd i32 %conv_out_2_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:40 %out_3 = fadd i32 %conv_out_3_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="143" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:14 %tmp_54 = fcmp_ogt  i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:18 %out_1 = fadd i32 %conv_out_1_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %out_2 = fadd i32 %conv_out_2_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:40 %out_3 = fadd i32 %conv_out_3_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:51 %out_4 = fadd i32 %conv_out_4_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:8 %bitcast_ln143 = bitcast i32 %out

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:9 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:10 %trunc_ln143 = trunc i32 %bitcast_ln143

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:11 %icmp_ln143 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:12 %icmp_ln143_1 = icmp_eq  i23 %trunc_ln143, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:13 %or_ln143 = or i1 %icmp_ln143_1, i1 %icmp_ln143

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:14 %tmp_54 = fcmp_ogt  i32 %out, i32 0

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:15 %and_ln143 = and i1 %or_ln143, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:25 %tmp_56 = fcmp_ogt  i32 %out_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:29 %out_2 = fadd i32 %conv_out_2_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:40 %out_3 = fadd i32 %conv_out_3_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:51 %out_4 = fadd i32 %conv_out_4_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %out_5 = fadd i32 %conv_out_5_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:302 %select_ln136 = select i1 %and_ln143, i32 %bitcast_ln143, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0">
<![CDATA[
for.inc228.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:19 %bitcast_ln143_1 = bitcast i32 %out_1

]]></Node>
<StgValue><ssdm name="bitcast_ln143_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:20 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:21 %trunc_ln143_1 = trunc i32 %bitcast_ln143_1

]]></Node>
<StgValue><ssdm name="trunc_ln143_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:22 %icmp_ln143_2 = icmp_ne  i8 %tmp_55, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:23 %icmp_ln143_3 = icmp_eq  i23 %trunc_ln143_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_3"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:24 %or_ln143_1 = or i1 %icmp_ln143_3, i1 %icmp_ln143_2

]]></Node>
<StgValue><ssdm name="or_ln143_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:25 %tmp_56 = fcmp_ogt  i32 %out_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:26 %and_ln143_1 = and i1 %or_ln143_1, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln143_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:36 %tmp_58 = fcmp_ogt  i32 %out_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:40 %out_3 = fadd i32 %conv_out_3_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_3"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:51 %out_4 = fadd i32 %conv_out_4_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %out_5 = fadd i32 %conv_out_5_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:73 %out_6 = fadd i32 %conv_out_6_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
VITIS_LOOP_138_6.split:303 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:304 %select_ln136_1 = select i1 %and_ln143_1, i32 %bitcast_ln143_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:30 %bitcast_ln143_2 = bitcast i32 %out_2

]]></Node>
<StgValue><ssdm name="bitcast_ln143_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:31 %tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:32 %trunc_ln143_2 = trunc i32 %bitcast_ln143_2

]]></Node>
<StgValue><ssdm name="trunc_ln143_2"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:33 %icmp_ln143_4 = icmp_ne  i8 %tmp_57, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_4"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:34 %icmp_ln143_5 = icmp_eq  i23 %trunc_ln143_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_5"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:35 %or_ln143_2 = or i1 %icmp_ln143_5, i1 %icmp_ln143_4

]]></Node>
<StgValue><ssdm name="or_ln143_2"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:36 %tmp_58 = fcmp_ogt  i32 %out_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:37 %and_ln143_2 = and i1 %or_ln143_2, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln143_2"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:47 %tmp_60 = fcmp_ogt  i32 %out_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:51 %out_4 = fadd i32 %conv_out_4_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_4"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %out_5 = fadd i32 %conv_out_5_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:73 %out_6 = fadd i32 %conv_out_6_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:84 %out_7 = fadd i32 %conv_out_7_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_7"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:305 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:306 %select_ln136_2 = select i1 %and_ln143_2, i32 %bitcast_ln143_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:41 %bitcast_ln143_3 = bitcast i32 %out_3

]]></Node>
<StgValue><ssdm name="bitcast_ln143_3"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:42 %tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:43 %trunc_ln143_3 = trunc i32 %bitcast_ln143_3

]]></Node>
<StgValue><ssdm name="trunc_ln143_3"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:44 %icmp_ln143_6 = icmp_ne  i8 %tmp_59, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_6"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:45 %icmp_ln143_7 = icmp_eq  i23 %trunc_ln143_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_7"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:46 %or_ln143_3 = or i1 %icmp_ln143_7, i1 %icmp_ln143_6

]]></Node>
<StgValue><ssdm name="or_ln143_3"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:47 %tmp_60 = fcmp_ogt  i32 %out_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:48 %and_ln143_3 = and i1 %or_ln143_3, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln143_3"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:58 %tmp_62 = fcmp_ogt  i32 %out_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:62 %out_5 = fadd i32 %conv_out_5_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_5"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:73 %out_6 = fadd i32 %conv_out_6_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:84 %out_7 = fadd i32 %conv_out_7_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_7"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:95 %out_8 = fadd i32 %conv_out_8_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_8"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:307 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:308 %select_ln136_3 = select i1 %and_ln143_3, i32 %bitcast_ln143_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:52 %bitcast_ln143_4 = bitcast i32 %out_4

]]></Node>
<StgValue><ssdm name="bitcast_ln143_4"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:53 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:54 %trunc_ln143_4 = trunc i32 %bitcast_ln143_4

]]></Node>
<StgValue><ssdm name="trunc_ln143_4"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:55 %icmp_ln143_8 = icmp_ne  i8 %tmp_61, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_8"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:56 %icmp_ln143_9 = icmp_eq  i23 %trunc_ln143_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_9"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:57 %or_ln143_4 = or i1 %icmp_ln143_9, i1 %icmp_ln143_8

]]></Node>
<StgValue><ssdm name="or_ln143_4"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:58 %tmp_62 = fcmp_ogt  i32 %out_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:59 %and_ln143_4 = and i1 %or_ln143_4, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln143_4"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:69 %tmp_64 = fcmp_ogt  i32 %out_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:73 %out_6 = fadd i32 %conv_out_6_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_6"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:84 %out_7 = fadd i32 %conv_out_7_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_7"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:95 %out_8 = fadd i32 %conv_out_8_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_8"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:106 %out_9 = fadd i32 %conv_out_9_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_9"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:309 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:310 %select_ln136_4 = select i1 %and_ln143_4, i32 %bitcast_ln143_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:63 %bitcast_ln143_5 = bitcast i32 %out_5

]]></Node>
<StgValue><ssdm name="bitcast_ln143_5"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:64 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:65 %trunc_ln143_5 = trunc i32 %bitcast_ln143_5

]]></Node>
<StgValue><ssdm name="trunc_ln143_5"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:66 %icmp_ln143_10 = icmp_ne  i8 %tmp_63, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_10"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:67 %icmp_ln143_11 = icmp_eq  i23 %trunc_ln143_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_11"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:68 %or_ln143_5 = or i1 %icmp_ln143_11, i1 %icmp_ln143_10

]]></Node>
<StgValue><ssdm name="or_ln143_5"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:69 %tmp_64 = fcmp_ogt  i32 %out_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:70 %and_ln143_5 = and i1 %or_ln143_5, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln143_5"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:80 %tmp_66 = fcmp_ogt  i32 %out_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:84 %out_7 = fadd i32 %conv_out_7_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_7"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:95 %out_8 = fadd i32 %conv_out_8_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_8"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:106 %out_9 = fadd i32 %conv_out_9_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_9"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:117 %out_27 = fadd i32 %conv_out_10_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_27"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:311 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:312 %select_ln136_5 = select i1 %and_ln143_5, i32 %bitcast_ln143_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:74 %bitcast_ln143_6 = bitcast i32 %out_6

]]></Node>
<StgValue><ssdm name="bitcast_ln143_6"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:75 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:76 %trunc_ln143_6 = trunc i32 %bitcast_ln143_6

]]></Node>
<StgValue><ssdm name="trunc_ln143_6"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:77 %icmp_ln143_12 = icmp_ne  i8 %tmp_65, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_12"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:78 %icmp_ln143_13 = icmp_eq  i23 %trunc_ln143_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_13"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:79 %or_ln143_6 = or i1 %icmp_ln143_13, i1 %icmp_ln143_12

]]></Node>
<StgValue><ssdm name="or_ln143_6"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:80 %tmp_66 = fcmp_ogt  i32 %out_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:81 %and_ln143_6 = and i1 %or_ln143_6, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln143_6"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:91 %tmp_68 = fcmp_ogt  i32 %out_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:95 %out_8 = fadd i32 %conv_out_8_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_8"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:106 %out_9 = fadd i32 %conv_out_9_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_9"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:117 %out_27 = fadd i32 %conv_out_10_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_27"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:128 %out_28 = fadd i32 %conv_out_11_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_28"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:313 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:314 %select_ln136_6 = select i1 %and_ln143_6, i32 %bitcast_ln143_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:85 %bitcast_ln143_7 = bitcast i32 %out_7

]]></Node>
<StgValue><ssdm name="bitcast_ln143_7"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:86 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:87 %trunc_ln143_7 = trunc i32 %bitcast_ln143_7

]]></Node>
<StgValue><ssdm name="trunc_ln143_7"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:88 %icmp_ln143_14 = icmp_ne  i8 %tmp_67, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_14"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:89 %icmp_ln143_15 = icmp_eq  i23 %trunc_ln143_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_15"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:90 %or_ln143_7 = or i1 %icmp_ln143_15, i1 %icmp_ln143_14

]]></Node>
<StgValue><ssdm name="or_ln143_7"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:91 %tmp_68 = fcmp_ogt  i32 %out_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:92 %and_ln143_7 = and i1 %or_ln143_7, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln143_7"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:102 %tmp_70 = fcmp_ogt  i32 %out_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:106 %out_9 = fadd i32 %conv_out_9_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_9"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:117 %out_27 = fadd i32 %conv_out_10_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_27"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:128 %out_28 = fadd i32 %conv_out_11_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_28"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_29 = fadd i32 %conv_out_12_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_29"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:315 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:316 %select_ln136_7 = select i1 %and_ln143_7, i32 %bitcast_ln143_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:96 %bitcast_ln143_8 = bitcast i32 %out_8

]]></Node>
<StgValue><ssdm name="bitcast_ln143_8"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:97 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:98 %trunc_ln143_8 = trunc i32 %bitcast_ln143_8

]]></Node>
<StgValue><ssdm name="trunc_ln143_8"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:99 %icmp_ln143_16 = icmp_ne  i8 %tmp_69, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_16"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:100 %icmp_ln143_17 = icmp_eq  i23 %trunc_ln143_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_17"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:101 %or_ln143_8 = or i1 %icmp_ln143_17, i1 %icmp_ln143_16

]]></Node>
<StgValue><ssdm name="or_ln143_8"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:102 %tmp_70 = fcmp_ogt  i32 %out_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:103 %and_ln143_8 = and i1 %or_ln143_8, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln143_8"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %tmp_72 = fcmp_ogt  i32 %out_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:117 %out_27 = fadd i32 %conv_out_10_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_27"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:128 %out_28 = fadd i32 %conv_out_11_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_28"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_29 = fadd i32 %conv_out_12_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_29"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:150 %out_30 = fadd i32 %conv_out_13_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_30"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:317 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:318 %select_ln136_8 = select i1 %and_ln143_8, i32 %bitcast_ln143_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:107 %bitcast_ln143_9 = bitcast i32 %out_9

]]></Node>
<StgValue><ssdm name="bitcast_ln143_9"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:108 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:109 %trunc_ln143_9 = trunc i32 %bitcast_ln143_9

]]></Node>
<StgValue><ssdm name="trunc_ln143_9"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:110 %icmp_ln143_18 = icmp_ne  i8 %tmp_71, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_18"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:111 %icmp_ln143_19 = icmp_eq  i23 %trunc_ln143_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_19"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:112 %or_ln143_9 = or i1 %icmp_ln143_19, i1 %icmp_ln143_18

]]></Node>
<StgValue><ssdm name="or_ln143_9"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:113 %tmp_72 = fcmp_ogt  i32 %out_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:114 %and_ln143_9 = and i1 %or_ln143_9, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln143_9"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:124 %tmp_74 = fcmp_ogt  i32 %out_27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:128 %out_28 = fadd i32 %conv_out_11_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_28"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_29 = fadd i32 %conv_out_12_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_29"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:150 %out_30 = fadd i32 %conv_out_13_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_30"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:161 %out_31 = fadd i32 %conv_out_14_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_31"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:319 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:320 %select_ln136_9 = select i1 %and_ln143_9, i32 %bitcast_ln143_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:118 %bitcast_ln143_10 = bitcast i32 %out_27

]]></Node>
<StgValue><ssdm name="bitcast_ln143_10"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:119 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:120 %trunc_ln143_10 = trunc i32 %bitcast_ln143_10

]]></Node>
<StgValue><ssdm name="trunc_ln143_10"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:121 %icmp_ln143_20 = icmp_ne  i8 %tmp_73, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_20"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:122 %icmp_ln143_21 = icmp_eq  i23 %trunc_ln143_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_21"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:123 %or_ln143_10 = or i1 %icmp_ln143_21, i1 %icmp_ln143_20

]]></Node>
<StgValue><ssdm name="or_ln143_10"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:124 %tmp_74 = fcmp_ogt  i32 %out_27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:125 %and_ln143_10 = and i1 %or_ln143_10, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln143_10"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:135 %tmp_76 = fcmp_ogt  i32 %out_28, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:139 %out_29 = fadd i32 %conv_out_12_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_29"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:150 %out_30 = fadd i32 %conv_out_13_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_30"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:161 %out_31 = fadd i32 %conv_out_14_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_31"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:172 %out_32 = fadd i32 %conv_out_15_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_32"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:321 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:322 %select_ln136_10 = select i1 %and_ln143_10, i32 %bitcast_ln143_10, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:129 %bitcast_ln143_11 = bitcast i32 %out_28

]]></Node>
<StgValue><ssdm name="bitcast_ln143_11"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:130 %tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:131 %trunc_ln143_11 = trunc i32 %bitcast_ln143_11

]]></Node>
<StgValue><ssdm name="trunc_ln143_11"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:132 %icmp_ln143_22 = icmp_ne  i8 %tmp_75, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_22"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:133 %icmp_ln143_23 = icmp_eq  i23 %trunc_ln143_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_23"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:134 %or_ln143_11 = or i1 %icmp_ln143_23, i1 %icmp_ln143_22

]]></Node>
<StgValue><ssdm name="or_ln143_11"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:135 %tmp_76 = fcmp_ogt  i32 %out_28, i32 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:136 %and_ln143_11 = and i1 %or_ln143_11, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln143_11"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:146 %tmp_78 = fcmp_ogt  i32 %out_29, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:150 %out_30 = fadd i32 %conv_out_13_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_30"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:161 %out_31 = fadd i32 %conv_out_14_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_31"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:172 %out_32 = fadd i32 %conv_out_15_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_32"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:183 %out_33 = fadd i32 %conv_out_16_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_33"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:323 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_10, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:324 %select_ln136_11 = select i1 %and_ln143_11, i32 %bitcast_ln143_11, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:140 %bitcast_ln143_12 = bitcast i32 %out_29

]]></Node>
<StgValue><ssdm name="bitcast_ln143_12"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:141 %tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:142 %trunc_ln143_12 = trunc i32 %bitcast_ln143_12

]]></Node>
<StgValue><ssdm name="trunc_ln143_12"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:143 %icmp_ln143_24 = icmp_ne  i8 %tmp_77, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_24"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:144 %icmp_ln143_25 = icmp_eq  i23 %trunc_ln143_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_25"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:145 %or_ln143_12 = or i1 %icmp_ln143_25, i1 %icmp_ln143_24

]]></Node>
<StgValue><ssdm name="or_ln143_12"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:146 %tmp_78 = fcmp_ogt  i32 %out_29, i32 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:147 %and_ln143_12 = and i1 %or_ln143_12, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln143_12"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:157 %tmp_80 = fcmp_ogt  i32 %out_30, i32 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:161 %out_31 = fadd i32 %conv_out_14_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_31"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:172 %out_32 = fadd i32 %conv_out_15_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_32"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:183 %out_33 = fadd i32 %conv_out_16_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_33"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:194 %out_34 = fadd i32 %conv_out_17_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_34"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:325 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:326 %select_ln136_12 = select i1 %and_ln143_12, i32 %bitcast_ln143_12, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:151 %bitcast_ln143_13 = bitcast i32 %out_30

]]></Node>
<StgValue><ssdm name="bitcast_ln143_13"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:152 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:153 %trunc_ln143_13 = trunc i32 %bitcast_ln143_13

]]></Node>
<StgValue><ssdm name="trunc_ln143_13"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:154 %icmp_ln143_26 = icmp_ne  i8 %tmp_79, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_26"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:155 %icmp_ln143_27 = icmp_eq  i23 %trunc_ln143_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_27"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:156 %or_ln143_13 = or i1 %icmp_ln143_27, i1 %icmp_ln143_26

]]></Node>
<StgValue><ssdm name="or_ln143_13"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:157 %tmp_80 = fcmp_ogt  i32 %out_30, i32 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:158 %and_ln143_13 = and i1 %or_ln143_13, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln143_13"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:168 %tmp_82 = fcmp_ogt  i32 %out_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:172 %out_32 = fadd i32 %conv_out_15_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_32"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:183 %out_33 = fadd i32 %conv_out_16_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_33"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:194 %out_34 = fadd i32 %conv_out_17_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_34"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:205 %out_35 = fadd i32 %conv_out_18_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_35"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:327 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_12, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:328 %select_ln136_13 = select i1 %and_ln143_13, i32 %bitcast_ln143_13, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:162 %bitcast_ln143_14 = bitcast i32 %out_31

]]></Node>
<StgValue><ssdm name="bitcast_ln143_14"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:163 %tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:164 %trunc_ln143_14 = trunc i32 %bitcast_ln143_14

]]></Node>
<StgValue><ssdm name="trunc_ln143_14"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:165 %icmp_ln143_28 = icmp_ne  i8 %tmp_81, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_28"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:166 %icmp_ln143_29 = icmp_eq  i23 %trunc_ln143_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_29"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:167 %or_ln143_14 = or i1 %icmp_ln143_29, i1 %icmp_ln143_28

]]></Node>
<StgValue><ssdm name="or_ln143_14"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:168 %tmp_82 = fcmp_ogt  i32 %out_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:169 %and_ln143_14 = and i1 %or_ln143_14, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln143_14"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:179 %tmp_84 = fcmp_ogt  i32 %out_32, i32 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:183 %out_33 = fadd i32 %conv_out_16_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_33"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:194 %out_34 = fadd i32 %conv_out_17_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_34"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:205 %out_35 = fadd i32 %conv_out_18_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_35"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:216 %out_36 = fadd i32 %conv_out_19_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_36"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:329 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:330 %select_ln136_14 = select i1 %and_ln143_14, i32 %bitcast_ln143_14, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:173 %bitcast_ln143_15 = bitcast i32 %out_32

]]></Node>
<StgValue><ssdm name="bitcast_ln143_15"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:174 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:175 %trunc_ln143_15 = trunc i32 %bitcast_ln143_15

]]></Node>
<StgValue><ssdm name="trunc_ln143_15"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:176 %icmp_ln143_30 = icmp_ne  i8 %tmp_83, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_30"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:177 %icmp_ln143_31 = icmp_eq  i23 %trunc_ln143_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_31"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:178 %or_ln143_15 = or i1 %icmp_ln143_31, i1 %icmp_ln143_30

]]></Node>
<StgValue><ssdm name="or_ln143_15"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:179 %tmp_84 = fcmp_ogt  i32 %out_32, i32 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:180 %and_ln143_15 = and i1 %or_ln143_15, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln143_15"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:190 %tmp_86 = fcmp_ogt  i32 %out_33, i32 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:194 %out_34 = fadd i32 %conv_out_17_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_34"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:205 %out_35 = fadd i32 %conv_out_18_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_35"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:216 %out_36 = fadd i32 %conv_out_19_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_36"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:227 %out_37 = fadd i32 %conv_out_20_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_37"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:331 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_14, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:332 %select_ln136_15 = select i1 %and_ln143_15, i32 %bitcast_ln143_15, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:184 %bitcast_ln143_16 = bitcast i32 %out_33

]]></Node>
<StgValue><ssdm name="bitcast_ln143_16"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:185 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:186 %trunc_ln143_16 = trunc i32 %bitcast_ln143_16

]]></Node>
<StgValue><ssdm name="trunc_ln143_16"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:187 %icmp_ln143_32 = icmp_ne  i8 %tmp_85, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_32"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:188 %icmp_ln143_33 = icmp_eq  i23 %trunc_ln143_16, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_33"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:189 %or_ln143_16 = or i1 %icmp_ln143_33, i1 %icmp_ln143_32

]]></Node>
<StgValue><ssdm name="or_ln143_16"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:190 %tmp_86 = fcmp_ogt  i32 %out_33, i32 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:191 %and_ln143_16 = and i1 %or_ln143_16, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln143_16"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:201 %tmp_88 = fcmp_ogt  i32 %out_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:205 %out_35 = fadd i32 %conv_out_18_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_35"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:216 %out_36 = fadd i32 %conv_out_19_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_36"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:227 %out_37 = fadd i32 %conv_out_20_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_37"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:238 %out_38 = fadd i32 %conv_out_21_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:333 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_15, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:334 %select_ln136_16 = select i1 %and_ln143_16, i32 %bitcast_ln143_16, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:195 %bitcast_ln143_17 = bitcast i32 %out_34

]]></Node>
<StgValue><ssdm name="bitcast_ln143_17"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:196 %tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_17, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:197 %trunc_ln143_17 = trunc i32 %bitcast_ln143_17

]]></Node>
<StgValue><ssdm name="trunc_ln143_17"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:198 %icmp_ln143_34 = icmp_ne  i8 %tmp_87, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_34"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:199 %icmp_ln143_35 = icmp_eq  i23 %trunc_ln143_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_35"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:200 %or_ln143_17 = or i1 %icmp_ln143_35, i1 %icmp_ln143_34

]]></Node>
<StgValue><ssdm name="or_ln143_17"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:201 %tmp_88 = fcmp_ogt  i32 %out_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:202 %and_ln143_17 = and i1 %or_ln143_17, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln143_17"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:212 %tmp_90 = fcmp_ogt  i32 %out_35, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:216 %out_36 = fadd i32 %conv_out_19_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_36"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:227 %out_37 = fadd i32 %conv_out_20_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_37"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:238 %out_38 = fadd i32 %conv_out_21_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:249 %out_39 = fadd i32 %conv_out_22_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:335 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_16, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:336 %select_ln136_17 = select i1 %and_ln143_17, i32 %bitcast_ln143_17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:206 %bitcast_ln143_18 = bitcast i32 %out_35

]]></Node>
<StgValue><ssdm name="bitcast_ln143_18"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:207 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_18, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:208 %trunc_ln143_18 = trunc i32 %bitcast_ln143_18

]]></Node>
<StgValue><ssdm name="trunc_ln143_18"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:209 %icmp_ln143_36 = icmp_ne  i8 %tmp_89, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_36"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:210 %icmp_ln143_37 = icmp_eq  i23 %trunc_ln143_18, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_37"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:211 %or_ln143_18 = or i1 %icmp_ln143_37, i1 %icmp_ln143_36

]]></Node>
<StgValue><ssdm name="or_ln143_18"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:212 %tmp_90 = fcmp_ogt  i32 %out_35, i32 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:213 %and_ln143_18 = and i1 %or_ln143_18, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln143_18"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:223 %tmp_92 = fcmp_ogt  i32 %out_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:227 %out_37 = fadd i32 %conv_out_20_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_37"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:238 %out_38 = fadd i32 %conv_out_21_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:249 %out_39 = fadd i32 %conv_out_22_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:260 %out_40 = fadd i32 %conv_out_23_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:337 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_17, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:338 %select_ln136_18 = select i1 %and_ln143_18, i32 %bitcast_ln143_18, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_18"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="432" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:217 %bitcast_ln143_19 = bitcast i32 %out_36

]]></Node>
<StgValue><ssdm name="bitcast_ln143_19"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:218 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_19, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:219 %trunc_ln143_19 = trunc i32 %bitcast_ln143_19

]]></Node>
<StgValue><ssdm name="trunc_ln143_19"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:220 %icmp_ln143_38 = icmp_ne  i8 %tmp_91, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_38"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:221 %icmp_ln143_39 = icmp_eq  i23 %trunc_ln143_19, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_39"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:222 %or_ln143_19 = or i1 %icmp_ln143_39, i1 %icmp_ln143_38

]]></Node>
<StgValue><ssdm name="or_ln143_19"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:223 %tmp_92 = fcmp_ogt  i32 %out_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:224 %and_ln143_19 = and i1 %or_ln143_19, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln143_19"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:234 %tmp_94 = fcmp_ogt  i32 %out_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:238 %out_38 = fadd i32 %conv_out_21_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_38"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:249 %out_39 = fadd i32 %conv_out_22_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:260 %out_40 = fadd i32 %conv_out_23_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:271 %out_41 = fadd i32 %conv_out_24_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:339 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_18, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:340 %select_ln136_19 = select i1 %and_ln143_19, i32 %bitcast_ln143_19, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="447" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:228 %bitcast_ln143_20 = bitcast i32 %out_37

]]></Node>
<StgValue><ssdm name="bitcast_ln143_20"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:229 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:230 %trunc_ln143_20 = trunc i32 %bitcast_ln143_20

]]></Node>
<StgValue><ssdm name="trunc_ln143_20"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:231 %icmp_ln143_40 = icmp_ne  i8 %tmp_93, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_40"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:232 %icmp_ln143_41 = icmp_eq  i23 %trunc_ln143_20, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_41"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:233 %or_ln143_20 = or i1 %icmp_ln143_41, i1 %icmp_ln143_40

]]></Node>
<StgValue><ssdm name="or_ln143_20"/></StgValue>
</operation>

<operation id="453" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:234 %tmp_94 = fcmp_ogt  i32 %out_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="454" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:235 %and_ln143_20 = and i1 %or_ln143_20, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln143_20"/></StgValue>
</operation>

<operation id="455" st_id="27" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:245 %tmp_96 = fcmp_ogt  i32 %out_38, i32 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="456" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:249 %out_39 = fadd i32 %conv_out_22_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_39"/></StgValue>
</operation>

<operation id="457" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:260 %out_40 = fadd i32 %conv_out_23_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="458" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:271 %out_41 = fadd i32 %conv_out_24_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="459" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_42 = fadd i32 %conv_out_25_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="460" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:341 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_19, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:342 %select_ln136_20 = select i1 %and_ln143_20, i32 %bitcast_ln143_20, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_20"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:239 %bitcast_ln143_21 = bitcast i32 %out_38

]]></Node>
<StgValue><ssdm name="bitcast_ln143_21"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:240 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:241 %trunc_ln143_21 = trunc i32 %bitcast_ln143_21

]]></Node>
<StgValue><ssdm name="trunc_ln143_21"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:242 %icmp_ln143_42 = icmp_ne  i8 %tmp_95, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_42"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:243 %icmp_ln143_43 = icmp_eq  i23 %trunc_ln143_21, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_43"/></StgValue>
</operation>

<operation id="467" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:244 %or_ln143_21 = or i1 %icmp_ln143_43, i1 %icmp_ln143_42

]]></Node>
<StgValue><ssdm name="or_ln143_21"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:245 %tmp_96 = fcmp_ogt  i32 %out_38, i32 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:246 %and_ln143_21 = and i1 %or_ln143_21, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln143_21"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:256 %tmp_98 = fcmp_ogt  i32 %out_39, i32 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:260 %out_40 = fadd i32 %conv_out_23_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_40"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:271 %out_41 = fadd i32 %conv_out_24_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_42 = fadd i32 %conv_out_25_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:293 %out_43 = fadd i32 %conv_out_26_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:343 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_20, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:344 %select_ln136_21 = select i1 %and_ln143_21, i32 %bitcast_ln143_21, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_21"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="477" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:250 %bitcast_ln143_22 = bitcast i32 %out_39

]]></Node>
<StgValue><ssdm name="bitcast_ln143_22"/></StgValue>
</operation>

<operation id="478" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:251 %tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="479" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:252 %trunc_ln143_22 = trunc i32 %bitcast_ln143_22

]]></Node>
<StgValue><ssdm name="trunc_ln143_22"/></StgValue>
</operation>

<operation id="480" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:253 %icmp_ln143_44 = icmp_ne  i8 %tmp_97, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_44"/></StgValue>
</operation>

<operation id="481" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:254 %icmp_ln143_45 = icmp_eq  i23 %trunc_ln143_22, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_45"/></StgValue>
</operation>

<operation id="482" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:255 %or_ln143_22 = or i1 %icmp_ln143_45, i1 %icmp_ln143_44

]]></Node>
<StgValue><ssdm name="or_ln143_22"/></StgValue>
</operation>

<operation id="483" st_id="29" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:256 %tmp_98 = fcmp_ogt  i32 %out_39, i32 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="484" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:257 %and_ln143_22 = and i1 %or_ln143_22, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln143_22"/></StgValue>
</operation>

<operation id="485" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:267 %tmp_100 = fcmp_ogt  i32 %out_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="486" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:271 %out_41 = fadd i32 %conv_out_24_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_41"/></StgValue>
</operation>

<operation id="487" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_42 = fadd i32 %conv_out_25_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="488" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:293 %out_43 = fadd i32 %conv_out_26_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="489" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:345 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_21, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:346 %select_ln136_22 = select i1 %and_ln143_22, i32 %bitcast_ln143_22, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_22"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:261 %bitcast_ln143_23 = bitcast i32 %out_40

]]></Node>
<StgValue><ssdm name="bitcast_ln143_23"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:262 %tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_23, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:263 %trunc_ln143_23 = trunc i32 %bitcast_ln143_23

]]></Node>
<StgValue><ssdm name="trunc_ln143_23"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:264 %icmp_ln143_46 = icmp_ne  i8 %tmp_99, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_46"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:265 %icmp_ln143_47 = icmp_eq  i23 %trunc_ln143_23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_47"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:266 %or_ln143_23 = or i1 %icmp_ln143_47, i1 %icmp_ln143_46

]]></Node>
<StgValue><ssdm name="or_ln143_23"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:267 %tmp_100 = fcmp_ogt  i32 %out_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:268 %and_ln143_23 = and i1 %or_ln143_23, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln143_23"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:278 %tmp_102 = fcmp_ogt  i32 %out_41, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:282 %out_42 = fadd i32 %conv_out_25_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_42"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:293 %out_43 = fadd i32 %conv_out_26_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:347 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_22, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:348 %select_ln136_23 = select i1 %and_ln143_23, i32 %bitcast_ln143_23, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_23"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:272 %bitcast_ln143_24 = bitcast i32 %out_41

]]></Node>
<StgValue><ssdm name="bitcast_ln143_24"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:273 %tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_24, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:274 %trunc_ln143_24 = trunc i32 %bitcast_ln143_24

]]></Node>
<StgValue><ssdm name="trunc_ln143_24"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:275 %icmp_ln143_48 = icmp_ne  i8 %tmp_101, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_48"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:276 %icmp_ln143_49 = icmp_eq  i23 %trunc_ln143_24, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_49"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:277 %or_ln143_24 = or i1 %icmp_ln143_49, i1 %icmp_ln143_48

]]></Node>
<StgValue><ssdm name="or_ln143_24"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:278 %tmp_102 = fcmp_ogt  i32 %out_41, i32 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:279 %and_ln143_24 = and i1 %or_ln143_24, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln143_24"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:289 %tmp_104 = fcmp_ogt  i32 %out_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:293 %out_43 = fadd i32 %conv_out_26_load, i32 %tmp

]]></Node>
<StgValue><ssdm name="out_43"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:349 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_23, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:350 %select_ln136_24 = select i1 %and_ln143_24, i32 %bitcast_ln143_24, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_24"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="516" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:283 %bitcast_ln143_25 = bitcast i32 %out_42

]]></Node>
<StgValue><ssdm name="bitcast_ln143_25"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:284 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_25, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:285 %trunc_ln143_25 = trunc i32 %bitcast_ln143_25

]]></Node>
<StgValue><ssdm name="trunc_ln143_25"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:286 %icmp_ln143_50 = icmp_ne  i8 %tmp_103, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_50"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:287 %icmp_ln143_51 = icmp_eq  i23 %trunc_ln143_25, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_51"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:288 %or_ln143_25 = or i1 %icmp_ln143_51, i1 %icmp_ln143_50

]]></Node>
<StgValue><ssdm name="or_ln143_25"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:289 %tmp_104 = fcmp_ogt  i32 %out_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:290 %and_ln143_25 = and i1 %or_ln143_25, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln143_25"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:300 %tmp_106 = fcmp_ogt  i32 %out_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:351 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_24, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:352 %select_ln136_25 = select i1 %and_ln143_25, i32 %bitcast_ln143_25, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_25"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="527" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:294 %bitcast_ln143_26 = bitcast i32 %out_43

]]></Node>
<StgValue><ssdm name="bitcast_ln143_26"/></StgValue>
</operation>

<operation id="528" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:295 %tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_26, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="529" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:296 %trunc_ln143_26 = trunc i32 %bitcast_ln143_26

]]></Node>
<StgValue><ssdm name="trunc_ln143_26"/></StgValue>
</operation>

<operation id="530" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_138_6.split:297 %icmp_ln143_52 = icmp_ne  i8 %tmp_105, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143_52"/></StgValue>
</operation>

<operation id="531" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_138_6.split:298 %icmp_ln143_53 = icmp_eq  i23 %trunc_ln143_26, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_53"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:299 %or_ln143_26 = or i1 %icmp_ln143_53, i1 %icmp_ln143_52

]]></Node>
<StgValue><ssdm name="or_ln143_26"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:300 %tmp_106 = fcmp_ogt  i32 %out_43, i32 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_138_6.split:301 %and_ln143_26 = and i1 %or_ln143_26, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln143_26"/></StgValue>
</operation>

<operation id="535" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:353 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_25, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="536" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_138_6.split:354 %select_ln136_26 = select i1 %and_ln143_26, i32 %bitcast_ln143_26, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136_26"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="537" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:2 %specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="538" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_138_6.split:3 %speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln136"/></StgValue>
</operation>

<operation id="539" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:4 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="540" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:355 %write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln136_26, i4 15

]]></Node>
<StgValue><ssdm name="write_ln136"/></StgValue>
</operation>

<operation id="541" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_138_6.split:357 %br_ln136 = br void %VITIS_LOOP_138_6

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
