wb_dma_ch_pri_enc/wire_pri27_out 0.964686 0.656380 1.471863 -0.236451 1.194405 1.730560 -0.589006 0.431615 -2.063212 -0.967030 -0.041357 3.273682 -1.914733 -1.914250 -0.640234 -0.146008 -0.148573 0.638808 -0.126625 1.234321
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.648871 -1.924945 1.774769 -1.353158 1.871027 0.677742 -3.676787 0.627223 -0.481842 -2.250475 -0.897650 0.651673 -1.871740 -0.941827 -2.651597 0.186408 1.512013 -3.401258 -1.138470 -1.417830
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.246732 1.374546 -0.671462 1.141024 -0.501819 -0.631505 1.031520 -0.853762 -1.919491 0.035103 0.010078 2.299570 0.469323 -1.837486 0.140767 -1.510237 -0.764388 0.403469 -1.045213 1.073940
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.724645 2.408449 0.466137 -0.684962 1.921999 -3.552830 -0.899781 0.841047 -0.152454 1.661397 -2.225955 3.823783 0.125825 -0.832625 -2.242967 -0.806512 1.504148 -3.223354 -1.661292 -3.209518
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.944132 1.859896 -2.281661 -1.227253 -1.999291 -1.312350 1.538752 -1.427185 1.614637 -2.797469 -1.740388 1.548134 0.495403 -1.509576 0.509470 -2.915037 1.878048 1.742281 0.698894 -0.398628
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.164540 0.560513 1.887185 0.024628 -1.515105 2.095476 0.365180 -1.585546 -3.042794 -4.196679 1.322826 0.813599 -0.889116 -1.689731 -2.721584 -0.667937 0.428453 2.854178 -0.455674 2.273810
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.906410 -1.081833 2.216729 -1.987608 -0.320298 2.179285 -1.043401 -0.085018 -0.323669 -3.876701 -0.198753 -0.482572 -1.669858 -0.100837 -0.108148 1.491662 1.143038 0.815160 0.087387 1.134619
wb_dma_ch_rf/assign_1_ch_adr0 -1.612116 1.258937 0.559461 -3.818956 -3.424840 1.981162 0.549493 -0.235249 2.679508 0.010422 -2.551553 -2.662575 4.288328 0.022648 4.513258 1.640859 0.770754 0.750124 0.472750 -0.201330
wb_dma_ch_rf/reg_ch_busy -1.111509 2.443830 -2.789149 -1.114259 -1.785271 -2.696535 3.029971 -2.878450 2.957263 -1.554448 -2.904746 1.840928 1.298246 -1.120768 -0.214594 -4.635623 2.347308 0.846596 0.061049 -1.157115
wb_dma_wb_slv/always_5 1.281161 2.916450 -2.574494 -0.867950 -0.367534 -1.504941 -2.719813 4.585131 -0.202867 0.267531 3.321183 -0.868032 -0.223497 2.824418 4.714191 1.200628 -0.814771 -3.414104 1.697394 0.901151
wb_dma_wb_slv/always_4 1.257156 2.738349 2.049367 -0.391605 -5.463608 0.496092 -3.019471 -1.634209 1.095280 1.106534 -0.353536 -1.655350 5.926215 3.187422 1.272495 -2.614001 1.234904 -8.745632 -0.978910 4.451942
wb_dma_wb_slv/always_3 -1.609710 0.017367 -1.600544 -2.803908 -4.760900 1.742727 -2.963390 -4.986522 -0.967715 -2.654929 -2.924181 -2.823562 1.797781 0.170593 1.099949 -2.843525 0.276146 0.817953 -2.424068 -0.259118
wb_dma_wb_slv/always_1 -0.299499 4.484808 0.673213 -2.072335 -5.180117 -2.051938 -0.503851 -2.645685 -0.480555 0.260037 -2.907566 0.291024 5.737604 -1.605164 2.007113 -4.004492 -1.577751 -4.209794 -2.355104 1.556659
wb_dma_ch_sel/always_44/case_1/cond -0.340102 1.742792 2.800463 -5.329085 -5.112377 1.372453 -1.656596 -0.700360 2.856996 -3.504566 -1.235471 -1.598141 3.117259 0.313950 3.182266 2.774620 1.298796 -0.416309 0.448106 0.583479
wb_dma_rf/wire_ch0_csr 0.201548 1.399444 -2.017208 -1.878173 -3.008260 -3.032758 1.244237 -1.012731 0.458131 0.660107 -5.860196 -0.390543 4.996801 -1.774556 1.719387 -3.022885 -0.994718 -0.819934 0.031654 -0.856285
wb_dma_de/wire_done 1.420195 0.285514 -1.549310 0.379852 3.263196 0.242976 0.965245 0.719633 -2.189752 0.615381 -2.872731 -0.457491 -1.226758 -0.987581 -1.786252 -3.592405 1.165265 -2.008968 -1.260903 -0.797582
wb_dma_ch_pri_enc/wire_pri11_out 0.950730 0.546025 1.470116 -0.204618 1.280567 1.753681 -0.551890 0.411050 -2.044041 -1.037013 0.016736 3.236175 -2.001158 -1.899152 -0.777017 -0.145470 -0.158606 0.680602 -0.087451 1.170477
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.660866 0.268424 -2.884337 2.508983 2.677145 -0.508093 2.958493 -0.060316 -3.213003 0.169147 -0.504648 -2.697579 -1.044203 -0.660403 -4.795819 -4.513841 0.944755 0.903300 -0.564819 -1.287844
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.023117 -0.769174 0.556263 0.880354 1.177603 1.431891 0.606325 0.346220 -1.182016 -1.481279 2.046313 -1.501735 -2.106735 0.244769 -4.207415 0.103926 0.540785 3.238942 1.465354 -0.536268
wb_dma_de/always_13/stmt_1 0.322207 1.189494 0.517448 -2.234419 2.746933 -1.047032 -1.008713 0.405501 0.646263 1.644498 -4.557071 3.301723 -1.187856 -0.763740 -0.576474 -0.929499 1.072844 -0.491249 -1.021950 -3.051154
wb_dma_de/always_4/if_1 0.583116 3.271409 -1.074792 -0.589874 2.756996 0.418039 1.956025 0.951921 -1.809064 1.180174 -1.919120 0.789833 -1.733102 0.010503 -0.911880 -3.352633 0.886869 0.047367 0.049199 -0.233237
wb_dma_ch_arb/input_req -0.791443 -1.071332 -0.838683 0.117739 -3.210715 1.129935 -1.049676 0.738087 -3.333333 -6.061758 -2.308428 -0.384453 0.383225 -1.828645 -0.631124 -1.089136 2.083982 3.875443 -0.285404 2.279476
wb_dma_ch_pri_enc/wire_pri20_out 0.956992 0.551037 1.474530 -0.143713 1.102267 1.707753 -0.560484 0.273545 -2.044316 -0.968212 -0.034148 3.291194 -1.857020 -1.973826 -0.723886 -0.210058 -0.179219 0.595658 -0.223508 1.248696
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.079441 2.313222 -1.475075 -2.064257 0.762555 0.922247 -0.962664 3.866384 0.563581 0.593101 -0.505612 -1.470315 -0.225683 1.861491 3.209668 1.034107 1.385243 -0.451171 1.964350 -0.533936
wb_dma_ch_rf/always_26/if_1/if_1 -0.307276 1.386537 0.063694 -1.799901 0.534179 -3.740240 -2.504240 -0.769109 -1.378519 -0.512097 -3.589494 2.617655 -1.132543 0.549697 -0.148501 -0.722242 -0.366291 0.208545 -3.214791 -2.289327
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.334760 -1.594458 2.657063 1.394020 -0.574874 -0.667746 2.431077 -2.852269 0.731930 0.277469 -2.698310 0.017299 1.966548 -0.037462 -2.908338 -0.841938 1.152899 0.826085 -1.582758 0.915596
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.246019 2.050855 -0.753518 -1.725849 0.857721 -0.552152 -1.209834 2.415292 0.688767 -0.123802 -0.383169 -1.098753 -0.773794 3.275098 1.037257 -0.070882 1.487993 -0.993630 0.794946 -0.497361
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.025771 -0.915834 0.301188 -0.155326 2.127117 1.084694 0.026125 1.278978 -0.317485 -0.846212 0.574192 -0.383893 -2.606592 0.120623 -1.283815 0.865474 0.531762 1.306587 1.185111 -0.645011
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.194118 0.589507 0.988469 1.657441 -0.885226 -1.963129 0.734204 -0.537026 -0.129190 0.934833 -0.483524 2.158257 1.367199 -0.372591 -1.451027 -0.670959 0.308921 -1.347189 -0.602973 0.713790
wb_dma_ch_sel/wire_ch_sel -1.728376 2.948784 -1.336073 -3.312455 -2.947132 -0.506634 0.711989 -1.739687 1.751815 -1.198730 -3.207663 0.055233 3.228000 -1.070274 0.593845 -2.724974 1.201453 2.291701 0.132761 -1.940444
wb_dma_rf/inst_u19 0.810927 2.961235 -0.064824 -2.235165 1.900153 2.566801 -1.429528 4.188720 -1.485818 -0.367997 -0.460873 1.723954 -2.050564 -0.020641 2.454839 0.796056 1.210852 0.228100 1.843887 0.639209
wb_dma_rf/inst_u18 0.756294 2.780229 0.041403 -2.298978 1.785201 2.625160 -1.532930 4.057324 -1.380036 -0.431283 -0.710377 1.777103 -1.938539 -0.046896 2.375434 0.824616 1.338285 0.283687 1.703683 0.631600
wb_dma_rf/inst_u17 0.762257 2.761611 0.010777 -2.192324 1.699558 2.542931 -1.447854 4.007335 -1.347391 -0.445587 -0.583070 1.642179 -1.888175 -0.055881 2.433796 0.823996 1.231507 0.215694 1.749682 0.686718
wb_dma_rf/inst_u16 0.726015 2.808428 -0.043519 -2.188878 1.764242 2.528479 -1.380194 4.052311 -1.423406 -0.416934 -0.627382 1.751975 -2.001654 -0.131878 2.416024 0.787548 1.233780 0.286267 1.766930 0.673235
wb_dma_rf/inst_u15 0.790556 2.844587 -0.037164 -2.216456 1.922696 2.594815 -1.405029 4.122491 -1.415019 -0.387538 -0.594768 1.741174 -2.070817 -0.095988 2.405571 0.853584 1.250758 0.284375 1.823878 0.600250
wb_dma_rf/inst_u14 0.862226 2.724330 0.104006 -2.302240 1.809645 2.662984 -1.541335 4.051154 -1.326045 -0.473198 -0.697388 1.730045 -2.033127 -0.032129 2.406437 0.943751 1.346566 0.222090 1.754424 0.621723
wb_dma_rf/inst_u13 0.731945 2.849379 -0.039468 -2.175909 1.815488 2.488615 -1.390937 4.038137 -1.408493 -0.435711 -0.616729 1.823415 -2.005030 -0.134482 2.433336 0.762532 1.289482 0.264033 1.708557 0.625848
wb_dma_rf/inst_u12 0.764703 2.858619 -0.005520 -2.229322 1.852379 2.591116 -1.426444 4.131935 -1.412429 -0.451080 -0.468909 1.815164 -2.094904 -0.082877 2.464412 0.921596 1.244033 0.333199 1.857980 0.673259
wb_dma_rf/inst_u11 0.771618 2.691813 0.107169 -2.313547 1.740895 2.637679 -1.525138 4.041849 -1.299515 -0.451423 -0.737521 1.630632 -1.928946 0.045596 2.391296 0.939472 1.347306 0.278853 1.771980 0.596697
wb_dma_rf/inst_u10 0.677912 2.828562 -0.011160 -2.255111 1.794802 2.621084 -1.440019 4.081114 -1.452701 -0.460550 -0.758142 1.749231 -1.937190 -0.081962 2.358017 0.756591 1.356374 0.355978 1.711245 0.599725
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.884301 4.006088 -2.589576 -0.024449 1.235483 2.995521 2.162949 2.915188 -3.925182 4.837620 -0.558318 -5.569613 1.869162 1.144796 0.241049 -4.231498 -2.830805 0.666570 1.816651 0.630030
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.510564 -4.042060 3.630434 0.735205 0.450403 3.668424 -3.166385 0.600694 3.085363 -0.476064 -2.182768 2.870356 -0.504048 2.426985 0.052463 3.127535 4.179505 0.076547 0.543838 2.485264
wb_dma/input_wb1_ack_i -1.646122 0.862104 -0.567856 1.119720 -1.361132 -0.947311 0.036636 -0.992455 -2.489387 -2.063913 -3.657372 1.982851 0.613747 -1.605956 0.409248 -2.878822 2.637817 1.860071 -4.043973 2.088158
wb_dma/wire_slv0_we -1.295371 0.374139 -1.881189 -3.063193 -4.703031 1.400123 -2.516350 -5.477500 -0.158463 -2.117303 -3.170528 -3.367127 2.225273 0.954501 0.916972 -3.540146 0.561239 0.167356 -2.619522 -0.534265
wb_dma_ch_rf/reg_ch_sz_inf -0.311237 0.270666 -0.517729 0.730147 0.161250 -2.340654 2.532457 -2.537068 1.716533 1.476176 -0.889280 0.187955 0.724075 0.367518 -0.995091 -1.986789 0.004668 -0.833298 -1.116073 -0.763737
wb_dma_ch_rf -1.501919 -0.447317 -0.491962 -0.409542 -4.098911 -1.030285 0.617829 -4.443405 0.364306 -1.351888 -4.612008 -1.914262 5.195518 1.108590 -1.071149 -3.218939 2.235208 -0.091576 -2.526780 0.589909
wb_dma_ch_sel/wire_gnt_p1_d -1.142887 1.390742 -0.656422 1.051207 -0.374426 -0.526095 0.935360 -0.683360 -1.971889 0.032103 0.086650 2.315694 0.282028 -1.801901 0.162607 -1.421164 -0.736790 0.401793 -0.929599 1.040067
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.154223 1.430244 -0.638455 1.138614 -0.409949 -0.592316 1.000473 -0.720300 -1.981021 0.060598 0.125223 2.437246 0.308539 -1.847155 0.143833 -1.444827 -0.770933 0.418567 -0.937655 1.094544
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.362043 0.624360 -0.247984 -0.690927 2.370687 0.017521 -0.658944 0.308035 -0.922641 -0.744288 -1.107595 -2.677834 -1.247400 0.919256 -5.316556 -3.229305 2.294032 -1.919544 -0.475404 -2.487918
wb_dma_ch_sel/input_ch1_txsz 0.808893 -1.598463 0.695288 1.011771 -0.290849 0.367873 -1.458357 -1.158235 -2.172826 -0.682018 -1.493226 2.465769 1.015814 -3.069045 -0.435937 -1.232923 -0.532663 -2.702017 -2.612161 1.244348
wb_dma/wire_ch3_txsz 2.195378 -0.791715 2.169077 -1.420620 1.645010 2.423780 -1.671931 1.227613 -0.060131 -1.016992 -0.116521 0.935234 -2.331815 -0.063142 -0.831406 1.393571 0.605535 0.196661 0.886015 0.167662
wb_dma_ch_sel/assign_7_pri2 1.001341 -0.850297 0.237053 -0.118463 2.159885 1.053347 0.039643 1.290078 -0.300341 -0.830353 0.647293 -0.405013 -2.640858 0.144882 -1.231055 0.821729 0.531662 1.246283 1.181448 -0.671606
wb_dma_ch_pri_enc/inst_u30 1.083973 0.584760 1.503220 -0.251270 1.376139 1.813191 -0.563967 0.541072 -2.082540 -1.014202 0.083005 3.339733 -2.196327 -1.929390 -0.742225 -0.068488 -0.159640 0.712616 -0.001850 1.187128
wb_dma/assign_3_dma_nd 0.847381 1.610623 -1.839249 -1.404947 3.549920 2.264934 -0.042955 4.589314 -1.910817 -0.217445 -0.662563 -3.350969 -3.068961 1.787482 -0.539301 -0.463970 1.813470 1.662941 2.490048 -1.434578
wb_dma_ch_rf/assign_6_pointer 1.224057 -2.879737 5.135993 1.451519 -0.172771 1.891083 2.248870 -3.377946 0.849409 -0.255234 -3.559749 1.156210 0.390780 -0.280494 -5.543976 -0.787863 1.276488 4.101414 -0.227341 1.868321
wb_dma_ch_rf/wire_ch_adr0_dewe 0.002899 -0.144129 0.581693 -0.903886 -0.690523 -0.266071 -0.853553 0.581833 2.144792 -0.035811 0.607161 1.429070 0.286532 0.278633 2.427959 2.252527 0.233457 -0.799434 0.642992 0.186906
wb_dma_ch_pri_enc/always_2/if_1/cond 0.987502 0.521825 1.439817 -0.252438 1.240157 1.763965 -0.608120 0.430511 -1.983789 -1.017498 -0.050610 3.103255 -1.954970 -1.838652 -0.744978 -0.127662 -0.047881 0.694827 -0.080652 1.116476
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.777596 -1.908521 3.200064 -1.102163 0.974277 2.892124 -0.729891 -0.302438 0.820843 -0.382162 -2.868536 2.245207 -1.962724 -0.538876 -0.588090 0.713933 0.247181 2.204444 0.895604 1.215028
wb_dma_ch_sel/input_ch0_txsz 2.340714 0.577352 -0.621777 -1.830795 3.376974 -0.434646 -1.528484 1.288467 -0.297508 -0.270879 -2.714883 -1.807404 -1.687544 0.933879 -2.802145 -2.744619 2.606336 -4.043756 -0.985354 -2.839906
wb_dma_ch_sel/always_2 0.876075 1.657293 -1.857076 -1.357632 3.495810 2.223902 -0.027369 4.575661 -1.898549 -0.168329 -0.555772 -3.313956 -3.024693 1.772563 -0.403814 -0.447524 1.746814 1.636873 2.494765 -1.362598
wb_dma_ch_sel/always_3 1.625229 -1.207771 -0.084403 -0.326818 2.404031 3.451248 -1.806234 2.930969 -2.822906 -1.532340 -0.548068 -3.967745 -1.729816 0.416426 -3.687757 -0.824098 1.806300 0.421387 1.079602 -0.868887
wb_dma_rf/input_de_txsz_we 2.972780 -0.823123 -3.044997 0.952613 4.325475 -1.700601 1.253076 1.980257 0.079474 1.406827 0.204202 -2.752637 -2.532292 0.709990 -0.734424 -2.248079 0.080663 -4.039100 0.325032 -1.765006
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.948165 -1.103885 2.249875 -1.991731 -0.194566 2.232304 -1.077094 -0.020705 -0.320439 -3.756445 -0.159403 -0.412613 -1.797154 -0.090058 -0.128464 1.529002 1.099335 0.786172 0.166649 1.090379
wb_dma_ch_sel/assign_145_req_p0 1.339314 2.068590 -0.656408 -1.810540 0.931363 -0.416429 -1.197553 2.463438 0.754542 -0.027169 -0.286755 -1.081947 -0.848767 3.262663 1.049271 0.014609 1.471226 -1.022570 0.926606 -0.492409
wb_dma_de/always_3/if_1/if_1/cond -0.350608 0.475685 -0.934596 0.737091 -1.433507 -1.355178 -1.316817 0.330500 -1.426438 -1.044417 1.350623 -0.752971 0.752684 1.261619 -0.078822 -0.291870 -0.483170 -0.226254 -0.667281 0.642670
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.932383 -0.982664 2.161304 -1.937204 -0.256685 2.158432 -1.030568 -0.048128 -0.323344 -3.689821 -0.236592 -0.417127 -1.648864 -0.117977 -0.122481 1.395898 1.108305 0.683298 0.079124 1.161371
wb_dma_rf/always_1/case_1 -3.271732 5.612498 0.675530 -0.870321 -5.865743 -4.517650 4.767929 -5.112988 -0.027248 -0.698377 -5.123161 -1.518583 4.393548 -1.599233 -0.278833 -5.159830 0.885186 -1.818354 -2.417117 1.847751
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.522588 3.014164 0.759323 -0.617820 -2.252175 -2.384915 0.701932 -1.857571 0.532295 -0.450419 -1.089598 2.395851 0.029250 0.386169 0.264924 -1.861128 0.455544 -1.348807 -0.225988 1.442975
wb_dma_ch_sel/assign_99_valid/expr_1 -3.553335 2.469176 0.382647 -2.207891 -1.897447 1.403708 -2.177018 0.796819 1.597830 0.463229 -0.668872 -3.997312 3.876684 4.843400 -1.102335 0.768340 4.313756 0.096711 -0.325000 -1.932316
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.116755 2.384686 -1.543576 -2.095192 0.771297 0.953095 -0.918405 3.921738 0.570496 0.652364 -0.577744 -1.533239 -0.164095 1.895847 3.241919 0.981032 1.435205 -0.419419 1.992359 -0.616514
wb_dma_wb_slv/reg_slv_adr -0.564283 4.761732 0.479483 -2.139693 -5.396672 -2.259646 -0.430622 -2.692360 -0.602491 0.042942 -2.992802 0.372023 6.069767 -1.774920 1.906743 -4.189886 -1.452195 -4.043540 -2.410614 1.433869
wb_dma_ch_sel/assign_8_pri2 1.026705 -0.891694 0.260652 -0.170780 2.146744 1.065176 0.056380 1.284888 -0.339689 -0.874233 0.607180 -0.427613 -2.603168 0.099131 -1.282680 0.846478 0.576514 1.302616 1.207190 -0.642735
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.268706 0.305946 -0.528415 0.755196 0.182956 -2.379924 2.563454 -2.589288 1.728438 1.461888 -0.870529 0.284778 0.721901 0.303347 -0.996129 -2.041368 -0.068306 -0.861324 -1.100440 -0.735014
wb_dma_wb_mast/wire_wb_cyc_o -1.201733 1.407812 -0.644113 1.138503 -0.441628 -0.598153 0.991309 -0.795133 -1.980596 0.032052 0.076179 2.406951 0.384717 -1.880679 0.139285 -1.476552 -0.755889 0.377819 -1.024233 1.102485
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.432422 -1.552778 0.026649 -0.066820 -1.963129 -0.150080 -0.280635 -3.085839 0.268541 -1.009623 -1.004875 -1.247556 1.126040 0.589478 -0.358984 -0.697705 0.424373 0.403579 -1.590325 0.405655
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.012438 0.611636 1.458753 -0.207730 1.273705 1.754995 -0.566772 0.442426 -2.092754 -0.975670 0.040989 3.292247 -2.019970 -1.942130 -0.701350 -0.136987 -0.221623 0.600057 -0.086266 1.206929
wb_dma/wire_paused -1.169886 0.659097 1.077832 1.599077 -0.717484 -1.922891 0.612243 -0.359637 -0.123280 1.100174 -0.574096 2.296749 1.330421 -0.271806 -1.447599 -0.606955 0.402390 -1.477842 -0.590713 0.677743
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.174485 2.433215 -2.834494 -1.222622 -2.024956 -2.721717 3.067663 -3.118693 2.992034 -1.697076 -2.886729 1.688046 1.420775 -1.176221 -0.178376 -4.672370 2.282163 0.893068 -0.009416 -1.117322
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.202210 1.443740 -0.671372 1.140888 -0.430008 -0.603126 0.998822 -0.759989 -1.989854 0.013124 0.059747 2.407149 0.359180 -1.874383 0.124893 -1.482966 -0.771354 0.433913 -0.960792 1.048170
wb_dma/wire_ch1_adr1 -0.952931 0.135151 0.334696 0.980491 -0.895108 0.372949 0.519133 -0.876761 -0.838293 -0.570843 1.389681 -1.012223 0.441225 0.136753 -2.839119 -0.765063 -0.006367 1.757006 0.288607 0.163337
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.872932 -0.926481 -0.247250 1.420710 -1.925710 1.188134 -0.635712 0.619056 0.920980 1.238076 -3.061357 1.186871 5.484983 -1.189310 -1.756950 -1.335775 2.797329 0.218499 -0.248094 -0.470188
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.879308 -0.854617 2.450166 -0.901560 -1.220611 2.514982 -0.543247 -0.979029 -1.103901 -4.230158 1.174964 -1.410226 -1.111934 0.053277 -2.843608 0.657699 1.116297 2.382232 0.355481 1.315560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.395349 2.691920 -2.366939 -1.332158 -0.697734 -0.404032 -2.327214 4.114769 -0.812064 -0.462631 0.628352 -2.143034 0.653283 3.050544 3.104739 0.695091 1.005129 -0.678091 1.255833 0.101531
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.398557 1.653710 0.117446 -1.929782 -2.168028 1.857062 -2.480372 2.631129 -1.882380 -4.577929 1.916846 -3.472092 -0.270071 2.864762 0.078107 1.158984 1.792384 1.778813 1.454978 1.459535
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.931571 -1.135655 2.313972 -2.045904 -0.278393 2.319959 -1.095110 -0.042575 -0.319436 -3.838092 -0.139491 -0.414779 -1.752807 -0.121112 -0.171705 1.564322 1.136186 0.861659 0.155554 1.152870
wb_dma_ch_sel/always_39/case_1/stmt_4 1.001705 -0.867729 0.196073 -0.147755 2.149176 1.028335 0.110477 1.270614 -0.297991 -0.834208 0.650225 -0.437394 -2.625220 0.133111 -1.271342 0.825521 0.553081 1.282195 1.171901 -0.661238
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.960390 0.523570 1.496258 -0.212994 1.161523 1.688639 -0.583975 0.304447 -1.992473 -0.967083 -0.001776 3.265474 -1.935554 -1.902964 -0.701283 -0.113092 -0.152375 0.603979 -0.174673 1.229969
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.439846 2.741625 -2.424081 -1.318393 -0.556082 -0.392508 -2.224614 4.117860 -0.895110 -0.449219 0.608635 -2.282918 0.580186 3.139157 2.932908 0.602352 1.044697 -0.587005 1.254088 -0.027201
wb_dma_ch_pri_enc/wire_pri14_out 0.984991 0.533517 1.475816 -0.252289 1.224604 1.718962 -0.576444 0.388409 -1.923697 -0.974545 -0.016322 3.106981 -1.955364 -1.798588 -0.759761 -0.058529 -0.103868 0.617404 -0.079830 1.129166
wb_dma_ch_sel/always_39/case_1/stmt_1 0.834750 1.675877 -1.870519 -1.340672 3.447750 2.211731 -0.008888 4.539701 -1.876476 -0.147690 -0.623061 -3.326612 -2.959452 1.762175 -0.373790 -0.508110 1.738111 1.569292 2.447525 -1.362901
wb_dma_rf/wire_ch6_csr -1.035131 -1.517154 0.611513 0.038794 -1.462851 -0.213685 -0.421711 -2.309892 -0.109614 0.210810 -4.350571 -2.112307 4.350608 2.228667 -0.932639 -0.887160 1.833893 0.251803 -3.235811 -0.205378
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.639393 2.727168 -2.288113 -0.770757 1.813844 0.154324 -0.572003 3.881577 -1.002653 1.349611 1.487288 -1.574949 -1.341217 1.355972 2.433579 -0.721029 -0.629259 -2.438665 1.752226 0.149770
wb_dma_wb_if/input_wb_we_i 2.119289 0.954665 -4.864036 2.064336 0.329526 1.254813 -2.208756 5.298076 -3.064484 3.376948 2.991663 0.332049 1.338755 -0.693981 7.225377 -1.047092 -3.843037 -4.452502 1.114709 3.284139
wb_dma_ch_sel/assign_141_req_p0 1.342966 2.094381 -0.792926 -1.816822 0.964126 -0.472070 -1.201626 2.568439 0.811336 0.017870 -0.282990 -1.153175 -0.829069 3.286700 1.207606 0.037604 1.435317 -1.157365 0.995406 -0.482628
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.223988 2.259970 -1.541690 -2.000501 0.711173 0.923190 -0.815858 3.729773 0.521597 0.570632 -0.626504 -1.569895 -0.135079 1.815966 3.041015 0.935141 1.439066 -0.232031 1.884987 -0.626608
wb_dma_ch_sel_checker 1.212693 0.067778 1.954776 -1.220533 -0.377512 1.385129 -1.725070 0.002910 0.212920 -0.193583 -0.640349 1.383126 0.148210 -0.217743 0.455083 0.602863 0.002618 -1.111324 -0.272553 0.843206
wb_dma_ch_rf/reg_ch_dis 0.051944 1.550700 -0.403067 -1.543859 1.308455 -2.353980 -2.438005 0.749833 -0.737890 0.529975 -2.981758 2.583951 -0.462153 0.416204 -0.648971 -1.069743 0.474727 -0.672299 -1.581610 -2.470248
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.522569 -1.523835 3.273150 -0.041301 -0.114410 3.020564 -0.135184 -1.288779 -0.014032 -0.920440 -1.409493 1.010835 -1.209237 -0.320522 -3.491914 -0.243239 0.336963 3.914273 1.110834 1.254612
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.400442 2.721323 -2.403455 -1.295236 -0.726673 -0.433553 -2.300962 4.071763 -0.895390 -0.450096 0.635655 -2.200821 0.656733 3.110306 3.049616 0.569585 0.960113 -0.692332 1.186079 0.045133
wb_dma_ch_rf/wire_pointer_we -0.440606 -1.443573 0.032482 -0.037057 -1.906674 -0.196638 -0.227271 -2.913992 0.260922 -0.939159 -1.123436 -1.197854 1.148034 0.554695 -0.373457 -0.790014 0.502730 0.380881 -1.565700 0.376988
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.089470 -1.762713 -1.828469 1.531485 0.759554 1.842622 0.397785 1.150514 0.147741 2.538198 -0.048153 -0.662122 1.468573 -0.185806 1.763555 -0.289438 -0.423169 -0.068975 0.622772 0.409567
wb_dma_wb_slv/always_3/stmt_1 -1.395250 0.234611 -1.662909 -2.870146 -4.708174 1.969531 -2.993804 -4.830050 -1.076793 -2.706268 -2.692664 -2.959190 1.645698 0.234755 1.093691 -2.995987 0.303321 0.732746 -2.261580 -0.073896
wb_dma_ch_rf/always_2/if_1/if_1 1.735708 -1.605682 3.409142 -0.026227 -0.055368 3.057225 -0.238437 -1.284188 0.004741 -0.879994 -1.450675 1.203310 -1.283645 -0.382287 -3.378744 -0.199704 0.262961 3.720672 1.031222 1.371407
wb_dma_pri_enc_sub/assign_1_pri_out 0.931018 0.596176 1.441676 -0.280728 1.204557 1.777451 -0.583300 0.441786 -2.043009 -1.007309 -0.130781 3.236549 -1.901226 -1.872106 -0.711152 -0.170106 -0.105649 0.697088 -0.147456 1.202242
wb_dma_ch_sel/input_ch0_adr0 1.589543 2.317888 3.643339 -4.905128 -2.410346 1.731270 -3.223523 0.500251 3.635063 0.890221 0.302040 -0.683385 2.494816 2.304849 3.468491 3.458109 -0.374689 -3.223190 1.035027 0.080051
wb_dma_ch_sel/input_ch0_adr1 -0.314202 0.432946 -0.917190 0.718077 -1.455131 -1.314397 -1.324271 0.280479 -1.484777 -1.039190 1.223862 -0.725789 0.814180 1.195818 -0.095462 -0.355294 -0.441102 -0.179376 -0.687571 0.651864
wb_dma_wb_slv/assign_4 -2.632400 -1.143749 -3.665971 2.570041 -3.996548 -2.952686 1.856290 -0.837282 -0.099410 -2.171938 -2.534771 -1.955037 4.509350 -3.090705 1.290654 -2.727072 2.471682 -0.191448 -2.125118 1.371155
wb_dma_wb_mast/input_wb_data_i -0.015813 -2.248151 1.164240 0.626696 -3.540578 -1.300122 -0.434398 -2.658679 1.421498 -0.159145 -5.803377 -0.973322 2.246463 0.404307 0.345611 -2.415080 0.810145 0.272265 -4.323892 1.674466
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.943348 -0.871450 2.432779 -0.925862 -1.092939 2.590232 -0.544603 -0.855075 -1.131952 -4.246468 1.193890 -1.446651 -1.227660 0.011237 -2.865022 0.678627 1.131713 2.457077 0.437459 1.204711
wb_dma_de/wire_adr1_cnt_next1 -2.469429 1.033694 0.477545 -0.329373 0.283805 -0.099973 -0.316138 -0.023112 -1.056387 0.541305 1.236636 -0.559806 -0.115651 0.377483 -3.414782 0.718128 -0.447540 3.465119 0.354779 -2.585960
wb_dma_ch_sel/inst_u2 -1.186201 1.422210 -0.643741 1.154157 -0.441772 -0.603509 1.038555 -0.784491 -1.998665 0.029005 0.106398 2.415661 0.323616 -1.889133 0.134033 -1.545189 -0.817719 0.430068 -0.968938 1.095558
wb_dma_ch_sel/inst_u1 -0.236339 -0.761754 1.392723 -3.638319 -2.775054 2.074899 -4.768235 2.603907 -1.685445 -4.354927 -2.275086 -2.713881 1.286682 1.142309 -1.442777 2.330847 1.296075 4.331589 0.967063 -1.437632
wb_dma_ch_sel/inst_u0 1.117181 0.480589 1.601170 -0.328272 1.291291 1.852953 -0.717900 0.482487 -1.920333 -1.004246 0.025556 3.177644 -2.056891 -1.822926 -0.727494 -0.000203 -0.104103 0.547869 -0.026212 1.166133
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.880459 0.608402 1.374845 -0.117158 1.218057 1.661227 -0.506227 0.391072 -2.105431 -1.015498 0.019723 3.321184 -1.970951 -1.972080 -0.759930 -0.233888 -0.161346 0.675081 -0.140952 1.220104
wb_dma/wire_adr0 -0.439309 1.646219 2.792436 -5.211324 -5.068351 1.335466 -1.595009 -0.723361 2.892122 -3.501555 -1.207900 -1.366708 3.042536 0.174474 3.165439 2.773557 1.312640 -0.396146 0.401657 0.545192
wb_dma/wire_adr1 -1.281049 0.679563 -0.589019 1.750281 -2.287470 -0.898089 -0.852068 -0.503642 -2.284916 -1.579032 2.784329 -1.760616 1.162626 1.411952 -2.922853 -1.028299 -0.491989 1.598909 -0.308555 0.817731
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.524651 1.864504 -0.148039 -1.445946 -1.429936 0.054062 -0.251737 0.687753 -0.164640 -3.177664 1.433930 -3.090913 -0.274608 3.314892 -0.838693 -0.259741 1.761871 1.133062 0.793403 0.679958
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.968471 -1.080363 2.267411 -1.973455 -0.149962 2.261400 -1.132442 0.002979 -0.284953 -3.644706 -0.162870 -0.348958 -1.723328 -0.105266 -0.127344 1.525107 1.050080 0.726650 0.172353 1.107118
wb_dma_ch_rf/assign_18_pointer_we -0.550517 -1.546207 0.024820 0.065023 -2.043537 -0.302770 -0.112902 -3.142391 0.340359 -0.870800 -1.166893 -1.186284 1.339438 0.532142 -0.391411 -0.832945 0.475893 0.386402 -1.690079 0.407630
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.133433 -1.741328 -1.859223 1.525646 0.792385 1.886409 0.464719 1.259652 0.203435 2.706508 0.081455 -0.745487 1.512545 -0.156939 1.892773 -0.172915 -0.542609 -0.072208 0.756748 0.425117
wb_dma_ch_sel/wire_req_p0 0.123767 -2.213004 -0.303568 -0.802959 -3.107889 1.497814 -1.757226 1.217265 -1.567619 -6.228941 -2.442032 -2.428419 0.217078 -0.339207 -0.809582 0.038884 2.737889 3.552509 0.522048 1.393609
wb_dma_ch_sel/wire_req_p1 -1.146577 1.437434 -0.664949 1.124582 -0.406576 -0.582487 1.011183 -0.733591 -1.993349 0.045067 0.082479 2.373296 0.324825 -1.820116 0.156837 -1.471232 -0.746197 0.411708 -0.938142 1.071873
wb_dma/wire_ndnr 1.586599 -1.202266 -0.134695 -0.323239 2.206562 3.306046 -1.920288 2.827611 -2.787541 -1.435332 -0.765745 -3.946128 -1.421788 0.468812 -3.560351 -0.967783 1.804020 0.206794 0.907030 -0.813422
wb_dma_de/reg_mast0_drdy_r 2.753308 -3.820539 2.028722 -1.049580 1.357829 1.495669 -3.066006 1.295386 1.636185 -1.518993 -0.407118 1.137902 -1.336731 -0.936606 0.702309 3.198250 0.942912 -2.547033 0.096984 -0.291292
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.052866 0.609220 1.504326 -0.288151 1.298818 1.813267 -0.623223 0.495368 -1.996456 -1.034148 0.021394 3.221418 -2.064420 -1.847838 -0.717090 -0.094854 -0.122479 0.647949 -0.022687 1.173470
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.720316 1.125704 0.588616 -3.698971 -3.592374 1.732988 0.515294 -0.393693 2.711747 -0.201855 -2.529106 -2.549110 4.377949 -0.051044 4.385609 1.599294 0.776121 0.762757 0.325431 -0.180566
wb_dma_ch_sel/assign_137_req_p0 1.379488 2.029207 -0.663594 -1.869263 0.988147 -0.356454 -1.284786 2.590809 0.697183 -0.065878 -0.294584 -1.022824 -0.914429 3.230354 1.126055 0.018627 1.492555 -1.040333 0.958347 -0.444326
wb_dma_rf/wire_pointer2 1.254370 0.033809 2.021042 -1.228112 -0.412524 1.395932 -1.732645 -0.032003 0.206853 -0.236740 -0.673489 1.415158 0.159704 -0.214799 0.401432 0.600288 0.021255 -1.056064 -0.269822 0.821878
wb_dma_rf/wire_pointer3 2.829618 -1.982120 3.231246 -1.081798 1.013961 2.917709 -0.800915 -0.311115 0.828935 -0.433241 -2.793587 2.210095 -2.014125 -0.583597 -0.652730 0.776083 0.281439 2.173072 0.885645 1.186328
wb_dma_rf/wire_pointer0 0.538691 -2.254512 4.492259 1.350016 0.336639 1.446720 1.879780 -2.338408 0.170942 -0.897119 -1.519385 -0.004690 0.369707 -0.068188 -6.020834 -0.219316 1.747279 2.665633 -0.425628 1.047649
wb_dma_rf/wire_pointer1 2.197176 -0.815711 2.103005 -1.334287 1.727690 2.365784 -1.615542 1.268778 -0.076366 -1.037855 -0.056772 0.894698 -2.387014 -0.038198 -0.859998 1.397038 0.583414 0.230576 0.908616 0.132910
wb_dma_rf/wire_sw_pointer0 -0.592968 -0.018625 0.397922 -0.480279 -1.083233 -1.689505 -0.254003 -1.781204 -0.821608 -1.342444 -1.430270 0.019185 -0.263111 0.118438 0.111654 -0.126995 -0.499053 0.960783 -2.125005 -0.158172
wb_dma_de/always_21/stmt_1 2.862388 -4.029486 2.126674 -1.025517 1.461745 1.642892 -3.174881 1.372873 1.609680 -1.558762 -0.366185 1.112423 -1.441464 -0.969960 0.648470 3.255798 0.930371 -2.651516 0.093506 -0.234884
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.344969 0.371312 0.128580 -1.368990 1.976114 2.212706 -3.041700 2.635646 -2.684161 -2.200884 -0.455559 -3.182639 -1.589922 0.618286 -4.442886 -1.510055 2.400767 -0.999037 0.443560 -1.798751
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.482901 3.020512 -0.882520 -1.179850 1.597885 -0.886420 0.349551 1.202985 0.908877 2.580427 -0.062664 0.007394 -0.536025 1.497308 1.753233 -2.140022 -0.520604 -4.194767 0.370558 0.129153
wb_dma_ch_arb/input_advance 0.810170 1.576296 -1.812542 -1.369704 3.429033 2.305911 -0.057311 4.468857 -1.883917 -0.219346 -0.633839 -3.291520 -2.933161 1.726612 -0.443293 -0.439677 1.758063 1.689131 2.464693 -1.329649
wb_dma_de/always_7/stmt_1 1.291268 -0.983880 -2.769607 0.392906 4.040988 -0.478440 1.666837 1.555318 -0.536824 0.733722 -2.325733 -4.032699 -1.782681 1.007720 -2.287277 -2.699625 1.914935 -1.212404 0.010584 -2.597656
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.748670 2.716477 -0.018083 -2.245754 1.824344 2.573497 -1.439053 3.991082 -1.425569 -0.457140 -0.801451 1.611288 -1.973631 -0.026012 2.218420 0.725808 1.371372 0.370667 1.717370 0.504816
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.990919 -1.168159 2.335614 -2.010789 -0.236991 2.342040 -1.113749 -0.055687 -0.289771 -3.764450 -0.090096 -0.364213 -1.762111 -0.098781 -0.152260 1.626446 1.098510 0.846149 0.185157 1.141670
wb_dma_de/always_3/if_1/cond -0.287693 0.505701 -0.961665 0.736175 -1.337205 -1.341218 -1.316720 0.350311 -1.428650 -0.973185 1.283386 -0.719402 0.701626 1.255544 -0.044181 -0.326917 -0.470826 -0.201536 -0.628372 0.624975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.254022 2.223612 -1.456095 -2.073277 0.586535 0.961330 -0.876658 3.642298 0.542747 0.569630 -0.848357 -1.638130 0.034382 1.869065 3.004424 0.907383 1.531628 -0.194404 1.822411 -0.595716
wb_dma_ch_sel/assign_101_valid -3.348265 2.573285 0.536763 -2.351084 -1.720326 1.576827 -1.990268 0.799017 1.575224 0.472291 -0.511659 -4.088231 3.583614 4.696171 -1.044650 0.789036 4.217801 0.107683 -0.152202 -1.867343
wb_dma_ch_sel/assign_98_valid -3.388082 2.548684 0.440719 -2.234447 -1.780513 1.494665 -2.223314 0.908399 1.510331 0.343266 -0.585336 -4.069742 3.773379 4.839242 -1.316273 0.637525 4.407896 0.078460 -0.208165 -1.961403
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.219580 2.323767 -1.550349 -2.072343 0.634721 0.895054 -0.916394 3.758903 0.556730 0.608885 -0.729505 -1.610657 -0.025695 1.893957 3.099915 0.906286 1.528253 -0.375395 1.842488 -0.637437
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.526108 2.700049 -2.408970 -1.345247 -0.695527 -0.391896 -2.182623 4.083270 -0.807149 -0.413086 0.654563 -2.295233 0.649661 3.083730 3.040958 0.657475 0.995823 -0.505000 1.293634 0.026946
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.963085 0.605877 1.435018 -0.203068 1.222272 1.717075 -0.551283 0.384435 -2.040608 -0.979521 -0.006061 3.224678 -1.946459 -1.880306 -0.704419 -0.182442 -0.129419 0.639399 -0.132515 1.189505
wb_dma_rf/wire_ch7_csr -1.346608 -1.346017 0.533204 0.071025 -1.629438 -0.174395 -0.439981 -2.173038 -0.133046 0.219114 -3.937780 -2.021966 4.407737 2.101998 -0.804159 -0.710745 1.771089 0.381772 -3.065076 -0.224221
wb_dma_ch_sel/reg_csr 2.522446 -0.965105 1.048457 -1.104058 0.125098 -0.071326 2.672770 -2.063577 0.693813 2.491610 -6.119292 -0.714502 2.805709 -0.411054 2.466330 -1.503491 -1.652982 -0.195971 -1.500643 0.954586
wb_dma_de/reg_next_state -2.128589 1.090411 -0.970365 0.831104 -1.936020 0.614065 -0.493366 0.709116 0.871274 2.154510 -3.772915 1.887473 3.399491 -0.814807 -1.304616 -3.045867 2.205999 0.382653 0.950911 0.012003
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.809224 1.553856 1.711872 -2.782870 1.593993 7.440037 -0.162741 3.625649 -1.518054 4.952694 -3.875226 -4.586062 0.739461 0.718843 1.207188 -1.547760 -2.248416 1.715589 3.669475 1.354489
wb_dma_de/always_11/stmt_1/expr_1 -0.345153 0.512067 -0.927562 0.720595 -1.430662 -1.335714 -1.336364 0.391266 -1.429601 -1.021066 1.345368 -0.750298 0.761178 1.290471 -0.021570 -0.266782 -0.467783 -0.164932 -0.617298 0.632766
wb_dma_ch_rf/input_ptr_set 2.183687 -0.793260 2.181697 -1.380805 1.640558 2.373453 -1.664289 1.221335 -0.042185 -1.000699 -0.136467 0.917689 -2.318265 -0.049946 -0.850683 1.367718 0.585776 0.192809 0.861159 0.155281
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.284081 0.678810 -0.606670 1.689926 -2.286730 -0.865708 -0.852542 -0.471361 -2.378070 -1.676402 2.784756 -1.802108 1.143012 1.410090 -2.898062 -1.027043 -0.468369 1.660761 -0.308756 0.797681
wb_dma_ch_sel/assign_12_pri3 2.324232 -0.876245 2.305434 -1.450310 1.777529 2.503560 -1.718257 1.292783 -0.086847 -1.064309 -0.040902 1.008424 -2.504180 -0.080281 -0.909964 1.507769 0.595724 0.255775 0.928353 0.166030
wb_dma_de/assign_65_done/expr_1/expr_1 0.581807 3.268179 -1.003252 -0.671005 2.682584 0.627790 1.833456 1.039899 -1.873190 1.078811 -1.968899 0.819966 -1.689716 -0.078231 -0.850173 -3.245898 0.908988 0.157778 0.068417 -0.139913
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.259212 -0.861508 2.256824 -1.367410 1.773086 2.494327 -1.646314 1.250393 -0.106830 -1.065060 -0.095754 0.981213 -2.458884 -0.121707 -0.916952 1.432260 0.605232 0.288256 0.930665 0.149238
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.130385 1.385669 -0.604714 1.120615 -0.324061 -0.561742 0.972297 -0.680901 -1.939756 0.059063 0.159667 2.357994 0.266042 -1.825878 0.114416 -1.410228 -0.785396 0.408243 -0.949076 1.061526
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.179972 2.215762 -1.408643 -2.089717 0.652098 0.996718 -0.974847 3.745610 0.537528 0.519185 -0.738764 -1.505408 -0.042862 1.831497 3.051201 0.971647 1.529634 -0.321480 1.879861 -0.565629
assert_wb_dma_ch_sel/input_valid 0.998215 -0.879801 0.235112 -0.153587 2.074546 1.042137 0.068856 1.240767 -0.280757 -0.832063 0.574603 -0.420451 -2.582236 0.138020 -1.257625 0.823615 0.555837 1.271000 1.164907 -0.642146
wb_dma/input_wb0_stb_i 1.209473 3.027963 -2.625631 -0.796524 -0.463237 -1.598212 -2.650065 4.543393 -0.298764 0.261568 3.347715 -0.954517 -0.129629 2.831582 4.697703 1.128027 -0.842556 -3.413487 1.631557 0.927399
wb_dma/wire_ch1_csr -0.309753 -1.134328 0.843135 -0.008074 -0.071120 -0.962731 -1.345441 -2.111947 0.396624 2.791449 -4.467782 -0.863615 4.141928 3.088852 0.258627 -0.354326 0.548418 -1.326523 -3.630403 -0.798894
wb_dma_rf/assign_5_pause_req -0.607904 2.786419 -0.495395 -0.547393 -1.702778 -1.371399 2.728085 -1.405059 2.123479 -0.609522 -4.881880 5.395080 0.934179 -1.699509 0.620538 -3.804407 2.450612 1.577432 0.875236 1.391075
wb_dma_de/always_12/stmt_1 0.483348 3.234841 -1.097612 -0.542939 2.588521 0.422574 1.912555 0.862076 -1.855566 1.069940 -2.048522 0.701081 -1.532297 -0.086929 -0.955631 -3.468837 0.965630 0.109444 -0.078138 -0.165598
wb_dma_wb_if/wire_wb_ack_o -0.639762 -1.019213 -0.610826 1.153072 -1.130236 -2.139543 -0.282605 -1.218064 0.056595 -1.795518 -2.347733 0.407801 0.435166 -0.253553 0.213956 -1.490141 2.356636 0.583332 -3.392141 0.814148
wb_dma_ch_rf/always_5/if_1/block_1 -0.356912 -1.531244 0.031016 -0.107802 -1.851429 -0.100052 -0.344652 -2.835443 0.182665 -1.017864 -0.980721 -1.235373 0.987207 0.578633 -0.294009 -0.630549 0.477899 0.426558 -1.524867 0.408269
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.691390 2.771593 -0.008535 -2.157711 1.645332 2.461989 -1.412400 3.897823 -1.349254 -0.416938 -0.737658 1.725048 -1.777709 -0.084161 2.422281 0.719919 1.297485 0.224552 1.643970 0.688140
wb_dma_ch_arb/assign_1_gnt -0.916125 0.469812 0.722923 -2.591241 -2.706960 1.732483 -4.069324 2.303636 -3.587127 -4.126284 -1.881742 -0.802147 1.332555 -0.205854 -1.141974 1.201844 0.500172 4.264621 0.206039 -0.434065
wb_dma_rf/input_dma_err 0.871230 2.693694 0.073838 -2.328903 1.822834 2.647499 -1.544708 4.107479 -1.284603 -0.453068 -0.632687 1.676083 -2.022301 0.039280 2.392609 0.961821 1.338177 0.203322 1.791811 0.566948
wb_dma/wire_wb0_addr_o -0.362735 0.530618 -0.969607 0.730679 -1.450960 -1.353338 -1.363524 0.363381 -1.463414 -1.053159 1.317637 -0.764986 0.790353 1.285449 -0.026099 -0.300759 -0.500702 -0.196407 -0.664937 0.642062
wb_dma_de/assign_73_dma_busy/expr_1 -0.358604 1.478739 -2.561975 -1.030136 -0.202899 -1.967900 3.305501 -2.047231 2.714136 -2.488701 -1.760419 1.226236 -1.052525 -1.005437 -1.308688 -3.621426 2.497748 2.173895 1.174111 -1.590840
wb_dma/input_dma_nd_i 0.864850 1.686307 -1.921199 -1.388464 3.490784 2.179119 -0.036967 4.608897 -1.850097 -0.135284 -0.584791 -3.350207 -2.948920 1.788699 -0.362566 -0.473078 1.715204 1.526033 2.490029 -1.393913
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.199672 0.125998 0.088611 -0.199758 -0.402094 -2.598927 1.698043 -1.864025 3.927836 1.426843 -0.228731 1.673466 0.883197 0.617731 1.446545 0.362326 0.214461 -1.575653 -0.340752 -0.623509
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.298676 0.136963 0.104845 -0.118303 -0.600092 -2.575848 1.626836 -1.940644 3.875407 1.353536 -0.224514 1.636020 1.054139 0.568179 1.444520 0.325044 0.217090 -1.608105 -0.414064 -0.562301
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.131006 1.451726 -0.658072 1.115010 -0.398462 -0.596085 1.017366 -0.692544 -2.015322 0.064693 0.119706 2.423407 0.277874 -1.840509 0.180572 -1.491619 -0.785352 0.386647 -0.937165 1.081979
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.738788 2.856233 -0.084913 -2.216787 1.905953 2.558657 -1.397891 4.135316 -1.415596 -0.381123 -0.640254 1.709093 -2.028441 -0.008119 2.397248 0.815029 1.362499 0.316368 1.781150 0.543961
wb_dma_ch_sel/assign_3_pri0 0.860193 1.613223 -1.861242 -1.319517 3.513226 2.165510 -0.003538 4.488916 -1.885397 -0.211132 -0.571292 -3.316246 -3.011150 1.784005 -0.470772 -0.452095 1.726331 1.620567 2.461269 -1.373992
wb_dma_de/always_23/block_1/stmt_8 -0.361303 0.467566 -0.935300 0.770002 -1.470403 -1.377191 -1.345729 0.336075 -1.454598 -1.057231 1.319585 -0.772777 0.803073 1.282556 -0.054235 -0.331821 -0.474311 -0.191815 -0.643643 0.628651
wb_dma_ch_arb/always_2/block_1/stmt_1 -1.143162 0.333860 0.979484 -2.787861 -2.707610 1.983577 -4.186610 2.294078 -3.576715 -4.057265 -2.136276 -0.792527 1.450158 -0.373065 -1.321184 1.423204 0.571059 4.679962 0.166121 -0.710749
wb_dma_de/always_23/block_1/stmt_1 -2.020252 1.102203 -1.144209 1.034123 -1.677889 0.719041 -0.389903 0.993339 0.816848 2.023360 -3.361812 1.894310 3.068188 -0.815593 -1.340395 -2.998638 2.269834 0.299318 1.239158 0.182446
wb_dma_de/always_23/block_1/stmt_2 2.431877 -1.097260 -0.925963 -0.608018 3.503843 0.667343 0.182116 1.240371 -0.331520 0.604559 -3.066581 -2.718616 -1.399189 0.733604 -1.973839 -2.294656 1.848422 -2.381809 -0.476079 -1.765684
wb_dma_de/always_23/block_1/stmt_4 2.706815 -0.470993 0.774346 -2.326367 2.029176 -0.289124 -1.247610 0.412934 2.584655 0.441914 -4.626156 0.566167 -0.941732 0.796400 -0.246856 -1.236051 2.401147 -2.609324 -0.251218 -1.662982
wb_dma_de/always_23/block_1/stmt_5 4.135564 0.001351 0.178209 -2.069338 3.262954 5.082932 -2.431790 4.674948 -2.777921 0.463450 -1.451208 -2.311540 -2.790927 -0.080549 0.832871 -0.453920 -0.351160 -0.893704 1.912986 0.563021
wb_dma_de/always_23/block_1/stmt_6 1.640193 2.815565 -2.342482 -0.756212 1.794643 0.100276 -0.577806 3.952489 -1.002414 1.403786 1.568054 -1.603340 -1.348290 1.432605 2.515836 -0.732750 -0.661968 -2.548257 1.823195 0.130113
wb_dma_rf/inst_u25 0.788778 2.768864 -0.007090 -2.146800 1.812039 2.535981 -1.399898 3.982836 -1.446948 -0.404437 -0.565458 1.784760 -2.049147 -0.120373 2.314548 0.827987 1.239403 0.274072 1.740617 0.689450
wb_dma_wb_mast/input_mast_go -1.225237 1.435670 -0.661653 1.095949 -0.484425 -0.609679 1.009662 -0.796822 -1.951842 0.018603 0.061410 2.335511 0.420797 -1.854475 0.146100 -1.490837 -0.736654 0.429897 -1.017302 1.057469
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.570430 1.751090 -1.851100 0.366428 1.028051 -2.606466 2.483139 -0.612854 1.227346 1.974732 -0.031569 -0.617388 -0.146963 0.941568 0.423639 -2.392620 -0.452483 -1.994806 -0.144889 -0.733262
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.806021 2.987233 -0.508695 -0.044427 0.702754 -4.637198 -2.194791 1.400603 -1.647086 0.650713 -0.960186 3.155118 0.790601 0.330144 -2.157292 -1.161975 1.077370 -3.497488 -2.094333 -2.471372
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.940856 2.213795 -1.255581 -0.110161 -2.825160 -2.386675 1.294137 -1.360916 1.146782 -1.978303 -2.645727 3.111998 2.088734 -1.610109 -0.799343 -3.274474 2.485222 0.280578 0.146888 0.190445
wb_dma_ch_sel/assign_151_req_p0 1.347149 2.022322 -0.680327 -1.836200 0.939002 -0.468367 -1.210261 2.456388 0.783271 -0.109787 -0.302605 -1.022983 -0.896702 3.260913 1.118556 0.034083 1.493033 -1.047643 0.923777 -0.444943
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.349459 -0.055800 -0.630425 -1.017221 2.132654 2.020989 -2.090531 3.505560 -1.940988 -0.934349 -1.582986 0.668892 -1.366610 -1.259653 1.471505 0.366438 1.387224 -1.685293 0.286225 0.125123
wb_dma_wb_mast/reg_mast_dout -0.079954 -2.249684 1.189413 0.737752 -3.687354 -1.255507 -0.539045 -2.716810 1.247876 -0.185244 -5.924168 -0.875721 2.490160 0.364174 0.394010 -2.578164 0.839433 0.172105 -4.575792 1.836778
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.791394 1.370203 0.436169 -3.714871 -3.527431 1.634176 0.742016 -0.427883 2.573915 -0.131598 -2.880753 -2.606196 4.355595 -0.106618 4.335051 1.266131 0.914308 0.694908 0.262617 -0.213382
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.233104 1.478805 -0.711096 1.164930 -0.510403 -0.656903 1.076867 -0.849499 -2.056789 0.025204 0.053564 2.477358 0.388038 -1.938933 0.137402 -1.559374 -0.792578 0.414841 -1.033649 1.119026
wb_dma_ch_sel/assign_100_valid -3.435288 2.563799 0.499658 -2.283848 -1.852199 1.522299 -2.196157 0.882550 1.497543 0.248922 -0.313463 -4.164476 3.699207 4.825762 -1.248743 0.864640 4.265447 0.196519 -0.170679 -1.937969
wb_dma_ch_sel/assign_131_req_p0 0.387942 1.824260 -0.111074 -1.462098 -1.584469 0.068877 -0.285198 0.587317 -0.181719 -3.262144 1.504973 -3.123902 -0.192917 3.280768 -0.801122 -0.097098 1.755423 1.264191 0.805443 0.686003
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.277486 1.964193 -0.630160 -1.746536 0.812969 -0.431268 -1.268243 2.406803 0.768900 -0.115921 -0.266241 -0.971411 -0.786863 3.179158 1.072747 0.052514 1.472485 -1.012547 0.863261 -0.417052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.164002 2.253478 -1.479438 -2.060605 0.623357 0.907531 -0.926562 3.717800 0.577605 0.542553 -0.640263 -1.509195 0.009033 1.864268 3.132089 0.938045 1.428625 -0.344830 1.856658 -0.554802
wb_dma_ch_rf/input_dma_done_all 2.283642 -0.889551 -0.878848 -0.753125 3.420799 0.800277 0.151672 1.344471 -0.353724 0.546563 -3.058225 -2.721006 -1.390225 0.787627 -1.896729 -2.209044 1.879573 -2.081089 -0.340394 -1.781611
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 5.289335 -3.880929 0.515450 -0.591915 2.850066 4.778879 -2.266510 2.656509 -2.147146 0.619669 -4.760351 -2.082097 -1.789976 -1.526538 0.331723 -1.430340 -0.633664 -1.194400 0.468758 1.024324
wb_dma_pri_enc_sub/wire_pri_out 1.007482 0.552608 1.459723 -0.297934 1.278600 1.778298 -0.637620 0.505277 -1.997784 -1.005133 -0.059735 3.133639 -1.993143 -1.795411 -0.716210 -0.096721 -0.112634 0.670303 -0.058978 1.130994
wb_dma_ch_rf/input_wb_rf_din 1.936782 0.609535 1.538434 -0.146477 -3.796311 1.289333 -3.325074 -1.784026 2.249066 2.399795 0.153722 -3.542960 6.747942 3.952657 0.843567 -2.072640 1.106243 -9.298976 -1.934787 2.744944
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.413182 0.319905 -1.526683 0.288124 3.174509 0.270028 0.878657 0.742718 -2.206573 0.588772 -2.994468 -0.494615 -1.173532 -0.892112 -1.728456 -3.581407 1.243127 -2.007147 -1.272366 -0.801673
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.448261 2.060676 -0.753806 -1.840766 1.102843 -0.370521 -1.277884 2.660925 0.721658 -0.086698 -0.199608 -1.115953 -1.051225 3.300600 1.057780 0.061963 1.494323 -1.082723 1.008524 -0.507612
wb_dma_ch_sel/assign_139_req_p0 1.359806 2.055095 -0.706889 -1.883420 1.020748 -0.496624 -1.206982 2.538572 0.860746 -0.003801 -0.439725 -1.042455 -0.885960 3.273301 1.114353 0.023832 1.540496 -1.118105 0.907574 -0.574160
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.151234 1.454419 -0.645528 1.109026 -0.388183 -0.558729 0.999413 -0.720397 -2.038449 0.013987 0.065978 2.376044 0.317977 -1.863134 0.152587 -1.478542 -0.777439 0.455601 -0.922059 1.080877
wb_dma_ch_sel/always_38/case_1 -1.808906 2.923769 -0.305004 -0.192672 0.884698 -4.532988 -2.335409 1.503396 -1.583576 0.690565 -1.155385 3.285524 0.690354 0.327684 -2.364479 -1.078736 1.245978 -3.441465 -2.109120 -2.750210
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -4.530123 0.247389 -0.123583 1.182914 -2.364014 1.096149 -1.375270 1.692636 0.142068 -0.158391 -2.520312 1.455271 5.532719 -0.435611 -2.098873 -0.201028 4.371474 1.435923 0.207444 -0.564928
wb_dma/constraint_wb0_cyc_o -1.182078 1.392034 -0.652415 1.145327 -0.452922 -0.610958 1.015750 -0.810212 -1.951446 0.036431 0.078238 2.352743 0.387758 -1.816164 0.179358 -1.463479 -0.752614 0.372535 -0.985863 1.086293
wb_dma/input_wb0_addr_i -0.652790 3.141358 0.344817 -0.856142 -4.790935 -2.812122 -0.561596 -2.850121 -0.256363 -0.347201 -3.359510 -0.105325 5.001934 -1.217994 1.727869 -4.172121 0.012138 -2.466967 -4.304718 1.785103
wb_dma_de/input_mast1_drdy -0.857214 2.640624 0.106849 -0.938572 -0.205454 1.609102 -0.208526 0.635128 -2.843663 -0.306796 -2.434183 1.553806 0.460799 -1.212647 0.285473 -1.828215 0.683896 1.091612 -0.708198 1.028647
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.276835 0.323582 -0.527320 0.716037 0.214227 -2.405110 2.627344 -2.592059 1.732862 1.499262 -0.923566 0.240878 0.688749 0.348215 -1.047104 -2.030060 -0.002705 -0.802623 -1.111996 -0.772356
wb_dma_wb_if/input_wb_ack_i -1.190336 -1.818699 -0.131143 2.743491 -2.960892 -1.211372 -1.866086 -1.939452 0.230309 -1.015119 -6.037899 0.506874 1.467399 1.018255 0.350801 -3.918629 4.429350 -0.141588 -6.049071 3.288280
wb_dma_ch_sel/wire_pri_out 0.938981 0.508150 1.523803 -0.162325 1.146967 1.701567 -0.532117 0.287703 -1.984192 -1.047768 -0.017970 3.255883 -1.898631 -1.938614 -0.748822 -0.132689 -0.178186 0.652276 -0.146817 1.215031
wb_dma_ch_rf/assign_3_ch_am0 -0.100807 -1.774702 -1.992582 1.602071 0.879411 1.946552 0.470478 1.309442 0.137489 2.746226 -0.001160 -0.763130 1.494334 -0.158484 1.891429 -0.264888 -0.486988 -0.053961 0.742231 0.401089
wb_dma_rf/input_ch_sel 2.018951 -2.499685 -0.162543 -1.361010 -1.115003 -1.105521 1.501499 -3.149255 5.351294 -2.236180 -4.688343 3.605243 0.043848 -2.485887 0.761156 -1.894890 2.194979 0.457463 0.381289 -0.333813
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -3.107778 0.524685 -1.285304 -1.715230 -3.270639 0.255571 3.311104 -1.543767 2.986659 -0.481193 -3.078073 -1.632181 3.505480 -1.507248 4.880897 0.232319 1.776555 1.173833 -0.266498 0.333809
wb_dma_de/always_23/block_1/case_1 -2.164119 0.850179 -0.998254 0.965777 -1.799379 0.838464 -0.631399 0.851176 0.682077 1.990146 -3.488409 1.813707 3.223911 -0.863402 -1.478258 -2.865188 2.201047 0.578968 1.049991 0.011968
wb_dma/wire_pause_req -0.520517 2.857301 -0.726289 -0.632517 -1.437475 -1.356799 2.678293 -1.159371 2.202158 -0.461981 -4.755262 5.411123 0.848839 -1.665745 0.824958 -3.796408 2.486301 1.437604 1.051795 1.226055
wb_dma_wb_if/input_mast_go -1.174792 1.364060 -0.635749 1.157845 -0.449047 -0.615553 1.026901 -0.824704 -1.943546 0.032568 0.062740 2.379849 0.363123 -1.857187 0.142597 -1.515570 -0.799571 0.363049 -1.019292 1.065162
wb_dma_ch_rf/input_de_csr 3.391199 -4.768336 2.668739 -0.113808 1.322394 2.471515 -1.585520 -0.679969 0.424126 -0.959998 -3.850330 1.047167 -1.301473 -1.555783 -1.458991 0.378957 0.516774 0.142087 -0.534896 0.582154
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.049708 0.573351 1.452355 -0.239240 1.339329 1.798607 -0.592808 0.502299 -2.043839 -1.008292 0.042182 3.251016 -2.091748 -1.896430 -0.754584 -0.098708 -0.138371 0.670620 -0.052970 1.142426
wb_dma_de/input_mast0_din 5.437625 -6.249976 2.973403 -0.479539 0.897667 3.656271 -3.081692 0.259758 1.345060 0.161730 -3.418457 1.882628 -0.861426 -2.908032 2.034403 1.812530 -1.584540 -2.334859 -0.122496 1.818793
wb_dma_pri_enc_sub/always_3 1.080110 0.567847 1.509190 -0.284230 1.363944 1.823880 -0.646253 0.597373 -2.029266 -0.976122 0.088658 3.242108 -2.172309 -1.858636 -0.677803 0.007010 -0.157132 0.653089 0.010051 1.165999
wb_dma_pri_enc_sub/always_1 1.033484 0.491034 1.508751 -0.258995 1.293359 1.765135 -0.590594 0.467175 -1.987064 -1.020150 0.043458 3.133856 -2.058664 -1.838583 -0.760857 -0.056595 -0.142008 0.626337 -0.055839 1.181116
wb_dma_ch_sel/reg_adr0 -0.302801 1.734126 2.897055 -5.281836 -5.120868 1.270807 -1.679173 -0.792844 2.979598 -3.576003 -1.163327 -1.293725 3.083593 0.276783 3.156586 2.777586 1.394322 -0.615201 0.351436 0.625786
wb_dma_ch_sel/reg_adr1 -1.216807 0.591980 -0.528921 1.669564 -2.224978 -0.820788 -0.782728 -0.506528 -2.240173 -1.547797 2.725849 -1.715013 1.125267 1.365901 -2.818340 -0.968144 -0.498010 1.584774 -0.254266 0.794155
wb_dma_ch_sel/assign_1_pri0 0.840989 1.674553 -1.883291 -1.383862 3.436835 2.199515 -0.012718 4.488704 -1.893350 -0.142682 -0.679164 -3.359541 -2.883379 1.807446 -0.432161 -0.552859 1.746089 1.537958 2.423619 -1.381751
wb_dma_ch_pri_enc/wire_pri26_out 0.886879 0.608235 1.391137 -0.153228 1.198445 1.669619 -0.485804 0.340000 -2.134209 -1.043773 -0.057098 3.329702 -1.931062 -2.018005 -0.759706 -0.249780 -0.146465 0.692344 -0.158540 1.210567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.156724 2.230114 -1.446356 -2.033992 0.644905 0.909011 -0.908775 3.739777 0.631127 0.597149 -0.526471 -1.443516 -0.112185 1.820486 3.207942 1.034204 1.363766 -0.355280 1.904690 -0.522466
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.569841 3.232399 -0.989365 -0.566597 2.773204 0.534910 1.978186 0.926400 -1.863858 1.113414 -1.961975 0.779017 -1.727111 -0.081546 -0.993216 -3.378365 0.919296 0.212640 0.020284 -0.208946
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 5.806391 2.644483 -0.101971 -3.274844 -0.622362 2.868145 -3.869949 4.622622 1.074827 5.020957 0.444684 -2.304961 2.979173 2.495448 7.000288 -0.183173 -3.624130 -7.873787 1.986948 2.473692
wb_dma/wire_ptr_set 2.257286 -0.859994 2.183881 -1.402260 1.776836 2.470435 -1.657853 1.280609 -0.109029 -1.091480 -0.081926 0.908127 -2.456550 -0.093867 -0.902957 1.437718 0.628523 0.257638 0.943495 0.115289
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.980243 0.556478 1.489854 -0.176616 1.226225 1.749844 -0.520750 0.374173 -2.072802 -1.031544 -0.006298 3.277124 -1.979933 -1.928816 -0.762395 -0.188816 -0.133144 0.666941 -0.140969 1.207106
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.341379 0.296242 -1.510153 0.353386 3.266278 0.373963 0.886840 0.881218 -2.350473 0.475136 -2.712745 -0.400350 -1.342406 -1.047635 -1.685396 -3.348094 1.129598 -1.787427 -1.144190 -0.755377
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.112342 2.353077 -1.508849 -2.112149 0.744252 0.903286 -0.914458 3.830739 0.595828 0.623550 -0.610897 -1.512712 -0.087509 1.888387 3.225797 0.940296 1.430184 -0.479794 1.928608 -0.568269
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.104008 2.538112 -2.145157 -1.221201 1.461972 1.222741 -0.114243 3.362087 -1.619738 0.707363 -1.101876 -2.906689 -0.502051 1.651029 0.881505 -1.254620 1.186495 0.297322 1.354639 -0.720411
wb_dma_de/reg_ptr_set 1.008979 -1.164796 1.972718 -2.672770 2.707097 -2.202208 -2.794762 -0.462181 2.978879 0.305041 -1.262241 2.545106 -1.452149 -0.197886 -2.020275 1.894708 1.183051 -3.217849 -1.447532 -4.685872
wb_dma/wire_dma_nd 0.826077 1.595129 -1.847050 -1.375029 3.400730 2.272278 -0.002009 4.498679 -1.929342 -0.241022 -0.673517 -3.342095 -2.939386 1.752416 -0.468265 -0.504441 1.767317 1.716962 2.428308 -1.346410
wb_dma_rf/assign_3_csr -1.248254 0.671946 1.014176 1.643364 -0.861896 -1.917435 0.668750 -0.401201 -0.062122 0.998920 -0.611323 2.210565 1.462791 -0.324776 -1.494035 -0.655772 0.464806 -1.360632 -0.545742 0.699092
wb_dma_rf/assign_4_dma_abort 0.756010 2.835256 -0.038100 -2.203512 1.768291 2.544355 -1.434344 4.054677 -1.392751 -0.405387 -0.599167 1.707641 -1.940203 -0.057490 2.475272 0.846922 1.272100 0.253996 1.734380 0.638551
wb_dma_ch_sel/assign_123_valid 1.686374 1.640277 0.248306 -2.664391 2.469683 0.969155 0.032090 2.326635 2.180850 0.935570 -1.593217 -0.330018 -1.708581 2.076601 1.226643 0.411314 2.017166 -0.834875 1.644505 -1.151984
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.115898 2.545467 -2.123938 -1.236703 1.469361 1.229014 -0.114179 3.342291 -1.639425 0.697855 -1.234621 -2.902508 -0.462764 1.677215 0.820533 -1.310930 1.228175 0.307437 1.325415 -0.753098
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.233949 0.304749 -0.474952 0.698409 0.192809 -2.268425 2.436629 -2.475950 1.723201 1.444445 -0.816139 0.243041 0.672312 0.352599 -0.926969 -1.949553 -0.000294 -0.843597 -1.035626 -0.743653
wb_dma_rf/wire_ch4_csr -1.112753 -1.050745 0.531111 -0.207878 -1.590222 -0.459653 -0.164104 -2.374117 -0.214332 0.078032 -4.275285 -2.146584 4.233286 2.094727 -0.907086 -1.081928 1.650187 0.325312 -3.200756 -0.281234
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.261772 0.114765 0.082272 -0.161190 -0.557045 -2.670363 1.706571 -1.985984 4.007188 1.410820 -0.281876 1.669049 1.016533 0.612600 1.456528 0.338417 0.216570 -1.613850 -0.408151 -0.607891
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.835409 1.304840 0.443046 -3.730335 -3.591273 1.649194 0.669353 -0.354444 2.702323 -0.119047 -2.661547 -2.668033 4.444469 -0.013595 4.505690 1.518095 0.890800 0.786074 0.361155 -0.270936
wb_dma_ch_pri_enc/wire_pri0_out 0.992765 0.534799 1.443769 -0.198137 1.295569 1.722161 -0.530372 0.413070 -2.002400 -1.001080 0.023538 3.224784 -2.049787 -1.914321 -0.757586 -0.095051 -0.138739 0.645129 -0.082658 1.146974
wb_dma_ch_rf/assign_10_ch_enable -4.592016 0.301910 -0.455595 1.304026 -2.329480 0.817202 -1.052182 1.595320 0.271034 0.156488 -2.421474 1.353070 5.524076 -0.579525 -1.838278 -0.329991 4.105176 1.323255 0.227265 -0.696981
wb_dma_wb_slv/reg_slv_we -1.481885 0.074190 -1.704204 -2.711736 -4.624942 1.941220 -2.860478 -4.716752 -0.901563 -2.400119 -2.434119 -3.017972 1.761109 0.180434 1.183446 -2.708242 0.136805 0.571433 -2.043321 -0.141188
wb_dma_de/input_txsz 0.371240 2.005070 -0.831103 0.249404 2.101334 -0.456275 -0.017456 -0.224304 -2.896246 -0.776217 -0.938295 -0.462150 -0.995347 -0.727721 -5.329020 -4.672276 1.716213 -1.712779 -1.363329 -1.527183
wb_dma_wb_if/wire_mast_dout -0.059524 -1.975386 1.053835 0.612803 -3.344448 -1.230493 -0.403319 -2.408969 1.258660 -0.145822 -5.406796 -0.823669 2.122386 0.403367 0.348297 -2.322966 0.737732 0.284576 -4.064691 1.607295
wb_dma_ch_rf/wire_ch_enable -4.351769 0.165453 -0.268625 1.386331 -2.230971 1.056078 -1.062668 1.540625 0.276770 0.193007 -2.430604 1.129150 5.514043 -0.481047 -2.000761 -0.424558 4.125678 1.172420 0.176842 -0.558350
wb_dma_rf/wire_csr_we 1.856763 3.859212 0.380856 -2.684685 -0.059644 -0.052109 2.030251 -1.558842 1.871712 0.418559 -3.776660 3.483164 -2.428898 0.556968 3.146293 -2.621444 0.532966 1.003352 0.918686 1.970688
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.144887 1.387804 -0.644248 1.101231 -0.436885 -0.575302 0.989778 -0.785354 -1.962619 0.019519 0.091772 2.371572 0.360264 -1.812582 0.159121 -1.470996 -0.747258 0.408429 -0.998956 1.078697
wb_dma_ch_sel_checker/input_dma_busy 1.268691 0.020060 2.006944 -1.253408 -0.354890 1.414673 -1.734170 -0.034785 0.211752 -0.211201 -0.658780 1.377236 0.129951 -0.202341 0.399680 0.598874 0.026173 -1.062950 -0.284779 0.815944
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.115894 1.349634 -0.619278 1.125598 -0.404224 -0.573815 1.011891 -0.743795 -1.961331 0.025029 0.152938 2.385530 0.255881 -1.893145 0.112404 -1.432542 -0.766221 0.430467 -0.972597 1.061021
wb_dma_ch_rf/assign_9_ch_txsz -0.004398 2.588389 -0.263710 0.068721 0.893179 -1.333034 -0.684414 -2.820445 -2.700426 -1.971509 0.362796 0.011765 -1.812732 0.051079 -6.050409 -5.462279 1.334746 -2.065815 -3.104662 -1.574445
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.984169 -1.119643 2.277761 -1.972043 -0.051820 2.333408 -1.067720 0.055993 -0.368582 -3.765688 -0.078278 -0.386047 -1.895599 -0.111346 -0.196833 1.593240 1.115822 0.860867 0.220277 1.087480
wb_dma_de/assign_65_done 1.207098 0.375588 -1.579621 0.344776 3.002664 0.091657 1.046579 0.618604 -2.201755 0.533342 -2.937469 -0.484820 -0.993049 -0.998071 -1.647574 -3.568194 1.159930 -1.886612 -1.336078 -0.746716
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.204204 1.229185 -0.123363 -2.066913 1.128927 -0.483405 -4.549804 2.873679 -2.220094 -0.622379 -2.494482 2.180545 -0.891959 -0.017086 0.230745 0.440622 0.492940 -0.082882 -0.753673 -1.910420
wb_dma_de/always_2/if_1/if_1 -3.638941 -0.252768 -0.612728 -2.420969 -1.763352 1.014113 -0.654347 -0.435446 0.368711 0.650180 -1.995079 -2.509800 4.142404 0.289777 1.409456 1.721865 -0.047589 3.753193 -0.982951 -3.251883
wb_dma_wb_mast/assign_2_mast_pt_out -0.706891 -1.010465 -0.689566 1.212235 -1.191494 -2.197834 -0.246324 -1.249443 -0.015894 -1.832113 -2.438403 0.509546 0.491224 -0.353817 0.216353 -1.623212 2.421034 0.644625 -3.447329 0.892662
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.230694 1.955307 -0.713926 -1.695917 0.892315 -0.496504 -1.151655 2.383989 0.759743 -0.102579 -0.341094 -1.088014 -0.744860 3.239076 1.005986 -0.033347 1.497809 -0.994005 0.804311 -0.468893
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.981601 0.483454 1.474031 -0.255663 1.218125 1.687427 -0.591857 0.377937 -1.956345 -0.985399 0.011099 3.096360 -1.943203 -1.825997 -0.774276 -0.118167 -0.095694 0.641261 -0.103214 1.138924
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.883986 2.814311 -0.028469 -2.216689 1.881502 2.528080 -1.433047 4.110788 -1.368675 -0.396679 -0.519223 1.689812 -2.053250 -0.000709 2.439644 0.853090 1.248481 0.158266 1.802262 0.607824
wb_dma_ch_sel/assign_112_valid 1.719439 1.719702 0.225416 -2.618731 2.440107 0.965243 -0.004371 2.366415 2.130688 1.007488 -1.520075 -0.338692 -1.655506 2.100743 1.246387 0.323601 1.895551 -0.927132 1.627951 -1.111505
wb_dma_de/always_23/block_1/case_1/block_8 2.606383 -2.163496 2.228593 -2.106550 1.287688 0.317384 -4.354506 1.196318 1.631193 -2.237709 -0.128693 1.900962 -1.644482 -0.738176 -0.311272 2.492509 1.611093 -4.012722 -0.416678 -1.346040
wb_dma_de/always_23/block_1/case_1/block_9 2.526372 -2.124045 2.203310 -2.070176 1.189142 0.258948 -4.314900 1.007424 1.609151 -2.237164 -0.369173 1.966115 -1.493598 -0.757003 -0.450671 2.236468 1.689488 -4.095269 -0.606166 -1.329433
wb_dma_ch_rf/assign_28_this_ptr_set 2.736742 -1.837211 3.067188 -1.087217 0.965032 2.752437 -0.747528 -0.285529 0.770984 -0.400568 -2.881165 2.108451 -1.903723 -0.479010 -0.702502 0.591506 0.338910 2.141144 0.804871 1.133592
wb_dma_ch_rf/always_22 -0.150908 -1.733779 -1.839388 1.472960 0.762319 1.857690 0.419821 1.198194 0.183803 2.518898 0.028999 -0.712632 1.461768 -0.143181 1.818549 -0.198132 -0.488596 -0.004599 0.690050 0.362758
wb_dma_de/always_23/block_1/case_1/block_1 -2.105954 0.275123 0.914379 1.541791 -0.701685 1.343788 -1.682691 2.014525 -1.156348 3.931793 -3.486401 0.477634 3.717808 0.135837 -2.288570 -1.228291 1.264925 -0.845182 -0.040489 0.021903
wb_dma_de/always_23/block_1/case_1/block_2 -1.965413 2.507356 -1.414161 -0.016658 -2.668739 -2.733441 1.747448 -1.422159 1.286889 -1.774708 -2.487861 3.286479 1.853178 -1.608425 -0.685528 -3.452220 2.338713 0.296733 0.201346 0.152609
wb_dma_de/always_23/block_1/case_1/block_3 -0.572908 1.551751 -1.835804 -0.920510 0.635728 2.080482 0.040019 2.654756 -4.007476 3.017777 -2.222944 -3.783197 1.996009 -1.739396 -0.768335 -2.453994 -2.456447 1.005065 0.335314 -1.683904
wb_dma_de/always_23/block_1/case_1/block_4 -0.176281 1.221703 -1.099476 -1.408558 1.934596 3.306305 1.167869 2.481512 -2.769453 3.873465 -3.049809 -3.061941 1.229396 -2.885159 -0.758905 -2.252610 -1.989746 0.964796 1.014814 -2.096655
wb_dma_ch_rf/always_27 0.014862 1.494986 -0.368328 -1.571202 1.300639 -2.152540 -2.477859 0.800616 -0.828149 0.534551 -3.361799 2.422231 -0.366966 0.494361 -0.736278 -1.128564 0.654061 -0.434367 -1.589965 -2.456092
wb_dma_de/always_23/block_1/case_1/block_7 1.931686 -4.950314 3.107564 0.766062 0.558312 2.006320 -4.893865 -0.060144 2.553207 -1.555429 -2.970860 2.371353 0.049089 1.517910 -1.547929 1.830603 4.771817 -3.261119 -1.325447 1.002420
wb_dma/assign_4_dma_rest 0.837339 -1.345164 1.313086 0.206623 -0.537837 0.737497 0.633878 -1.490628 0.855976 0.529561 -2.793197 1.424263 0.214414 -0.494115 0.077706 -0.490923 -0.293964 1.942978 -0.010342 1.076892
wb_dma_ch_rf/always_23/if_1 -1.234318 0.657720 -0.516754 1.625813 -2.207337 -0.764317 -0.885980 -0.406495 -2.326666 -1.630856 2.795959 -1.764323 1.053922 1.350240 -2.905686 -0.913903 -0.493902 1.722893 -0.205824 0.765303
wb_dma_ch_sel/reg_ndr_r 0.928252 1.627624 -1.853829 -1.374552 3.561759 2.278055 -0.089981 4.611066 -1.902010 -0.194376 -0.569410 -3.257512 -3.084480 1.747492 -0.399317 -0.424845 1.759143 1.562740 2.514772 -1.341718
wb_dma_de/assign_66_dma_done/expr_1 0.293877 1.088344 0.766205 -2.344347 2.498418 -1.152462 -1.244230 0.129160 0.740537 1.489588 -4.611989 3.630934 -1.024193 -0.872630 -0.599199 -0.834982 1.076177 -0.554344 -1.201551 -2.999573
wb_dma_ch_sel/reg_req_r 3.200166 -3.239114 3.166835 -1.796607 0.638135 0.891143 -3.591440 -0.215265 2.398973 -1.538267 -2.814883 2.996106 -1.167217 -1.157710 -0.186293 1.700636 1.307824 -2.260791 -0.473164 -0.323804
wb_dma_ch_rf/reg_pointer_r -0.748941 -2.637090 2.402224 0.956543 -2.274504 -0.718182 1.889061 -5.147511 0.841784 -0.651655 -3.961567 -1.346567 3.082681 0.616963 -3.027706 -1.642447 1.811976 1.054133 -2.996620 1.096471
wb_dma_ch_sel/assign_105_valid 1.642637 1.638819 0.221217 -2.526837 2.409783 0.888668 0.127664 2.200632 2.227449 1.052920 -1.468628 -0.345305 -1.624899 2.061707 1.220009 0.394111 1.919231 -0.847758 1.610435 -1.094965
wb_dma_ch_pri_enc/wire_pri5_out 0.954274 0.516132 1.524598 -0.232529 1.181944 1.763616 -0.614570 0.387716 -1.988332 -0.993410 -0.050851 3.208084 -1.906972 -1.873681 -0.747636 -0.114685 -0.142630 0.626059 -0.091780 1.212655
wb_dma_ch_sel/always_39/case_1 0.993729 1.629307 -1.848511 -1.440187 3.594103 2.282779 -0.082741 4.669141 -1.901735 -0.161759 -0.565565 -3.266063 -3.125042 1.779211 -0.446402 -0.408495 1.733170 1.570838 2.526592 -1.364214
wb_dma_ch_sel/always_6 2.575733 -2.119689 2.175536 -2.123237 1.261478 0.379332 -4.337526 1.217416 1.612460 -2.250929 -0.207893 1.803607 -1.610019 -0.689504 -0.326418 2.402754 1.698467 -3.954853 -0.393128 -1.310970
wb_dma_ch_sel/always_7 2.872885 -3.775060 1.592284 -0.246482 2.098535 1.939563 -2.371084 0.776365 -0.525530 -1.507437 -1.123465 -0.265905 -1.700241 -1.140153 -1.768878 0.962614 0.789199 -1.867924 -0.590063 -0.398401
wb_dma_ch_sel/always_4 -0.705004 2.634236 -1.389182 -1.857404 1.809230 -2.980223 -3.198457 1.930914 -1.580899 -0.092642 -1.016582 1.395353 -0.536794 0.726826 -0.910144 -0.732618 1.040442 -2.602160 -1.887568 -3.570507
wb_dma_ch_sel/always_5 -1.834653 2.624227 0.547258 -0.805348 2.024508 -3.512319 -0.942719 0.996824 -0.219932 1.706658 -2.188404 4.098379 0.107352 -0.922620 -2.230017 -0.699492 1.519893 -3.103357 -1.567174 -3.307368
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.864355 2.872555 -1.171339 -3.337704 -2.769031 -0.586286 0.848138 -1.564971 1.890501 -1.074154 -3.153029 0.211953 2.896863 -1.111064 0.477122 -2.315257 1.107635 2.695817 0.339103 -2.101820
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.485920 2.727329 -2.429765 -1.272228 -0.824776 -0.397276 -2.300263 4.100012 -0.937854 -0.475091 0.657456 -2.300639 0.754212 3.163009 3.039426 0.602135 0.976022 -0.617118 1.203345 0.123097
wb_dma_ch_sel/always_1 3.021620 -2.994548 3.082510 -1.888652 0.458053 0.849966 -3.421384 -0.320436 2.487325 -1.435846 -2.937540 2.938321 -0.979631 -1.027214 -0.058062 1.601530 1.330092 -2.033945 -0.394562 -0.321865
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.198785 -0.848042 2.128307 -1.337143 1.813355 2.377344 -1.605434 1.288701 -0.119512 -1.032947 -0.017814 0.857834 -2.482824 -0.085144 -0.947911 1.379588 0.611542 0.283595 0.943183 0.106478
wb_dma_ch_sel/always_8 2.784487 -1.916863 3.204344 -1.132012 0.938827 2.906298 -0.809062 -0.326868 0.751597 -0.439757 -2.834003 2.197199 -1.907076 -0.553740 -0.641903 0.677380 0.321869 2.126136 0.841479 1.204094
wb_dma_ch_sel/always_9 2.237539 -0.812650 2.160957 -1.399253 1.824497 2.448911 -1.625693 1.305864 -0.115560 -1.072283 -0.022067 0.936197 -2.509106 -0.041323 -0.887497 1.406219 0.607829 0.279421 0.959176 0.110344
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.987269 0.546680 1.455412 -0.210377 1.255312 1.721316 -0.545647 0.440168 -2.037853 -0.977254 0.013263 3.203687 -2.027480 -1.890022 -0.741415 -0.133322 -0.141430 0.649761 -0.069444 1.176892
wb_dma_de/assign_67_dma_done_all 2.439276 -0.866557 -0.916492 -0.784843 3.660638 0.841990 0.063354 1.538659 -0.423209 0.578318 -3.054820 -2.762447 -1.558328 0.818771 -1.886875 -2.155347 1.942425 -2.181694 -0.268857 -1.836616
wb_dma_ch_rf/wire_ch_txsz -0.209582 2.811435 -0.306322 0.069316 0.697002 -1.355280 -0.754428 -2.829822 -2.788087 -2.122001 0.369478 0.075663 -1.714900 -0.058083 -6.032784 -5.528376 1.392984 -2.060493 -3.115350 -1.509504
wb_dma_ch_sel/assign_99_valid -3.544510 2.351806 0.508485 -2.256351 -1.734920 1.365563 -2.254324 0.819417 1.458335 0.191098 -0.528046 -3.975662 3.580246 4.770169 -1.358916 0.966254 4.295597 0.436930 -0.305302 -2.113019
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.202884 0.680367 -0.623773 1.644520 -2.236560 -0.912278 -0.825312 -0.414267 -2.251325 -1.541166 2.734556 -1.678493 1.095343 1.377277 -2.681004 -0.950438 -0.553687 1.543039 -0.292834 0.809626
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.654865 -1.045477 -2.331485 -1.505659 -3.070060 2.955827 -2.082773 -0.132317 0.253175 -0.558641 -3.277216 -3.414299 5.478114 -0.877073 0.165007 -1.673803 1.991662 -0.348765 0.219679 -1.271472
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.050238 4.538486 -1.805682 -0.190082 -1.049505 -3.036202 -0.926606 1.328181 -0.218800 1.455831 2.027025 2.904938 0.986953 1.277091 4.194232 -1.490732 -1.569334 -4.799150 -0.592532 2.005174
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.894737 -0.776253 2.410357 -0.975542 -1.193237 2.508451 -0.538712 -0.858009 -1.069226 -4.094881 1.080440 -1.510132 -1.062545 0.138284 -2.793643 0.656217 1.147347 2.349417 0.385447 1.240270
wb_dma/wire_ch2_txsz 2.906869 -3.778612 1.573759 -0.212245 2.168654 1.939596 -2.349513 0.766874 -0.554028 -1.487472 -1.038700 -0.230394 -1.805801 -1.187271 -1.789457 0.979996 0.764836 -1.905035 -0.555865 -0.414815
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.436284 1.296887 -0.978785 -1.589012 1.901165 3.284689 1.192407 2.346778 -2.809866 3.675026 -3.368752 -3.094083 1.258944 -2.856729 -1.033697 -2.284059 -1.710268 1.293331 0.885578 -2.257697
wb_dma_de/always_23/block_1 -2.156329 1.089394 -1.019913 0.961666 -2.047310 0.727840 -0.661239 0.788917 0.755769 2.052128 -3.504237 1.816286 3.487724 -0.714002 -1.225787 -2.970206 2.179521 0.392015 1.014087 0.205063
wb_dma_ch_rf/always_22/if_1 -0.098989 -1.740865 -1.867346 1.517062 0.809731 1.872092 0.393504 1.209704 0.153278 2.560794 0.007580 -0.730190 1.485485 -0.136221 1.814981 -0.236155 -0.470144 -0.034507 0.699109 0.403891
wb_dma_de/wire_mast1_dout 2.988376 -4.551769 -0.496922 1.459955 0.768462 1.331517 -1.744443 0.133543 -1.536588 0.531129 -1.258789 -1.695602 0.588006 -2.549468 0.247074 -0.906363 -1.961604 -3.836715 -1.584466 0.533104
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.555619 -1.563004 0.012619 0.070796 -2.071709 -0.311951 -0.116989 -3.228474 0.360002 -0.903690 -1.086463 -1.267998 1.264441 0.601724 -0.386093 -0.775993 0.469947 0.403864 -1.652821 0.424435
wb_dma_de/always_8/stmt_1 0.564886 3.365085 -1.077516 -0.609015 2.684434 0.507783 1.913854 1.026325 -1.854523 1.202382 -1.981447 0.705903 -1.638995 0.005090 -0.810417 -3.398005 0.896397 0.045192 0.074203 -0.174826
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.525301 -1.588723 0.033581 0.073731 -2.096684 -0.322926 -0.149206 -3.192303 0.319584 -0.950231 -1.183870 -1.278947 1.361874 0.560598 -0.396541 -0.826200 0.505292 0.409155 -1.734913 0.403387
wb_dma_ch_rf/wire_ch_done_we 1.211499 -0.042833 -0.971254 -0.351680 2.460364 -0.103128 0.289301 1.062027 -0.090197 0.459522 -2.342444 0.908199 -0.804121 -0.862272 0.469761 -1.345158 1.377788 -2.519328 -0.720796 -0.687190
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.217696 2.231282 -1.433877 -2.035998 0.571936 0.885666 -0.897037 3.678307 0.615567 0.602524 -0.708893 -1.494429 0.037646 1.825995 3.113645 0.946065 1.473260 -0.425140 1.832252 -0.564128
wb_dma_wb_slv/wire_wb_ack_o -0.666638 -1.055054 -0.684430 1.250175 -1.096416 -2.130615 -0.279208 -1.136585 0.015614 -1.768685 -2.295615 0.390801 0.432000 -0.235072 0.247288 -1.532680 2.368897 0.533747 -3.360231 0.889051
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.909803 -0.797834 2.419562 -0.969944 -1.192285 2.494462 -0.513246 -0.931759 -1.037067 -4.186959 1.110849 -1.445192 -1.117353 0.065910 -2.803122 0.644464 1.125129 2.377130 0.383556 1.277194
wb_dma_de/reg_ld_desc_sel -2.557310 3.095732 -3.381976 -0.655433 1.526044 0.778065 6.211227 2.181949 1.780767 2.621166 -2.527116 -3.872658 -0.097161 -0.000732 0.658544 -2.518092 2.382962 3.390656 3.476507 -1.635422
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.291731 1.950042 -0.576294 -1.777053 0.847552 -0.502177 -1.188193 2.278460 0.896318 -0.020951 -0.355398 -0.916569 -0.733626 3.173724 1.094801 0.018760 1.436155 -1.164262 0.822361 -0.445078
wb_dma_de/assign_83_wr_ack 1.250825 0.461290 -1.549720 0.332165 3.079748 0.182176 1.134454 0.670583 -2.185805 0.654744 -2.843436 -0.461405 -1.096499 -0.933096 -1.660704 -3.597263 1.122451 -1.820967 -1.205089 -0.721165
wb_dma/wire_dma_done_all 2.455905 -1.134667 -0.915689 -0.691071 3.537365 0.756757 0.080581 1.322823 -0.377756 0.521673 -3.138058 -2.810361 -1.387065 0.749412 -1.998247 -2.294502 1.891716 -2.290859 -0.438326 -1.809906
assert_wb_dma_rf/input_ch0_am1 -0.654443 0.148476 0.366041 -0.569849 -0.996069 -1.783571 -0.255941 -1.729375 -0.875579 -1.377583 -1.352916 0.109640 -0.433080 0.104538 0.120883 -0.092532 -0.592166 1.070483 -2.164247 -0.290960
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.590245 -2.165114 2.192468 -2.096021 1.240255 0.324656 -4.377881 1.180371 1.656240 -2.203530 -0.162253 1.867032 -1.503448 -0.734609 -0.237432 2.492077 1.622566 -4.127666 -0.438074 -1.310971
wb_dma_ch_sel/input_ch0_csr 0.426677 1.022658 1.439198 -0.895656 -0.380413 -3.192863 0.454239 -0.873075 -0.772927 3.276325 -5.620007 0.776743 3.483506 0.403685 0.123158 -1.271048 -1.876497 -1.088020 -2.312818 -0.908014
wb_dma_ch_arb/reg_state -0.855339 0.073934 1.096644 -2.780720 -2.781402 1.959255 -4.272125 2.212618 -3.419009 -4.293571 -2.090443 -0.860503 1.397501 -0.216041 -1.290600 1.524841 0.607487 4.490919 0.184749 -0.503087
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.549872 1.683226 -1.841238 -0.871464 0.647173 2.220214 0.016247 2.781396 -4.128234 2.977595 -2.099045 -3.957665 1.961707 -1.707226 -0.972308 -2.572597 -2.385733 0.971254 0.404948 -1.652904
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.231646 2.054445 -0.683531 -1.816503 0.942706 -0.540889 -1.139201 2.381226 0.952638 -0.039641 -0.370069 -0.974517 -0.813751 3.261778 1.056324 0.046063 1.563329 -1.096356 0.869120 -0.561248
wb_dma_wb_mast -1.091348 -1.704379 -0.729115 3.198405 -3.301163 -1.979809 -2.737322 -1.354682 -0.539617 -1.559248 -5.295419 0.064736 1.643089 2.180446 0.168739 -3.955263 4.316674 -0.007710 -6.226379 3.516340
wb_dma_ch_sel/assign_124_valid 1.730886 1.656356 0.152484 -2.527684 2.511542 0.895073 0.090129 2.337409 2.116603 1.017728 -1.526917 -0.343795 -1.724723 2.038215 1.187227 0.265330 1.894153 -0.951173 1.613679 -1.148407
wb_dma_de/always_18/stmt_1 -1.191438 -1.656656 -0.681568 3.220825 -1.126896 0.190069 -3.279689 0.790071 -1.206549 -1.100479 1.106380 -1.137045 1.730244 3.959534 -1.449833 0.162067 3.298713 -1.748325 -1.601777 1.947504
wb_dma_ch_rf/wire_ch_csr_dewe 5.114665 -3.792673 0.426354 -0.679158 2.649677 4.757249 -2.343661 2.624221 -2.143879 0.634921 -4.981768 -2.239877 -1.461537 -1.475762 0.380445 -1.512996 -0.558208 -1.181214 0.409934 1.008458
wb_dma_ch_pri_enc/input_pri2 2.178264 -0.808976 2.172463 -1.360228 1.659733 2.378190 -1.619196 1.211899 -0.049211 -1.032223 -0.133568 0.903986 -2.367158 -0.059960 -0.853551 1.401204 0.623172 0.219335 0.899819 0.132759
wb_dma_ch_pri_enc/input_pri3 2.280089 -0.884731 2.193412 -1.351904 1.857917 2.462559 -1.646386 1.289525 -0.128723 -1.059167 -0.012952 0.942817 -2.551167 -0.089287 -0.958501 1.433661 0.628361 0.290312 0.971401 0.100005
wb_dma_ch_pri_enc/input_pri0 0.974140 -0.857530 0.215651 -0.109616 2.078771 0.978598 0.069950 1.280926 -0.266429 -0.822325 0.612950 -0.444371 -2.586647 0.151552 -1.266478 0.798598 0.556727 1.279873 1.186132 -0.650215
wb_dma_ch_pri_enc/input_pri1 0.914851 0.596936 1.459194 -0.199080 1.130830 1.706081 -0.581689 0.334121 -2.024964 -0.963654 -0.052237 3.238934 -1.872868 -1.926634 -0.681408 -0.180684 -0.156263 0.631536 -0.139391 1.229573
wb_dma_wb_if/input_slv_pt_in -0.715068 -1.229725 -0.817907 1.425233 -1.289112 -2.329547 -0.335923 -1.309823 -0.011678 -1.914220 -2.660481 0.362843 0.604318 -0.323624 0.237042 -1.772880 2.619938 0.508651 -3.762299 0.978346
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.050652 -0.109541 0.527707 -0.858609 -0.677837 -0.273969 -0.806410 0.597072 2.160267 -0.012648 0.635063 1.321632 0.347386 0.297842 2.428896 2.260616 0.212118 -0.751886 0.667674 0.133637
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.780587 2.809034 0.038950 -2.226629 1.803827 2.585362 -1.475857 4.020632 -1.423156 -0.474941 -0.618456 1.714109 -2.003471 -0.073088 2.345731 0.806946 1.276597 0.311428 1.731596 0.646354
wb_dma/wire_de_adr1_we -0.335953 0.491788 -0.950611 0.747193 -1.434119 -1.371096 -1.373544 0.362284 -1.473234 -1.053665 1.297530 -0.795991 0.803424 1.310693 -0.049951 -0.335627 -0.500890 -0.170244 -0.659510 0.648583
wb_dma_ch_sel/assign_6_pri1 0.960694 0.645943 1.482819 -0.198896 1.182065 1.762133 -0.562590 0.365930 -2.131861 -1.028415 -0.037504 3.407083 -1.970868 -2.002246 -0.735066 -0.215978 -0.204580 0.679387 -0.143190 1.286297
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.005677 -0.917495 0.241377 -0.114803 2.126888 1.003378 0.089367 1.278317 -0.320538 -0.828501 0.590527 -0.453179 -2.566610 0.125397 -1.294497 0.827177 0.535295 1.312751 1.157668 -0.647928
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.301995 2.342325 -3.190524 0.077494 2.212924 -1.326469 1.151309 2.326335 -1.544770 0.236788 -0.076548 -3.725982 -1.562917 3.306822 -1.419627 -2.604001 1.204093 0.615648 0.803975 -1.405236
wb_dma_rf/wire_csr -1.182592 0.601054 0.944877 1.577950 -0.817856 -1.872723 0.660789 -0.479037 -0.102282 0.915044 -0.496837 2.150167 1.322710 -0.365143 -1.407773 -0.601334 0.358375 -1.303135 -0.515769 0.685015
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.029383 -0.114274 0.550007 -0.836962 -0.709006 -0.280849 -0.795991 0.505059 2.120758 -0.019130 0.559537 1.310857 0.384001 0.245294 2.336643 2.168858 0.235464 -0.712883 0.627590 0.154879
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.360641 -0.779565 1.571613 -0.963752 0.768803 -0.292931 -3.419334 0.316437 -0.376498 -2.274053 -0.222626 4.157457 -1.142770 -2.531780 -0.345645 0.810737 0.975823 -3.714204 -1.512829 -0.286458
wb_dma_ch_sel/always_37/if_1 -1.888890 2.610553 -0.858755 -3.729910 -1.944114 0.288134 2.010556 -2.038757 2.997166 -0.542536 -3.906004 0.633656 2.553544 -2.146827 0.730001 -2.322298 1.639098 2.731998 0.723589 -2.501665
wb_dma_de/always_6/if_1/cond 3.980346 0.857163 -0.888431 -1.355580 3.649401 -1.505795 -1.790233 1.767774 0.263895 0.417100 -0.242285 -0.605013 -2.451346 0.656730 -1.158463 -2.355851 0.770488 -6.528761 -0.504183 -1.908987
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.624109 1.884158 -1.965407 -0.851508 0.643576 1.990259 0.131943 2.630724 -4.200565 2.941002 -2.285702 -3.765960 1.974179 -1.729753 -1.194038 -2.939049 -2.232094 0.985886 0.293624 -1.662783
wb_dma_ch_rf/always_8/stmt_1 -1.064478 2.233786 -2.682751 -1.259497 -1.879065 -2.585240 2.975265 -2.951235 3.122380 -1.725245 -3.009288 1.738111 1.309975 -1.042553 -0.248487 -4.542110 2.492697 1.073999 0.091213 -1.204502
wb_dma_ch_sel/assign_108_valid 1.665550 1.749220 0.123227 -2.575660 2.495661 0.838315 0.175730 2.285459 2.169136 1.055653 -1.643836 -0.313888 -1.662769 2.069664 1.169868 0.232323 2.004341 -0.877185 1.591493 -1.189196
wb_dma_ch_pri_enc/wire_pri9_out 0.992041 0.580850 1.487266 -0.273319 1.195732 1.753927 -0.634425 0.426810 -2.020400 -0.965704 -0.048233 3.179065 -1.915264 -1.856619 -0.706934 -0.123989 -0.120671 0.641125 -0.138873 1.176942
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.888787 -1.085692 2.199629 -1.999442 -0.221987 2.241663 -1.073273 -0.012701 -0.282272 -3.691829 -0.203939 -0.471899 -1.721166 -0.038675 -0.147607 1.515366 1.121547 0.833105 0.189952 1.083874
wb_dma_ch_sel/wire_pri2 2.204868 -0.845600 2.177322 -1.368325 1.683235 2.379945 -1.627946 1.210088 -0.090767 -1.054578 -0.062975 0.905052 -2.372132 -0.070788 -0.876574 1.417090 0.641928 0.221401 0.876007 0.166313
wb_dma_ch_sel/wire_pri3 2.249413 -0.817669 2.212183 -1.401397 1.770748 2.417523 -1.660611 1.250945 -0.067949 -1.059154 -0.040135 0.931661 -2.429916 -0.059840 -0.870427 1.426178 0.593956 0.249164 0.941237 0.128009
wb_dma_ch_sel/wire_pri0 0.877334 1.674422 -1.873563 -1.414893 3.545940 2.252201 -0.057415 4.637247 -1.926463 -0.160094 -0.670628 -3.397374 -2.989422 1.824456 -0.445315 -0.513326 1.799749 1.597317 2.478339 -1.422967
wb_dma_ch_sel/wire_pri1 0.945585 0.621057 1.410889 -0.186842 1.214421 1.657318 -0.555624 0.395375 -2.058799 -0.958237 -0.019209 3.164468 -1.931635 -1.879652 -0.716910 -0.169601 -0.141408 0.633060 -0.151175 1.176184
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.772859 1.940392 -0.303046 -1.878629 3.226665 1.314235 0.650668 1.973621 -0.003292 0.974065 -2.111204 -1.628133 -2.142344 1.839376 -1.036295 -1.784488 1.780017 -0.199574 1.067931 -1.265800
wb_dma_rf/input_ptr_set 2.227817 -0.835354 2.179228 -1.388872 1.735308 2.411838 -1.669358 1.247153 -0.078492 -1.050894 -0.145007 0.909851 -2.389838 -0.063700 -0.892989 1.353116 0.616796 0.199727 0.884655 0.129754
wb_dma_rf/always_2/if_1/if_1 0.664647 4.031793 1.262969 -1.180916 -0.945776 -1.547618 2.379869 -1.789316 1.379643 0.959144 -4.086278 4.897374 -1.104081 0.256095 1.470692 -2.959934 0.912895 -0.044301 0.416116 2.468058
wb_dma_de/assign_77_read_hold -1.192305 1.376546 -0.661371 1.133703 -0.489517 -0.642598 1.012339 -0.807835 -1.939175 0.047122 0.067266 2.348872 0.369161 -1.864660 0.156315 -1.469889 -0.769244 0.403129 -0.994993 1.092051
wb_dma_pri_enc_sub/input_valid -1.195143 1.437941 -0.663116 1.148150 -0.490444 -0.632707 1.040601 -0.809234 -1.968474 0.035704 0.069525 2.374573 0.395483 -1.862022 0.191379 -1.545956 -0.771824 0.411494 -0.989143 1.101246
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.014375 0.623291 1.501498 -0.232953 1.232634 1.768102 -0.623311 0.432766 -2.075305 -0.994975 0.051916 3.347924 -1.986071 -1.938192 -0.686792 -0.105834 -0.193757 0.619979 -0.087601 1.266985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.836837 1.560336 -1.798552 -1.336850 3.463544 2.311709 0.018819 4.483955 -1.911357 -0.246445 -0.636404 -3.350462 -3.011952 1.702981 -0.555859 -0.470607 1.757378 1.770381 2.433861 -1.364751
wb_dma_ch_rf/always_27/stmt_1 0.113139 1.310237 -0.279277 -1.612041 1.402647 -2.178144 -2.418155 0.698218 -0.668460 0.467701 -3.491535 2.495763 -0.487853 0.389004 -0.775065 -1.057248 0.695856 -0.486103 -1.605840 -2.574664
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -2.331722 -2.593696 -2.577520 2.741553 -4.578282 -2.361507 1.989019 -2.790290 -3.009739 -4.097434 -6.824732 -2.449297 6.885155 -3.766389 -0.560955 -4.644372 2.187305 -1.254138 -4.463485 1.597638
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.468830 -2.237285 2.218338 -2.082311 0.979262 0.326190 -4.341804 1.051038 1.742461 -2.215027 -0.310644 1.746686 -1.281745 -0.661192 -0.156240 2.460563 1.631025 -4.090104 -0.508516 -1.252807
wb_dma_ch_sel/wire_valid -4.512243 0.428091 -0.166643 1.253130 -2.196766 1.051048 -1.187344 1.561924 0.177715 0.126748 -2.434111 1.521199 5.426015 -0.460642 -2.034384 -0.401396 4.195568 1.340107 0.196216 -0.612316
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.231114 1.514459 -0.672506 1.160853 -0.478578 -0.640480 1.045789 -0.782228 -2.032459 0.047257 0.056306 2.454250 0.408935 -1.894346 0.202466 -1.566870 -0.754918 0.437061 -1.034496 1.120781
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.042929 -0.926925 0.230370 -0.165470 2.168992 1.048141 0.050403 1.350451 -0.287511 -0.858968 0.609458 -0.473699 -2.648319 0.157498 -1.304325 0.819914 0.609242 1.333448 1.206651 -0.674068
wb_dma_de/wire_chunk_cnt_is_0_d 0.620235 3.259056 -1.156770 -0.617334 2.796579 0.462909 1.896156 1.074002 -1.787907 1.153994 -1.923115 0.613345 -1.725903 0.047255 -0.843585 -3.344614 0.921800 0.041515 0.066261 -0.239790
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.918618 -1.178474 2.256597 -1.906179 -0.203171 2.251360 -1.048302 -0.067095 -0.323358 -3.720644 -0.179520 -0.438778 -1.693761 -0.106666 -0.216679 1.528893 1.115136 0.874496 0.121558 1.121562
wb_dma_ch_sel/assign_109_valid 1.632206 1.677915 0.142057 -2.550710 2.400656 0.786557 0.187604 2.176312 2.271028 1.038402 -1.526200 -0.328324 -1.641096 2.053550 1.216251 0.291922 1.942079 -0.893669 1.594791 -1.137296
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.950081 0.629126 1.410194 -0.205084 1.278845 1.723156 -0.539931 0.428245 -2.125523 -0.985907 0.010000 3.307735 -2.032085 -1.968120 -0.721214 -0.171324 -0.172778 0.708756 -0.080592 1.227364
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.959776 5.042761 -2.567974 -2.493539 -1.734252 -2.458331 -2.206974 2.600444 0.348794 -1.071857 2.911400 -0.439119 -1.701498 3.507823 5.889526 -0.164456 -0.996852 -3.381290 1.689008 1.851533
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.531652 2.638574 -2.332543 -1.215246 -0.829036 -0.403292 -2.250890 3.946069 -0.885799 -0.492878 0.635871 -2.171542 0.729822 3.032195 2.977246 0.612684 0.979575 -0.537751 1.147570 0.110801
wb_dma_de/assign_75_mast1_dout 2.958480 -4.507235 -0.454034 1.436947 0.800370 1.358306 -1.766959 0.118841 -1.563014 0.490239 -1.291845 -1.570825 0.546439 -2.648127 0.157129 -0.938240 -1.912896 -3.750818 -1.602420 0.533862
wb_dma/constraint_csr -0.240091 0.303536 -0.488467 0.702542 0.198316 -2.285194 2.486393 -2.515262 1.689609 1.414109 -0.881209 0.242671 0.697209 0.347076 -0.992038 -1.973163 -0.009069 -0.804730 -1.056480 -0.749830
wb_dma_ch_rf/always_5/if_1 -0.446564 -1.658289 0.063230 0.180739 -1.926125 -0.293216 -0.038358 -3.087666 0.341495 -0.840603 -1.102935 -1.183677 1.224731 0.452167 -0.412425 -0.780447 0.435633 0.392406 -1.637735 0.466461
wb_dma_ch_pri_enc/wire_pri21_out 1.002356 0.528270 1.512534 -0.183262 1.299874 1.758385 -0.570819 0.410541 -2.033202 -1.009000 0.066973 3.299867 -2.066042 -1.939463 -0.769373 -0.068025 -0.156264 0.625823 -0.071199 1.177349
wb_dma_ch_sel/assign_157_req_p0 1.339729 2.115244 -0.828534 -1.704545 1.020184 -0.610594 -1.095294 2.512855 0.759461 0.070466 -0.156695 -1.117744 -0.918896 3.294630 1.094444 -0.056197 1.427471 -1.132102 0.948505 -0.495870
wb_dma_wb_mast/assign_1/expr_1 1.436184 -2.440655 -2.061956 3.176220 -0.874372 -0.576562 -2.106170 -0.041734 -4.876472 -0.515792 0.381004 0.039815 1.383439 -2.979310 0.329981 -2.481034 -3.085576 -3.470585 -2.970761 2.185554
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124766 2.372070 -1.530909 -2.107152 0.707491 0.929000 -0.969476 3.876888 0.603191 0.604778 -0.614980 -1.532291 -0.080339 1.924100 3.245151 0.990769 1.434606 -0.495810 1.981393 -0.590186
wb_dma_de/reg_mast1_adr -3.262787 0.406082 -0.203665 -1.976506 -0.613104 -1.360139 -0.705411 1.191343 1.437031 -1.139406 -0.978871 2.445479 -0.245439 -1.431647 0.834964 2.846751 1.183551 3.137528 0.652759 -2.940598
wb_dma_ch_pri_enc/wire_pri17_out 0.938765 0.530507 1.458585 -0.241552 1.143251 1.693626 -0.602934 0.381867 -1.984558 -0.970399 -0.083356 3.106648 -1.877055 -1.836056 -0.757764 -0.138147 -0.115593 0.647596 -0.142635 1.167463
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.246913 2.099460 -0.760627 -1.814887 0.918280 -0.581465 -1.148727 2.465761 0.833352 0.002578 -0.279631 -1.080581 -0.821372 3.326921 1.140131 0.015939 1.494348 -1.084522 0.913484 -0.518287
wb_dma_ch_sel/input_ch2_csr -0.386187 -0.976799 1.026834 -0.182187 -0.205486 -1.146538 -1.495451 -2.186054 0.685361 2.818541 -4.373547 -0.685002 4.298697 3.165886 0.386403 -0.153082 0.599750 -1.518094 -3.701933 -0.947326
wb_dma_ch_rf/assign_13_ch_txsz_we 1.235582 0.757805 -0.335141 -0.787618 2.326743 0.016434 -0.789269 0.337630 -1.037905 -0.795595 -1.170256 -2.884350 -1.129484 1.028372 -5.465299 -3.358032 2.447022 -1.912365 -0.509993 -2.637050
wb_dma_ch_sel/assign_130_req_p0 0.272832 2.351388 -3.233966 0.074249 2.091312 -1.394387 1.055100 2.337159 -1.581993 0.218374 -0.014297 -3.809213 -1.468915 3.384850 -1.396795 -2.639851 1.235401 0.535256 0.754875 -1.429633
wb_dma_ch_arb/always_1/if_1/stmt_2 -1.051923 0.169504 0.991176 -2.655772 -2.628403 1.888312 -4.037532 2.142369 -3.499352 -4.196726 -2.124009 -0.649872 1.273567 -0.393761 -1.243301 1.418532 0.629042 4.649680 0.122240 -0.550067
wb_dma_ch_sel/assign_106_valid 1.614451 1.677347 0.208708 -2.613398 2.377945 0.887192 0.050661 2.235760 2.174514 0.985574 -1.730861 -0.411199 -1.520997 2.084007 1.169843 0.274746 2.061825 -0.844612 1.533891 -1.171750
wb_dma_ch_pri_enc/wire_pri28_out 0.984962 0.643965 1.480154 -0.261301 1.218365 1.803846 -0.642047 0.492702 -2.090141 -0.956263 0.017043 3.263306 -1.976203 -1.891672 -0.632745 -0.121344 -0.152426 0.621618 -0.061773 1.229937
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.033374 -0.898290 0.236621 -0.167419 2.181082 1.081384 0.038019 1.298427 -0.334369 -0.847471 0.567730 -0.461765 -2.615883 0.135902 -1.331467 0.836038 0.556775 1.332422 1.212209 -0.682929
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.754176 2.899763 -0.083979 -2.286973 1.839823 2.616555 -1.470981 4.176741 -1.422443 -0.366218 -0.675256 1.561177 -1.976930 0.010844 2.430076 0.785651 1.311687 0.248732 1.802451 0.557978
wb_dma_ch_rf/always_11/if_1/if_1 -0.255143 2.921244 -2.446452 -0.240731 3.102225 1.654039 0.913301 3.757170 -3.767815 -0.110820 -0.534150 -0.967040 -2.661839 -0.071421 -0.325553 -1.912637 1.046123 1.929398 1.515189 -0.311831
wb_dma_wb_if/wire_slv_adr -0.411137 4.496309 0.403162 -1.983891 -5.222682 -2.342387 -0.330575 -2.720515 -0.552609 -0.063307 -3.019161 0.112303 5.719674 -1.650719 1.827792 -4.273682 -1.378258 -4.002007 -2.515973 1.445350
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.093118 -1.721732 -1.850394 1.520065 0.811655 1.868258 0.374784 1.222104 0.108364 2.490826 -0.054517 -0.695709 1.421834 -0.164479 1.768739 -0.286124 -0.407020 -0.049060 0.680694 0.389428
wb_dma_ch_sel/input_ch1_csr -0.243381 -1.158317 0.919759 0.012023 -0.018642 -1.041795 -1.468422 -2.101968 0.437223 2.701491 -4.372542 -0.797799 4.119358 3.172910 0.120425 -0.305067 0.680194 -1.452627 -3.676768 -0.876504
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.150614 1.348575 -0.619744 1.088791 -0.464770 -0.590719 0.980429 -0.768780 -1.905425 0.039097 0.075005 2.310475 0.392295 -1.798161 0.133144 -1.434711 -0.737212 0.378811 -0.974166 1.029837
wb_dma/wire_pt1_sel_i 3.011057 -4.580106 -0.410132 1.463084 0.981330 1.345536 -1.724519 0.162238 -1.555741 0.445890 -1.205654 -1.451159 0.340961 -2.631244 0.001872 -0.837494 -1.843844 -3.752321 -1.554699 0.492245
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.501773 0.820996 0.232136 -1.338986 1.244684 -0.452816 -0.838827 0.875860 -0.165672 1.207764 -0.160498 0.479225 -0.605525 0.278212 -0.592180 1.548063 -0.484565 1.767668 0.083513 -2.815657
wb_dma/wire_pt1_sel_o -1.949183 0.087793 0.405233 0.956591 -1.600136 -1.524539 1.933258 -2.548625 -2.871139 -2.590513 -4.494142 0.427219 3.645599 -0.320767 -1.913847 -2.158386 0.752660 0.635844 -2.502190 0.311360
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.855878 1.673844 -1.895421 -1.435721 3.545949 2.312584 -0.063519 4.619104 -1.936672 -0.174197 -0.688178 -3.422852 -3.013182 1.809076 -0.447289 -0.485920 1.874253 1.660101 2.512126 -1.442970
wb_dma_ch_pri_enc/inst_u16 0.930281 0.567536 1.452893 -0.144014 1.166749 1.651692 -0.489157 0.326763 -2.048485 -1.008770 -0.034912 3.201756 -1.925166 -1.967350 -0.790700 -0.216956 -0.139993 0.699306 -0.161618 1.207341
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.379911 0.463312 -0.970530 0.740762 -1.457014 -1.348430 -1.353805 0.329668 -1.455634 -1.020642 1.344880 -0.769150 0.800768 1.271131 -0.038790 -0.263022 -0.486192 -0.190562 -0.633853 0.626504
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.253471 0.634770 -0.605476 1.743200 -2.249741 -0.870552 -0.907248 -0.449700 -2.325420 -1.623323 2.807419 -1.790143 1.117277 1.433022 -2.911469 -0.977293 -0.485790 1.591899 -0.263103 0.774989
wb_dma_ch_sel/always_48/case_1 -1.075931 0.235076 0.977378 -2.708889 -2.836097 1.847830 -4.132238 2.114008 -3.394480 -4.131816 -2.038853 -0.866789 1.531330 -0.211385 -1.143428 1.480558 0.580517 4.518598 0.094593 -0.533349
wb_dma_ch_sel/input_ch7_csr -1.479084 -1.160038 0.566851 -0.151284 -1.886980 -0.156409 -0.502892 -2.171047 -0.144689 0.154331 -3.918097 -2.225498 4.530882 2.070418 -0.766133 -0.659198 1.705001 0.466308 -3.026661 -0.269186
assert_wb_dma_rf/input_ch0_txsz -0.160750 1.054540 0.641426 -0.466617 -0.938619 -0.874581 -1.174029 -2.562369 -0.402424 -1.515753 0.595158 0.426832 -0.961487 0.848868 -1.632837 -1.735780 0.127717 -0.807544 -2.233245 -0.269263
assert_wb_dma_rf -0.899503 1.105749 0.717328 -0.966674 -1.921668 -2.447211 -1.165335 -4.079233 -1.162513 -2.648062 -1.327909 0.328091 -0.894802 0.792777 -1.309511 -2.036943 -0.264646 0.421543 -4.238132 -0.580579
wb_dma_ch_rf/reg_ch_am0_r -0.091710 -1.701009 -1.858023 1.530673 0.794383 1.823005 0.462356 1.199031 0.122918 2.558289 -0.033439 -0.727630 1.478396 -0.161040 1.779618 -0.283730 -0.473885 -0.054996 0.683280 0.368987
wb_dma_ch_rf/always_4/if_1 -0.751155 -2.511040 2.297122 0.949560 -2.294529 -0.767362 1.774065 -5.073206 0.947539 -0.503650 -3.791457 -1.356768 3.151189 0.755523 -2.826429 -1.591287 1.763361 0.790896 -2.910735 1.038845
wb_dma_de/always_4/if_1/if_1/stmt_1 1.726605 1.950192 -0.462322 -1.756945 3.241302 1.149175 0.921511 1.837813 0.037869 1.145718 -2.072865 -1.678971 -2.114719 1.842192 -1.066000 -1.932893 1.722209 -0.256968 1.024126 -1.316833
wb_dma_de/always_14/stmt_1/expr_1 0.785799 2.747010 0.026437 -2.242165 1.847548 2.595242 -1.499204 4.074349 -1.366753 -0.494896 -0.752054 1.714646 -2.006045 -0.048807 2.339752 0.842099 1.352000 0.262872 1.732814 0.584560
wb_dma_de/wire_use_ed 4.578187 1.260874 1.370935 -3.711726 2.608982 7.216647 -0.402760 4.364486 -0.820577 5.690314 -5.511650 -3.943443 0.352768 0.468320 3.733537 -0.881944 -2.300853 0.424480 3.359490 1.028054
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.896614 2.449269 -1.276087 -0.275881 -2.765330 -2.388446 1.289622 -1.360383 1.231512 -1.842699 -2.757587 3.159082 1.980104 -1.495270 -0.715654 -3.340913 2.491897 0.338460 0.204500 0.073904
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.991079 0.528382 1.480435 -0.244503 1.265252 1.701433 -0.605393 0.402865 -1.936064 -1.006021 0.014514 3.141612 -1.994582 -1.836167 -0.730253 -0.093631 -0.092713 0.569654 -0.098199 1.145743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.207708 2.278872 -1.442055 -2.083028 0.644453 0.923430 -0.896671 3.733092 0.613488 0.562814 -0.709695 -1.479930 -0.066631 1.892231 3.142917 1.007869 1.510892 -0.313121 1.912451 -0.608227
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.975662 -3.989493 1.620555 -0.160618 2.228587 1.972150 -2.432975 0.770691 -0.560851 -1.568173 -1.063283 -0.235065 -1.808743 -1.240314 -1.883576 1.001317 0.745018 -1.942677 -0.622366 -0.411101
wb_dma_ch_sel/input_nd_i 0.896416 1.599983 -1.801322 -1.417767 3.519600 2.298383 -0.097479 4.564964 -1.876551 -0.217160 -0.589170 -3.234869 -3.049774 1.766337 -0.457358 -0.411946 1.753042 1.611359 2.514913 -1.378511
assert_wb_dma_ch_sel/input_req_i 1.006098 -0.872328 0.228221 -0.154556 2.182790 1.057244 0.058610 1.311394 -0.331336 -0.829143 0.649434 -0.418261 -2.620204 0.155794 -1.218864 0.823232 0.526455 1.263603 1.211084 -0.649926
wb_dma_ch_rf/reg_ch_rl -0.202738 0.133545 0.065138 -0.188169 -0.479501 -2.553795 1.715829 -1.887340 3.926754 1.458838 -0.163324 1.653548 0.916490 0.606649 1.423644 0.364043 0.171418 -1.559110 -0.331859 -0.593963
wb_dma_de/reg_paused -1.195881 0.591650 0.924398 1.574811 -0.887287 -1.867025 0.663791 -0.488719 -0.076383 0.868299 -0.567574 2.027208 1.386542 -0.352424 -1.455192 -0.666238 0.395821 -1.289617 -0.566716 0.662711
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.304998 0.250747 -1.593257 0.524914 3.111261 0.019433 1.193291 0.494295 -2.256149 0.578885 -2.863655 -0.359226 -1.183339 -1.114111 -1.837651 -3.698024 1.023123 -1.932808 -1.354420 -0.691490
wb_dma_wb_if/wire_mast_drdy 0.069901 -2.117698 -0.389016 1.675923 1.857032 3.052551 -3.706545 3.458342 -1.494509 -1.015587 -1.261469 0.276118 0.001675 1.481391 0.112269 0.836604 4.844185 -3.100487 -0.796313 1.534341
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.974944 -1.056411 0.815069 -1.011729 1.432862 0.728206 -0.746181 1.846394 1.941042 -0.881846 1.256528 0.921183 -2.253917 0.435063 1.115731 3.116965 0.791544 0.520581 1.840259 -0.531437
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.916304 -3.807557 1.630191 -0.246731 2.125599 1.958772 -2.402634 0.798677 -0.535989 -1.583102 -1.074010 -0.272232 -1.819461 -1.151642 -1.814846 1.013983 0.796781 -1.809110 -0.530859 -0.408560
wb_dma_ch_sel/assign_100_valid/expr_1 -3.534969 2.455832 0.474240 -2.265140 -1.888516 1.533080 -2.106449 0.835797 1.544643 0.260282 -0.673002 -3.996802 3.751220 4.705127 -1.068962 0.880771 4.393051 0.289208 -0.194044 -1.834692
wb_dma_wb_if/inst_u1 -2.138030 -0.741781 0.300337 0.871574 -3.753308 -0.845643 0.159184 -3.324522 -1.301184 -2.540394 -4.522925 -0.811817 4.421564 -0.207502 -0.936801 -2.538360 1.887936 0.070230 -2.889673 1.162201
wb_dma_wb_if/inst_u0 -0.950450 -1.943378 -0.637755 3.190304 -3.391324 -1.966972 -2.806420 -1.530556 -0.469510 -1.513164 -5.525070 -0.000116 1.756005 2.160628 0.189008 -3.983709 4.268613 -0.086909 -6.346420 3.516654
wb_dma_ch_sel -1.660637 -0.100961 -0.531200 0.132070 -2.628228 -1.058342 0.776877 -1.980810 1.288935 -0.461932 -4.599909 0.577091 4.779580 0.699236 -0.694913 -2.337824 2.789488 0.662175 -1.341632 0.143851
wb_dma_rf/input_de_csr_we 5.341058 -3.895144 0.533923 -0.710279 2.934936 5.001938 -2.347712 2.791571 -2.172699 0.570275 -4.911930 -2.144118 -1.788546 -1.519282 0.372713 -1.367125 -0.542742 -1.124590 0.526289 1.036826
wb_dma_rf/wire_ch0_adr0 -0.059544 1.986804 1.000812 -3.295708 -0.799881 2.025967 -0.610154 0.914042 3.241618 4.225243 -1.423845 -1.937390 3.781348 1.754830 4.693104 1.940300 -0.699820 -1.750691 1.014936 -0.784295
wb_dma_rf/wire_ch0_adr1 -0.397536 1.391090 -0.269755 0.211851 -2.128603 -1.916711 -2.353408 -1.983586 -1.830880 -2.370108 1.409142 -0.230453 -0.131390 1.892686 -1.651815 -2.024292 -0.225328 -0.779677 -2.729814 0.339377
wb_dma_de/always_9/stmt_1/expr_1 0.498508 -0.192676 -3.031986 0.565268 2.059399 -1.475704 1.510403 0.442103 -0.313610 1.623199 -2.875873 -3.520026 0.661913 0.817854 -0.935862 -3.497796 1.234632 -2.672169 -1.155234 -1.931012
wb_dma_ch_sel/always_42/case_1/cond 1.192498 -2.176636 0.855322 0.162023 1.086810 0.140774 1.423571 -1.808283 1.144538 0.401001 -5.440501 2.704048 -0.169021 -1.897876 -0.112742 -1.504936 1.157816 0.599786 -1.301212 0.288107
wb_dma_wb_slv/input_wb_cyc_i 0.639845 -1.758058 -1.950630 0.960887 -2.509478 -3.194249 0.417716 -0.525628 -1.993075 -3.738100 -3.425782 -3.876492 3.792455 0.341045 0.997193 -1.801334 0.316175 -3.311035 -2.291441 0.828779
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.947115 -1.086433 2.251349 -1.977851 -0.152814 2.275595 -1.089001 0.026344 -0.285227 -3.643009 -0.156775 -0.387811 -1.767656 -0.053493 -0.190173 1.485758 1.101623 0.784151 0.180506 1.076949
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.825662 -1.675871 3.522449 -0.137605 0.066062 3.283090 -0.333804 -1.119270 -0.008818 -1.012528 -1.280261 1.180164 -1.535196 -0.328902 -3.482315 0.038732 0.346182 3.903585 1.211058 1.330237
wb_dma_de/reg_tsz_cnt 0.275504 2.048958 -0.861637 0.254614 1.972533 -0.568353 0.067381 -0.312304 -2.751583 -0.667576 -0.928298 -0.419345 -0.926123 -0.713874 -5.104353 -4.578555 1.672895 -1.828214 -1.417074 -1.532417
wb_dma_ch_sel/reg_ndr 0.991859 1.642691 -1.853529 -1.423786 3.586239 2.298487 -0.087382 4.666088 -1.917240 -0.174027 -0.540551 -3.298104 -3.104570 1.778698 -0.410765 -0.456305 1.731478 1.585936 2.540409 -1.354571
wb_dma_de/assign_83_wr_ack/expr_1 1.326879 0.316473 -1.555624 0.300615 3.099690 0.261961 0.858647 0.793476 -2.246516 0.537303 -2.879029 -0.539705 -1.117969 -1.001883 -1.638312 -3.465478 1.142427 -1.939857 -1.227832 -0.789449
wb_dma_de/reg_de_txsz_we 3.129427 -0.910783 -3.087659 1.037967 4.478245 -1.667670 1.226818 2.118967 -0.043845 1.446954 0.361680 -2.800524 -2.701673 0.678160 -0.681239 -2.226870 -0.015571 -4.190948 0.410000 -1.758387
wb_dma_ch_rf/reg_pointer_sr -0.461348 -1.590501 0.089288 0.007603 -1.991362 -0.194427 -0.188051 -3.033521 0.281701 -0.948763 -1.011753 -1.251020 1.200956 0.553811 -0.407160 -0.686327 0.437770 0.423327 -1.595604 0.383606
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.031880 -0.873674 0.235911 -0.164535 2.139642 1.044272 0.064241 1.296680 -0.269714 -0.852155 0.591207 -0.428685 -2.603018 0.128505 -1.299266 0.839077 0.572992 1.311437 1.164605 -0.665713
wb_dma_rf/input_de_adr1_we -0.324483 0.499277 -0.933644 0.689963 -1.389842 -1.322817 -1.360580 0.439997 -1.455396 -1.034585 1.397237 -0.755668 0.680996 1.296565 -0.014072 -0.229251 -0.497253 -0.163055 -0.576050 0.598181
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.363289 1.309956 -0.930489 -1.590247 2.008269 3.292164 1.364020 2.281109 -2.675164 3.947263 -3.290091 -3.138675 1.230089 -2.743478 -1.042362 -2.240171 -1.880500 1.313613 0.977068 -2.327178
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.968712 0.537807 1.477107 -0.150753 1.222719 1.726995 -0.536285 0.334011 -2.004208 -1.044911 0.039846 3.273899 -1.973832 -1.941283 -0.746394 -0.149714 -0.178094 0.633005 -0.124088 1.215956
wb_dma_ch_sel/always_43/case_1/cond 0.268700 2.021301 -0.911429 0.098956 2.140055 -0.485469 0.100152 -0.169437 -2.758675 -0.761844 -1.071344 -0.656296 -1.027011 -0.629376 -5.263734 -4.586186 1.830750 -1.575451 -1.308749 -1.684157
wb_dma_ch_rf/reg_ch_adr0_r -1.689402 1.140698 0.401740 -3.676034 -3.596440 1.873666 0.642600 -0.320865 2.652493 0.008140 -2.652850 -2.721973 4.573182 -0.071332 4.624417 1.479956 0.796367 0.617669 0.385646 -0.067078
wb_dma_ch_pri_enc/input_valid -1.201836 1.482391 -0.650271 1.151761 -0.480023 -0.631957 1.037499 -0.811179 -2.002883 0.032963 0.082072 2.461102 0.319373 -1.903921 0.152429 -1.545932 -0.781998 0.433982 -0.979587 1.113419
wb_dma_ch_pri_enc/reg_pri_out1 1.061095 0.520336 1.523204 -0.286751 1.275766 1.781696 -0.634520 0.449985 -1.963582 -1.015076 0.046042 3.168644 -2.023778 -1.820185 -0.759394 -0.038839 -0.133693 0.635647 -0.029416 1.140182
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.996709 -2.093991 0.219739 2.533229 0.078087 1.434524 -2.040548 0.411534 0.205850 -0.153182 -0.106203 -0.441735 1.188947 2.769591 -1.452693 0.397169 3.760786 -1.645329 -1.026556 1.363993
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.029611 -0.119965 0.539657 -0.839771 -0.711704 -0.301826 -0.798240 0.574694 2.146605 -0.030151 0.618726 1.332823 0.339474 0.296344 2.407426 2.228064 0.236118 -0.783549 0.639988 0.122170
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.633526 -1.176654 1.122311 0.222695 -0.713603 0.557187 0.680716 -1.518015 0.945963 0.588769 -2.738899 1.321736 0.361454 -0.448385 0.163918 -0.583417 -0.260469 1.871767 -0.051991 1.054417
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.229541 0.648853 1.706198 0.164635 -1.452000 1.938854 0.509210 -1.581855 -3.059537 -4.038496 1.228888 0.839237 -0.840876 -1.703078 -2.677558 -0.859953 0.405589 2.737663 -0.499683 2.254107
wb_dma_ch_sel/input_req_i 3.127557 -3.134027 3.110080 -1.845795 0.521744 0.814376 -3.449836 -0.292241 2.506244 -1.474172 -2.880483 3.022362 -1.105221 -1.087353 -0.036163 1.707089 1.298488 -2.123633 -0.373318 -0.298914
wb_dma_rf/assign_4_dma_abort/expr_1 0.651878 2.821803 0.012841 -2.196819 1.659913 2.493838 -1.412173 3.913399 -1.375885 -0.395401 -0.787509 1.798256 -1.775416 -0.120099 2.417818 0.705558 1.307921 0.203210 1.614363 0.642195
wb_dma_rf/always_1/case_1/stmt_8 -0.646565 3.876797 -0.077354 -2.022417 0.439231 -0.171106 3.374659 0.177768 0.696019 2.569081 -2.460457 -2.033368 0.179921 -0.165422 1.766393 -1.289487 -0.259551 -0.067718 0.924324 -0.458443
wb_dma_ch_rf/wire_ptr_inv 0.016488 -0.733927 0.572771 0.879449 1.177182 1.419580 0.566418 0.330793 -1.106420 -1.398079 1.970716 -1.464902 -2.062906 0.251186 -4.035305 0.086625 0.561953 3.068091 1.426864 -0.510142
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.860940 2.651994 0.355325 -0.482366 0.077291 1.165613 -1.207659 1.109053 -2.211320 0.630535 0.136513 2.947683 0.021012 -1.242415 1.601020 -1.183579 -0.865514 -1.947933 -0.399776 1.932829
wb_dma_ch_sel/assign_138_req_p0 1.414885 2.080907 -0.729000 -1.834132 1.180676 -0.374774 -1.161380 2.617807 0.715548 -0.033010 -0.228858 -1.126641 -1.069048 3.329827 1.006359 0.012417 1.497689 -1.028386 1.037654 -0.583393
wb_dma_rf/always_1/case_1/stmt_1 -1.229321 0.639966 0.958523 1.539440 -0.840895 -1.817686 0.789716 -0.492719 -0.037856 0.918467 -0.590834 2.197084 1.360933 -0.416503 -1.428784 -0.667692 0.358416 -1.158524 -0.490519 0.657323
wb_dma_rf/always_1/case_1/stmt_6 -1.526313 2.199291 -3.397490 -0.153554 -4.216547 -2.028862 2.733058 -1.372828 0.471635 -1.656074 -0.472727 -1.786747 2.820450 -2.106934 2.451791 -2.558668 0.093064 -0.957570 1.377669 1.406051
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.456922 2.576837 -2.286957 -1.326880 -0.655333 -0.312002 -2.209846 4.009694 -0.847655 -0.472679 0.387635 -2.202286 0.671686 3.031395 2.912601 0.583535 1.087780 -0.484144 1.182460 0.008308
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.006261 -0.865650 0.245192 -0.130203 2.165847 1.026252 0.078097 1.332193 -0.320452 -0.827866 0.620409 -0.388737 -2.612102 0.119387 -1.252977 0.792678 0.563982 1.249011 1.169789 -0.668214
wb_dma_ch_sel/always_43/case_1 0.317428 1.979589 -1.045797 0.232962 2.076271 -0.504453 -0.016495 -0.127850 -2.803046 -0.607245 -1.103985 -0.729168 -0.861708 -0.634763 -4.992201 -4.595757 1.718134 -1.923193 -1.402244 -1.616185
wb_dma_ch_sel/assign_9_pri2 2.266148 -0.902401 2.248091 -1.426945 1.746418 2.479503 -1.701574 1.237685 -0.128925 -1.069632 -0.141702 0.972925 -2.470163 -0.078688 -0.949470 1.449204 0.649468 0.220526 0.906241 0.138685
wb_dma_pri_enc_sub/always_1/case_1 0.968809 0.580562 1.523548 -0.281860 1.187541 1.794938 -0.650049 0.417705 -2.038189 -1.008816 -0.050243 3.243328 -1.951521 -1.912642 -0.708191 -0.142860 -0.127639 0.625347 -0.132799 1.228551
wb_dma_rf/always_2/if_1 0.696707 4.117670 1.418745 -1.290493 -1.032834 -1.590871 2.341041 -1.958910 1.533473 0.909154 -4.290257 5.109781 -1.045497 0.297746 1.561010 -3.028073 0.934889 -0.057864 0.363135 2.530777
wb_dma/wire_dma_abort 0.688046 2.805380 -0.016185 -2.299500 1.633681 2.523670 -1.459011 4.009542 -1.229291 -0.382704 -0.722566 1.591582 -1.786703 0.058847 2.456114 0.848804 1.331274 0.247473 1.758272 0.569880
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.496282 -2.001297 2.191326 -2.165416 1.160534 0.276202 -4.294723 1.104073 1.596241 -2.217800 -0.224768 1.884459 -1.479769 -0.674882 -0.321947 2.351723 1.656098 -3.993094 -0.486490 -1.322372
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.974748 -1.105688 2.283975 -1.990576 -0.136036 2.262120 -1.085179 -0.017126 -0.280677 -3.728835 -0.159825 -0.375202 -1.793308 -0.089057 -0.183735 1.542644 1.121939 0.799836 0.179825 1.109201
wb_dma_wb_if/input_wb_stb_i 1.271642 2.955073 -2.581565 -0.852069 -0.438846 -1.523606 -2.697244 4.566259 -0.198331 0.219131 3.389604 -0.867776 -0.167808 2.810482 4.733907 1.232303 -0.868744 -3.441749 1.682129 0.932333
wb_dma_rf/input_de_txsz 1.287275 -1.157399 -2.843141 0.605204 3.941833 -0.633928 1.754441 1.346570 -0.548918 0.836363 -2.393471 -4.001898 -1.593111 0.856354 -2.253396 -2.819756 1.747210 -1.470586 -0.168381 -2.531591
wb_dma_ch_pri_enc/wire_pri3_out 0.946537 0.654491 1.487682 -0.207215 1.112936 1.713433 -0.581581 0.340942 -2.042365 -1.023724 -0.082337 3.316317 -1.873950 -1.986033 -0.693741 -0.194626 -0.172921 0.574150 -0.157663 1.269448
wb_dma_ch_sel/wire_gnt_p1 -1.159411 1.441435 -0.624714 1.172202 -0.463473 -0.596704 1.021823 -0.815014 -1.996639 0.013944 0.125694 2.441319 0.355475 -1.927281 0.170071 -1.505690 -0.809519 0.413581 -0.977544 1.129200
wb_dma_ch_sel/wire_gnt_p0 -0.022107 -1.008447 1.564368 -3.719384 -2.731677 2.374279 -5.004982 2.585607 -1.750571 -4.296213 -2.489026 -3.006485 1.448536 1.233768 -1.501020 2.348270 1.255977 4.133154 0.810622 -1.433650
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.497592 2.761791 -2.441775 -1.331627 -0.835059 -0.474672 -2.338727 4.048584 -0.866257 -0.473126 0.654275 -2.345074 0.756655 3.210186 3.088507 0.623513 1.020971 -0.709920 1.167840 0.062409
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.992222 -0.907974 0.207324 -0.119987 2.080014 0.994186 0.108454 1.252772 -0.258677 -0.863240 0.594592 -0.481661 -2.538730 0.138907 -1.284117 0.793910 0.557307 1.303812 1.173277 -0.659365
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.166291 0.557899 1.075603 1.567847 -0.841371 -1.755740 0.627410 -0.477693 -0.076555 0.962760 -0.475556 2.183433 1.395973 -0.343472 -1.420752 -0.524804 0.359848 -1.257762 -0.493757 0.717559
wb_dma/input_wb0_err_i 0.796378 2.924718 -0.043252 -2.309876 1.769179 2.562319 -1.530611 4.179717 -1.355340 -0.331188 -0.681893 1.749054 -1.876261 0.001739 2.547423 0.824133 1.281715 0.138332 1.800342 0.644494
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.037407 -0.593790 -0.623952 -0.684952 -3.119771 -0.534268 1.193253 -1.378691 -0.419180 -4.958817 -1.507014 -0.600945 0.673232 -1.800371 -0.010010 -0.262798 1.987503 2.857699 -0.687385 0.557751
wb_dma_ch_sel/always_44/case_1/stmt_1 1.524829 2.372897 3.664851 -4.856288 -2.378485 1.613061 -3.049577 0.416349 3.715533 1.059832 0.205002 -0.572155 2.541145 2.200432 3.542768 3.391486 -0.366341 -3.391996 1.000146 0.124146
wb_dma_wb_mast/wire_wb_data_o 3.013936 -4.637644 -0.489182 1.449818 0.914390 1.429693 -1.764617 0.261682 -1.577099 0.541737 -1.307947 -1.622372 0.508693 -2.624337 0.215968 -0.870515 -1.950600 -3.826235 -1.548398 0.514992
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.744718 0.339892 -3.007869 2.535905 2.641062 -0.658691 3.111972 -0.170613 -3.102264 0.203798 -0.613040 -2.823432 -0.928207 -0.620081 -4.894096 -4.649506 0.996861 0.878069 -0.618834 -1.374908
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.233479 1.422659 -0.657166 1.152639 -0.515452 -0.651071 1.051534 -0.805245 -1.983646 0.039879 0.037289 2.375196 0.438580 -1.903618 0.159419 -1.522849 -0.757780 0.415669 -0.995343 1.115416
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.042807 -0.918325 0.224546 -0.120194 2.199150 1.049174 0.051883 1.343695 -0.290630 -0.876158 0.661410 -0.462763 -2.669785 0.129808 -1.282305 0.871521 0.543201 1.337522 1.205449 -0.662480
wb_dma_ch_sel/always_38/case_1/cond -0.719027 2.539785 -1.537534 -1.739792 1.972038 -3.092792 -3.102327 1.976070 -1.544715 -0.033005 -0.840878 1.222493 -0.658282 0.831766 -1.057338 -0.762589 1.022310 -2.561842 -1.808366 -3.702310
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.772003 -2.107635 1.682691 -1.298770 2.063457 0.628081 -3.696026 0.693682 -0.533103 -2.291624 -0.851124 0.573445 -2.033140 -0.973770 -2.727131 0.238530 1.520644 -3.457938 -1.082242 -1.509535
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.257619 -0.957804 -2.920057 0.401582 3.947134 -0.521470 1.635769 1.581669 -0.625921 0.765567 -2.465006 -4.201230 -1.583513 1.031306 -2.214605 -2.859045 1.902807 -1.301442 -0.079822 -2.581615
wb_dma_de/assign_4_use_ed 4.574489 1.181791 1.524991 -3.722740 2.478725 7.151926 -0.315781 4.233380 -0.700628 5.536317 -5.287380 -3.950369 0.248043 0.438804 3.699613 -0.689254 -2.322658 0.467663 3.370945 1.059856
assert_wb_dma_wb_if/assert_a_wb_stb -0.856402 -1.224505 1.162983 0.546245 -1.081600 -1.341998 1.651583 -2.232935 -1.377155 -2.550547 -3.911292 -0.973230 2.959732 0.608187 -2.159241 -0.782133 0.690304 0.315642 -1.647739 -0.298877
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.602045 1.875854 -2.297044 -0.687563 3.694510 0.025113 2.443408 2.072438 -0.269230 1.205530 -1.475709 -3.039178 -2.364525 2.067443 -1.506935 -2.394057 1.748372 0.908893 1.374858 -2.097660
wb_dma_ch_sel/assign_132_req_p0 0.463321 1.774346 -0.092585 -1.427145 -1.509546 0.048168 -0.176289 0.530927 -0.159503 -3.165707 1.444786 -3.068292 -0.227459 3.225741 -0.863087 -0.231324 1.676795 1.204280 0.751027 0.681462
wb_dma_ch_rf/always_25/if_1 -1.937086 0.801250 0.520785 -1.633477 0.156256 -2.109593 -0.990838 -0.866760 -1.034911 -0.185376 -1.425980 0.493813 -0.877016 0.422927 -0.372808 1.319113 -0.996103 2.512743 -1.973891 -2.633531
wb_dma_de/wire_rd_ack 1.349565 0.344602 -1.583350 0.339386 3.157260 0.227018 0.907912 0.831081 -2.309740 0.548480 -2.788673 -0.396830 -1.209224 -1.022483 -1.614447 -3.474483 1.121892 -1.972743 -1.231189 -0.727175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.178229 2.357815 -1.546987 -2.136612 0.767678 0.966142 -0.938443 3.904970 0.545379 0.616586 -0.754482 -1.584636 -0.095251 1.942643 3.149965 0.930667 1.564054 -0.388220 1.962590 -0.670210
wb_dma/wire_slv0_adr 0.027482 4.800393 0.464961 -2.392558 -5.138321 -2.571633 -0.131603 -3.499584 0.527476 0.811472 -3.015302 0.190520 6.088488 -0.904215 1.774225 -4.701072 -1.448082 -4.844154 -2.681042 1.069102
wb_dma_wb_slv/input_wb_stb_i 1.238704 2.969357 -2.688181 -0.775523 -0.344871 -1.508676 -2.613577 4.552954 -0.368116 0.228781 3.214043 -1.017989 -0.172871 2.789482 4.569718 1.007137 -0.838677 -3.371770 1.609208 0.911264
wb_dma_ch_sel/assign_96_valid/expr_1 -1.979519 2.899544 1.297226 -1.412751 0.472461 1.482427 -2.612314 0.726806 1.509501 4.899335 -2.770016 0.122629 3.281243 4.966124 0.766522 0.438536 2.288441 -0.440729 -0.801596 -1.167594
wb_dma_ch_sel/always_4/stmt_1 -0.753673 2.810984 -1.360250 -1.998929 1.828310 -2.949923 -3.137896 1.978594 -1.563318 -0.115308 -1.035312 1.539500 -0.628549 0.718171 -0.963757 -0.730328 1.079774 -2.381087 -1.822566 -3.572263
wb_dma_rf/wire_pointer2_s -0.477538 -1.502041 0.056223 -0.134487 -2.033650 -0.164824 -0.299149 -2.973108 0.251918 -1.009405 -1.077867 -1.346689 1.204491 0.608308 -0.315542 -0.693328 0.503978 0.425363 -1.618445 0.400637
wb_dma_de/reg_chunk_dec 0.552499 3.182176 -0.906808 -0.666978 2.620708 0.646415 1.841596 0.877420 -1.855921 1.032933 -2.113048 0.681763 -1.624259 -0.038561 -1.001098 -3.297086 0.972464 0.281364 -0.015818 -0.234171
wb_dma_de/reg_chunk_cnt_is_0_r 1.775393 1.964805 -0.352999 -1.851889 3.177817 1.198546 0.779395 1.865276 0.048521 1.090074 -2.193947 -1.653155 -2.023944 1.844620 -1.009553 -1.912221 1.715024 -0.311914 1.035418 -1.251110
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.084636 1.286990 -0.624071 1.128827 -0.390400 -0.596240 0.954772 -0.761838 -1.906192 0.047965 0.121861 2.306079 0.282524 -1.815193 0.127833 -1.391168 -0.744493 0.384487 -0.954562 1.031018
wb_dma/wire_wb0_cyc_o -1.211349 1.428930 -0.663848 1.205187 -0.510550 -0.685096 1.086096 -0.899482 -2.006672 0.052482 0.088879 2.405847 0.431220 -1.887290 0.161075 -1.561575 -0.818345 0.378060 -1.020565 1.109187
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.961446 -1.068127 2.273291 -2.012601 -0.189603 2.283337 -1.164721 -0.024957 -0.299352 -3.689797 -0.268144 -0.359483 -1.701445 -0.105824 -0.178268 1.456787 1.172717 0.737961 0.133443 1.110395
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -2.689875 -1.431583 -1.132016 0.568345 -2.130588 2.937409 -2.152735 1.148036 -0.154272 -0.266426 -2.223789 -0.573652 4.903820 -1.353569 -0.471980 -0.608716 2.392171 1.480029 -0.206603 -0.575932
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.613281 -0.566843 1.601047 -1.872453 -2.128273 1.989938 -0.197432 -0.688272 -0.468269 -3.264140 -3.079876 -0.207610 1.204481 -1.209316 -1.565185 -0.701324 1.348925 2.837606 0.235679 0.705578
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.209095 0.585283 -0.569301 1.661643 -2.201249 -0.873511 -0.874246 -0.477811 -2.261700 -1.607620 2.658424 -1.736522 1.126920 1.406411 -2.862118 -1.020116 -0.445442 1.542101 -0.332800 0.784980
wb_dma_ch_rf/reg_ch_adr1_r -1.245985 0.609582 -0.516282 1.687264 -2.258074 -0.824571 -0.825368 -0.492808 -2.233720 -1.568232 2.759037 -1.724931 1.125139 1.363809 -2.885414 -0.984744 -0.511271 1.640639 -0.286526 0.776082
wb_dma/input_wb0_cyc_i 2.077206 -2.660815 -4.880961 1.550560 -1.821637 -2.435822 -2.215671 2.319316 -1.819871 -2.068575 -0.788671 -4.729154 1.786332 -1.255431 3.927315 -1.811319 -0.168363 -4.988523 -2.161257 1.478044
wb_dma_ch_sel/always_8/stmt_1 2.849388 -1.925294 3.187964 -1.126018 1.071044 2.981998 -0.754519 -0.266820 0.813546 -0.398445 -2.847260 2.185325 -2.086244 -0.561433 -0.675293 0.739740 0.261729 2.274290 0.952705 1.179511
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.355428 -4.587128 2.509601 -0.082719 1.354252 2.370865 -1.533923 -0.670012 0.283710 -0.941755 -3.742262 0.976106 -1.297194 -1.525798 -1.522311 0.277223 0.519811 0.083142 -0.564968 0.574906
wb_dma_wb_slv -2.371715 -0.817294 0.230444 1.182240 -3.828416 -0.978490 0.488916 -3.541251 -1.418556 -2.769434 -4.435678 -0.867598 4.481534 -0.212773 -0.982360 -2.578449 2.046488 0.112072 -3.079309 1.355806
wb_dma_de/inst_u0 -3.781801 -0.075730 -0.778055 -2.388165 -1.806782 0.742484 -0.488638 -0.505166 0.295919 0.543981 -2.037650 -2.480505 4.128114 0.164604 1.390500 1.559259 -0.020303 3.720375 -1.053417 -3.269850
wb_dma_de/inst_u1 -2.442067 1.042488 0.526557 -0.377009 0.397559 -0.078882 -0.367237 -0.002254 -1.015340 0.606624 1.175477 -0.451067 -0.184444 0.381140 -3.330080 0.796245 -0.430441 3.472996 0.345895 -2.647225
wb_dma_pri_enc_sub/input_pri_in 0.934220 0.562124 1.464370 -0.267321 1.151892 1.690510 -0.616475 0.384526 -1.956991 -0.985577 -0.106000 3.090768 -1.838367 -1.826448 -0.716586 -0.129327 -0.098185 0.583214 -0.130014 1.179737
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.995550 -0.819032 -3.032430 0.883672 4.345369 -1.608729 1.244800 2.100869 -0.005752 1.439089 0.224454 -2.759243 -2.561123 0.728591 -0.645074 -2.249599 0.053548 -4.024875 0.401058 -1.749373
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.963012 -1.021300 2.217441 -1.958800 -0.188581 2.209438 -1.035959 -0.015505 -0.302968 -3.642355 -0.189081 -0.379715 -1.714841 -0.106929 -0.127634 1.489284 1.098158 0.686441 0.161990 1.105469
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.443269 1.972576 -0.621519 -1.838029 0.987123 -0.473890 -1.261135 2.438436 0.881984 -0.004231 -0.234695 -0.870438 -0.900450 3.201252 1.160465 0.132757 1.411649 -1.144318 0.907670 -0.451145
wb_dma_ch_sel/assign_101_valid/expr_1 -3.450346 2.424471 0.346348 -2.133724 -1.917726 1.477244 -2.144542 0.746994 1.613588 0.414356 -0.340970 -4.019520 3.825499 4.723460 -1.007997 0.780591 4.221693 0.043068 -0.208644 -1.849020
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.007032 -0.893680 0.195124 -0.138187 2.113867 1.043289 0.073236 1.273991 -0.300507 -0.837302 0.619297 -0.485692 -2.575095 0.169878 -1.299015 0.835773 0.546278 1.318239 1.198682 -0.654723
wb_dma_de/reg_de_adr1_we -0.334005 0.506207 -0.951432 0.686816 -1.403368 -1.347460 -1.331663 0.392804 -1.432036 -0.999600 1.329553 -0.768142 0.723741 1.320681 -0.016950 -0.288776 -0.464746 -0.214170 -0.595177 0.613585
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.002924 1.387796 -0.067398 -2.097174 0.913740 -0.465601 -4.591550 2.779310 -2.376326 -0.769828 -2.688089 2.211134 -0.729675 0.106253 0.050152 0.293196 0.652790 0.116949 -0.837221 -1.872775
wb_dma_ch_sel/always_46/case_1 -0.101977 -1.714388 -1.865770 1.526916 0.814726 1.820208 0.424197 1.169532 0.132890 2.525208 -0.061834 -0.711681 1.479955 -0.166887 1.755518 -0.310574 -0.416589 -0.076973 0.656896 0.426324
wb_dma_ch_rf/assign_11_ch_csr_we -1.504531 -1.178049 -2.306241 -1.494712 -3.150892 2.840575 -2.139144 -0.267345 0.372956 -0.515560 -3.258097 -3.340331 5.540560 -1.154925 0.245584 -1.778563 1.771786 -0.470192 0.116514 -1.322149
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.445626 -3.531384 -0.841055 1.664583 2.688867 -1.833414 1.895738 -1.750397 1.070822 0.124795 -1.217995 -1.269623 -1.319213 -0.590739 -3.162085 -1.513157 0.684450 -1.608897 -1.347268 -1.953802
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.917792 -1.095680 2.299694 -2.042181 -0.235443 2.333871 -1.134910 -0.002080 -0.283883 -3.777945 -0.239789 -0.394566 -1.724198 -0.121657 -0.159857 1.576659 1.127024 0.821481 0.150740 1.089832
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.478640 2.688960 -2.412623 -1.313145 -0.712090 -0.410332 -2.320788 4.080968 -0.921420 -0.506931 0.600363 -2.255250 0.673008 3.106007 2.928483 0.585102 1.056601 -0.624443 1.194421 0.025524
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.117533 2.357088 -1.530067 -2.093663 0.704090 0.909780 -0.929393 3.841703 0.596239 0.632536 -0.566872 -1.553574 -0.100501 1.923343 3.260940 0.944301 1.395017 -0.482261 1.933963 -0.586460
wb_dma/wire_de_adr0_we -0.002344 -0.115956 0.589450 -0.887485 -0.706590 -0.305690 -0.885627 0.595360 2.250212 -0.053916 0.628630 1.429811 0.340392 0.266944 2.477971 2.305627 0.236181 -0.825752 0.683884 0.163058
wb_dma_wb_slv/wire_rf_sel -0.194962 2.026289 -3.373728 1.382987 -2.703976 -5.184847 -0.118790 0.919286 0.697018 -2.792209 0.804740 0.423022 -0.273624 1.488520 4.334410 -1.473735 1.755296 -1.257452 -1.539787 2.753262
assert_wb_dma_wb_if -0.927723 -1.233626 1.088448 0.576949 -1.194021 -1.313640 1.675256 -2.338446 -1.274510 -2.426636 -3.818736 -0.933312 3.031722 0.430759 -2.077861 -0.868759 0.619419 0.317196 -1.626495 -0.297407
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.015447 -0.920013 0.255398 -0.165833 2.183691 1.066615 0.094586 1.319154 -0.313849 -0.882469 0.634225 -0.443745 -2.688946 0.153601 -1.358052 0.865653 0.598378 1.361422 1.223386 -0.700483
wb_dma_ch_sel/assign_120_valid 1.615573 1.679504 0.197232 -2.630899 2.353162 0.945623 0.006834 2.322403 2.178100 0.976613 -1.630022 -0.340673 -1.562757 2.071822 1.235258 0.352533 2.028897 -0.842169 1.580935 -1.116787
wb_dma/wire_wb1s_data_o 2.873966 -4.485380 -0.482243 1.425195 0.779097 1.294814 -1.752693 0.108167 -1.518701 0.415507 -1.299344 -1.498333 0.526092 -2.638893 0.129935 -0.884137 -1.796251 -3.668412 -1.568103 0.491070
wb_dma_de/wire_adr0_cnt_next1 -3.600704 -0.117894 -0.576048 -2.479472 -1.798352 0.919175 -0.623430 -0.468397 0.403706 0.642680 -2.006159 -2.572109 4.152389 0.347175 1.494837 1.725845 -0.037816 3.520593 -0.989441 -3.164459
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.027315 -0.917269 0.284147 -0.155327 2.173540 1.093951 0.026750 1.286162 -0.312037 -0.862474 0.603970 -0.417480 -2.633847 0.137875 -1.282936 0.880695 0.560099 1.305596 1.195956 -0.668574
wb_dma/wire_pt0_sel_o 3.008695 -4.533730 -0.452873 1.445276 0.938173 1.378462 -1.817813 0.226732 -1.510075 0.472694 -1.226938 -1.480888 0.447670 -2.537580 0.107154 -0.840599 -1.803327 -3.857738 -1.546690 0.524936
wb_dma/wire_pt0_sel_i -1.926118 0.217196 0.313736 0.982123 -1.631590 -1.487812 1.825384 -2.511012 -2.900275 -2.513060 -4.368330 0.467662 3.576118 -0.398883 -1.889848 -2.290464 0.706051 0.596591 -2.517313 0.346189
wb_dma_ch_rf/always_11 -0.296330 2.924860 -2.490921 -0.159806 3.053454 1.592939 0.994365 3.694024 -3.803412 -0.166585 -0.450479 -0.911360 -2.726905 -0.106062 -0.385114 -1.942266 1.001032 2.052622 1.504381 -0.306997
wb_dma_ch_rf/always_10 0.769187 2.831124 0.017882 -2.238865 1.745405 2.514448 -1.426252 4.047323 -1.318183 -0.386008 -0.516994 1.828690 -1.968507 -0.092362 2.553815 0.910351 1.183902 0.241303 1.800169 0.705651
wb_dma_ch_rf/always_17 0.435541 2.058142 -0.918367 0.379023 2.193100 -0.503871 0.135679 -0.185731 -2.870745 -0.635156 -0.762219 -0.444383 -1.107191 -0.725269 -5.127473 -4.641286 1.555295 -1.916949 -1.327218 -1.440038
wb_dma_ch_rf/always_19 -0.235913 0.298821 -0.527604 0.722829 0.234096 -2.382388 2.616615 -2.567201 1.777688 1.462338 -0.824725 0.291503 0.604733 0.321327 -1.015639 -2.007527 -0.035302 -0.814620 -1.063491 -0.749831
wb_dma_ch_rf/input_de_csr_we 5.250599 -3.849955 0.586674 -0.701843 2.790463 4.840420 -2.294193 2.633248 -2.114561 0.598122 -4.846777 -2.095891 -1.676897 -1.583095 0.401148 -1.391451 -0.662240 -1.207366 0.456828 1.057822
wb_dma_ch_sel/assign_147_req_p0 1.332172 2.076803 -0.828126 -1.803743 0.987369 -0.533078 -1.180309 2.527456 0.805032 -0.024460 -0.311549 -1.056747 -0.863356 3.270207 1.152357 -0.042763 1.482831 -1.097444 0.918407 -0.515169
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.488249 2.614584 -2.285025 -1.370018 -0.685163 -0.283125 -2.169925 3.981921 -0.762712 -0.430115 0.518954 -2.138130 0.609100 2.971901 3.007255 0.728931 1.042900 -0.522900 1.265949 0.007762
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.794814 1.526487 -1.429572 -0.364184 0.891128 -0.340103 -0.037787 1.958105 -0.478889 0.574326 0.874347 -0.869882 -0.864534 0.621089 1.454026 -0.443792 -0.453791 -1.163483 0.966916 0.028458
wb_dma_wb_if/wire_slv_dout 1.349159 2.493122 2.076332 -0.337011 -5.186758 0.668845 -2.884474 -1.538458 1.070436 1.223712 -0.521994 -1.407759 5.723386 2.870139 1.302371 -2.523911 1.108554 -8.433691 -0.944752 4.387749
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.146845 1.986505 0.353191 0.344598 1.133693 -3.083013 -0.367562 0.384463 -0.032040 0.560134 -1.961948 3.719515 0.403581 -1.030442 -1.751613 -2.202717 2.078695 -5.103878 -1.570405 -0.774908
wb_dma/wire_pointer 1.789010 -1.604635 3.391327 -0.055186 0.159668 3.158301 -0.308859 -1.085882 -0.079481 -0.864487 -1.400042 1.183838 -1.488918 -0.340106 -3.413019 -0.155129 0.313525 3.745857 1.164194 1.296430
wb_dma_de/assign_75_mast1_dout/expr_1 2.945086 -4.469930 -0.449950 1.397668 0.883077 1.319612 -1.806477 0.171470 -1.528383 0.427619 -1.207138 -1.521357 0.411504 -2.562544 0.120259 -0.880364 -1.873564 -3.693716 -1.543670 0.504009
wb_dma/wire_ch3_csr -0.412114 -1.107887 0.727960 0.114355 0.017106 -1.218343 -1.245685 -2.112444 0.396752 2.707828 -4.469269 -0.912079 4.140869 3.217720 0.213494 -0.383345 0.721078 -1.274184 -3.714833 -0.892091
wb_dma_ch_rf/assign_27_ptr_inv -0.003392 -0.816806 0.624845 0.903696 1.132697 1.446473 0.625371 0.257522 -1.155840 -1.545998 2.122345 -1.432850 -2.127842 0.190029 -4.186723 0.159419 0.514328 3.236138 1.479367 -0.468892
wb_dma_de/reg_adr1_inc -0.332368 0.500348 -0.985252 0.743255 -1.438474 -1.376562 -1.363500 0.360933 -1.448613 -1.053597 1.402967 -0.762388 0.773452 1.316014 -0.021105 -0.277961 -0.507226 -0.204295 -0.617021 0.625484
wb_dma_ch_sel/input_ch6_csr -1.264539 -1.279360 0.652247 -0.101038 -1.598014 -0.299993 -0.360520 -2.333884 -0.195834 0.197690 -4.350573 -2.122955 4.385586 2.130622 -0.918668 -0.805253 1.698090 0.402683 -3.292869 -0.332476
wb_dma_de/input_mast0_err 0.871119 2.782768 0.005105 -2.231398 1.904521 2.600950 -1.491341 4.160432 -1.425880 -0.380084 -0.555551 1.749321 -2.119478 -0.050044 2.383190 0.863785 1.270448 0.260769 1.817395 0.603801
wb_dma_de/assign_68_de_txsz/expr_1 1.243411 0.451025 -2.478165 -0.558226 3.845284 -1.643907 0.239472 1.384593 -0.518281 -0.009261 -2.133904 -3.022670 -1.944997 1.065967 -3.177573 -3.268792 2.506077 -2.865326 -0.616538 -3.508250
wb_dma/wire_ch2_csr -0.373262 -1.166609 0.685068 0.042497 -0.047139 -1.140841 -1.362972 -2.087829 0.502375 2.810145 -4.428395 -0.929844 4.255142 3.177994 0.337526 -0.316087 0.572360 -1.307643 -3.663197 -0.991311
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.007008 0.633935 1.506464 -0.295368 1.258112 1.800276 -0.650303 0.491222 -2.070132 -1.004552 -0.065212 3.255707 -1.969566 -1.866781 -0.706866 -0.156515 -0.085644 0.625403 -0.082983 1.183150
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.008447 -0.930783 0.239583 -0.119107 2.118611 1.024662 0.094201 1.281017 -0.302144 -0.880353 0.582689 -0.459414 -2.572572 0.126219 -1.306270 0.802966 0.585688 1.334842 1.174258 -0.652981
wb_dma_rf/input_ndnr 1.656026 -1.162660 -0.118414 -0.303937 2.316837 3.380915 -1.820425 2.846886 -2.811148 -1.432456 -0.556610 -3.874868 -1.611817 0.432380 -3.663494 -0.906374 1.735932 0.332335 1.022071 -0.830542
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.041009 -0.913674 0.227045 -0.128586 2.186925 1.060157 0.101591 1.304710 -0.293231 -0.868957 0.640939 -0.477024 -2.663780 0.133645 -1.332048 0.842038 0.561601 1.304326 1.223983 -0.704411
wb_dma_de/always_19/stmt_1 -3.164006 0.325037 -0.094033 -1.981168 -0.715848 -1.382661 -0.761267 1.202356 1.602382 -1.333485 -1.011123 2.517185 -0.293088 -1.395902 0.964296 2.956073 1.302487 3.034854 0.614293 -2.834170
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.716549 1.593368 0.489067 -0.835715 0.618180 -0.573094 0.327623 -0.719732 1.429926 2.037038 -0.792140 0.900441 0.385588 0.887909 0.461742 -1.700934 -0.196166 -3.197723 -0.567298 0.169475
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.424514 3.015581 1.389594 -2.089781 0.739345 4.529177 -1.586886 1.945220 -1.802691 6.184121 -0.246176 -0.291642 2.504836 -0.594673 1.091904 -1.602964 -4.143111 -2.605369 1.049880 0.629202
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.230882 1.998216 -0.810258 -1.679695 0.972027 -0.616621 -1.063872 2.341066 0.787814 -0.089405 -0.426907 -1.109014 -0.862551 3.254613 0.932786 -0.103242 1.555897 -0.982621 0.816744 -0.546112
wb_dma_de/assign_78_mast0_go/expr_1 -1.215888 1.427229 -0.686113 1.158357 -0.484362 -0.633837 1.035308 -0.864745 -2.009874 0.020963 0.078074 2.467559 0.406207 -1.918052 0.150226 -1.543374 -0.783961 0.448523 -1.010470 1.143157
wb_dma/assign_6_pt1_sel_i 2.977134 -4.501715 -0.449684 1.458404 0.901352 1.371987 -1.715029 0.203014 -1.500798 0.553294 -1.224403 -1.531073 0.460160 -2.561472 0.187186 -0.842239 -1.904120 -3.791669 -1.513884 0.515493
wb_dma/wire_mast1_adr -3.144084 0.320300 -0.099959 -1.956167 -0.732661 -1.273704 -0.774571 1.172344 1.496228 -1.370451 -0.956179 2.377537 -0.246376 -1.369224 0.841432 2.899731 1.279724 3.073519 0.644947 -2.741982
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.182080 1.374106 -0.644045 1.115289 -0.459448 -0.652597 1.030231 -0.805695 -1.953673 0.040324 0.053821 2.321805 0.391749 -1.818851 0.170470 -1.490361 -0.768757 0.397205 -0.996807 1.083755
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.788566 2.892094 -0.047905 -2.310333 1.918662 2.613729 -1.489413 4.184302 -1.432933 -0.407811 -0.714114 1.785912 -2.041459 -0.018959 2.400956 0.788174 1.375816 0.198333 1.750833 0.601403
wb_dma_rf/input_dma_busy -1.140890 2.262527 -2.700749 -1.254119 -1.975286 -2.528132 2.905621 -2.949978 2.944232 -1.827563 -2.884683 1.675201 1.277221 -1.149584 -0.275779 -4.464650 2.340873 1.095962 0.087718 -1.156695
wb_dma_de/reg_adr1_cnt -2.677806 1.505994 -0.393842 0.382659 -0.943963 -1.354190 -1.652668 0.333707 -2.500792 -0.434790 2.511059 -1.200842 0.557067 1.580750 -3.508323 0.424391 -0.912102 3.286432 -0.266314 -1.953922
wb_dma_ch_sel/always_42/case_1/stmt_4 3.483248 -4.874371 2.622432 -0.028725 1.513749 2.508767 -1.576878 -0.673459 0.283473 -1.003562 -3.739244 0.981733 -1.475232 -1.611914 -1.626215 0.373861 0.500512 0.140595 -0.534975 0.625259
wb_dma_ch_sel/always_42/case_1/stmt_2 1.681107 -2.359055 0.890394 0.870157 1.641154 1.306535 -1.395074 0.014661 -2.421103 -1.514489 -0.977704 2.081431 -1.340555 -2.958581 -1.508365 -0.452929 0.016569 -1.456080 -1.506617 0.661232
wb_dma_ch_sel/always_42/case_1/stmt_3 2.862176 -3.889924 1.578985 -0.161269 2.092318 1.907877 -2.330709 0.684474 -0.581892 -1.544593 -1.069809 -0.280163 -1.699474 -1.220367 -1.856724 0.928472 0.760111 -1.902082 -0.617609 -0.374621
wb_dma_ch_sel/always_42/case_1/stmt_1 2.518138 -1.231720 0.169092 -1.568349 0.576738 -0.801109 2.239015 -0.932386 1.378526 1.786404 -4.170919 -3.696067 2.460180 0.851487 1.991557 -0.638066 -0.952814 -2.023790 -1.130466 -0.511044
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.730489 -2.532109 2.423251 0.895460 -2.458209 -0.707134 1.672122 -5.105394 0.997406 -0.557176 -3.735847 -1.386964 3.236815 0.731754 -2.870462 -1.489363 1.739061 0.809378 -2.871786 1.099832
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.337380 3.867252 -1.358616 -2.328015 -0.561522 -1.840245 -3.057839 3.521437 1.186012 2.243755 2.728544 -2.087677 1.710014 4.801482 3.599048 0.686752 -1.662498 -4.581771 1.365283 -0.326772
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.202664 1.427285 -0.673069 1.197901 -0.477262 -0.659365 1.057687 -0.865285 -2.011133 0.008753 0.068434 2.477043 0.368266 -1.937547 0.133572 -1.552720 -0.818237 0.411484 -1.028971 1.146050
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.524224 3.056949 1.411437 -2.193010 0.952623 4.638260 -1.685714 2.107184 -1.838296 6.397689 -0.258298 -0.312559 2.445717 -0.608967 1.129795 -1.596006 -4.285812 -2.734296 1.101380 0.478411
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.639628 -1.045003 -0.089701 -0.387362 2.205593 3.277678 -1.862148 2.847489 -2.765883 -1.380644 -0.716921 -3.815421 -1.511460 0.463241 -3.489216 -0.953028 1.763166 0.198615 0.933901 -0.805307
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.946512 -1.168774 2.333424 -1.997677 -0.237362 2.333178 -1.109995 -0.035778 -0.255101 -3.753071 -0.104794 -0.472552 -1.706781 -0.045273 -0.107414 1.655717 1.086954 0.828813 0.207405 1.143252
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.110489 2.482082 -2.093698 -1.267388 1.440939 1.238326 -0.094749 3.296953 -1.605886 0.670150 -1.288267 -2.921999 -0.406192 1.643872 0.767754 -1.310584 1.272071 0.377197 1.274249 -0.735093
wb_dma/wire_txsz 0.292050 1.934205 -0.813442 0.270324 1.934067 -0.361391 -0.079617 -0.235412 -2.969083 -0.788206 -0.826125 -0.502448 -0.870042 -0.823095 -5.164546 -4.478223 1.580780 -1.656702 -1.361553 -1.449360
wb_dma_de/always_14/stmt_1 0.828040 2.798359 0.000880 -2.214297 1.869401 2.585609 -1.488915 4.118003 -1.401213 -0.392729 -0.446768 1.823681 -2.110310 -0.073550 2.476815 0.927999 1.171236 0.228217 1.806090 0.670560
wb_dma_wb_slv/reg_rf_ack 1.235076 3.012536 -2.663995 -0.842040 -0.428714 -1.490198 -2.631197 4.560270 -0.296886 0.276951 3.324268 -1.019818 -0.127622 2.829930 4.632044 1.087729 -0.853647 -3.339544 1.654269 0.942762
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.582024 2.732059 -1.407919 -1.981179 2.041311 -2.979944 -3.183869 2.131112 -1.507490 0.009233 -0.886838 1.465693 -0.724673 0.763647 -0.793423 -0.685812 0.988304 -2.719422 -1.735073 -3.614311
wb_dma/wire_de_csr_we 5.022745 -3.576249 0.508184 -0.740249 2.677134 4.726786 -2.367644 2.691985 -2.123975 0.536646 -4.765220 -2.086009 -1.570891 -1.438821 0.362972 -1.420802 -0.472154 -1.150953 0.461969 1.008569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.455279 2.707990 -2.451070 -1.294588 -0.725587 -0.386191 -2.214864 4.110794 -0.892647 -0.418104 0.656894 -2.362341 0.738401 3.126256 3.003347 0.607028 0.925673 -0.588385 1.241873 0.052231
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.345167 1.888706 -3.420739 1.471845 -2.450243 -5.251283 0.013238 0.943373 0.612180 -2.821979 0.531073 0.517398 -0.356110 1.328632 4.054363 -1.585316 1.932576 -0.980478 -1.673524 2.558736
wb_dma/wire_ch1_txsz 0.802248 -1.552705 0.779846 0.891926 -0.342071 0.441585 -1.546657 -1.119287 -2.175544 -0.728627 -1.565670 2.463305 1.016654 -3.068193 -0.358170 -1.147084 -0.474247 -2.746025 -2.586127 1.267455
wb_dma_rf/inst_u9 0.765326 2.873619 -0.071934 -2.220620 1.871045 2.614776 -1.398109 4.125358 -1.503147 -0.381239 -0.694040 1.652327 -1.986419 -0.040335 2.306747 0.707735 1.296645 0.270434 1.752249 0.601756
wb_dma_rf/inst_u8 0.717047 2.860366 0.053512 -2.215495 1.704826 2.544097 -1.480708 3.960445 -1.345628 -0.390174 -0.607069 1.871007 -1.850525 -0.139275 2.452397 0.832608 1.235913 0.168181 1.698008 0.718591
wb_dma_rf/inst_u7 -1.335891 -1.228349 0.572640 -0.047948 -1.695027 -0.329258 -0.444846 -2.237561 -0.050294 0.174056 -3.913915 -2.105609 4.392648 2.225034 -0.945335 -0.709690 1.760473 0.398051 -3.065092 -0.329028
wb_dma_rf/inst_u6 -1.144337 -1.350335 0.688455 -0.013373 -1.586470 -0.116278 -0.314301 -2.343484 -0.201332 0.175167 -4.128140 -2.117575 4.221725 2.067614 -0.848718 -0.750844 1.640861 0.532895 -3.145468 -0.129302
wb_dma_rf/inst_u5 -1.196408 -1.505162 0.506660 -0.012850 -1.531920 -0.264572 -0.399257 -2.191959 0.002328 0.223637 -4.123299 -2.172127 4.301745 2.127002 -0.817014 -0.700583 1.741931 0.362748 -3.092560 -0.306347
wb_dma_rf/inst_u4 -1.241275 -1.193800 0.588621 0.034487 -1.638179 -0.244147 -0.170980 -2.382859 -0.074873 0.119816 -4.049272 -1.783659 4.181789 1.978157 -0.934985 -0.923613 1.793702 0.488275 -3.033715 -0.098451
wb_dma_rf/inst_u3 -1.103530 -1.372286 0.478592 0.015661 -1.638277 -0.277836 -0.448876 -2.221465 -0.064668 0.094685 -3.967628 -2.035718 4.312147 2.212889 -0.719247 -0.767326 1.739242 0.188760 -3.170264 -0.169687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.145360 2.364594 -1.511366 -2.108983 0.661986 0.946200 -0.931989 3.870737 0.566752 0.621236 -0.635028 -1.598287 -0.039075 1.928074 3.225193 0.977625 1.438753 -0.395475 1.976413 -0.564002
wb_dma_rf/inst_u1 -1.206983 -1.207814 0.640143 -0.232155 -1.724566 -0.241855 -0.354826 -2.261155 -0.012518 0.072378 -4.077257 -1.961607 4.307133 2.050880 -0.680692 -0.697256 1.678338 0.359970 -3.082539 -0.241684
wb_dma_rf/inst_u0 -1.457968 0.343607 -0.117327 -0.147250 -3.397182 -1.471711 0.890332 -3.193872 0.280059 -1.093867 -4.375585 -1.163355 4.872783 0.572706 -1.151984 -2.882464 1.900973 -0.459848 -2.223094 0.408299
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.537601 1.740125 -1.991361 -0.955418 0.777500 2.379867 -0.005628 3.095411 -4.139955 3.205259 -1.924538 -3.945896 1.923711 -1.594985 -0.686282 -2.368391 -2.486315 1.136671 0.677217 -1.639181
wb_dma_inc30r/assign_2_out -3.775891 2.504154 -0.161289 -0.401431 1.004599 -1.000306 1.936573 -0.456856 -0.991886 2.419563 0.008833 -1.457587 0.224544 0.212756 -2.954391 0.012742 -0.910603 4.523330 0.222032 -3.636776
wb_dma/wire_mast1_din 2.883898 -4.496935 -0.478241 1.430043 0.764761 1.309537 -1.732351 0.081012 -1.556907 0.444030 -1.300152 -1.622560 0.551010 -2.625419 0.108507 -0.926760 -1.913508 -3.691597 -1.585549 0.505399
wb_dma_ch_sel/assign_2_pri0 0.860569 1.669648 -1.880568 -1.425804 3.493386 2.293189 -0.037169 4.609514 -1.918180 -0.140443 -0.689528 -3.432389 -2.911995 1.842772 -0.462995 -0.515945 1.831695 1.622984 2.480599 -1.391307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.432299 2.710947 -2.350129 -1.290343 -0.670091 -0.370368 -2.218015 4.075338 -0.882938 -0.455084 0.687338 -2.216022 0.611851 3.052630 3.004635 0.656683 0.952144 -0.572216 1.242449 0.055677
wb_dma_rf/input_de_adr0_we 0.000288 -0.102913 0.621032 -0.920169 -0.716932 -0.265728 -0.860496 0.602169 2.252502 -0.030683 0.656347 1.423571 0.341821 0.262462 2.484120 2.327414 0.204009 -0.776869 0.703171 0.179142
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.951131 -1.062203 2.200257 -1.979435 -0.106318 2.290970 -1.059801 0.080790 -0.319553 -3.756048 -0.098912 -0.434640 -1.847942 -0.107316 -0.111673 1.601687 1.105614 0.830131 0.244338 1.078234
wb_dma_wb_mast/always_1/if_1/stmt_1 0.055659 -2.267441 1.150316 0.586750 -3.422883 -1.140337 -0.328026 -2.586633 1.468039 -0.066024 -5.776114 -0.772790 2.292786 0.221093 0.543082 -2.311478 0.798942 0.250247 -4.136835 1.638942
wb_dma_ch_sel/always_48/case_1/cond 1.032977 0.562333 1.505447 -0.317390 1.275570 1.799460 -0.609627 0.513233 -1.977833 -1.018578 -0.024072 3.176757 -2.024508 -1.818404 -0.725737 -0.075965 -0.102963 0.646500 -0.068245 1.168096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.528718 2.759833 -2.394414 -1.376642 -0.766751 -0.399663 -2.246920 4.038411 -0.897309 -0.469451 0.543069 -2.282067 0.735770 3.127067 2.983204 0.558990 1.035255 -0.508844 1.186407 -0.001053
wb_dma_rf/input_wb_rf_we -1.344602 0.340761 -1.977752 -2.900750 -4.520038 1.191159 -2.378508 -5.311145 -0.034510 -2.084060 -2.856047 -3.219860 2.080282 0.853141 0.895868 -3.423849 0.552684 0.076359 -2.502791 -0.633992
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.964739 0.561625 1.504765 -0.277660 1.198309 1.782793 -0.618976 0.438853 -2.043823 -1.011114 -0.046430 3.183977 -1.968534 -1.855195 -0.737160 -0.065809 -0.098301 0.688252 -0.094240 1.182793
wb_dma/assign_7_pt0_sel_i -1.869229 0.335824 0.475435 0.842225 -1.329654 -1.467136 2.070564 -2.364148 -2.695917 -2.439564 -4.204201 0.646754 3.195142 -0.254516 -1.880492 -1.973883 0.685155 0.816786 -2.177195 0.201904
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.016508 -0.800855 0.592733 0.920869 1.110537 1.448725 0.621386 0.271320 -1.158050 -1.545376 2.134749 -1.458454 -2.147955 0.237560 -4.192087 0.140040 0.502298 3.260265 1.454568 -0.480421
wb_dma_wb_mast/wire_mast_pt_out -0.785077 -1.047567 -0.726850 1.281195 -1.218002 -2.190294 -0.183159 -1.185412 -0.011503 -1.885967 -2.320722 0.311632 0.505069 -0.318227 0.226562 -1.551870 2.455025 0.744615 -3.399661 0.846115
assert_wb_dma_ch_arb/input_state -0.133135 2.557231 -2.141649 -1.240268 1.470040 1.209197 -0.084856 3.358547 -1.607307 0.699733 -1.117803 -2.904817 -0.516219 1.666136 0.870078 -1.294137 1.200724 0.320652 1.329765 -0.698125
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.024972 -0.911631 0.251157 -0.120101 2.157357 1.056384 0.055620 1.296754 -0.321724 -0.828168 0.624726 -0.403347 -2.644704 0.143698 -1.317675 0.847415 0.553960 1.299998 1.169345 -0.644037
wb_dma_de/always_8/stmt_1/expr_1 0.539076 3.214269 -0.964358 -0.744707 2.651606 0.668181 1.742964 1.082234 -1.819288 1.084012 -2.068338 0.559026 -1.562723 0.102962 -0.911527 -3.257945 1.070719 0.162358 0.039415 -0.256822
wb_dma/wire_ch0_csr 0.995912 0.737305 0.445824 -2.207144 -0.124371 -2.202860 -0.132708 -0.603674 0.199459 2.166370 -6.594357 1.226669 3.482246 0.078385 0.119886 -2.039959 -0.914665 -0.175826 -1.662919 -2.119216
wb_dma_de/assign_69_de_adr0/expr_1 -1.906576 1.267638 0.283915 -3.628244 -3.639862 1.648603 0.722275 -0.307925 2.708457 -0.036966 -2.728593 -2.644184 4.569480 -0.064656 4.564590 1.380710 0.906105 0.691840 0.349232 -0.146249
wb_dma_wb_slv/wire_pt_sel -2.385466 -2.606470 -2.439056 2.898335 -4.582214 -2.649418 2.122937 -2.898678 -2.887555 -4.091364 -6.798238 -2.386346 7.108909 -3.462177 -0.653928 -4.522058 2.278258 -1.494829 -4.553250 1.621740
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.017052 2.281100 1.471036 0.571577 0.551113 -1.090528 2.462647 -0.277724 0.965642 2.529528 -3.859179 5.118967 0.227284 -0.513686 0.254996 -1.929405 0.891900 -0.019817 0.242931 1.664883
wb_dma_ch_sel/wire_de_start -1.872853 2.813447 -0.402604 -0.139917 0.760542 -4.567017 -2.387252 1.422527 -1.526064 0.606401 -0.941444 3.190386 0.756448 0.347747 -2.208802 -0.892096 1.168556 -3.392345 -2.082552 -2.693491
wb_dma_wb_mast/assign_3_mast_drdy 0.064788 -2.390503 -0.336891 1.666993 1.971615 3.132303 -3.669321 3.392756 -1.470469 -1.251356 -1.309756 0.255767 -0.210342 1.399535 -0.070660 0.973991 4.916646 -2.811167 -0.753305 1.468801
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.378868 -1.013698 -0.951972 -0.657137 3.466049 0.661410 0.161985 1.282271 -0.341814 0.533156 -2.976492 -2.653389 -1.414704 0.672093 -1.871439 -2.202022 1.791099 -2.255904 -0.425690 -1.750622
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.054936 2.252930 -1.482166 -2.078479 0.764352 0.954764 -0.971464 3.865618 0.559110 0.623802 -0.561357 -1.450609 -0.217055 1.813872 3.158327 1.019364 1.408528 -0.484808 1.949196 -0.575722
wb_dma_de/always_5/stmt_1 1.762885 1.957183 -0.430639 -1.778780 3.219010 1.162097 0.860132 1.871887 0.027685 1.056138 -2.050233 -1.573432 -2.103184 1.803234 -1.006097 -1.832245 1.683954 -0.222873 1.056892 -1.287800
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.212427 1.435708 -0.656406 1.128860 -0.491070 -0.642809 1.056869 -0.832896 -1.995700 0.023210 0.066412 2.407051 0.380481 -1.904817 0.157978 -1.518947 -0.775656 0.404184 -1.010960 1.109208
wb_dma_de/input_mast1_err 0.809290 2.785482 -0.038906 -2.213404 1.748177 2.523144 -1.466494 4.058811 -1.287638 -0.351029 -0.526815 1.664040 -1.961966 0.038538 2.497382 0.872427 1.192398 0.155790 1.759828 0.636843
wb_dma_de/reg_mast0_adr -1.266168 -1.600535 -0.725553 3.237455 -1.263464 0.080684 -3.286158 0.744920 -1.250885 -1.135202 1.103322 -1.105791 1.930320 3.968409 -1.478962 0.048808 3.281194 -1.848993 -1.687824 2.024017
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.828055 -3.917006 2.074711 -1.037132 1.488653 1.583837 -3.062685 1.319662 1.590065 -1.556703 -0.304397 1.143885 -1.492920 -0.942315 0.578112 3.229747 0.936548 -2.482667 0.172249 -0.260439
wb_dma_ch_rf/assign_15_ch_am0_we -0.079200 -1.744919 -1.859386 1.541222 0.808755 1.846691 0.403339 1.213970 0.159538 2.553653 0.015357 -0.692238 1.463158 -0.142510 1.794007 -0.229458 -0.485458 -0.114677 0.693946 0.435182
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.199338 -0.801885 2.150429 -1.397629 1.703337 2.410587 -1.616007 1.217492 -0.098674 -1.011263 -0.058414 0.951605 -2.378925 -0.082589 -0.853163 1.354326 0.571213 0.223255 0.903025 0.164215
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.018847 -0.882003 0.237470 -0.164757 2.137860 1.061674 0.083139 1.291466 -0.285014 -0.868367 0.574039 -0.463935 -2.600042 0.139698 -1.305646 0.820909 0.567231 1.309708 1.189727 -0.669988
wb_dma_rf/inst_u2 -1.423077 -2.035684 0.455742 -0.338366 -2.452982 0.109098 -0.754844 -4.026809 -0.006462 0.041414 -4.283111 -2.921408 4.614352 2.696185 -0.760574 -1.100876 1.804581 0.588760 -3.780429 -0.124489
wb_dma_ch_rf/wire_ch_adr1_dewe -0.342626 0.515689 -0.992038 0.734981 -1.493143 -1.359818 -1.334481 0.349567 -1.465080 -1.043274 1.378383 -0.774445 0.757325 1.313966 -0.047776 -0.288948 -0.502906 -0.193223 -0.612683 0.628947
wb_dma_ch_rf/always_17/if_1 0.394272 1.957793 -0.868742 0.255722 1.952640 -0.588302 -0.050656 -0.291051 -2.768711 -0.747825 -0.868485 -0.368444 -0.963067 -0.799557 -5.101170 -4.597008 1.606013 -1.940892 -1.407724 -1.484020
wb_dma_de/assign_71_de_csr 3.310042 -4.712788 2.504374 0.024640 1.260663 2.318323 -1.425529 -0.871252 0.385218 -0.836090 -3.845218 0.937928 -1.190268 -1.561212 -1.521471 0.198957 0.449812 0.091921 -0.642563 0.652091
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.152624 1.429322 -0.647243 1.122140 -0.390455 -0.623220 1.021536 -0.787440 -1.979117 0.035536 0.086370 2.373027 0.321885 -1.823117 0.137340 -1.470310 -0.762446 0.385482 -0.972547 1.072333
wb_dma_ch_sel/always_42/case_1 2.614244 -0.847881 0.921478 -1.136660 0.309042 -0.273062 2.893728 -2.119079 0.789242 2.658780 -6.333133 -0.649793 2.657564 -0.284640 2.583662 -1.649359 -1.692189 -0.240435 -1.546925 0.891300
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.158656 -3.132847 3.113541 -1.827379 0.553543 0.884410 -3.473171 -0.345564 2.405677 -1.423087 -3.152572 2.985473 -1.013474 -1.123547 -0.159904 1.451901 1.293041 -2.132272 -0.508430 -0.322132
wb_dma_ch_sel/always_6/stmt_1 2.633474 -2.222792 2.218463 -2.085295 1.288947 0.303350 -4.418851 1.133361 1.625513 -2.281391 -0.193597 1.858696 -1.555570 -0.691261 -0.392093 2.434311 1.670431 -4.198860 -0.486595 -1.383255
wb_dma_ch_rf/reg_ch_chk_sz_r 0.638150 3.291617 -1.095663 -0.732576 2.830630 0.645767 1.825543 1.153819 -1.896322 1.079313 -2.013056 0.546787 -1.770685 0.050806 -0.963208 -3.355965 1.008584 0.196833 0.116588 -0.294669
wb_dma_ch_sel/always_3/stmt_1 1.663564 -1.062850 -0.143061 -0.403464 2.371828 3.409114 -1.865643 3.010500 -2.867692 -1.452772 -0.633743 -3.963343 -1.628788 0.506810 -3.629602 -0.950208 1.819907 0.314013 1.075624 -0.858489
wb_dma/wire_pointer2_s -0.472716 -1.510913 0.080352 -0.014356 -2.004927 -0.184222 -0.201885 -3.007954 0.283056 -0.950365 -1.076779 -1.260540 1.244025 0.578817 -0.395351 -0.699185 0.445226 0.435904 -1.607881 0.415789
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.055226 0.607096 1.485873 -0.247900 1.334167 1.836998 -0.673270 0.543067 -2.074212 -1.003094 0.095547 3.323057 -2.106952 -1.913549 -0.702486 -0.033228 -0.176791 0.671608 -0.051816 1.220643
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.261280 -1.267609 -1.668939 3.065153 -2.185624 -3.240391 1.277526 -0.871250 0.647485 -1.706538 -1.872302 1.057660 2.191273 -1.749448 0.426239 -1.659691 2.915801 0.996650 -3.009285 1.412233
wb_dma_ch_rf/input_de_txsz 1.383814 -0.960268 -2.830697 0.399609 4.155952 -0.418859 1.631778 1.718760 -0.655823 0.760315 -2.302231 -4.038173 -1.884483 1.021276 -2.205220 -2.688013 1.834413 -1.283197 0.048260 -2.576208
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.884880 -1.069192 2.184030 -1.955920 -0.183869 2.224018 -1.017463 -0.029495 -0.294317 -3.739650 -0.189825 -0.448352 -1.718407 -0.078269 -0.147915 1.509750 1.151693 0.831257 0.157124 1.082953
wb_dma_wb_if/input_pt_sel_i -0.370990 -2.176720 0.459739 1.014021 -1.734963 -0.665438 0.932109 -2.811920 -3.122055 -2.437585 -5.480947 -0.963615 4.198316 -1.537507 -1.668765 -2.548481 -0.174675 -1.350215 -3.358618 0.448921
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.157712 2.331527 -1.556807 -2.094928 0.763179 0.939675 -0.872649 3.875024 0.536586 0.609074 -0.635676 -1.560860 -0.156092 1.902269 3.180100 0.965184 1.448491 -0.350377 1.951756 -0.616535
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.301785 -0.857412 2.246138 -1.390544 1.767856 2.471153 -1.680183 1.291090 -0.106283 -1.078012 -0.055399 0.967427 -2.493694 -0.099074 -0.890709 1.455145 0.627497 0.249412 0.935824 0.177503
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.636547 -5.506138 1.643209 2.317929 1.995513 3.082992 -4.144908 1.059672 -0.292725 -1.572357 -1.035496 -0.708276 -0.433724 1.604957 -3.079930 1.245479 4.416524 -3.390971 -1.546898 0.968169
wb_dma/wire_mast0_go -1.230275 1.356560 -0.640224 1.104586 -0.516496 -0.662544 0.996266 -0.856294 -1.911949 0.048299 0.059593 2.314959 0.444220 -1.838192 0.144112 -1.502099 -0.731305 0.369858 -1.017555 1.052752
wb_dma_ch_rf/always_1/stmt_1 -0.222592 0.106921 0.086877 -0.150995 -0.499755 -2.594246 1.708527 -1.954736 3.877664 1.403513 -0.189375 1.668299 0.951244 0.592248 1.440988 0.332507 0.195989 -1.557626 -0.400854 -0.572600
wb_dma_ch_rf/always_10/if_1 0.603452 2.821284 -0.053299 -2.214805 1.696741 2.608046 -1.385858 4.001566 -1.447693 -0.411104 -0.750360 1.612139 -1.832153 -0.019715 2.310650 0.789025 1.352522 0.414826 1.733165 0.598600
wb_dma_ch_sel/assign_165_req_p1 -1.262610 1.499606 -0.686230 1.146538 -0.493262 -0.648921 1.024130 -0.802586 -2.017669 0.063122 0.075774 2.397082 0.398149 -1.894642 0.200155 -1.530137 -0.772544 0.435075 -1.013705 1.089868
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.618818 3.246150 -0.936022 -0.755102 2.621351 0.580754 1.764918 0.940809 -1.757238 1.100034 -2.059277 0.735137 -1.617820 0.033774 -0.887983 -3.310138 0.986185 0.085811 0.041682 -0.187237
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.749471 -3.903627 -0.281960 0.969256 2.566605 0.625865 -0.771398 0.843771 -0.732966 -1.378989 -0.336173 -1.535433 -2.009682 -0.992056 -2.201013 0.477106 0.698805 -0.787015 -0.265902 -1.190997
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.697258 -2.189275 2.275437 -2.139885 1.300780 0.367846 -4.453797 1.231321 1.606400 -2.241997 -0.177802 1.916823 -1.619085 -0.761050 -0.314796 2.494668 1.625343 -4.170498 -0.439810 -1.348897
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.901612 -3.724352 1.567949 -0.222734 2.214792 1.977618 -2.361643 0.861347 -0.620676 -1.550812 -1.060342 -0.194900 -1.880930 -1.140376 -1.816425 0.961640 0.785866 -1.795628 -0.538424 -0.415989
wb_dma_ch_sel/always_2/stmt_1 0.911717 1.704681 -1.888516 -1.383897 3.512628 2.269824 -0.057956 4.655872 -1.894526 -0.147479 -0.626893 -3.328089 -3.035872 1.775440 -0.398005 -0.461912 1.776740 1.562459 2.488212 -1.369905
wb_dma_ch_sel/assign_115_valid 1.747330 1.686923 0.234150 -2.668767 2.550256 1.001964 0.036656 2.324981 2.173302 0.997186 -1.562534 -0.311949 -1.777608 2.044203 1.168581 0.371162 2.000057 -0.853647 1.658824 -1.111884
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.680002 -0.139609 -1.584190 0.389935 2.087574 2.677919 4.137335 0.493370 -1.793848 4.279689 -6.078611 -0.972424 0.340349 -4.344926 -0.376607 -3.945413 -1.262863 3.145139 0.631274 -0.870874
wb_dma/wire_de_txsz 1.211758 0.529080 -2.515298 -0.640325 3.842936 -1.700693 0.116185 1.435321 -0.558433 -0.095067 -2.185669 -3.147290 -1.891339 1.116675 -3.181237 -3.375263 2.600848 -3.028443 -0.645248 -3.609660
wb_dma_wb_slv/input_slv_pt_in -0.616741 -1.093176 -0.579295 1.233299 -1.024467 -2.163210 -0.230766 -1.205470 -0.037468 -1.883267 -2.437396 0.552926 0.272728 -0.382464 0.141688 -1.556671 2.426068 0.732652 -3.506673 0.889086
assert_wb_dma_ch_sel/input_ch0_csr 1.082317 -0.924656 0.259056 -0.153405 2.215067 1.093257 0.023392 1.361726 -0.331029 -0.916365 0.602157 -0.453358 -2.728351 0.119324 -1.339216 0.869436 0.598599 1.354188 1.245774 -0.690725
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.579351 -3.913729 1.879343 1.211092 1.860965 1.830716 -5.282535 0.773853 -0.193502 -2.353434 -0.781553 0.174378 -0.767874 1.629689 -4.035174 0.547493 4.933261 -4.784837 -2.083858 -0.130412
wb_dma_ch_sel/assign_149_req_p0 1.313481 2.057596 -0.745503 -1.734323 0.906525 -0.485080 -1.285960 2.535726 0.670147 -0.070866 -0.115549 -1.031618 -0.838106 3.240676 1.223176 0.039247 1.315666 -1.129184 0.899877 -0.377054
wb_dma_de/wire_adr0_cnt_next -3.726196 -0.072899 -0.666268 -2.439729 -1.707545 0.749934 -0.515794 -0.554127 0.403962 0.646778 -2.136326 -2.471415 4.080599 0.247606 1.444666 1.613286 -0.021349 3.627063 -1.057143 -3.306078
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.202644 0.184427 0.986126 1.580677 -1.019973 1.270441 -1.643189 1.808132 -0.982033 3.707977 -3.482121 0.643512 3.916604 0.144157 -2.239991 -1.196008 1.371308 -0.607437 -0.073986 0.150510
wb_dma_ch_rf/always_23/if_1/block_1 -1.226571 0.648897 -0.540222 1.681918 -2.210090 -0.768032 -0.806057 -0.443725 -2.305164 -1.567456 2.824142 -1.741312 1.067954 1.355343 -2.915425 -0.940303 -0.508747 1.720851 -0.198298 0.762014
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.993782 -1.136164 2.268195 -2.023149 -0.216613 2.341550 -1.131996 -0.021472 -0.310059 -3.824933 -0.141132 -0.463489 -1.742566 -0.082504 -0.101168 1.609365 1.144274 0.786537 0.195776 1.175334
wb_dma_rf/wire_ch0_txsz 1.602865 1.242272 0.169741 -1.456710 1.710397 -1.593613 -1.780557 -2.088526 -0.237758 -1.650423 -0.506774 -1.081371 -2.467887 1.516272 -4.183581 -3.720441 1.777494 -4.000463 -2.779910 -2.564562
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.457385 1.861649 -0.066795 -1.512192 -1.626657 -0.000830 -0.255504 0.560616 -0.125082 -3.215065 1.384092 -3.113427 -0.127104 3.246065 -0.788279 -0.224350 1.705461 1.172312 0.735522 0.742600
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.482046 -0.290632 3.724401 -2.844384 0.109008 1.302635 -2.690820 -0.005783 2.908488 -0.915931 -2.028230 4.133521 -1.642361 -0.006828 0.661223 1.912128 1.094972 -0.095959 0.937595 0.284629
wb_dma_de/always_6/if_1/if_1 0.262826 2.048244 -0.755581 0.161053 1.968529 -0.468750 0.001295 -0.371031 -2.804535 -0.810351 -1.156334 -0.493870 -0.835649 -0.669863 -5.333607 -4.690047 1.832431 -1.689844 -1.481588 -1.596889
wb_dma_ch_sel/assign_128_req_p0 0.202858 2.246003 -3.234716 0.158423 2.039181 -1.447833 1.174068 2.132735 -1.632305 0.225456 -0.114536 -3.770695 -1.436674 3.250717 -1.528242 -2.719617 1.151863 0.684779 0.646103 -1.410788
wb_dma_de/assign_77_read_hold/expr_1 -1.145778 1.367336 -0.642722 1.080313 -0.430568 -0.563916 0.964189 -0.754173 -1.931095 0.014163 0.054001 2.325277 0.354929 -1.803316 0.134361 -1.445388 -0.759671 0.405467 -0.950766 1.036744
wb_dma_de/wire_de_adr0 -1.791242 1.276854 0.420277 -3.761389 -3.629668 1.804276 0.793470 -0.380374 2.641698 -0.105873 -2.794854 -2.703394 4.446582 -0.199592 4.529166 1.444065 0.883438 0.831717 0.353696 -0.176178
wb_dma_de/wire_de_adr1 -1.019893 0.045515 0.408139 1.052925 -0.989769 0.436147 0.518985 -0.992657 -0.833261 -0.608851 1.436830 -1.002174 0.479001 0.092862 -2.908228 -0.649826 -0.042472 1.900577 0.258802 0.173495
wb_dma_wb_mast/always_4 -1.155198 1.399278 -0.639869 1.073007 -0.463530 -0.609375 0.983015 -0.739762 -1.909146 0.049295 0.045891 2.253289 0.384052 -1.779598 0.179681 -1.493149 -0.722743 0.385293 -0.931226 1.056709
wb_dma_wb_mast/always_1 -0.041492 -2.057050 1.070902 0.706476 -3.427449 -1.215161 -0.436338 -2.564541 1.130966 -0.253043 -5.666989 -0.852960 2.245469 0.344652 0.255848 -2.536400 0.802812 0.336128 -4.231955 1.733968
wb_dma_rf/wire_ch3_csr -0.322283 -1.263131 0.876868 0.031335 -0.038222 -0.891367 -1.400360 -2.084652 0.592848 2.870374 -4.401649 -0.968949 4.168040 3.029291 0.331972 -0.203302 0.623520 -1.536168 -3.617941 -0.898144
wb_dma_ch_rf/reg_ptr_valid 1.675596 -1.663071 3.510722 -0.097843 -0.173920 3.108827 -0.305333 -1.357808 -0.001845 -0.972194 -1.358853 1.229739 -1.276235 -0.408261 -3.468108 -0.123985 0.277766 3.820106 1.014290 1.373302
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.971872 0.538343 1.448636 -0.261182 1.173147 1.742360 -0.610348 0.423913 -1.950821 -0.964879 0.001853 3.110746 -1.912018 -1.809498 -0.698103 -0.065830 -0.103537 0.603993 -0.081663 1.165188
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.448436 2.661154 -2.362771 -1.274437 -0.773722 -0.429136 -2.291520 4.036466 -0.935648 -0.503187 0.672838 -2.265816 0.705416 3.088714 2.993457 0.610872 0.952882 -0.595295 1.171462 0.113578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.553751 2.652462 -2.364116 -1.239598 -0.809736 -0.398330 -2.256163 3.952612 -0.938884 -0.491639 0.564163 -2.311134 0.743542 3.126318 2.933331 0.608523 0.985164 -0.510593 1.127760 0.074183
wb_dma_ch_sel/always_9/stmt_1 2.261878 -0.875350 2.123798 -1.306702 1.825862 2.388089 -1.569278 1.273561 -0.093601 -1.016000 0.000244 0.912459 -2.547529 -0.066276 -0.910241 1.399491 0.565931 0.248945 0.941110 0.113407
wb_dma_rf/assign_6_csr_we/expr_1 1.790035 3.880863 0.416370 -2.782057 -0.239135 -0.148614 1.957019 -1.788438 1.832640 0.305567 -3.908082 3.480679 -2.245480 0.615988 3.083030 -2.742378 0.638833 0.911048 0.747982 1.977529
wb_dma_ch_sel/assign_154_req_p0 1.260724 1.952619 -0.635168 -1.787905 0.843955 -0.449116 -1.257427 2.422629 0.814257 -0.121846 -0.300343 -1.017503 -0.787133 3.255945 1.116936 0.083649 1.508894 -1.036049 0.852514 -0.436784
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.031953 -0.784798 -3.073745 0.975421 4.450964 -1.743649 1.395040 2.015996 0.042887 1.449782 0.240725 -2.706917 -2.681229 0.699391 -0.749357 -2.293258 0.054560 -3.966265 0.371727 -1.793942
wb_dma/wire_ch5_csr -1.113276 -1.427218 0.742110 -0.043666 -1.662390 0.079179 -0.492180 -2.154934 -0.198280 0.007457 -4.043314 -2.171375 4.294819 2.082906 -1.035239 -0.765438 1.793657 0.459400 -3.042314 -0.092189
wb_dma_ch_pri_enc/wire_pri10_out 0.920500 0.587816 1.418878 -0.205727 1.217059 1.708942 -0.558374 0.393791 -2.005826 -1.012521 -0.041327 3.166883 -1.923766 -1.851181 -0.750234 -0.174089 -0.083540 0.642572 -0.104222 1.184692
wb_dma_ch_rf/assign_20_ch_done_we 1.074295 0.058328 -1.014115 -0.302137 2.312592 -0.155181 0.357925 0.990520 -0.165804 0.519614 -2.332550 0.928096 -0.638079 -0.913677 0.573364 -1.413211 1.289523 -2.491591 -0.753618 -0.560060
wb_dma_wb_mast/input_wb_ack_i -1.457412 -1.808205 -0.264027 2.972513 -2.859115 -1.176455 -1.801382 -1.880132 0.061314 -1.056514 -5.903375 0.591678 1.601261 1.133125 0.215001 -3.911992 4.665414 -0.055378 -6.032683 3.272050
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.331702 1.783492 -0.897779 0.315687 1.936637 -0.470117 0.034862 -0.337000 -2.824060 -0.743300 -1.017332 -0.701788 -0.792320 -0.674372 -5.162900 -4.599897 1.648747 -1.740668 -1.438610 -1.472441
wb_dma_rf/input_dma_rest 0.652974 -1.212432 1.144412 0.268329 -0.711032 0.559294 0.746774 -1.603628 0.903637 0.530184 -2.823323 1.308569 0.436602 -0.450990 0.151621 -0.615315 -0.281961 1.904379 -0.112131 1.031544
wb_dma_ch_sel/always_5/stmt_1 -1.607765 2.584093 0.416152 -0.722696 2.237196 -3.628694 -0.921811 1.040882 -0.196766 1.735409 -2.050333 4.117023 -0.139805 -0.958818 -2.203210 -0.805639 1.441510 -3.380946 -1.550932 -3.335702
wb_dma_ch_sel/always_40/case_1 1.745669 -1.608518 3.376535 -0.075825 0.061999 3.108185 -0.318818 -1.128105 -0.070046 -0.943973 -1.303886 1.091689 -1.400168 -0.348605 -3.463452 -0.109494 0.301280 3.708662 1.110560 1.264867
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.932700 0.134394 0.350283 0.973081 -0.884627 0.440504 0.465289 -0.894762 -0.824446 -0.577398 1.322571 -0.992531 0.415801 0.104162 -2.731188 -0.686925 0.004621 1.801923 0.278612 0.141923
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.200399 2.277835 -1.452439 -2.082946 0.743499 1.023167 -0.922311 3.810436 0.517532 0.588950 -0.721988 -1.543715 -0.136852 1.866023 3.064764 1.004720 1.548286 -0.260994 1.913937 -0.605471
wb_dma/wire_de_csr 3.468455 -4.844280 2.523736 0.043145 1.497354 2.422494 -1.507243 -0.676955 0.309395 -0.847052 -3.786481 0.954166 -1.395571 -1.564913 -1.602070 0.266113 0.433910 0.132927 -0.537531 0.566051
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -2.283005 0.294062 0.614074 1.771063 -0.697902 1.315606 -1.606913 2.140567 -1.172204 3.851890 -3.235684 0.523191 3.707371 0.229599 -2.305178 -1.321300 1.452006 -0.703681 0.044483 0.117836
wb_dma_ch_sel/always_37/if_1/if_1 -1.909255 2.675951 -0.610310 -3.816697 -2.042827 0.403602 1.800305 -2.028256 2.923712 -0.466975 -3.836421 0.505136 2.719489 -2.038788 0.576124 -2.183912 1.594814 2.756783 0.693736 -2.437486
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.178538 1.404267 -0.658751 1.093594 -0.411304 -0.613169 0.998926 -0.734310 -1.894131 0.020308 0.081172 2.310790 0.351010 -1.817393 0.169511 -1.454543 -0.743249 0.390329 -0.959633 1.011471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.194810 -0.819551 2.156617 -1.388176 1.714577 2.439341 -1.639023 1.234912 -0.102648 -1.053783 -0.120338 0.925205 -2.353628 -0.050614 -0.879886 1.366803 0.646413 0.204407 0.876375 0.128816
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.595226 -2.115803 2.314554 -2.167187 1.226041 0.282618 -4.425618 1.137881 1.704947 -2.310873 -0.175557 2.059130 -1.603775 -0.713855 -0.335793 2.500428 1.703507 -4.103947 -0.445349 -1.307917
wb_dma_ch_rf/always_10/if_1/if_1 0.840740 2.861040 0.079524 -2.268254 1.732242 2.601873 -1.510600 4.040109 -1.382990 -0.367434 -0.557695 1.853887 -1.925093 -0.074496 2.510758 0.835118 1.194131 0.117832 1.750123 0.719444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.996988 0.516695 1.522390 -0.221741 1.297345 1.803878 -0.614792 0.448360 -2.069985 -1.037590 -0.003391 3.270385 -2.036627 -1.922766 -0.767598 -0.105916 -0.139424 0.736750 -0.080161 1.214304
wb_dma_ch_sel/input_ch3_adr0 -1.987721 -0.688523 -0.593163 -0.747178 -3.085899 -0.357284 1.177392 -1.282149 -0.501615 -4.964564 -1.585555 -0.704508 0.644735 -1.808309 -0.016970 -0.273254 2.021881 2.937937 -0.668100 0.532721
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.152913 -3.162381 3.146682 -1.752970 0.593268 0.882156 -3.476135 -0.296473 2.315234 -1.593881 -2.789667 2.936576 -1.211866 -1.131081 -0.255003 1.630258 1.282077 -2.139785 -0.465081 -0.309196
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.253497 -0.780713 2.181052 -1.366886 1.783368 2.444175 -1.642209 1.295643 -0.103477 -1.025531 -0.113032 0.932266 -2.427467 -0.064411 -0.867130 1.395337 0.626647 0.230681 0.908111 0.126105
wb_dma_de/wire_de_txsz 1.347111 0.357203 -2.490707 -0.580789 3.867615 -1.632946 0.047726 1.445286 -0.550371 -0.063436 -2.051852 -3.116761 -1.953758 1.046311 -3.131130 -3.268220 2.510947 -3.042995 -0.652966 -3.550568
wb_dma_rf/input_de_adr1 -0.971517 0.093069 0.362057 0.988672 -0.892913 0.445745 0.484734 -0.892543 -0.836744 -0.649627 1.477227 -1.016325 0.406965 0.085131 -2.838686 -0.639319 -0.054165 1.895150 0.307281 0.166159
wb_dma_rf/input_de_adr0 -3.034738 0.545488 -1.079556 -1.891978 -3.247616 0.290232 3.169198 -1.466565 3.090434 -0.636991 -3.063012 -1.546930 3.304030 -1.434188 4.811162 0.403345 1.826786 1.172540 -0.174220 0.260035
wb_dma_de/always_2/if_1 -2.892560 1.756484 0.563646 -4.538088 -2.543233 0.986725 -0.228136 0.207208 2.443372 0.621949 -2.895475 -1.934838 3.830045 0.150734 3.847927 2.495535 0.702835 1.715796 0.084113 -2.307612
wb_dma_ch_sel/assign_102_valid 1.749874 1.793162 0.143238 -2.679614 2.507431 0.922686 -0.036436 2.507519 2.117219 0.984730 -1.524577 -0.289810 -1.765037 2.093434 1.305262 0.359755 2.009468 -0.963161 1.704907 -1.127006
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -1.857102 -1.048175 -2.190961 -1.519825 -3.144041 3.665432 -3.059649 0.983926 -0.760116 -1.095592 -2.675774 -3.460335 5.070456 -1.451534 0.509050 -0.849639 1.759675 -0.061066 0.704701 -1.008328
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.946662 -1.025386 2.203261 -2.015696 -0.111432 2.248923 -1.068652 0.097089 -0.335410 -3.660362 -0.189393 -0.360721 -1.800303 -0.091021 -0.077708 1.470222 1.116558 0.750612 0.169126 1.078888
wb_dma_wb_mast/assign_4_mast_err 0.746594 2.900659 -0.109262 -2.230060 1.876324 2.572846 -1.401716 4.137486 -1.485565 -0.391978 -0.581215 1.681208 -1.993458 -0.027566 2.412241 0.748923 1.282276 0.248018 1.784094 0.636227
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.852617 -3.916099 2.156369 -1.090996 1.500926 1.730846 -3.197472 1.411377 1.612963 -1.636404 -0.414914 1.154165 -1.529641 -0.925288 0.607139 3.285999 1.010951 -2.505599 0.157880 -0.257201
wb_dma_ch_rf/always_2/if_1 1.736611 -1.616177 3.389743 -0.072429 0.093086 3.093554 -0.252954 -1.145342 -0.006354 -0.885458 -1.415096 1.219384 -1.458948 -0.418381 -3.411758 -0.113181 0.276188 3.820688 1.114993 1.247190
wb_dma/input_wb1_err_i 0.713512 2.698751 0.048453 -2.191947 1.812463 2.620251 -1.380298 3.962547 -1.424987 -0.494461 -0.722968 1.716222 -1.959745 -0.121181 2.256429 0.805092 1.349464 0.430139 1.711878 0.601353
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.424988 1.790881 -0.132213 -1.428161 -1.666990 -0.097150 -0.337283 0.518248 -0.186881 -3.280182 1.294836 -3.100213 -0.059253 3.282984 -0.770704 -0.257487 1.784857 1.135809 0.620046 0.760153
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.201437 1.885822 -0.759142 -1.616599 0.823005 -0.531855 -1.133685 2.287111 0.731066 -0.140875 -0.290150 -1.134722 -0.764599 3.186186 0.958974 -0.057802 1.452811 -0.944982 0.804703 -0.433852
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.201417 2.309424 -1.529442 -2.025947 0.679772 0.906920 -0.851765 3.773219 0.524849 0.625226 -0.672173 -1.594827 -0.079907 1.882875 3.109439 0.900796 1.450201 -0.364149 1.890434 -0.637194
wb_dma_ch_sel/assign_121_valid 1.705212 1.713263 0.147183 -2.544574 2.469241 0.884116 0.089008 2.329493 2.111715 0.998096 -1.542961 -0.431385 -1.709859 2.091697 1.190611 0.269026 1.943614 -0.912195 1.624842 -1.142161
wb_dma_ch_sel/assign_4_pri1 -0.174860 0.495178 -0.452184 0.996967 1.664645 0.376861 1.086639 0.495205 -2.221064 -0.782618 0.684320 1.868856 -2.180952 -1.648747 -1.123252 -0.666270 -0.193716 1.693715 0.206323 0.412208
wb_dma_de/always_2/if_1/cond -1.418384 0.711032 0.745923 -2.194069 0.563216 -0.693485 -1.687404 1.465222 1.961917 1.180297 0.403986 1.804155 -0.211726 0.498529 1.867026 3.741759 -0.205983 0.908984 0.758747 -2.556803
wb_dma_ch_rf/reg_ch_csr_r -3.232073 -1.041693 -0.393069 1.646127 -2.360106 1.850365 -1.791812 1.675183 -0.429122 0.481882 -2.563161 0.964399 5.384591 -1.552559 -1.352458 -0.695922 2.677006 0.671871 -0.033231 0.049577
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.013128 0.543219 1.499655 -0.285852 1.194371 1.771090 -0.600455 0.450952 -1.997696 -0.997272 -0.111730 3.160661 -1.929918 -1.827726 -0.706214 -0.115298 -0.064909 0.611502 -0.099405 1.178905
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.503410 2.672074 -2.362750 -1.270719 -0.769179 -0.410744 -2.211918 3.980672 -0.891162 -0.494318 0.645742 -2.244008 0.683741 3.110004 2.939888 0.585478 0.951263 -0.551012 1.161114 0.071821
wb_dma_wb_if/wire_slv_we -1.483866 0.025107 -1.789823 -2.633317 -4.568896 1.924616 -3.047330 -4.654511 -1.022829 -2.399472 -2.622962 -3.001583 1.828297 0.277664 1.168950 -2.881292 0.321597 0.441204 -2.308701 -0.164691
wb_dma_de/assign_70_de_adr1 -0.967408 0.114508 0.382098 0.991029 -0.918404 0.455446 0.519830 -0.905794 -0.862522 -0.627803 1.454762 -1.023198 0.418672 0.125792 -2.895835 -0.690399 0.006523 1.900528 0.321014 0.151407
wb_dma_ch_sel/always_38/case_1/stmt_4 2.978471 -3.865823 1.663409 -0.223669 2.233268 2.015127 -2.417216 0.829463 -0.526307 -1.534017 -1.023147 -0.214581 -1.870665 -1.182627 -1.790009 1.076351 0.781815 -1.859345 -0.536355 -0.389592
wb_dma_ch_sel/reg_ch_sel_r -1.765324 2.645163 -0.694144 -3.862396 -1.974350 0.425333 1.848836 -1.787705 2.887630 -0.764465 -3.791030 0.705714 2.304028 -2.237475 0.811647 -2.065760 1.617712 2.819413 0.906048 -2.330601
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.937674 1.660653 0.282562 -0.929130 1.041478 -4.281547 -2.823276 1.761089 0.259310 0.583682 -0.884062 1.413378 0.367400 1.707049 -2.531229 0.241808 1.615440 -3.545818 -1.180802 -3.533474
wb_dma_ch_sel/always_38/case_1/stmt_3 2.844745 -3.757830 1.567052 -0.196985 2.070379 1.888550 -2.294179 0.674452 -0.509160 -1.520540 -1.003474 -0.235400 -1.740293 -1.141934 -1.762491 0.952572 0.721443 -1.820305 -0.561722 -0.391579
wb_dma_ch_sel/always_38/case_1/stmt_2 1.740577 -2.405308 0.870454 0.850805 1.753462 1.339207 -1.452816 0.086557 -2.520741 -1.486923 -0.945996 2.026511 -1.432945 -2.910045 -1.636737 -0.450166 0.043269 -1.464505 -1.493375 0.610853
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.181827 1.376690 -0.619591 1.094772 -0.463128 -0.623975 1.003930 -0.775723 -1.932485 0.006152 0.084826 2.337754 0.342228 -1.842553 0.137000 -1.492908 -0.773523 0.427067 -0.965569 1.055086
wb_dma_ch_pri_enc/wire_pri30_out 1.038846 0.575716 1.537142 -0.254337 1.252505 1.755092 -0.607809 0.387350 -2.068859 -1.018318 -0.027733 3.294320 -1.994841 -1.960915 -0.712086 -0.107468 -0.183012 0.639748 -0.113395 1.212294
wb_dma_ch_sel/reg_ch_sel_d -0.937397 0.112431 0.913080 -2.711180 -2.774846 1.975086 -4.168202 2.197817 -3.515489 -4.248636 -2.254386 -1.007411 1.490745 -0.278952 -1.176174 1.304270 0.644659 4.448323 0.080016 -0.506377
wb_dma_ch_rf/assign_14_ch_adr0_we -1.856017 1.148296 0.406620 -3.679812 -3.710150 1.743899 0.567909 -0.388192 2.674079 -0.237615 -2.707692 -2.699351 4.551614 -0.019284 4.538159 1.497657 0.980981 0.710758 0.277525 -0.126677
wb_dma_rf/wire_ch1_csr -0.302160 -1.194650 0.672311 0.005212 -0.064689 -1.104483 -1.398612 -2.008849 0.494116 2.994639 -4.364633 -0.963561 4.274437 3.150272 0.529665 -0.249441 0.456759 -1.468501 -3.696061 -0.918476
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.369693 1.031732 2.904300 -2.503497 -0.943710 1.132605 -3.826886 -0.574214 0.116761 0.944591 1.962810 -1.366053 2.185014 2.519308 -3.237926 2.629878 -1.069805 1.875828 -0.278030 -3.241526
wb_dma_rf/wire_pause_req -0.698026 2.912999 -0.579195 -0.508863 -1.712667 -1.260407 2.743537 -1.213719 1.971078 -0.623968 -4.932324 5.480752 1.002714 -1.887393 0.611756 -3.914419 2.527297 1.674004 1.048445 1.405184
wb_dma_ch_sel/assign_95_valid -2.066988 1.542106 -0.122509 -1.059497 1.439336 0.753679 -3.748299 1.674380 0.813447 4.340898 -1.119375 -1.886188 3.697171 4.203051 0.479443 0.998430 2.403340 -4.045780 -1.853200 -2.770813
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.088780 -0.770783 0.515779 0.890358 1.091884 1.354508 0.674596 0.231119 -1.072510 -1.461791 1.955466 -1.529578 -2.030313 0.260188 -4.131977 0.052922 0.559264 3.177433 1.406013 -0.529355
wb_dma_ch_rf/reg_ch_stop 0.651836 2.747654 -0.029471 -2.110761 1.719450 2.516499 -1.337381 3.902779 -1.447278 -0.394222 -0.667872 1.642087 -1.867980 -0.108310 2.276258 0.776079 1.243318 0.387430 1.627422 0.638958
wb_dma_ch_sel/assign_146_req_p0 1.305507 1.998538 -0.754702 -1.760599 1.121457 -0.506970 -1.069033 2.479156 0.839704 -0.028874 -0.206031 -1.038906 -1.020302 3.282252 1.020940 0.052311 1.515578 -1.014249 0.950510 -0.592978
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.322071 0.484150 -0.957637 0.746738 -1.420650 -1.338395 -1.387080 0.403733 -1.457183 -1.035698 1.359454 -0.784470 0.779843 1.341172 -0.018288 -0.258580 -0.463705 -0.210487 -0.637485 0.631379
wb_dma_de/input_dma_abort 0.813305 2.775004 -0.117602 -2.197968 1.994327 2.647472 -1.430228 4.176058 -1.487650 -0.440375 -0.724078 1.567807 -2.113686 -0.028965 2.235177 0.763641 1.338509 0.382615 1.788369 0.518599
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.020694 0.612297 1.556322 -0.291583 1.183432 1.782423 -0.676229 0.379307 -2.081982 -1.018567 -0.085047 3.341292 -1.920076 -1.955506 -0.730995 -0.156920 -0.125040 0.597633 -0.137059 1.246561
wb_dma_de/input_adr1 -0.345250 0.540678 -1.013985 0.717198 -1.418874 -1.328547 -1.409074 0.451185 -1.516189 -1.044916 1.371628 -0.806743 0.784263 1.329521 -0.004205 -0.283694 -0.478319 -0.231683 -0.644312 0.631727
wb_dma_de/input_adr0 -0.316368 1.620277 2.900952 -5.282332 -4.991958 1.414210 -1.735558 -0.723367 2.996769 -3.323906 -1.262715 -1.354709 3.167670 0.301427 3.180110 2.836458 1.318166 -0.548924 0.424891 0.542517
wb_dma_ch_arb/reg_next_state -0.957401 0.325292 0.987973 -2.756643 -2.600229 1.888082 -4.235828 2.286551 -3.634897 -4.227171 -1.978551 -0.619683 1.181543 -0.311430 -1.303292 1.442848 0.495832 4.657980 0.180143 -0.583628
wb_dma_wb_mast/input_wb_err_i 0.799269 2.817854 0.004836 -2.315192 1.725582 2.540789 -1.553199 4.105733 -1.248550 -0.397420 -0.578403 1.731707 -1.875290 -0.002395 2.557562 0.965344 1.255959 0.144538 1.762998 0.659624
wb_dma_wb_if/wire_wbs_data_o 3.018954 -4.580711 -0.443394 1.426754 0.827417 1.395840 -1.758392 0.168283 -1.557999 0.449197 -1.259619 -1.581892 0.472697 -2.645673 0.169266 -0.906409 -1.928157 -3.777851 -1.583076 0.555608
wb_dma_de/assign_73_dma_busy -0.224731 1.227671 -2.579182 -0.967188 -0.133960 -1.907634 3.228038 -2.037340 2.688358 -2.563765 -1.739761 1.337007 -1.099844 -1.124262 -1.361397 -3.650182 2.504163 2.151241 1.138258 -1.555611
wb_dma_de/always_22/if_1 -2.265418 1.091889 -1.059102 0.893180 -2.034158 0.637301 -0.661189 0.786927 0.746175 2.105196 -3.530473 1.928573 3.627617 -0.854809 -1.247996 -2.912558 2.104129 0.368483 0.946233 0.019407
wb_dma_rf/wire_ch2_csr -0.250066 -1.311955 0.921352 0.153013 0.100861 -1.001866 -1.534314 -1.936161 0.528733 2.874179 -4.288596 -0.719174 4.011387 3.158420 0.255246 -0.076541 0.614477 -1.457487 -3.617631 -0.818860
wb_dma_de/input_de_start -1.702940 2.726541 -0.310074 -0.141632 0.955506 -4.573050 -2.257385 1.310258 -1.515193 0.621901 -1.032666 3.445406 0.524574 0.095287 -2.408875 -1.083844 1.076522 -3.478498 -2.135556 -2.684812
wb_dma_pri_enc_sub/always_3/if_1 1.108225 0.520471 1.556286 -0.316951 1.345595 1.847184 -0.718187 0.514707 -1.978511 -1.001596 0.010953 3.245690 -2.110151 -1.838717 -0.734100 -0.011493 -0.122987 0.607447 -0.050668 1.166833
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.639824 1.878392 -1.872650 0.194762 1.190960 -2.488818 2.351167 -0.326048 1.196325 2.022602 -0.046818 -0.624578 -0.314425 0.993584 0.484205 -2.298233 -0.386556 -1.959452 -0.004311 -0.731105
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.432908 2.673481 -2.359536 -1.274438 -0.705633 -0.375657 -2.223877 4.032443 -0.934152 -0.453672 0.684715 -2.226354 0.631559 3.067327 2.926737 0.633870 0.989958 -0.582988 1.252431 0.052507
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.414226 1.735483 -0.163342 -1.365403 -1.443469 -0.018187 -0.058239 0.495368 -0.113912 -3.069776 1.355308 -3.138047 -0.225096 3.210125 -0.902144 -0.289944 1.690189 1.233162 0.720141 0.622474
wb_dma_ch_rf/always_25/if_1/if_1 -1.853639 0.775091 0.471832 -1.558495 0.239392 -2.115223 -0.941673 -0.796123 -1.024586 -0.121146 -1.561512 0.512662 -0.823869 0.372452 -0.273706 1.127252 -0.914941 2.269433 -2.020701 -2.512721
wb_dma_ch_sel/assign_98_valid/expr_1 -3.366940 2.467215 0.527323 -2.387481 -1.821798 1.577748 -2.182598 0.853378 1.479731 0.256913 -0.317586 -3.998910 3.596503 4.736001 -1.169713 0.983950 4.091200 0.287710 -0.118801 -1.954264
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -3.079589 -0.815166 -0.345907 1.407475 -1.898095 1.080476 -0.633061 0.594313 1.065628 1.243914 -2.987140 1.238679 5.370738 -1.055632 -1.793439 -1.328206 2.975888 0.333683 -0.252485 -0.674402
wb_dma_ch_sel/reg_pointer 1.763525 -1.601023 3.430607 -0.101436 0.076890 3.176077 -0.211133 -1.163229 -0.006854 -0.864200 -1.413365 1.240869 -1.457256 -0.383165 -3.373925 -0.118247 0.265148 3.837727 1.153401 1.311531
wb_dma_wb_if/input_wb_err_i 0.929426 2.873513 -0.032440 -2.296503 1.902537 2.566477 -1.500005 4.208171 -1.363033 -0.373679 -0.583924 1.732493 -2.022456 -0.014858 2.477593 0.798730 1.225479 0.099038 1.832298 0.619897
wb_dma_rf/input_de_csr 3.483978 -4.788342 2.624599 -0.036122 1.460839 2.492069 -1.578005 -0.650771 0.328194 -0.917922 -3.733220 0.996504 -1.377364 -1.556184 -1.527391 0.359579 0.460069 0.048715 -0.530374 0.631165
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.187305 1.330505 -0.665936 1.076944 -0.527171 -0.598808 0.964985 -0.820564 -1.878330 0.054213 0.035031 2.235405 0.446642 -1.769425 0.144606 -1.455016 -0.716746 0.375513 -0.980545 1.022500
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.515190 -1.432017 -0.032739 -0.165271 -2.128237 -0.155582 -0.408296 -3.021780 0.222086 -1.106004 -1.196695 -1.390202 1.323622 0.583625 -0.237557 -0.793664 0.507887 0.420541 -1.644691 0.366605
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.906818 0.612588 1.426617 -0.193317 1.152762 1.688820 -0.592054 0.364182 -2.020023 -0.935803 0.021865 3.254793 -1.885073 -1.875024 -0.626325 -0.138408 -0.173217 0.553794 -0.131555 1.214953
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.142821 1.424309 -0.680800 1.126026 -0.397377 -0.588844 1.047202 -0.773987 -2.015460 0.043298 0.136312 2.460984 0.293081 -1.879649 0.163370 -1.489876 -0.773647 0.423561 -0.951642 1.086507
wb_dma_ch_rf/input_de_adr0_we -0.047295 -0.130486 0.562647 -0.877835 -0.729682 -0.317049 -0.875939 0.546324 2.228288 -0.021126 0.608586 1.389806 0.377154 0.270225 2.462040 2.320404 0.239227 -0.783997 0.638977 0.170019
wb_dma_ch_sel/assign_161_req_p1 -1.210301 1.443494 -0.676000 1.154893 -0.499929 -0.669804 1.055844 -0.843650 -1.978692 0.047047 0.015801 2.364812 0.424439 -1.863874 0.171569 -1.561185 -0.788142 0.402304 -1.006792 1.073466
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -3.335749 -1.049236 -0.334104 1.521897 -2.346960 1.926051 -1.778018 1.564600 -0.287502 0.527669 -2.742774 0.794909 5.488541 -1.435351 -1.350966 -0.651231 2.843925 0.707552 -0.144387 -0.132316
wb_dma_ch_sel/assign_129_req_p0 0.177054 2.204388 -3.167547 0.131501 1.890904 -1.312549 0.956294 2.227077 -1.696764 0.049900 -0.059037 -3.739837 -1.331677 3.246282 -1.450159 -2.588669 1.176145 0.696653 0.631098 -1.310465
wb_dma_de/wire_de_ack 3.170305 -3.132629 3.164824 -1.841909 0.646144 0.901152 -3.530614 -0.261322 2.378330 -1.547299 -2.897210 3.041090 -1.182887 -1.067264 -0.229869 1.670369 1.357674 -2.147129 -0.451300 -0.363678
wb_dma_ch_arb -0.727955 0.492409 0.736384 -2.343940 -2.024423 0.381789 -2.314830 0.611127 -2.030282 -2.823853 -2.610791 -0.528618 1.475126 0.181733 -2.111076 -0.025870 0.632224 3.659071 -0.429534 -1.179438
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.966735 -1.107834 2.248349 -2.002650 -0.151339 2.263919 -1.120565 0.030774 -0.283325 -3.734645 -0.166467 -0.390533 -1.772954 -0.086729 -0.127869 1.579038 1.115697 0.757502 0.188729 1.121718
wb_dma_pri_enc_sub/always_3/if_1/cond -1.204331 1.436666 -0.650636 1.170031 -0.405433 -0.622349 1.009194 -0.767880 -2.022168 0.010116 0.121678 2.460345 0.315624 -1.900357 0.122697 -1.520874 -0.768681 0.444749 -0.991019 1.081523
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.021913 -0.692276 0.503049 0.934035 1.134569 1.338228 0.597654 0.327699 -1.139691 -1.369825 1.983783 -1.480680 -2.044268 0.280424 -4.130485 0.012333 0.555255 3.052900 1.452096 -0.519903
wb_dma/wire_de_txsz_we 2.977531 -0.917147 -3.058484 1.061455 4.322239 -1.701982 1.292447 1.909073 -0.016066 1.413703 0.253772 -2.795017 -2.519611 0.684025 -0.782004 -2.292062 -0.002778 -4.005090 0.288466 -1.727246
wb_dma_ch_pri_enc/wire_pri16_out 1.022391 0.535538 1.486856 -0.243070 1.263002 1.756782 -0.612832 0.417932 -2.031209 -1.059137 0.024676 3.225189 -2.035847 -1.923712 -0.801407 -0.104386 -0.131730 0.668276 -0.083232 1.143812
wb_dma_ch_pri_enc 1.078477 0.494543 1.502808 -0.195833 1.335124 1.781021 -0.540259 0.440867 -2.074254 -1.056363 0.085085 3.293007 -2.162441 -1.954045 -0.841833 -0.109277 -0.155172 0.684915 -0.084173 1.181327
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.057177 -0.909114 0.225558 -0.156744 2.215753 1.051510 0.095524 1.313118 -0.296294 -0.856080 0.626419 -0.448531 -2.659389 0.167923 -1.308695 0.858919 0.571435 1.330553 1.224694 -0.679515
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.206710 2.918473 -2.507305 -0.232519 3.031044 1.577873 0.938830 3.777135 -3.765889 -0.146351 -0.441656 -1.100103 -2.634069 0.012283 -0.246923 -1.925059 0.975569 1.920065 1.519042 -0.334721
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.473884 2.677289 -2.365711 -1.339331 -0.789177 -0.401778 -2.270838 4.004909 -0.810439 -0.490104 0.572506 -2.238871 0.726415 3.109454 3.055327 0.672818 1.025720 -0.609756 1.213156 0.036919
wb_dma_ch_pri_enc/wire_pri7_out 0.977705 0.581895 1.466358 -0.207430 1.264266 1.789756 -0.534244 0.435227 -2.115918 -1.021892 -0.042608 3.238170 -2.005910 -1.900592 -0.798409 -0.184966 -0.121635 0.695626 -0.093738 1.196825
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.603798 -2.134302 2.234727 -2.147154 1.228272 0.341460 -4.384052 1.179441 1.684444 -2.232912 -0.171046 1.871105 -1.548147 -0.689606 -0.258247 2.485250 1.635492 -4.055219 -0.396852 -1.322779
wb_dma_wb_if/wire_mast_err 0.731401 2.740583 0.053466 -2.187718 1.848436 2.627866 -1.472145 4.002775 -1.436932 -0.433029 -0.698962 1.781570 -1.964670 -0.072321 2.299062 0.837602 1.301647 0.306405 1.690790 0.601678
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.351470 0.620483 -0.297663 -0.836948 2.284321 0.050253 -0.839815 0.323993 -0.942905 -0.774453 -1.245137 -2.803804 -1.084541 0.969139 -5.250473 -3.241043 2.441266 -2.089484 -0.531034 -2.559016
wb_dma_wb_if/input_wb_cyc_i 0.560053 -1.829838 -2.025889 1.059580 -2.685562 -3.235229 0.384826 -0.565516 -2.051559 -3.788440 -3.436629 -3.882799 4.064660 0.179500 1.051872 -1.761512 0.212552 -3.439399 -2.289881 0.826645
wb_dma_ch_sel/assign_97_valid -1.661577 2.994689 0.735653 -2.629972 1.025645 1.089144 -3.689382 2.192556 2.574779 4.429169 -0.954090 -3.000343 3.084079 6.594869 0.697105 1.655595 3.113933 -2.867358 -0.310154 -2.900166
wb_dma/wire_mast0_drdy -0.544528 -3.255104 0.450880 2.529696 1.763906 1.527668 -1.383415 -0.306376 0.555535 -0.050948 -2.755388 1.368729 0.928270 1.245361 -2.080723 -0.405200 5.139729 -2.844104 -2.368619 0.764008
wb_dma_ch_pri_enc/wire_pri8_out 1.166946 0.517131 1.586688 -0.287963 1.431219 1.873554 -0.706406 0.578997 -2.051063 -1.031138 0.069011 3.295398 -2.223927 -1.894822 -0.779454 -0.005394 -0.133891 0.628092 -0.005801 1.200196
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.000462 0.520830 1.461931 -0.260854 1.286009 1.749572 -0.581246 0.487968 -2.004986 -1.040687 0.019836 3.200623 -2.073487 -1.835249 -0.763117 -0.100334 -0.116096 0.634748 -0.064678 1.146951
wb_dma_wb_if/wire_pt_sel_o -0.345389 -2.095817 0.604435 0.938872 -1.533683 -0.639047 0.965462 -2.748434 -3.086552 -2.560418 -5.417253 -0.771295 3.921957 -1.438672 -1.764023 -2.408946 -0.116318 -1.145160 -3.264149 0.396052
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.253609 1.399567 -0.690431 1.106264 -0.507277 -0.654998 1.016101 -0.833266 -1.989695 0.025376 -0.021045 2.308229 0.460855 -1.807741 0.150720 -1.544442 -0.758283 0.365705 -1.043612 1.050225
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.916509 -1.048138 2.224321 -1.939474 -0.329299 2.123652 -1.063269 -0.123766 -0.226592 -3.623432 -0.288923 -0.393184 -1.563669 -0.091970 -0.075338 1.420845 1.116300 0.642093 0.035137 1.153095
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.983097 0.582381 1.456005 -0.245830 1.220435 1.700992 -0.581548 0.449299 -1.971409 -0.989356 -0.030573 3.198676 -1.954568 -1.867227 -0.731157 -0.109895 -0.112334 0.580409 -0.071966 1.190130
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.205966 0.602158 -0.545372 1.626612 -2.208048 -0.817650 -0.834985 -0.439032 -2.280356 -1.597218 2.727402 -1.729440 1.069918 1.342635 -2.838998 -0.911092 -0.529884 1.645914 -0.270696 0.787630
wb_dma_ch_pri_enc/wire_pri22_out 0.988007 0.578271 1.466613 -0.273113 1.166251 1.731946 -0.648394 0.408668 -1.942995 -0.970140 -0.031415 3.144855 -1.913205 -1.845977 -0.655520 -0.093977 -0.112840 0.560927 -0.112165 1.191327
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.946876 -1.049544 2.215656 -1.972043 -0.214476 2.205553 -1.059337 -0.037220 -0.257270 -3.642596 -0.165621 -0.425886 -1.724848 -0.077838 -0.119051 1.490898 1.095177 0.719278 0.138435 1.110451
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.188084 2.334715 -1.507662 -2.108834 0.694043 0.961110 -0.946625 3.861796 0.612708 0.607202 -0.695974 -1.520655 -0.108157 1.867736 3.185091 0.970052 1.494533 -0.395799 1.934186 -0.611037
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.280500 2.043179 -0.704553 -1.861941 0.928852 -0.561852 -1.160941 2.403087 0.927205 -0.026542 -0.376953 -1.016028 -0.805838 3.262136 1.107205 0.003727 1.522754 -1.078193 0.874279 -0.548199
wb_dma_ch_sel/assign_135_req_p0 1.359210 2.111131 -0.766950 -1.835902 1.043687 -0.379784 -1.228439 2.576061 0.705417 -0.050464 -0.266994 -1.162005 -0.907463 3.351619 1.084596 -0.014431 1.503669 -1.095290 0.960289 -0.500077
wb_dma_ch_sel/wire_gnt_p0_d 0.077681 -0.961013 1.354459 -3.531808 -2.606581 2.335289 -4.820079 2.723087 -1.784608 -4.181054 -2.232420 -3.004164 1.260815 1.163359 -1.351640 2.334958 1.146234 4.080885 0.995541 -1.332964
wb_dma_de/assign_20_adr0_cnt_next -0.152743 -1.744301 -1.869237 1.576071 0.804743 1.895075 0.495872 1.176775 0.201163 2.695164 0.073075 -0.761745 1.521826 -0.157400 1.881342 -0.199908 -0.565755 -0.018164 0.765987 0.397340
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.039898 -1.246305 0.974196 0.674666 -1.294994 -1.422663 1.729213 -2.345060 -1.319273 -2.416597 -3.919744 -0.956948 3.178410 0.398285 -2.101905 -1.010395 0.662191 0.356929 -1.742701 -0.311096
wb_dma_ch_sel/assign_153_req_p0 1.310884 2.135354 -0.798947 -1.834468 1.027929 -0.455142 -1.184231 2.658880 0.735676 -0.018914 -0.146984 -1.148866 -0.946128 3.350074 1.172654 0.112994 1.468252 -1.054649 1.027724 -0.559570
wb_dma_de/assign_82_rd_ack/expr_1 1.354683 0.370505 -1.704537 0.458781 3.173378 0.049966 1.081272 0.691116 -2.277123 0.629746 -2.787482 -0.419132 -1.142151 -1.117036 -1.690004 -3.699786 0.997186 -2.063305 -1.307454 -0.714084
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 1.196044 0.116117 -1.024730 -0.357596 2.433237 -0.242129 0.422835 1.065541 0.025500 0.620530 -2.238929 0.801671 -0.753774 -0.743423 0.538252 -1.387017 1.250956 -2.566128 -0.642178 -0.656345
wb_dma_de/reg_de_csr_we 5.221303 -3.741688 0.581644 -0.747703 2.733943 4.992347 -2.345554 2.713127 -2.180761 0.606864 -4.973603 -2.120786 -1.661899 -1.410783 0.331768 -1.474977 -0.535755 -0.959492 0.515418 1.089637
wb_dma/wire_wb0_ack_o -0.655915 -1.020871 -0.675612 1.227062 -1.054428 -2.232164 -0.236483 -1.193990 0.086474 -1.878504 -2.305048 0.514247 0.281844 -0.313398 0.241595 -1.517542 2.449582 0.704966 -3.421448 0.841818
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.198219 -0.828251 2.196630 -1.402758 1.704940 2.428061 -1.652864 1.259518 -0.104174 -1.030612 -0.100565 0.909627 -2.371897 -0.044799 -0.875205 1.369823 0.603221 0.228481 0.901567 0.158878
wb_dma_ch_pri_enc/wire_pri23_out 1.081197 0.550992 1.507118 -0.239551 1.362200 1.807869 -0.613658 0.492640 -2.107634 -1.032286 -0.020092 3.292333 -2.102313 -1.943955 -0.778391 -0.098291 -0.097763 0.677475 -0.088090 1.189767
wb_dma_ch_sel/assign_103_valid 1.672242 1.762070 0.062831 -2.529981 2.414533 0.834749 0.104833 2.337466 2.112936 1.060646 -1.512755 -0.477375 -1.640664 2.107030 1.268159 0.262055 1.937502 -0.942209 1.649528 -1.159644
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.248938 0.165215 0.017662 -0.111124 -0.437432 -2.583115 1.682221 -1.882679 3.751920 1.406845 -0.171899 1.591633 0.925069 0.582990 1.352958 0.265635 0.203586 -1.528809 -0.405495 -0.566753
wb_dma_rf/wire_ch1_txsz 0.761766 -1.527316 0.708131 1.020010 -0.302422 0.337871 -1.450371 -1.205689 -2.239516 -0.680446 -1.541289 2.605336 1.025977 -3.160264 -0.418696 -1.317775 -0.559659 -2.737107 -2.680100 1.312961
wb_dma_de/always_23/block_1/stmt_13 0.110318 -0.208980 1.810461 -2.662751 0.899746 -3.014645 -3.015683 -1.319422 3.267446 1.142596 -1.659613 3.045147 0.695630 -0.199649 -0.647388 1.390329 0.678928 -4.361502 -2.338877 -4.146462
wb_dma_de/always_23/block_1/stmt_14 -2.722522 3.239784 -3.887451 -0.014494 1.716176 1.147885 6.869165 1.716645 0.051920 2.646498 -2.715619 -5.059423 -0.086462 -0.269085 -0.962758 -4.165907 1.948591 4.128666 3.079717 -1.661240
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.337861 0.490057 -1.215346 1.352641 2.221975 0.768535 1.457203 -0.055882 -3.104978 -0.022173 -1.249063 -1.359020 -0.789566 -0.970560 -4.300560 -4.061905 1.022439 -0.036493 -0.818658 -0.482714
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.010054 -0.080738 0.574542 -0.882663 -0.654414 -0.259933 -0.842935 0.649208 2.192672 -0.046454 0.642168 1.393635 0.294506 0.266508 2.436201 2.311096 0.226411 -0.790095 0.710959 0.148586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.977194 0.522363 1.432067 -0.151550 1.277125 1.699965 -0.491963 0.366952 -2.060414 -1.017568 0.065815 3.233824 -2.041314 -1.958768 -0.797194 -0.157475 -0.180484 0.721401 -0.098091 1.183405
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.695225 1.939731 -0.407553 -1.792865 3.022500 1.080858 0.894075 1.677818 0.092007 1.082316 -2.114523 -1.704961 -1.891136 1.864977 -1.034883 -1.914566 1.684934 -0.256199 0.976491 -1.243570
wb_dma_ch_rf/input_ch_sel 2.097625 -2.526744 0.015829 -1.288568 -1.181433 -1.000317 1.356768 -3.141079 5.356539 -2.121369 -4.682327 3.846206 0.034814 -2.549001 0.970895 -1.773015 2.080601 0.365467 0.419088 -0.080650
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.983355 0.075809 0.389026 1.009322 -0.893696 0.467938 0.533873 -0.932718 -0.858247 -0.623357 1.506860 -1.051129 0.434520 0.093993 -2.912615 -0.677914 -0.011354 1.913049 0.312445 0.180425
wb_dma_ch_pri_enc/wire_pri4_out 0.895147 0.715429 1.449682 -0.246473 1.160323 1.717877 -0.582757 0.433782 -2.041181 -0.969846 -0.078972 3.240977 -1.897099 -1.867361 -0.635054 -0.191262 -0.132799 0.601364 -0.123440 1.223269
wb_dma_ch_rf/wire_ch_txsz_we 1.352500 0.757812 -0.271656 -0.772361 2.244624 -0.086369 -0.783867 0.279571 -0.911107 -0.661963 -1.177902 -2.630012 -1.021852 0.908886 -5.219436 -3.357359 2.309106 -2.213680 -0.542533 -2.488972
wb_dma_de/assign_70_de_adr1/expr_1 -0.973757 0.060961 0.385276 1.046051 -0.900338 0.469341 0.492781 -0.917519 -0.856652 -0.645088 1.515605 -1.032288 0.432026 0.095334 -2.882817 -0.666492 -0.015403 1.876647 0.304011 0.177602
wb_dma_ch_sel/assign_116_valid 1.773334 1.724085 0.139059 -2.656953 2.568659 0.980410 0.037849 2.439035 2.145317 0.997605 -1.559858 -0.377086 -1.791376 2.118541 1.172135 0.332546 2.012977 -0.900427 1.668637 -1.173589
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.061398 0.685388 2.836623 -3.215106 0.897284 0.736449 -3.792589 1.621450 2.134780 -1.758898 0.760041 3.156577 -2.241461 0.389048 0.550881 2.855903 1.561769 -2.264456 0.913703 -0.810935
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.093560 -1.745346 -1.866773 1.519007 0.809934 1.912605 0.424371 1.244796 0.160056 2.569190 -0.093003 -0.754228 1.473721 -0.176623 1.784052 -0.285837 -0.434879 -0.052617 0.723713 0.379484
wb_dma_wb_mast/wire_wb_addr_o -0.327777 0.514370 -0.936242 0.685579 -1.388461 -1.296443 -1.344801 0.388318 -1.421477 -1.011859 1.382929 -0.741088 0.717952 1.270492 -0.035100 -0.274972 -0.482609 -0.205412 -0.617289 0.630221
wb_dma_ch_rf/reg_ch_csr_r2 -0.267094 2.894451 -2.447262 -0.205850 2.993215 1.633907 0.961887 3.679651 -3.780378 -0.142420 -0.476307 -0.954772 -2.589236 -0.064179 -0.288857 -1.905154 0.945936 2.000300 1.496170 -0.298240
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.962466 0.742970 0.479792 -1.522604 0.060440 -2.151338 -0.917776 -0.965274 -1.049555 -0.221949 -1.484452 0.418671 -0.815894 0.351759 -0.261349 1.191124 -0.981083 2.514361 -2.055190 -2.511145
wb_dma_ch_sel/assign_11_pri3 1.018654 -0.905818 0.225282 -0.106548 2.140482 1.043359 0.091642 1.271044 -0.270271 -0.881625 0.597432 -0.464269 -2.599979 0.132909 -1.304202 0.838772 0.583987 1.318981 1.179122 -0.661739
wb_dma_de -2.432521 0.595747 -0.446467 0.136679 -2.969952 0.666022 -0.458696 -0.894629 1.462183 0.421725 -3.137976 1.141040 4.181822 -0.283422 -0.609075 -2.194745 2.600172 0.413340 -0.126454 0.197833
wb_dma_wb_slv/wire_wb_data_o -2.424756 -0.262552 -3.531438 1.988352 -3.147517 -1.359299 2.805686 0.104884 -0.091231 -0.506206 0.217383 -2.405040 4.376654 -3.091879 1.056918 -1.237462 -0.049865 -0.485055 1.314691 0.600603
wb_dma_inc30r/always_1/stmt_1 -2.724074 2.411378 2.127660 -2.473686 -0.419397 -0.049619 -1.511423 -1.219023 0.268628 2.604079 0.665432 -2.150805 2.608522 2.331501 -2.625436 1.787935 -1.483844 2.817769 -0.591537 -4.166721
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.224323 1.417181 -0.639418 1.163870 -0.538366 -0.684645 1.090838 -0.911850 -1.958605 0.057356 0.050563 2.425599 0.413632 -1.911017 0.132642 -1.569602 -0.765272 0.402483 -1.034303 1.113556
wb_dma_ch_sel/assign_127_req_p0 0.885371 1.622248 -1.857212 -1.407972 3.591251 2.319070 -0.045548 4.631235 -1.903242 -0.223081 -0.685884 -3.378561 -3.043661 1.795821 -0.547055 -0.445807 1.840216 1.707648 2.527851 -1.460630
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.080930 0.524846 1.506806 -0.234091 1.321695 1.757097 -0.606652 0.490771 -1.988160 -1.004584 0.077427 3.217034 -2.122093 -1.855492 -0.745372 -0.055658 -0.133992 0.596204 -0.046611 1.149415
wb_dma_ch_sel/assign_94_valid -1.771903 2.837995 -0.436581 -0.080026 0.938581 -4.468651 -2.112945 1.452197 -1.534034 0.775251 -1.054826 3.272252 0.578141 0.202761 -2.209269 -1.046785 1.075258 -3.368181 -2.019760 -2.658334
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.209511 1.954527 -0.823463 0.240345 2.032249 -0.484543 0.081053 -0.302636 -2.810720 -0.810375 -0.988450 -0.541632 -0.946559 -0.706018 -5.356060 -4.618168 1.744990 -1.624166 -1.369246 -1.630467
wb_dma_ch_pri_enc/wire_pri12_out 1.038520 0.483412 1.536661 -0.217443 1.277972 1.805240 -0.613230 0.392990 -2.020529 -1.057151 -0.033148 3.171253 -2.037387 -1.886508 -0.815548 -0.109438 -0.121782 0.654008 -0.122533 1.142780
wb_dma_ch_rf/always_20/if_1/block_1 -1.790541 1.259883 0.434291 -3.661300 -3.735477 1.648406 0.641435 -0.440729 2.714666 -0.157364 -2.674336 -2.649014 4.533966 -0.051232 4.513773 1.394278 0.900460 0.553626 0.326612 -0.108559
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.976236 -1.038995 2.227826 -1.942722 -0.109694 2.254917 -1.108095 0.047074 -0.303462 -3.683972 -0.188309 -0.349194 -1.797914 -0.067275 -0.169021 1.483208 1.096136 0.732882 0.168002 1.088194
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 0.876102 3.015704 -0.499880 -1.451234 2.491464 2.886441 -0.733106 3.547893 -3.571165 -0.381878 -1.295399 0.456923 -2.301112 -0.343557 0.044926 -1.435956 1.043779 0.867242 1.093218 0.517600
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.302738 0.313623 -0.516297 0.716731 0.162515 -2.429318 2.585953 -2.624945 1.786344 1.497302 -0.937142 0.214769 0.724579 0.357739 -1.061077 -2.069607 0.019374 -0.831211 -1.098847 -0.791529
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.852893 -1.904070 3.234142 -1.171042 0.996104 2.941535 -0.821161 -0.267600 0.792223 -0.392010 -2.850977 2.255020 -1.951568 -0.550074 -0.621774 0.699273 0.259025 2.151253 0.871228 1.246135
wb_dma_wb_if/input_slv_din -2.476441 -0.287238 -3.496163 1.895305 -3.184611 -1.454795 2.901742 -0.167330 -0.059009 -0.544829 0.010377 -2.458144 4.396004 -3.026248 0.943078 -1.402345 0.001221 -0.466560 1.212933 0.530565
wb_dma_ch_sel/assign_94_valid/expr_1 -1.877637 2.769469 -0.262206 -0.094079 0.784935 -4.606345 -2.163862 1.240602 -1.507831 0.618065 -1.133857 3.383083 0.695374 0.130435 -2.389766 -1.026332 1.130669 -3.242377 -2.110260 -2.672215
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.577891 3.040430 -0.811102 -1.266542 1.547979 -0.789489 0.232019 1.344713 0.889987 2.515954 0.010287 0.074415 -0.556408 1.451792 1.895157 -2.029197 -0.554895 -4.270844 0.431822 0.235053
wb_dma_de/always_21 2.721121 -3.875418 2.134548 -1.008074 1.276612 1.592930 -3.059745 1.161110 1.594320 -1.605887 -0.567841 1.121067 -1.280235 -0.925342 0.508626 3.096501 0.991285 -2.495925 0.008585 -0.208218
wb_dma_de/always_22 -2.165293 0.893949 -1.022844 0.943620 -1.942933 0.633457 -0.693417 0.711165 0.630996 1.821586 -3.554821 1.827726 3.252884 -0.806860 -1.452005 -2.955307 2.167646 0.482450 0.884534 0.046141
wb_dma_de/always_23 -2.051908 1.078858 -1.027333 0.874899 -1.714963 0.749996 -0.748937 0.963914 0.638185 2.205491 -3.555011 1.740619 3.262964 -0.600810 -1.282719 -2.876355 2.075866 0.369725 1.004478 -0.054471
wb_dma_ch_pri_enc/wire_pri1_out 0.945875 0.556613 1.482680 -0.239060 1.170524 1.732187 -0.606012 0.401832 -2.016870 -1.008932 -0.032154 3.223804 -1.920245 -1.904690 -0.721860 -0.094399 -0.133951 0.645934 -0.127367 1.227778
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.111879 1.376713 -0.627865 1.083148 -0.339148 -0.581896 0.967126 -0.723499 -1.961568 0.023464 0.143037 2.352473 0.279920 -1.847610 0.143808 -1.448941 -0.766206 0.398213 -0.923286 1.046649
wb_dma_de/assign_78_mast0_go -1.186430 1.356837 -0.643711 1.123184 -0.488262 -0.616950 1.009737 -0.833114 -1.872144 0.026085 0.058160 2.311940 0.381325 -1.803962 0.154951 -1.468550 -0.746047 0.393927 -0.992046 1.023199
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.382309 0.496929 -0.958209 0.768001 -1.506304 -1.416107 -1.343367 0.287724 -1.479512 -1.040824 1.336859 -0.795368 0.837248 1.285012 -0.054913 -0.330209 -0.466367 -0.229924 -0.695796 0.674775
wb_dma_de/wire_dma_done 0.274729 1.022198 0.572871 -2.350441 2.608275 -1.202830 -1.361364 0.321455 0.736373 1.601800 -4.554656 3.171150 -1.012683 -0.667108 -0.649492 -0.786375 1.072808 -0.610252 -1.153221 -3.258710
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.289028 1.972189 -0.774420 -1.703480 0.911054 -0.515665 -1.249347 2.448011 0.706289 -0.113808 -0.246174 -1.121273 -0.840051 3.268663 1.012763 0.000485 1.493819 -1.020087 0.864820 -0.481370
wb_dma_rf/input_wb_rf_adr -0.213641 4.750516 0.520463 -2.294187 -5.426157 -2.600950 -0.048790 -3.563603 0.444540 0.586048 -3.213680 0.123083 6.444717 -1.132672 1.522491 -4.828637 -1.278678 -4.668289 -2.719575 1.117139
wb_dma_wb_if -2.052102 -1.397161 0.803710 1.486050 -4.215400 -1.047081 0.240113 -3.205474 -0.570246 -1.886313 -5.526109 -1.383584 3.839549 0.328090 -0.364728 -2.842518 1.712556 0.249713 -4.288434 1.921801
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 5.307545 -3.938267 0.443474 -0.673000 2.923943 4.919024 -2.409699 2.823059 -2.267991 0.605355 -4.909905 -2.284152 -1.754118 -1.490778 0.324368 -1.450462 -0.516871 -1.245973 0.468155 0.962775
wb_dma_ch_pri_enc/wire_pri25_out 1.047758 0.586289 1.534505 -0.263669 1.315505 1.817762 -0.632398 0.514208 -2.028610 -0.995086 -0.025813 3.227792 -2.058827 -1.869223 -0.744059 -0.092181 -0.096353 0.622114 -0.067666 1.212620
wb_dma_wb_mast/reg_mast_cyc -1.234589 1.377363 -0.642475 1.176668 -0.519458 -0.646580 1.014259 -0.865154 -2.000027 0.020989 0.069714 2.409988 0.402817 -1.898313 0.113799 -1.538397 -0.762526 0.404895 -1.013560 1.104804
wb_dma_ch_rf/input_wb_rf_we -1.749348 -0.906501 -1.938535 -2.217908 -3.912786 1.741325 -2.911893 -4.327261 -0.459844 -1.561638 -2.611143 -3.410898 3.105693 0.262237 0.258960 -2.640118 0.474727 -0.010341 -2.795609 -1.408751
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.699344 1.106415 0.387585 -3.536068 -3.495688 1.847237 0.660943 -0.302052 2.738299 0.059380 -2.563179 -2.537117 4.383106 -0.077195 4.628520 1.511498 0.870209 0.579175 0.422376 -0.084996
wb_dma_de/always_6/if_1 0.259631 1.892991 -0.807647 0.295336 1.879345 -0.558642 0.004199 -0.451650 -2.801840 -0.805825 -1.048442 -0.502241 -0.845919 -0.777284 -5.209631 -4.621075 1.667354 -1.733930 -1.538688 -1.511659
wb_dma_wb_slv/always_4/stmt_1 1.223791 2.715134 2.065244 -0.231108 -5.180705 0.465705 -2.589720 -1.564910 1.099250 1.355296 -0.570232 -1.458777 5.834216 2.928905 1.215640 -2.705830 1.165714 -8.409380 -0.932668 4.386528
wb_dma_de/assign_3_ptr_valid 1.760098 -1.713553 3.465647 -0.113231 0.107476 3.222353 -0.285607 -1.075911 -0.004801 -1.003876 -1.196732 1.151462 -1.607404 -0.366736 -3.440403 0.066606 0.224320 3.972710 1.232631 1.258003
wb_dma_wb_mast/input_pt_sel 1.700891 -2.997684 -1.165400 2.470877 0.316262 0.728019 -0.760900 -0.612286 -3.446898 0.511613 -1.186130 0.794934 0.932094 -4.365449 0.399407 -2.392141 -2.614571 -3.352585 -2.543799 1.606174
wb_dma_ch_pri_enc/wire_pri15_out 1.038090 0.577539 1.512485 -0.302289 1.237298 1.786169 -0.645395 0.426870 -2.014376 -1.010421 -0.048708 3.238052 -1.972126 -1.897898 -0.693895 -0.113426 -0.142119 0.561299 -0.110786 1.193742
wb_dma_wb_slv/input_wb_we_i 2.072446 0.823152 -4.827198 2.152569 0.213690 1.220736 -2.114311 5.080271 -3.053232 3.431992 2.844223 0.352626 1.552329 -0.768600 7.144526 -1.192758 -3.913167 -4.508864 0.999406 3.315779
wb_dma_de/reg_tsz_cnt_is_0_r 1.371622 -1.019388 -2.813613 0.473276 4.058400 -0.497282 1.642045 1.616786 -0.664453 0.715880 -2.322423 -4.007498 -1.739959 0.959926 -2.252468 -2.757502 1.850925 -1.340891 -0.059302 -2.581561
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.170584 1.364648 -1.969260 -0.021712 4.136977 2.968607 3.089499 1.899400 -2.805009 6.131630 -3.312973 -3.102789 0.117750 -2.676704 -0.257546 -3.550843 -2.244040 -0.159796 0.454862 -1.862145
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.022599 0.599871 1.503706 -0.229198 1.302509 1.799217 -0.622634 0.454760 -2.112239 -1.038486 -0.068872 3.320936 -2.020977 -1.962420 -0.762183 -0.132832 -0.123238 0.644338 -0.123094 1.220824
wb_dma/wire_mast1_drdy -0.885461 2.761652 0.072390 -0.941090 -0.203866 1.583665 -0.227053 0.664857 -2.930904 -0.269414 -2.413640 1.582685 0.494765 -1.215873 0.359252 -1.907545 0.649386 0.983923 -0.697393 1.040361
wb_dma_ch_rf/wire_ch_csr_we -1.642492 -1.043810 -2.532602 -1.305833 -2.987960 2.885846 -1.990816 -0.150804 0.311647 -0.217462 -3.239142 -3.345568 5.596777 -1.057247 0.391006 -1.873041 1.817895 -0.523399 0.180515 -1.284298
wb_dma_ch_pri_enc/inst_u9 0.811268 0.648912 1.390431 -0.213844 0.959118 1.596181 -0.518471 0.257283 -2.012360 -0.983148 -0.085799 3.173999 -1.695324 -1.893927 -0.682122 -0.233824 -0.132404 0.615956 -0.226404 1.217655
wb_dma_ch_rf/assign_8_ch_csr -1.650787 -0.219830 -1.957866 -0.095671 -3.752303 -0.969181 0.963341 -1.552863 0.932095 -1.041660 -4.447465 -1.291768 5.773295 -0.372728 0.070587 -2.456600 2.507064 -0.397042 -0.200629 0.292840
wb_dma_ch_rf/wire_this_ptr_set 2.772170 -1.735482 3.083115 -1.120122 1.012096 2.824047 -0.781111 -0.173734 0.726323 -0.358882 -2.679059 2.162871 -1.967535 -0.481447 -0.627255 0.657020 0.285878 2.021412 0.879816 1.158062
wb_dma_ch_pri_enc/inst_u5 1.002009 0.584899 1.473845 -0.288657 1.198526 1.755188 -0.604493 0.454468 -1.947803 -0.982387 0.016432 3.150480 -1.976068 -1.814555 -0.705481 -0.082379 -0.135355 0.642245 -0.061021 1.171127
wb_dma_ch_pri_enc/inst_u4 1.046092 0.495708 1.461438 -0.182307 1.294598 1.732811 -0.542830 0.427002 -1.999254 -0.996663 0.058963 3.217224 -2.064139 -1.887692 -0.806908 -0.070049 -0.146795 0.641803 -0.054071 1.156803
wb_dma_ch_pri_enc/inst_u7 0.928909 0.630181 1.479233 -0.231374 1.160584 1.751335 -0.583785 0.387847 -2.064675 -0.988047 -0.020231 3.322803 -1.904342 -1.936319 -0.681209 -0.121070 -0.182682 0.608296 -0.145218 1.260028
wb_dma_ch_pri_enc/inst_u6 0.993635 0.487716 1.491768 -0.174033 1.299118 1.749415 -0.503464 0.423434 -2.001430 -1.018706 0.058702 3.186843 -2.095904 -1.931551 -0.802253 -0.104094 -0.135795 0.719548 -0.032849 1.156313
wb_dma_ch_pri_enc/inst_u1 1.011146 0.532574 1.541549 -0.238406 1.198883 1.782086 -0.625671 0.345716 -2.060489 -1.057954 0.013263 3.293957 -1.973388 -1.926926 -0.756154 -0.115935 -0.163223 0.620642 -0.154153 1.241096
wb_dma_ch_pri_enc/inst_u0 0.932833 0.606312 1.431234 -0.164038 1.260258 1.717348 -0.566304 0.424641 -2.142003 -0.994497 -0.073104 3.234441 -1.936270 -1.934983 -0.781889 -0.196461 -0.141957 0.660363 -0.131427 1.163500
wb_dma_ch_pri_enc/inst_u3 1.035418 0.465264 1.520426 -0.188122 1.314068 1.763720 -0.564164 0.408049 -1.984805 -1.013849 0.040413 3.259692 -2.106683 -1.930011 -0.824339 -0.082318 -0.135349 0.664539 -0.097298 1.144067
wb_dma_ch_pri_enc/inst_u2 0.945676 0.561844 1.454030 -0.213236 1.236062 1.690191 -0.589183 0.423747 -2.040501 -0.987188 -0.012690 3.201712 -1.955808 -1.889097 -0.716882 -0.136882 -0.124950 0.644253 -0.129118 1.161593
wb_dma/wire_de_start -1.691013 2.772734 -0.343606 -0.069190 1.183099 -4.509134 -2.236082 1.455518 -1.699381 0.613357 -0.922341 3.371947 0.338273 0.146871 -2.524904 -1.019071 1.133142 -3.354575 -2.029288 -2.731940
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.184228 2.290054 -3.253279 0.139079 1.965413 -1.539521 1.111671 2.148615 -1.586363 0.222778 -0.140370 -3.799719 -1.328202 3.290502 -1.446236 -2.746763 1.219472 0.496148 0.594252 -1.393822
wb_dma_rf/wire_ch_stop 0.777356 2.760730 0.000574 -2.220378 1.813108 2.583830 -1.416036 3.999760 -1.380142 -0.391052 -0.698083 1.644675 -1.946844 0.016293 2.298532 0.807285 1.297873 0.267513 1.724625 0.578887
wb_dma/wire_mast0_dout -0.012015 -1.908506 1.032401 0.715108 -3.189122 -1.252668 -0.378615 -2.299049 1.233908 -0.115266 -5.211813 -0.692112 1.926324 0.436992 0.427335 -2.270108 0.755286 0.305170 -3.994372 1.701394
wb_dma_ch_rf/input_de_adr0 -3.016895 0.622155 -1.165733 -1.852693 -3.110887 0.284801 3.295732 -1.471854 3.089300 -0.340667 -3.167615 -1.619777 3.408493 -1.447357 4.834063 0.227411 1.771010 1.128909 -0.205621 0.201488
wb_dma_ch_rf/input_de_adr1 -0.991952 0.084988 0.374855 1.050644 -0.916682 0.473284 0.509497 -0.896353 -0.892232 -0.694943 1.500921 -0.984114 0.400903 0.062770 -2.933619 -0.682010 -0.042188 1.898125 0.312023 0.159872
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.128814 1.404277 -0.618477 1.089734 -0.362466 -0.546233 0.962690 -0.725068 -1.971689 0.025170 0.113586 2.381943 0.270339 -1.854344 0.159823 -1.426443 -0.761181 0.389480 -0.932930 1.037069
wb_dma_wb_if/input_wbs_data_i 0.154626 -2.238508 1.143939 0.596016 -3.206460 -1.111971 -0.247883 -2.546165 1.461824 -0.044751 -5.561627 -0.651125 2.038829 0.210318 0.544479 -2.191936 0.687421 0.282632 -3.960886 1.660103
wb_dma_de/reg_tsz_dec 0.330196 -0.290911 -3.027959 0.661939 2.082994 -1.483437 1.665550 0.283120 -0.352020 1.543064 -2.975317 -3.627102 0.698292 0.748850 -1.131503 -3.519805 1.313781 -2.440241 -1.213511 -1.950734
wb_dma_ch_sel/input_ch0_am0 -0.116210 -1.787055 -1.925217 1.611979 0.831873 1.893968 0.430644 1.260509 0.106660 2.666680 -0.002079 -0.712747 1.500398 -0.183912 1.811245 -0.266504 -0.488159 -0.049984 0.708304 0.394124
wb_dma_ch_sel/input_ch0_am1 -1.399102 0.834929 0.206475 -1.342917 1.293268 -0.393209 -0.878347 0.960223 -0.216187 1.142628 -0.139792 0.424218 -0.617233 0.277787 -0.560627 1.574831 -0.447015 1.731385 0.120896 -2.734435
wb_dma_ch_sel/assign_162_req_p1 -1.196049 1.368747 -0.668182 1.157541 -0.477010 -0.634828 1.031342 -0.840262 -1.969831 0.004418 0.107002 2.414039 0.374732 -1.871926 0.137234 -1.488798 -0.775122 0.399572 -1.016599 1.110917
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.640788 -3.886658 -0.278319 1.024437 2.433846 0.561442 -0.641001 0.690297 -0.721506 -1.348380 -0.469984 -1.548930 -1.896611 -0.947283 -2.202199 0.394111 0.728655 -0.791880 -0.350650 -1.182508
wb_dma_rf/wire_ch5_csr -1.227539 -1.296238 0.650123 -0.142098 -1.786143 -0.210974 -0.326174 -2.329674 0.095494 0.064585 -4.128781 -2.241721 4.454831 2.299540 -0.788959 -0.727054 1.877986 0.391018 -3.072906 -0.180678
wb_dma_ch_rf/wire_ch_am1_we -1.971065 0.779682 0.552652 -1.647858 0.054360 -2.164049 -1.009102 -1.020566 -1.068392 -0.197645 -1.551681 0.439061 -0.803110 0.393374 -0.356124 1.226564 -0.997053 2.465587 -2.156940 -2.631500
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.173059 1.424095 -0.663491 1.115938 -0.436702 -0.584634 1.038910 -0.753001 -2.001801 0.057225 0.105223 2.412515 0.333350 -1.902679 0.173146 -1.511633 -0.789193 0.384785 -0.979446 1.092737
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.716462 -1.548931 3.394723 -0.150586 0.108625 3.182748 -0.313710 -1.046605 -0.085527 -1.019620 -1.130593 1.159326 -1.567461 -0.357831 -3.434357 0.048952 0.281391 3.841788 1.203171 1.257087
wb_dma_inc30r/wire_out -4.161043 0.120944 -0.300627 -1.684136 -2.196723 1.507272 -0.342463 -0.986444 -0.291908 0.454422 -1.019025 -3.352970 4.441138 0.510350 -0.922085 0.911160 0.107635 4.787324 -0.679582 -3.065676
wb_dma_ch_pri_enc/reg_pri_out 0.930141 0.528663 1.482384 -0.174967 1.204885 1.660447 -0.529238 0.329656 -2.038516 -1.026061 -0.045774 3.180142 -1.914248 -1.925097 -0.786866 -0.193283 -0.141532 0.663208 -0.170859 1.175102
wb_dma/input_wb0_we_i 2.107792 0.870298 -4.835885 2.055257 0.207963 1.335813 -2.142645 5.180513 -3.035272 3.425710 2.976562 0.312374 1.437056 -0.785195 7.276002 -1.073306 -4.009984 -4.368047 1.162274 3.335625
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.733194 -0.063102 -0.713017 -2.528613 -1.648868 0.974357 -0.491479 -0.350741 0.424569 0.830504 -2.061923 -2.596487 4.102849 0.267241 1.559498 1.777343 -0.040439 3.742559 -0.859149 -3.364118
wb_dma_ch_rf/wire_ch_txsz_dewe 3.119398 -0.823193 -2.945032 0.910307 4.487428 -1.577021 1.195817 2.102668 -0.011510 1.379526 0.234396 -2.668447 -2.691105 0.691002 -0.739099 -2.244076 0.071876 -4.024031 0.418539 -1.723092
wb_dma_de/always_22/if_1/stmt_2 -2.332186 1.188071 -1.146554 1.091962 -1.929010 0.526113 -0.377867 0.921023 0.756445 2.125786 -3.487819 2.085233 3.334185 -0.807718 -1.248252 -3.001587 2.193082 0.475304 1.162999 0.184467
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.677397 2.839643 -2.356922 -0.777686 1.893075 0.155585 -0.599706 3.997729 -0.998843 1.394804 1.540770 -1.631031 -1.416114 1.434735 2.541173 -0.758492 -0.637754 -2.537630 1.859502 0.133146
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.010898 0.520612 1.493827 -0.276119 1.227447 1.781140 -0.630921 0.459463 -1.960886 -1.005150 -0.042728 3.165209 -2.002274 -1.827171 -0.739943 -0.081080 -0.091972 0.634285 -0.060789 1.154469
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.924717 0.793087 0.477699 -1.573067 0.028115 -2.194110 -0.933375 -1.054312 -1.025127 -0.192675 -1.561655 0.450507 -0.750002 0.407092 -0.256316 1.093710 -0.978003 2.331621 -2.124954 -2.471040
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.291124 2.059883 -0.739927 -1.769020 0.902903 -0.521823 -1.189332 2.475698 0.798581 -0.008590 -0.171169 -1.020760 -0.808386 3.238390 1.210751 0.054933 1.378263 -1.083780 0.947724 -0.429945
wb_dma/wire_de_ack 3.036140 -3.042742 3.044397 -1.865303 0.475184 0.847604 -3.431933 -0.250853 2.449493 -1.436747 -3.033332 2.911350 -0.986624 -1.061792 -0.006314 1.636317 1.326701 -2.031707 -0.410455 -0.324626
wb_dma_wb_mast/always_1/if_1 0.123403 -2.258414 1.158562 0.647368 -3.447485 -1.140430 -0.393192 -2.607455 1.410372 -0.122528 -5.749310 -0.733452 2.203716 0.242019 0.552904 -2.382892 0.720595 0.220931 -4.184426 1.762779
wb_dma_wb_if/wire_wb_cyc_o -1.187293 1.443899 -0.657072 1.133772 -0.500486 -0.635579 1.035505 -0.811975 -1.976409 0.021825 0.038086 2.319036 0.410829 -1.857003 0.147247 -1.546856 -0.732470 0.387378 -0.975284 1.061703
wb_dma_ch_sel/assign_143_req_p0 1.383053 2.072751 -0.710588 -1.851135 1.075321 -0.380312 -1.187161 2.582463 0.870218 0.066213 -0.227871 -0.982803 -0.974163 3.219915 1.247548 0.129000 1.436306 -1.082266 1.028818 -0.517577
wb_dma_wb_mast/wire_mast_err 0.725720 2.794501 -0.028021 -2.169382 1.724734 2.487535 -1.411004 3.962450 -1.409970 -0.397710 -0.657737 1.792547 -1.876523 -0.103739 2.427307 0.796651 1.243848 0.285028 1.712226 0.665735
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.995265 -0.884759 0.256381 -0.163174 2.058496 1.014187 0.043334 1.239426 -0.283347 -0.850930 0.574304 -0.430151 -2.501990 0.138078 -1.235595 0.784441 0.561390 1.270485 1.136426 -0.643036
wb_dma/wire_slv0_dout 1.255289 2.874565 1.814885 -0.848742 -5.454268 -0.048234 -2.358022 -2.507392 2.262901 1.660379 -1.183874 -1.715448 6.487988 3.510306 0.941318 -3.395279 1.550185 -8.974149 -1.291763 3.664303
wb_dma_ch_sel/reg_am1 -1.453018 0.808998 0.224151 -1.308258 1.236202 -0.422061 -0.848433 0.862219 -0.187463 1.116688 -0.155723 0.445733 -0.600822 0.259200 -0.596693 1.519452 -0.426195 1.712448 0.089838 -2.706787
wb_dma_ch_sel/input_next_ch 0.227451 1.228309 0.618695 -2.476302 2.707817 -1.120609 -1.281829 0.409185 0.734195 1.487745 -4.379512 3.346494 -1.203051 -0.720509 -0.671038 -0.670005 1.081480 -0.425982 -1.036485 -3.319000
wb_dma_de/always_9 0.510479 -0.172226 -3.065080 0.580476 2.204175 -1.457147 1.581318 0.475444 -0.334749 1.608543 -2.925003 -3.619828 0.586531 0.846982 -1.002354 -3.510571 1.282975 -2.625041 -1.122168 -1.973078
wb_dma_de/always_8 0.693899 3.219229 -1.035246 -0.699220 2.725175 0.592479 1.751643 1.101203 -1.799318 1.031236 -1.961532 0.578991 -1.759874 0.095325 -0.894548 -3.242155 1.016997 0.118360 0.111261 -0.241783
wb_dma_wb_mast/always_1/if_1/cond -0.110678 -2.007730 1.090854 0.730780 -3.448596 -1.200519 -0.511695 -2.461973 1.114951 -0.167802 -5.534178 -0.805902 2.234870 0.468048 0.327545 -2.436714 0.838943 0.205348 -4.299064 1.763462
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.414671 2.784469 -2.397842 -1.421610 -0.732611 -0.401234 -2.341252 4.217286 -0.777788 -0.416602 0.636507 -2.248089 0.689436 3.185760 3.186146 0.694288 1.014109 -0.698511 1.272955 0.059797
wb_dma_rf/always_1/case_1/stmt_12 -0.354900 -1.883137 2.744730 1.491105 -0.504690 -0.667702 2.245270 -2.934657 0.817962 0.223726 -2.726889 -0.091633 2.008052 0.009995 -3.053797 -0.682934 1.230338 0.701298 -1.738955 0.808420
wb_dma_rf/always_1/case_1/stmt_13 -0.704504 -0.001072 0.316820 -0.485650 -0.929988 -1.838953 -0.226785 -1.748172 -0.966792 -1.344352 -1.651566 -0.018201 -0.329484 0.125277 0.088602 -0.193581 -0.507887 1.159141 -2.286027 -0.312459
wb_dma_de/always_3 -2.577903 1.399668 -0.355058 0.380829 -0.922167 -1.113012 -1.663427 0.429822 -2.527761 -0.455979 2.525087 -1.273607 0.488463 1.576562 -3.512659 0.452693 -0.884985 3.249777 -0.166293 -1.863179
wb_dma_de/always_2 -2.691466 1.822936 0.625515 -4.714420 -2.443622 1.272567 -0.188817 0.378663 2.479528 0.807758 -3.046122 -2.147864 3.857011 0.240065 3.981443 2.555105 0.667843 1.608057 0.229622 -2.321433
wb_dma_de/always_5 1.613326 1.899022 -0.404587 -1.791584 3.143490 1.226370 0.925421 1.758409 -0.013400 1.030793 -2.351782 -1.734114 -1.993599 1.870119 -1.199775 -1.976875 1.884612 -0.076718 0.974976 -1.353195
wb_dma_de/always_4 0.537986 3.239635 -1.068269 -0.603748 2.594043 0.471984 1.937325 0.846878 -1.851556 1.114383 -2.129693 0.623942 -1.555308 -0.030509 -0.977481 -3.458025 0.987494 0.135467 -0.050693 -0.199735
wb_dma_de/always_7 1.391746 -1.221468 -2.705233 0.453565 4.035292 -0.393588 1.567093 1.515063 -0.630338 0.658645 -2.376223 -4.014608 -1.773669 0.882347 -2.334193 -2.668812 1.896156 -1.233672 -0.077558 -2.523595
wb_dma_de/always_6 0.245151 2.019188 -0.914716 0.289562 1.919837 -0.426064 0.074491 -0.252829 -2.922848 -0.795345 -0.887459 -0.667834 -0.857429 -0.670305 -5.258026 -4.657894 1.653157 -1.621470 -1.320255 -1.461792
wb_dma_ch_sel/input_ch3_txsz 2.190993 -0.817798 2.149574 -1.331718 1.752377 2.412424 -1.586701 1.254026 -0.134192 -1.060692 -0.046632 0.885572 -2.451137 -0.080801 -0.892937 1.383624 0.611116 0.265285 0.927121 0.144935
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.233390 0.330380 -0.487776 0.696833 0.214835 -2.311516 2.455230 -2.436199 1.704504 1.448740 -0.818533 0.259840 0.609589 0.381284 -0.966200 -1.920320 -0.021176 -0.843396 -1.006081 -0.751114
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.175367 1.387447 -0.661705 1.142123 -0.433428 -0.630330 0.996142 -0.745896 -1.982225 0.043742 0.097717 2.369133 0.307854 -1.843703 0.155250 -1.475084 -0.781969 0.413920 -0.952811 1.043026
wb_dma_ch_rf/always_11/if_1 -0.240476 2.938132 -2.448678 -0.308430 3.077538 1.683282 0.886219 3.785779 -3.835000 -0.162026 -0.578449 -0.975764 -2.628454 -0.051364 -0.310704 -1.926333 1.018203 2.003388 1.474959 -0.341718
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.308050 2.112360 -0.757060 -1.817329 0.897455 -0.564788 -1.110704 2.426609 0.832692 0.006235 -0.392022 -1.084894 -0.745272 3.270633 1.149188 -0.092167 1.475362 -1.134095 0.882918 -0.486536
wb_dma_ch_sel/always_45/case_1/cond -1.243750 0.656768 -0.599038 1.677493 -2.281489 -0.895786 -0.832535 -0.502598 -2.266819 -1.579659 2.732638 -1.732948 1.136268 1.346738 -2.803241 -0.983040 -0.500267 1.598133 -0.288000 0.793807
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.292000 0.496829 -0.947591 0.682729 -1.344019 -1.264309 -1.340774 0.422241 -1.421941 -0.970915 1.391297 -0.762274 0.695089 1.287494 0.015262 -0.233829 -0.514140 -0.146848 -0.544506 0.602602
wb_dma_de/assign_68_de_txsz 1.165182 0.435062 -2.534777 -0.562609 3.777051 -1.687686 0.232219 1.348139 -0.512670 -0.096982 -2.178173 -3.103774 -1.902232 1.046770 -3.202405 -3.330112 2.563505 -2.818680 -0.652098 -3.570439
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.649101 -2.219813 2.162577 -2.105105 1.301063 0.312263 -4.414786 1.205275 1.630931 -2.197584 -0.187079 1.867099 -1.554438 -0.728665 -0.302845 2.438325 1.640135 -4.145097 -0.444645 -1.382068
wb_dma_ch_rf/always_20/if_1 -1.732998 1.157208 0.361648 -3.740617 -3.708208 1.784542 0.524327 -0.268952 2.718765 -0.296463 -2.538578 -2.641382 4.445394 -0.008392 4.690755 1.596939 0.963417 0.657069 0.401417 -0.082247
wb_dma/input_wb0s_data_i 0.141400 -2.409519 1.223210 0.618290 -3.458974 -1.059970 -0.494148 -2.662195 1.425512 -0.158615 -5.802135 -0.819097 2.380485 0.256822 0.424556 -2.295235 0.749268 0.090575 -4.217099 1.729250
wb_dma_de/reg_dma_done_d 1.827724 0.643227 0.322090 -1.347899 1.800700 -0.507594 -0.500803 -0.096891 0.767132 0.381019 -4.451950 2.826240 -0.865160 -0.816528 -0.112031 -2.304956 1.735675 -2.084437 -0.959056 -0.672780
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.010453 -0.172520 0.548073 -0.832577 -0.751776 -0.295204 -0.831541 0.550604 2.154381 -0.052430 0.603879 1.328865 0.356284 0.295709 2.428500 2.259431 0.221514 -0.785452 0.664289 0.159190
wb_dma_wb_slv/assign_1_rf_sel -0.284530 1.986370 -3.309589 1.384040 -2.500767 -5.251226 -0.028872 0.963596 0.779561 -2.647851 0.733655 0.637235 -0.342757 1.440456 4.196141 -1.359987 1.766739 -1.122257 -1.561993 2.537074
wb_dma_ch_rf/assign_23_ch_csr_dewe 5.162469 -3.914923 0.577160 -0.600607 2.665016 4.806687 -2.187006 2.478002 -2.122689 0.616468 -4.994161 -2.111928 -1.570730 -1.543854 0.290439 -1.478067 -0.595305 -1.003022 0.421647 1.078605
wb_dma_de/always_4/if_1/if_1/cond 0.642910 3.286940 -1.019089 -0.757152 2.711202 0.705741 1.675931 1.191827 -1.891364 1.061018 -1.963809 0.619245 -1.713355 0.084844 -0.863254 -3.209661 1.003016 0.142844 0.126811 -0.202277
wb_dma_ch_sel/assign_376_gnt_p1 -1.245501 1.525182 -0.721242 1.143151 -0.446921 -0.622375 1.063252 -0.790635 -2.043957 0.064459 0.068818 2.445329 0.392907 -1.880056 0.194697 -1.537053 -0.767128 0.424708 -0.993960 1.090679
wb_dma_de/wire_wr_ack 1.255170 0.363856 -1.530396 0.364024 3.032491 0.144798 1.044542 0.581619 -2.217540 0.589253 -2.933158 -0.475587 -1.040886 -0.952087 -1.738568 -3.632427 1.164643 -1.906169 -1.342054 -0.734773
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.611195 -3.834762 -0.341484 0.961477 2.431229 0.527575 -0.647871 0.751770 -0.681694 -1.376621 -0.433493 -1.615875 -1.867205 -0.941406 -2.172405 0.428315 0.769776 -0.769551 -0.328161 -1.227427
wb_dma_ch_arb/always_1 -0.943841 0.199886 0.967313 -2.655557 -2.713367 1.877102 -4.101465 2.204535 -3.537934 -4.223569 -2.047529 -0.650579 1.274379 -0.418293 -1.284724 1.389390 0.534203 4.594715 0.165014 -0.494762
wb_dma_ch_arb/always_2 -0.951948 0.223782 1.056473 -2.761003 -2.664429 1.980555 -4.207987 2.323793 -3.528609 -4.279967 -1.806911 -0.851952 1.191445 -0.250253 -1.299406 1.579985 0.558640 4.612008 0.253818 -0.568199
wb_dma/wire_ch0_txsz 2.293013 0.626494 -0.750568 -1.752557 3.384622 -0.481395 -1.246571 1.269503 -0.305411 -0.166349 -2.743234 -1.889510 -1.628460 0.881870 -2.747635 -2.834142 2.511169 -3.810824 -0.895780 -2.806326
wb_dma_de/always_19 -3.209014 0.341093 -0.097241 -2.096548 -0.728202 -1.261121 -0.736413 1.231880 1.611028 -1.277993 -1.022002 2.437110 -0.195584 -1.384320 0.967466 2.962005 1.276595 3.130809 0.695007 -2.888638
wb_dma_de/always_18 -1.263968 -1.526403 -0.780380 3.147448 -1.236864 0.120428 -3.318384 0.896995 -1.138039 -1.096768 1.162341 -1.194764 1.895859 4.080888 -1.370036 0.178094 3.315598 -1.846028 -1.525504 1.928656
wb_dma_de/always_15 2.404088 -0.938021 -1.041454 -0.630512 3.448388 0.669846 0.106042 1.419641 -0.452304 0.623884 -3.073605 -2.808563 -1.326249 0.725476 -1.806698 -2.325071 1.815952 -2.396404 -0.401122 -1.739120
wb_dma_de/always_14 0.709646 2.830429 -0.015594 -2.272089 1.806030 2.623396 -1.433551 4.085178 -1.447046 -0.460726 -0.788455 1.640229 -1.923605 -0.035125 2.292253 0.738020 1.364862 0.367374 1.703267 0.571157
wb_dma_de/always_11 -0.357654 0.479684 -0.985013 0.774332 -1.434603 -1.396961 -1.356374 0.368430 -1.475416 -1.048390 1.407423 -0.762727 0.721452 1.327753 -0.034099 -0.279528 -0.488106 -0.198195 -0.647586 0.629187
wb_dma_de/always_13 0.342281 1.281114 0.430188 -2.363485 2.728487 -1.235919 -1.169846 0.427154 0.650866 1.594038 -4.570537 3.353581 -1.157662 -0.756098 -0.591699 -0.978581 1.051402 -0.617401 -1.090420 -3.207118
wb_dma_de/always_12 0.661849 3.291122 -1.001898 -0.720490 2.724390 0.583283 1.853733 1.053395 -1.795148 1.144708 -1.972760 0.761134 -1.724891 0.037224 -0.914043 -3.303099 0.955827 0.095472 0.093996 -0.191195
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.969010 6.387286 -1.057504 -2.894872 -0.955194 -2.339512 0.675562 -0.582707 1.645044 1.018478 0.312645 3.938212 -1.308434 0.564717 5.631029 -2.466043 -1.131949 -4.414012 0.293341 2.186868
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.404324 2.107198 -0.813476 -1.817325 1.058124 -0.469072 -1.234398 2.641674 0.710805 -0.051445 -0.315445 -1.178176 -0.923845 3.332679 1.101230 -0.059092 1.503846 -1.098563 0.968982 -0.494164
wb_dma_ch_pri_enc/wire_pri13_out 1.069201 0.577475 1.512753 -0.240341 1.322523 1.783358 -0.622278 0.451191 -2.060935 -1.021171 0.052323 3.376472 -2.077969 -1.938203 -0.725466 -0.088395 -0.138823 0.649520 -0.089125 1.244484
wb_dma_de/reg_read_r 2.407458 -0.951736 -0.969646 -0.714407 3.708840 0.740182 0.172531 1.447778 -0.392203 0.578909 -2.957626 -2.724624 -1.657332 0.745198 -1.963359 -2.195244 1.857852 -2.201759 -0.286333 -1.856163
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.636436 -0.059329 -1.009601 -0.298049 3.064058 2.528504 -1.483193 3.167687 -3.996842 -0.930349 -2.093197 -0.599769 -1.907855 -1.452657 -0.823630 -1.666111 1.190018 -1.104827 -0.278200 -0.027297
wb_dma/assign_9_slv0_pt_in -0.690232 -0.980954 -0.712693 1.189093 -1.109768 -2.128980 -0.278884 -1.085318 -0.050072 -1.821327 -2.239361 0.395963 0.470213 -0.278964 0.249137 -1.533746 2.340486 0.595483 -3.327151 0.860858
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.597511 -2.168502 2.172573 -2.086997 1.294714 0.271732 -4.402322 1.126628 1.622235 -2.255097 -0.161479 1.878036 -1.601604 -0.719842 -0.433916 2.403384 1.660479 -4.177419 -0.480032 -1.416717
wb_dma_ch_rf/always_17/if_1/block_1 0.406439 1.928446 -0.790672 0.197333 2.040909 -0.442909 -0.071765 -0.274852 -2.827595 -0.771642 -0.924462 -0.397687 -0.996877 -0.760468 -5.135187 -4.524107 1.643686 -1.802454 -1.393426 -1.469223
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -4.553007 0.318539 -0.200878 1.256681 -2.501776 1.008793 -1.226058 1.630199 0.169072 0.068923 -2.468007 1.267055 5.739293 -0.497371 -1.840321 -0.273667 4.151390 1.200111 0.169270 -0.518916
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.723532 1.979767 -0.497739 -1.770262 3.094576 1.108132 0.913920 1.856582 0.096859 1.098812 -2.056354 -1.772958 -1.988553 1.899798 -0.997632 -1.928847 1.718660 -0.324520 1.034814 -1.273784
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.062067 -1.762772 -1.908276 1.566382 0.792901 1.873952 0.436980 1.180627 0.128397 2.602387 -0.011544 -0.716141 1.469543 -0.176858 1.807497 -0.300839 -0.487403 -0.099464 0.689751 0.432207
wb_dma_ch_pri_enc/wire_pri2_out 1.001522 0.563083 1.475713 -0.280427 1.216522 1.767844 -0.634132 0.480823 -1.976492 -0.986666 -0.039076 3.169862 -1.967442 -1.803426 -0.702357 -0.105200 -0.122612 0.602471 -0.060827 1.170723
wb_dma_de/always_11/stmt_1 -0.328217 0.468607 -0.928871 0.709629 -1.454978 -1.309842 -1.270951 0.325147 -1.378728 -1.011207 1.302850 -0.767683 0.765867 1.247710 -0.050236 -0.264194 -0.518967 -0.176900 -0.612984 0.626045
wb_dma_ch_rf/wire_ch_adr1_we -1.259734 0.529146 -0.546613 1.767648 -2.361316 -0.897728 -0.842852 -0.621102 -2.285905 -1.709599 2.790715 -1.708764 1.156136 1.346948 -2.890835 -0.977696 -0.512870 1.670741 -0.387973 0.814798
wb_dma_ch_sel_checker/input_ch_sel 1.234759 0.060139 1.938364 -1.237960 -0.382158 1.371616 -1.692413 -0.052774 0.228722 -0.226357 -0.646224 1.349104 0.151837 -0.227773 0.399072 0.575146 0.025978 -1.046453 -0.241142 0.811476
wb_dma_ch_sel/input_ch1_adr1 -0.966030 0.127018 0.365631 0.989033 -0.904946 0.484665 0.510194 -0.891608 -0.908185 -0.634729 1.484651 -1.033706 0.402807 0.121036 -2.931188 -0.678757 0.007372 1.921111 0.311332 0.161096
wb_dma/wire_slv0_pt_in -0.712539 -1.138789 -0.803574 1.334049 -1.065805 -2.282724 -0.259143 -1.181433 -0.042639 -1.974545 -2.482129 0.405888 0.355875 -0.291195 0.139203 -1.626377 2.625190 0.772359 -3.561371 0.840201
wb_dma_rf/always_2/if_1/if_1/cond 1.938982 3.725066 0.577823 -2.872161 -0.219085 0.080298 1.823709 -1.723296 1.842950 0.159745 -3.795479 3.507670 -2.469357 0.559252 3.130430 -2.535816 0.532676 1.125429 0.818195 2.018055
wb_dma_pri_enc_sub/reg_pri_out_d 0.981646 0.658178 1.515461 -0.268502 1.151776 1.752148 -0.622284 0.383548 -2.030277 -0.972521 -0.064300 3.314194 -1.876549 -1.902713 -0.667411 -0.187798 -0.173354 0.537872 -0.153304 1.272638
wb_dma_ch_pri_enc/always_4/case_1 1.049451 0.515963 1.515655 -0.231499 1.309133 1.774695 -0.643081 0.473122 -2.037564 -0.966436 0.038985 3.208724 -2.057795 -1.873559 -0.736270 -0.049982 -0.170531 0.626855 -0.059823 1.174235
wb_dma_ch_pri_enc/wire_pri29_out 0.967316 0.543053 1.460182 -0.258397 1.206907 1.720948 -0.588981 0.383113 -1.958461 -0.962572 -0.022535 3.138624 -1.896064 -1.816635 -0.693917 -0.106873 -0.119833 0.593503 -0.090525 1.151972
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.975416 -3.862330 1.602404 -0.256497 2.212100 2.001376 -2.398720 0.847831 -0.523389 -1.571460 -1.038053 -0.212730 -1.879648 -1.189810 -1.781458 1.026986 0.737066 -1.884112 -0.547077 -0.444662
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.265582 2.095441 -0.898880 0.222364 2.006784 -0.515419 0.083952 -0.265470 -2.815902 -0.714314 -0.920608 -0.551794 -0.944475 -0.652722 -5.180343 -4.601894 1.698117 -1.722918 -1.347028 -1.565349
wb_dma_de/wire_read_hold -1.233927 1.462334 -0.649920 1.156892 -0.485494 -0.611986 1.053815 -0.831894 -2.028402 0.029104 0.051572 2.450484 0.338686 -1.922480 0.132576 -1.560429 -0.811524 0.425698 -1.003401 1.140192
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.303250 0.582441 -0.582363 1.759942 -2.338585 -0.871280 -0.827271 -0.568160 -2.330527 -1.676872 2.722931 -1.758993 1.224181 1.360093 -2.971571 -1.055192 -0.479158 1.688443 -0.349297 0.823801
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.040352 -0.880004 0.208398 -0.150433 2.167001 1.062232 0.053926 1.316549 -0.323189 -0.852923 0.599632 -0.446270 -2.651889 0.153393 -1.325971 0.849700 0.553467 1.303516 1.200012 -0.654747
wb_dma_ch_rf/wire_sw_pointer -0.536514 1.226548 -0.034174 -1.560871 0.422504 -3.728069 -2.403093 -0.855487 -1.399812 -0.494881 -3.674417 2.279601 -0.856332 0.615351 -0.343944 -0.818797 -0.245356 0.291223 -3.367526 -2.294740
wb_dma/wire_slv0_din -2.817233 4.536919 0.527943 -0.104767 -4.915451 -2.936688 6.630355 -3.047606 1.390314 1.166973 -4.969300 -1.757015 5.469704 -2.349939 0.282839 -3.940633 1.357835 -1.597590 0.657109 2.510116
wb_dma_ch_rf/input_dma_err 0.739965 2.744570 0.066144 -2.304175 1.656528 2.596887 -1.552302 3.944942 -1.308726 -0.398615 -0.918022 1.636155 -1.705880 0.005996 2.396817 0.774371 1.423345 0.191238 1.651015 0.616824
wb_dma_ch_sel/assign_158_req_p1 -1.159999 1.375370 -0.628905 1.148442 -0.444222 -0.615212 1.014608 -0.811991 -1.951733 0.041610 0.119908 2.398261 0.320821 -1.840547 0.131193 -1.461797 -0.800867 0.432270 -0.951429 1.071844
wb_dma_ch_rf/assign_17_ch_am1_we -2.021444 0.798593 0.488871 -1.646596 0.131268 -2.231189 -1.062242 -1.010077 -1.048954 -0.150853 -1.539701 0.431637 -0.811344 0.460987 -0.400212 1.228591 -0.977898 2.505004 -2.125877 -2.721640
wb_dma_ch_rf/assign_7_pointer_s -0.442445 -1.608611 0.021272 0.049862 -1.927914 -0.222813 -0.194082 -3.077042 0.252571 -0.953772 -0.975011 -1.153214 1.098552 0.471134 -0.350760 -0.737430 0.407642 0.406822 -1.602526 0.443826
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.990755 0.543166 1.461197 -0.176017 1.299403 1.706349 -0.527150 0.392918 -2.006817 -1.014663 0.046868 3.173372 -2.059355 -1.887414 -0.808439 -0.121575 -0.153808 0.640120 -0.104543 1.149276
wb_dma_wb_slv/always_5/stmt_1 1.276538 2.936005 -2.626702 -0.853960 -0.339405 -1.441151 -2.619453 4.598755 -0.291213 0.283123 3.334611 -0.971394 -0.208204 2.822117 4.665249 1.146556 -0.879280 -3.406850 1.713556 0.914687
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.157868 1.428368 -0.679485 1.113711 -0.370843 -0.589391 0.973703 -0.729184 -2.004849 0.046635 0.116607 2.373588 0.325126 -1.827126 0.165988 -1.480970 -0.776018 0.409540 -0.954101 1.088741
wb_dma_wb_mast/assign_1 1.539408 -2.575836 -1.989028 3.173823 -0.964759 -0.414394 -2.191709 -0.081355 -4.842353 -0.509020 0.344754 0.085347 1.461869 -3.061306 0.425652 -2.449594 -3.173764 -3.537162 -2.993578 2.293406
wb_dma_ch_sel/input_de_ack 3.192188 -3.111474 3.215205 -1.937315 0.581157 0.876949 -3.541989 -0.309057 2.485668 -1.485471 -3.028567 3.079376 -1.119394 -1.107403 -0.149857 1.646035 1.356497 -2.151154 -0.441831 -0.324258
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.501688 2.675288 -2.384084 -1.311749 -0.789452 -0.446337 -2.246048 3.979861 -0.797540 -0.497695 0.535136 -2.220217 0.755772 3.100246 3.027455 0.604923 1.008346 -0.614633 1.152594 0.059201
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.792533 1.612475 -1.828144 -1.381066 3.504196 2.278974 -0.029171 4.542464 -1.888181 -0.247600 -0.743104 -3.376353 -3.000113 1.768093 -0.528840 -0.489588 1.873086 1.738593 2.466199 -1.409996
wb_dma_ch_sel/reg_valid_sel -1.765423 2.678857 -0.385793 0.073948 0.685158 -4.512956 -2.130696 1.271942 -1.755456 0.482204 -0.929061 3.201073 0.690149 0.087926 -2.319776 -1.152506 1.001498 -3.265654 -2.134933 -2.407654
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.578164 3.326217 -1.051303 -0.796317 2.646507 0.678262 1.678680 1.158532 -1.806071 1.077324 -2.047006 0.499019 -1.584621 0.160412 -0.828479 -3.256008 1.092220 0.121946 0.089720 -0.252484
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.428064 0.447489 -1.147888 1.373124 2.240488 0.623039 1.498994 -0.147878 -2.933706 0.015905 -1.104181 -1.413061 -0.837172 -0.845046 -4.398347 -4.066215 0.984336 -0.153094 -0.819982 -0.551316
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.424406 -1.589699 0.058354 -0.030171 -1.936394 -0.148674 -0.257535 -2.978386 0.264465 -1.041505 -0.932671 -1.249127 1.106708 0.506305 -0.354497 -0.661648 0.388541 0.449483 -1.574468 0.394303
wb_dma_wb_mast/always_4/stmt_1 -1.205131 1.394229 -0.642746 1.170155 -0.506994 -0.691381 1.072635 -0.880680 -1.972418 0.023134 0.093083 2.390011 0.357468 -1.868447 0.139184 -1.501352 -0.800100 0.423082 -1.027598 1.089915
wb_dma_ch_sel/assign_375_gnt_p0 0.101171 -1.022750 1.626913 -3.565117 -2.604356 2.387016 -4.879373 2.583218 -1.728929 -4.137503 -2.305197 -2.742733 1.268827 1.160462 -1.392709 2.411778 1.149447 4.095660 0.919145 -1.234417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.177331 1.357703 -0.618507 1.166244 -0.415827 -0.606221 1.011062 -0.812967 -1.983187 0.048917 0.106753 2.397108 0.309192 -1.850230 0.133013 -1.498676 -0.797626 0.379040 -1.004228 1.100991
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.477803 2.636990 -2.362700 -1.293169 -0.797315 -0.406455 -2.249852 3.994169 -0.796264 -0.451040 0.637671 -2.206543 0.718136 3.049603 3.079156 0.660210 0.968225 -0.578386 1.201403 0.079609
wb_dma/inst_u2 -2.231177 0.687420 -0.384802 0.064889 -2.752783 0.743889 -0.477928 -0.796110 1.297135 0.651222 -3.097641 1.042214 4.085172 -0.421474 -0.648254 -2.265364 2.370167 0.136947 -0.134448 0.130756
wb_dma/inst_u1 -1.492963 0.085785 -0.201666 -0.108164 -2.609126 -0.991060 0.554649 -1.955792 1.297543 -0.664354 -4.446831 0.540685 4.384597 0.944183 -0.910306 -2.243603 2.868106 0.617937 -1.313408 0.133319
wb_dma/inst_u0 -1.630364 -0.420705 -0.382236 -0.267638 -4.151879 -1.184912 0.874808 -4.654131 0.374667 -1.330512 -4.974386 -1.797943 5.211337 0.957740 -1.270866 -3.404797 2.348480 -0.193265 -2.714765 0.657674
wb_dma/inst_u4 0.219158 -1.674252 0.135319 1.321141 -1.142357 -1.866528 0.068602 -0.611725 -3.294493 -4.029997 -4.025366 -0.755794 1.921170 0.185084 -0.077557 -1.186832 0.886562 -0.187343 -3.517626 1.507713
wb_dma_ch_rf/assign_2_ch_adr1 -1.128358 1.649970 -0.063529 0.904468 -2.678861 -1.348695 -2.053061 -2.529297 -2.578583 -2.870816 2.455056 -1.172104 0.053989 2.058945 -4.177856 -2.823102 -0.081109 0.884315 -2.393515 0.288675
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.919853 -1.023419 2.184835 -1.966351 -0.200472 2.196956 -1.089485 -0.015029 -0.260263 -3.606878 -0.239631 -0.346300 -1.633620 -0.083090 -0.106899 1.467352 1.083430 0.671600 0.104200 1.070283
wb_dma_ch_rf/wire_pointer_s -0.399526 -1.651108 0.098265 -0.000590 -1.986044 -0.158401 -0.235216 -3.125395 0.267189 -0.997573 -1.011518 -1.253030 1.129042 0.552240 -0.390518 -0.711545 0.396828 0.479427 -1.625637 0.447088
wb_dma_ch_sel/always_40/case_1/stmt_1 1.155147 -0.626412 2.460886 -0.336374 0.684701 2.691624 -1.067925 0.233223 -0.924981 -1.596554 1.340686 -0.094086 -1.807156 0.055127 -3.689900 0.632734 0.601138 2.013579 1.120733 0.325397
wb_dma_ch_sel/always_40/case_1/stmt_2 2.221241 -0.834133 2.201312 -1.385441 1.668089 2.417805 -1.650779 1.213820 -0.101191 -1.073163 -0.133294 0.902176 -2.351642 -0.071226 -0.878753 1.356535 0.646766 0.222063 0.863120 0.172572
wb_dma_ch_sel/always_40/case_1/stmt_3 1.204268 0.020313 1.900563 -1.169592 -0.314823 1.386851 -1.647168 -0.002250 0.161576 -0.195299 -0.563077 1.381114 0.057076 -0.214575 0.361401 0.619364 0.025388 -0.967946 -0.199169 0.788724
wb_dma_ch_sel/always_40/case_1/stmt_4 2.789425 -1.848527 3.153553 -1.152342 1.025312 2.845467 -0.840648 -0.218291 0.792582 -0.367652 -2.786687 2.173489 -1.947836 -0.481787 -0.635565 0.709637 0.312701 2.029678 0.872130 1.121468
wb_dma_pri_enc_sub 0.960220 0.599575 1.471567 -0.270374 1.226400 1.751246 -0.644335 0.471094 -2.014628 -0.976933 -0.020080 3.161740 -1.956324 -1.818236 -0.727200 -0.103869 -0.147273 0.609135 -0.096981 1.178976
wb_dma_ch_rf/reg_ch_am1_r -2.011020 0.760671 0.518692 -1.609692 0.102569 -2.156306 -1.035758 -0.900032 -1.011645 -0.163850 -1.599147 0.411633 -0.787473 0.432466 -0.394094 1.237394 -0.937160 2.498803 -2.092911 -2.681244
wb_dma_de/assign_72_dma_err 0.679562 2.894844 -0.033340 -2.293954 1.750338 2.606771 -1.488032 4.170516 -1.434295 -0.461018 -0.683595 1.699402 -1.891985 -0.009931 2.486895 0.861159 1.357478 0.316773 1.794124 0.653259
wb_dma_de/reg_ptr_adr_low -1.005053 -2.310823 0.276334 2.738033 0.096098 1.398213 -2.022855 0.296339 0.292401 -0.162454 -0.069890 -0.420925 1.158554 2.846398 -1.568282 0.462130 3.880692 -1.686467 -1.103202 1.442403
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.960828 -1.115400 2.291195 -1.950307 -0.214975 2.273238 -1.102086 -0.016333 -0.280913 -3.692098 -0.110345 -0.414375 -1.722050 -0.075562 -0.082098 1.579567 1.023998 0.743771 0.173640 1.130676
wb_dma_de/reg_state -2.048783 0.903916 -0.973687 0.994750 -1.808232 0.622433 -0.675832 0.772138 0.801335 1.900361 -3.524920 2.040141 3.224332 -0.799468 -1.520155 -3.028368 2.311603 0.293195 0.985797 0.056334
wb_dma_ch_rf/always_26/if_1 -0.568738 1.381215 -0.090784 -1.638716 0.208539 -3.834886 -2.433018 -0.939426 -1.474349 -0.662415 -3.545623 2.333292 -0.879526 0.623299 -0.228774 -0.818508 -0.326263 0.364745 -3.351773 -2.256702
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.711648 -0.176138 -1.684507 0.451627 2.168014 2.464620 4.225224 0.408502 -1.677139 4.325461 -5.895136 -0.961688 0.201542 -4.261311 -0.380409 -3.947309 -1.314588 3.096923 0.606042 -0.971134
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.568895 -2.149343 2.216733 -2.075313 1.172729 0.300643 -4.350347 1.125109 1.625498 -2.261128 -0.230056 1.849157 -1.490808 -0.700182 -0.327377 2.396951 1.651633 -4.042613 -0.482971 -1.311762
wb_dma_ch_sel/assign_113_valid 1.753569 1.788500 0.096665 -2.616156 2.566741 0.891609 0.106438 2.396647 2.150213 1.068039 -1.556512 -0.366468 -1.781075 2.088902 1.223057 0.252752 1.964665 -1.009840 1.672734 -1.174175
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.001648 -0.141291 0.637133 -0.912681 -0.713478 -0.242980 -0.915113 0.629330 2.258381 -0.034390 0.726917 1.430407 0.326683 0.274691 2.565399 2.459494 0.201979 -0.805155 0.735619 0.203862
wb_dma_inc30r/always_1 -2.781421 2.323824 2.194168 -2.523836 -0.458114 0.105368 -1.623645 -1.183142 0.201283 2.646538 0.710829 -2.281341 2.666695 2.349131 -2.764491 1.900280 -1.582897 3.095090 -0.534221 -4.241877
wb_dma_de/always_23/block_1/case_1/cond -2.091546 0.903175 -1.042668 1.085310 -1.958709 0.668575 -0.632298 0.906491 0.724404 1.862923 -3.501200 1.893310 3.375753 -0.763879 -1.303140 -2.880045 2.278145 0.352741 1.024925 0.233884
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.228340 2.232881 -3.232917 0.180494 2.164074 -1.518626 1.260886 2.159460 -1.515903 0.211144 -0.134403 -3.725870 -1.528171 3.332610 -1.576562 -2.701671 1.264244 0.695347 0.671125 -1.494879
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.685595 1.870483 -0.451333 -1.720595 3.241857 1.142100 0.949951 1.806099 0.006999 1.098834 -2.048903 -1.699183 -2.113343 1.828740 -1.090205 -1.882432 1.728361 -0.213177 1.043460 -1.277989
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.231159 -0.893258 2.162283 -1.358943 1.763147 2.409874 -1.621835 1.273450 -0.111068 -1.045879 -0.036147 0.918358 -2.450783 -0.068785 -0.918740 1.403374 0.612847 0.279340 0.937670 0.114411
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.169616 -2.800559 -0.892446 1.295251 0.445018 -1.613333 2.192150 -3.312336 0.669116 0.330174 -4.404715 -2.189914 1.949401 -0.455432 -3.461939 -2.845596 1.950374 -0.191672 -2.860453 -2.201452
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.396060 1.570295 0.216368 -1.965585 -2.135417 1.852795 -2.460334 2.506084 -1.707559 -4.533187 1.821872 -3.416773 -0.269862 2.802732 0.208048 1.290880 1.797653 1.754542 1.410737 1.460743
wb_dma_ch_sel/assign_148_req_p0 1.295548 2.061710 -0.665763 -1.833073 0.838195 -0.482435 -1.385967 2.487618 0.772510 -0.161335 -0.152646 -1.013034 -0.830509 3.373314 1.167087 0.129428 1.497635 -1.112871 0.887577 -0.412131
wb_dma/wire_ndr 0.810800 1.630697 -1.866981 -1.374781 3.410024 2.221674 -0.036086 4.532734 -1.851814 -0.156568 -0.638328 -3.352399 -2.916991 1.786073 -0.436390 -0.508374 1.796989 1.584295 2.429556 -1.377748
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.232386 -0.799858 2.237823 -1.429992 1.719320 2.431261 -1.698838 1.282968 -0.067049 -1.019220 -0.024118 1.006422 -2.440815 -0.067474 -0.854579 1.407006 0.605288 0.222523 0.934834 0.152510
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.938878 0.602018 1.457132 -0.316875 1.173157 1.760878 -0.629557 0.442150 -1.977558 -0.966682 -0.081589 3.126516 -1.882284 -1.829028 -0.670844 -0.121118 -0.087684 0.603879 -0.091764 1.168428
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.735425 -1.917379 3.121401 -1.098052 0.891566 2.811503 -0.711522 -0.390228 0.864253 -0.422300 -2.894043 2.139656 -1.895372 -0.492232 -0.661801 0.668639 0.306601 2.187297 0.845097 1.154415
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.920793 -0.859786 2.538220 -1.035872 -1.250427 2.535632 -0.599816 -0.977422 -1.032493 -4.157058 1.106351 -1.373411 -1.005278 0.065974 -2.678387 0.745448 1.092901 2.295984 0.309597 1.301869
wb_dma_rf/input_dma_done_all 2.428178 -1.058692 -0.941052 -0.693885 3.663801 0.891301 -0.004349 1.601221 -0.511165 0.482901 -2.972155 -2.770446 -1.617101 0.691212 -1.910257 -2.098192 1.880064 -2.134331 -0.265839 -1.834740
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.479534 -1.550345 -0.000424 -0.045182 -2.076278 -0.187313 -0.274703 -3.087851 0.219253 -1.034603 -1.140169 -1.300373 1.272264 0.504297 -0.367672 -0.795197 0.472810 0.407130 -1.677448 0.394883
wb_dma_de/assign_66_dma_done 0.357686 1.251585 0.569288 -2.423165 2.995286 -1.103585 -1.083060 0.441855 0.684765 1.638003 -4.335980 3.297573 -1.439010 -0.721770 -0.793148 -0.757400 0.972492 -0.327464 -0.939178 -3.369351
wb_dma/wire_ch4_csr -1.027180 -1.545106 0.727801 -0.052022 -1.525943 -0.200155 -0.555029 -2.220633 -0.170524 0.000450 -4.146264 -2.210755 4.186793 2.251582 -0.937024 -0.679560 1.837988 0.209757 -3.243836 -0.213213
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.144888 1.375665 -0.660179 1.071162 -0.393617 -0.619348 0.979681 -0.733621 -1.946310 0.050123 0.095998 2.317189 0.320108 -1.800005 0.154136 -1.493753 -0.740001 0.373215 -0.960873 1.052813
wb_dma_ch_sel/input_ch3_csr -0.304983 -1.118534 0.978127 -0.020200 -0.307153 -1.111823 -1.578196 -2.255875 0.416221 2.818823 -4.804375 -0.834048 4.469326 3.223002 0.199583 -0.490381 0.691814 -1.565066 -3.884647 -0.777042
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.023093 -1.108615 2.293920 -2.004092 -0.165662 2.293026 -1.069319 -0.000639 -0.272988 -3.761761 -0.172694 -0.462722 -1.764097 -0.104670 -0.106701 1.546248 1.156729 0.747241 0.174515 1.157183
wb_dma_de/wire_adr1_cnt_next -2.479346 0.961109 0.528824 -0.281970 0.302697 -0.109901 -0.285914 -0.115810 -1.012237 0.635361 1.211949 -0.554448 -0.067167 0.367359 -3.428681 0.758845 -0.488591 3.522588 0.296158 -2.604080
wb_dma/wire_de_adr0 -1.865036 1.182231 0.335973 -3.599957 -3.756649 1.670242 0.668652 -0.340965 2.765583 -0.045812 -2.601970 -2.628570 4.605295 -0.083336 4.663468 1.482001 0.858592 0.613361 0.366456 -0.043586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.976067 0.556582 1.486860 -0.273728 1.229621 1.796361 -0.622885 0.456619 -2.024023 -1.033874 -0.064165 3.149398 -1.962235 -1.854286 -0.778790 -0.117391 -0.063226 0.685325 -0.096862 1.156350
wb_dma_de/reg_adr0_cnt -2.878973 1.706115 0.562692 -4.626116 -2.607033 0.968567 -0.142822 0.117093 2.480715 0.542368 -2.904481 -1.922047 3.856281 0.112119 3.937893 2.553418 0.595918 1.845736 0.046056 -2.356488
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.112040 0.518091 1.507769 -0.284017 1.381630 1.836818 -0.613505 0.518176 -2.043868 -0.991589 0.032908 3.204616 -2.128067 -1.886226 -0.748053 -0.031177 -0.136602 0.672155 -0.020182 1.161872
wb_dma/wire_am0 -0.103711 -1.781907 -1.863728 1.566905 0.835377 1.882536 0.437387 1.212673 0.095230 2.589960 -0.011503 -0.678920 1.468467 -0.208413 1.767462 -0.280243 -0.504778 -0.044449 0.704347 0.412383
wb_dma/wire_am1 -1.506457 0.800688 0.232418 -1.344931 1.296356 -0.436580 -0.852121 0.882939 -0.185351 1.259020 -0.182557 0.435937 -0.595600 0.259455 -0.629205 1.560186 -0.459515 1.744293 0.054326 -2.810213
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.232608 2.084039 -0.746998 -1.764285 0.997512 -0.455227 -1.133393 2.521925 0.776116 0.011796 -0.242895 -1.095683 -0.898267 3.271094 1.107147 0.067534 1.488407 -0.987378 0.952940 -0.517271
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.307827 2.097470 -0.759040 -1.747679 0.894677 -0.602593 -1.225758 2.485250 0.768616 -0.024120 -0.170102 -1.091627 -0.811551 3.332464 1.151885 0.005345 1.427233 -1.160282 0.885661 -0.429063
wb_dma_ch_rf/always_22/if_1/if_1 -0.045641 -1.790031 -1.942271 1.596873 0.877350 1.913765 0.422836 1.226831 0.127102 2.638858 -0.108960 -0.738542 1.494061 -0.168672 1.836529 -0.376847 -0.435587 -0.141641 0.639388 0.434689
wb_dma_de/assign_69_de_adr0 -1.909343 1.425866 0.389244 -3.728127 -3.725076 1.576251 0.731841 -0.496267 2.813840 0.036571 -2.756209 -2.725295 4.632289 -0.027634 4.609581 1.399440 0.899663 0.565688 0.268333 -0.195407
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.004304 2.370387 -1.528676 -2.165888 0.813971 0.961349 -1.032768 3.996674 0.615888 0.593392 -0.537362 -1.500709 -0.225499 1.941616 3.333527 1.032522 1.429808 -0.569555 2.034127 -0.532207
wb_dma_de/wire_mast0_go -1.211950 1.388410 -0.655894 1.157827 -0.452110 -0.652579 1.028047 -0.828595 -1.972149 0.034278 0.092338 2.398752 0.354204 -1.860136 0.141959 -1.483708 -0.745492 0.387350 -0.989362 1.070427
wb_dma_wb_slv/input_slv_din -2.477424 -0.343146 -3.501966 2.091834 -3.122177 -1.471777 2.852664 0.036855 -0.132478 -0.538090 0.219473 -2.344067 4.308600 -3.049992 0.947557 -1.270679 0.014327 -0.443038 1.237705 0.611787
wb_dma_de/always_3/if_1/if_1 -2.645628 1.403846 -0.386121 0.409464 -0.956018 -1.230808 -1.688494 0.422014 -2.534202 -0.475806 2.547770 -1.277980 0.504556 1.597574 -3.425736 0.472138 -0.957902 3.269463 -0.204202 -1.891777
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.986419 -1.090111 2.250791 -1.978392 -0.140820 2.272679 -1.069253 0.015160 -0.297236 -3.716483 -0.099847 -0.359293 -1.770243 -0.082666 -0.110135 1.552724 1.068473 0.767206 0.176777 1.130664
wb_dma_ch_sel/always_47/case_1 -1.398371 0.837642 0.202620 -1.280682 1.269155 -0.427750 -0.838930 0.893026 -0.233719 1.112773 -0.201807 0.464333 -0.605777 0.302360 -0.595534 1.422766 -0.396936 1.627560 0.103408 -2.712179
wb_dma_ch_sel/assign_152_req_p0 1.392390 2.108039 -0.720450 -1.846556 0.981811 -0.464283 -1.319208 2.622315 0.677890 -0.046602 -0.233342 -1.040545 -0.908136 3.293591 1.153473 0.010259 1.424985 -1.136379 0.907684 -0.453414
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.583063 -2.234671 2.289468 -2.127866 1.182492 0.304274 -4.378276 1.026373 1.655603 -2.280021 -0.312028 1.910997 -1.453852 -0.749159 -0.375645 2.378988 1.697732 -4.125288 -0.526385 -1.340028
wb_dma_de/reg_de_adr0_we 0.007116 -0.105137 0.546813 -0.860175 -0.665862 -0.279974 -0.860506 0.603634 2.159938 -0.028917 0.662718 1.323431 0.309337 0.305172 2.398975 2.245436 0.203022 -0.770666 0.664745 0.129279
wb_dma_ch_sel/assign_114_valid 1.764519 1.795733 0.049153 -2.594372 2.503770 0.807146 0.068070 2.414364 2.180814 1.051950 -1.474375 -0.340838 -1.676258 2.107590 1.310896 0.256335 1.915309 -1.056306 1.675851 -1.105773
wb_dma_ch_rf/assign_4_ch_am1 -1.988482 0.769624 0.487691 -1.610863 0.111523 -2.092016 -1.017273 -0.916592 -1.064004 -0.145181 -1.597746 0.357642 -0.741851 0.446022 -0.388042 1.181302 -0.936376 2.491522 -2.110301 -2.652000
wb_dma_de/wire_dma_done_all 2.475446 -1.037594 -0.911763 -0.732071 3.608844 0.839149 0.006093 1.461246 -0.318540 0.543911 -2.994470 -2.793766 -1.511527 0.805892 -1.917430 -2.119886 1.913089 -2.307084 -0.311672 -1.795955
wb_dma_de/assign_6_adr0_cnt_next -1.498320 1.542791 -0.753104 -0.132754 0.781705 -0.985560 2.366458 -0.455896 0.040349 1.963913 -1.266173 -0.987317 0.329558 -0.236090 0.325921 -0.752414 -0.528568 1.321841 -0.153691 -1.307516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.514084 2.679373 -2.390097 -1.317283 -0.805963 -0.442975 -2.194706 3.949146 -0.789504 -0.449611 0.650042 -2.261944 0.754199 3.107821 3.058213 0.640375 0.974680 -0.605525 1.189197 0.073234
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.939003 2.676678 -0.304646 -0.054582 0.763965 -4.472221 -2.274727 1.360961 -1.696773 0.488675 -0.974540 3.237623 0.682002 0.090105 -2.457755 -0.918146 1.031632 -3.124300 -2.070241 -2.705585
wb_dma_wb_slv/input_wb_data_i 1.336409 2.474215 2.033110 -0.424394 -5.193655 0.614415 -3.182138 -1.386446 0.972581 0.979455 -0.567144 -1.329281 5.700194 2.822333 1.126165 -2.529204 1.275997 -8.468700 -0.980708 4.222639
wb_dma_de/input_nd 0.884128 1.689828 -1.894928 -1.462959 3.563630 2.322760 -0.039833 4.666682 -1.957630 -0.178704 -0.653584 -3.365839 -3.062602 1.818431 -0.408718 -0.501501 1.798226 1.607166 2.551544 -1.409289
wb_dma_ch_sel/assign_126_ch_sel -1.892740 3.086496 -1.383412 -3.418396 -2.928890 -0.579465 0.957615 -1.557124 1.789164 -1.153884 -3.241198 0.072749 3.006605 -1.167907 0.721889 -2.495406 1.125727 2.746099 0.366951 -1.968768
wb_dma/wire_mast1_err 0.745983 2.781666 0.025665 -2.266141 1.727916 2.597041 -1.472381 4.044014 -1.346940 -0.435354 -0.641713 1.731878 -1.941794 -0.059596 2.454940 0.866034 1.283160 0.287885 1.732535 0.675951
wb_dma_de/wire_ptr_valid 1.699862 -1.603529 3.355727 -0.076651 0.045548 3.117503 -0.250432 -1.130984 -0.045946 -0.936915 -1.342675 1.151540 -1.444360 -0.348985 -3.439887 -0.085718 0.290894 3.912067 1.174483 1.327234
wb_dma/wire_ch_sel 1.906937 -2.386734 -0.271301 -1.352838 -1.109771 -1.051323 1.388048 -2.899555 5.225711 -2.244382 -4.642412 3.626330 0.057950 -2.562775 0.824100 -1.832077 2.260345 0.441029 0.462940 -0.372671
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.980883 -0.767151 2.524268 -1.097627 -1.098226 2.607726 -0.691492 -0.818062 -1.040395 -4.133834 0.922029 -1.304903 -1.157407 0.063329 -2.799665 0.632654 1.197173 2.301150 0.382687 1.241107
wb_dma_de/always_12/stmt_1/expr_1 0.626454 3.192234 -0.892104 -0.723159 2.687225 0.599017 1.825128 0.932598 -1.771670 1.096027 -2.016094 0.736210 -1.669217 0.018136 -0.931625 -3.257521 0.957408 0.131869 0.040916 -0.223084
wb_dma/wire_dma_req 3.110735 -3.115552 3.247012 -1.962499 0.458635 0.819325 -3.628706 -0.329018 2.476329 -1.616329 -3.072736 3.111197 -1.032464 -1.126898 -0.119140 1.640177 1.438465 -2.218387 -0.520696 -0.340360
wb_dma_ch_sel/assign_136_req_p0 1.253681 2.057473 -0.732852 -1.764493 0.861357 -0.534492 -1.150489 2.413078 0.736238 -0.076168 -0.307462 -1.023468 -0.752471 3.236905 1.040603 -0.034818 1.469240 -1.034737 0.832203 -0.478923
wb_dma_ch_rf/assign_5_sw_pointer -0.564345 1.300193 -0.025331 -1.576234 0.324481 -3.802541 -2.250518 -1.011817 -1.401521 -0.572563 -3.639432 2.312850 -0.937127 0.616500 -0.396996 -0.899893 -0.293679 0.571222 -3.286344 -2.266101
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.905699 -3.781753 1.587369 -0.271065 2.195278 1.973306 -2.360251 0.810842 -0.585336 -1.587595 -1.014384 -0.197651 -1.881871 -1.180469 -1.797149 1.024373 0.780468 -1.767685 -0.492385 -0.409481
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.912893 0.760160 0.505474 -1.559219 0.062972 -2.114597 -0.992138 -0.981334 -0.997087 -0.203199 -1.439331 0.460465 -0.811477 0.370100 -0.296448 1.251756 -1.017520 2.433445 -2.065177 -2.564929
wb_dma_ch_sel/assign_97_valid/expr_1 -1.746741 2.772724 0.723243 -2.631614 1.067171 1.136500 -3.855633 2.219621 2.414626 4.260993 -0.905329 -3.271039 3.155159 6.775780 0.385399 1.700918 3.136505 -2.581253 -0.412487 -3.130881
wb_dma_de/always_9/stmt_1 0.397659 -0.111791 -3.056976 0.580278 2.082759 -1.470470 1.586494 0.415831 -0.348443 1.630373 -2.883111 -3.574964 0.632049 0.876714 -0.995598 -3.499865 1.307937 -2.551167 -1.135538 -1.927320
wb_dma_de/input_pause_req -0.609381 2.973428 -0.660306 -0.610654 -1.506000 -1.309236 2.570425 -1.031385 2.073504 -0.535591 -4.831738 5.539416 0.946935 -1.687462 0.769710 -3.827441 2.610005 1.373813 0.974955 1.236226
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.657448 -2.253145 2.270905 -2.117429 1.210611 0.259103 -4.466084 1.142940 1.719233 -2.221229 -0.209977 1.957441 -1.543579 -0.735433 -0.277257 2.489226 1.623978 -4.191827 -0.506906 -1.334962
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.408144 -4.774843 2.596111 -0.050384 1.291277 2.422326 -1.480842 -0.780713 0.416929 -0.895587 -3.871001 1.015901 -1.237342 -1.554997 -1.467972 0.289558 0.501503 0.138631 -0.579685 0.653975
wb_dma_de/wire_dma_busy -0.246083 1.417017 -2.583859 -1.043645 -0.232617 -1.938005 3.274382 -2.165575 2.748999 -2.545078 -1.773068 1.319566 -1.089967 -1.068042 -1.359959 -3.728750 2.496840 2.161068 1.134346 -1.560377
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.886834 -3.870138 1.628233 -0.206242 2.163498 1.959819 -2.364184 0.752282 -0.532001 -1.564721 -1.074031 -0.278180 -1.830686 -1.132684 -1.842156 0.979830 0.807944 -1.803450 -0.542766 -0.403605
wb_dma_ch_pri_enc/always_2/if_1 0.936821 0.542910 1.486117 -0.267066 1.160688 1.741699 -0.605299 0.401878 -2.027220 -0.996413 -0.074299 3.146100 -1.855008 -1.838587 -0.721596 -0.172493 -0.114163 0.633014 -0.131520 1.166881
wb_dma_de/always_6/if_1/stmt_1 0.248270 0.674233 -2.050195 0.291317 2.824918 -1.192756 0.749994 0.472474 -1.126675 -0.560369 -0.504654 -4.005358 -1.428296 1.233418 -5.733160 -3.798593 2.407208 -1.063723 -0.191092 -3.309614
wb_dma_ch_rf/input_de_txsz_we 2.983078 -0.875556 -3.103687 0.952969 4.294444 -1.729991 1.236661 2.015989 0.104262 1.417900 0.293108 -2.845597 -2.491076 0.750532 -0.652493 -2.208036 0.030852 -4.123920 0.359890 -1.741466
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.165781 1.291990 -0.610663 1.197621 -0.432876 -0.661626 1.035999 -0.869101 -1.876504 0.045174 0.083619 2.339183 0.360590 -1.833513 0.114734 -1.472752 -0.788464 0.398870 -1.051176 1.024856
wb_dma_wb_if/input_wb_addr_i -0.809909 3.300335 0.085194 -0.757321 -5.009853 -2.888471 -0.591530 -2.692186 -0.119293 -0.281865 -3.245285 0.142246 5.199113 -1.341537 2.041784 -4.264782 0.008494 -2.694572 -4.198487 1.812888
wb_dma_ch_sel/always_7/stmt_1 2.933047 -3.881604 1.628989 -0.229445 2.208234 1.984870 -2.423553 0.789638 -0.564055 -1.575064 -1.077444 -0.181506 -1.867567 -1.196911 -1.824207 0.976947 0.802846 -1.858168 -0.593554 -0.403907
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -4.577151 0.180647 -0.262188 1.427692 -2.251791 0.952520 -1.185718 1.545518 0.217143 0.068081 -2.261970 1.335521 5.492538 -0.408078 -2.017481 -0.201537 4.160734 1.299889 0.166876 -0.624251
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.129712 -2.399761 -0.121398 0.265959 2.458650 4.483918 -1.387173 2.146375 -4.046465 0.723868 -4.850399 0.070721 -1.391278 -3.175108 0.566433 -2.802020 -1.224220 -0.686747 -0.300313 2.020543
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.478204 2.696555 -2.438801 -1.303591 -0.759368 -0.392102 -2.242631 4.045746 -0.924421 -0.496487 0.626348 -2.293718 0.693864 3.116487 2.964833 0.641158 1.005604 -0.518326 1.241392 0.016679
wb_dma_ch_rf/always_4/if_1/block_1 -0.596662 -2.575255 2.343982 0.819375 -2.280632 -0.565738 1.518033 -4.960514 0.889108 -0.626069 -3.610691 -1.331284 2.908959 0.752641 -2.748900 -1.442319 1.721982 0.845958 -2.865790 1.044590
wb_dma_de/reg_dma_abort_r 0.788397 2.905991 -0.075501 -2.244132 1.853305 2.458648 -1.423916 4.120453 -1.405829 -0.358785 -0.650714 1.769102 -1.976276 -0.018879 2.444069 0.747580 1.284788 0.131273 1.731091 0.592978
wb_dma_ch_sel/input_ch2_txsz 2.900901 -3.843022 1.627045 -0.238859 2.080888 1.952563 -2.437979 0.746352 -0.547867 -1.546982 -1.109524 -0.263848 -1.718421 -1.169342 -1.802910 0.997108 0.786318 -1.911833 -0.611580 -0.396408
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.189405 1.372191 -0.663383 1.144825 -0.435059 -0.636939 1.036126 -0.838490 -1.941625 0.025986 0.121401 2.372539 0.344237 -1.852004 0.119487 -1.482394 -0.770927 0.400852 -0.980937 1.055164
wb_dma_ch_sel/input_ch5_csr -1.244762 -1.395416 0.633300 -0.025008 -1.754043 -0.198473 -0.435572 -2.368981 -0.058615 0.213541 -4.328414 -2.044571 4.514868 2.085326 -0.823237 -0.854385 1.761845 0.340356 -3.233352 -0.177634
wb_dma_ch_sel/assign_150_req_p0 1.367096 2.049268 -0.705014 -1.803979 0.937818 -0.364049 -1.299720 2.558109 0.706854 -0.080115 -0.291947 -1.136665 -0.804355 3.258833 1.129067 0.013121 1.456920 -1.075266 0.902539 -0.441895
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.208023 1.425585 -0.642597 1.160919 -0.481632 -0.620653 1.015761 -0.826324 -2.008178 0.029558 0.105887 2.390507 0.380738 -1.860636 0.157545 -1.507716 -0.781905 0.389948 -1.026018 1.086283
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.020013 -0.119170 0.593132 -0.869374 -0.726637 -0.325478 -0.855123 0.572867 2.228940 -0.069510 0.615075 1.427621 0.349461 0.265328 2.441048 2.284405 0.276643 -0.826196 0.626463 0.157561
wb_dma_ch_sel/assign_155_req_p0 1.434920 2.081836 -0.707753 -1.904305 1.101429 -0.404053 -1.356014 2.811307 0.861999 -0.080232 0.011628 -0.935791 -1.073125 3.313347 1.365072 0.331022 1.457375 -1.158296 1.164684 -0.512424
wb_dma_ch_sel/always_43/case_1/stmt_4 2.294515 -0.884794 2.176496 -1.389364 1.884871 2.478081 -1.645833 1.346010 -0.103773 -1.044765 0.023332 0.911931 -2.556162 -0.052890 -0.927775 1.450832 0.590333 0.277565 0.975696 0.132371
wb_dma_ch_sel/always_43/case_1/stmt_3 2.954695 -3.946216 1.642233 -0.201898 2.188202 1.962147 -2.381541 0.761561 -0.544406 -1.574098 -1.087915 -0.193872 -1.858987 -1.214740 -1.892026 1.027200 0.771769 -1.817597 -0.590075 -0.421619
wb_dma_ch_sel/always_43/case_1/stmt_2 0.761011 -1.514555 0.671268 1.007660 -0.355014 0.407813 -1.491367 -1.160733 -2.231284 -0.651448 -1.551993 2.487045 1.110879 -3.111202 -0.290787 -1.245300 -0.529462 -2.788126 -2.652021 1.296609
wb_dma_ch_sel/always_43/case_1/stmt_1 2.305415 0.582790 -0.678582 -1.782135 3.428215 -0.427568 -1.370118 1.264832 -0.338645 -0.252795 -2.889876 -1.834402 -1.653313 0.908713 -2.894045 -2.882391 2.636272 -3.905863 -0.963944 -2.846601
wb_dma_de/always_19/stmt_1/expr_1 -3.164211 0.315259 -0.096341 -2.002649 -0.757427 -1.247886 -0.759637 1.195755 1.530096 -1.391330 -0.952926 2.481236 -0.269955 -1.435085 0.933852 2.945292 1.279003 3.151999 0.654871 -2.730983
wb_dma_ch_rf/wire_ch_err_we 0.701575 2.812860 -0.177973 -2.132019 1.788947 2.454103 -1.319902 4.067206 -1.385676 -0.365784 -0.553717 1.538168 -1.941651 0.053595 2.402826 0.775756 1.261283 0.251404 1.810978 0.593389
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.941508 1.872452 -2.217860 -1.218639 -2.055124 -1.292146 1.440937 -1.384808 1.600231 -2.677097 -1.738624 1.680233 0.615494 -1.505476 0.563695 -2.886241 1.879064 1.497162 0.715098 -0.259628
wb_dma_rf/wire_ch1_adr1 -0.967795 0.114080 0.380160 0.979333 -0.855629 0.545366 0.471288 -0.851448 -0.904634 -0.685876 1.462373 -1.068370 0.318970 0.103300 -2.955631 -0.680343 0.005248 1.977034 0.350445 0.127112
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.232084 0.933249 0.675010 1.246439 -0.059553 4.972950 -0.655071 1.907491 -0.644135 5.189484 -2.456369 -2.080003 3.225302 3.191695 1.015115 -1.888660 0.341789 -0.499511 1.149392 3.426899
assert_wb_dma_wb_if/input_pt_sel_i -0.986914 -1.151995 1.054090 0.569101 -1.238732 -1.427281 1.713291 -2.273058 -1.300964 -2.541696 -3.897409 -1.012215 3.116900 0.594381 -2.066340 -0.863406 0.711245 0.349651 -1.665787 -0.302742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.128716 2.340757 -1.537935 -2.103781 0.822005 0.996608 -0.905902 3.929875 0.566888 0.612051 -0.650599 -1.538534 -0.183899 1.891224 3.182115 0.999135 1.477037 -0.374428 1.988906 -0.654668
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.180308 1.403854 -0.653533 1.096264 -0.503119 -0.617720 1.012087 -0.822251 -1.948326 0.032710 0.019608 2.331207 0.425557 -1.832209 0.133728 -1.500419 -0.742742 0.388610 -1.021527 1.067406
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.289247 -0.887555 2.202258 -1.390934 1.804920 2.470514 -1.633588 1.273969 -0.116164 -1.086565 -0.026070 0.964674 -2.516190 -0.060299 -0.934490 1.432502 0.621050 0.266438 0.930579 0.126952
wb_dma_rf/input_paused -1.198036 0.702126 0.947112 1.518232 -0.755363 -1.925857 0.803028 -0.430219 -0.072901 0.967252 -0.618996 2.279573 1.238941 -0.394340 -1.441261 -0.721862 0.382892 -1.246476 -0.474147 0.623526
wb_dma/wire_mast0_adr -1.308133 -1.652787 -0.743845 3.238353 -1.254181 0.142720 -3.411501 0.848136 -1.205598 -1.117697 1.156712 -1.224079 1.885487 4.099722 -1.481431 0.160765 3.363633 -1.826915 -1.663114 1.954526
wb_dma_ch_pri_enc/inst_u8 0.980770 0.607149 1.445776 -0.226991 1.294596 1.759037 -0.538846 0.478681 -2.059571 -1.002533 0.033288 3.228062 -2.030037 -1.930276 -0.761287 -0.119167 -0.141640 0.714966 -0.088841 1.200287
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.331729 2.045345 -0.750320 -1.819645 0.972095 -0.551780 -1.136151 2.479220 0.909706 -0.004045 -0.212520 -0.999666 -0.851471 3.302139 1.152064 0.064675 1.467001 -1.145433 0.941941 -0.535821
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.483116 1.853516 -1.935443 0.370582 0.991578 -2.742575 2.496037 -0.578917 1.235963 2.014614 -0.050966 -0.623777 -0.089130 0.913467 0.467048 -2.482597 -0.438727 -2.011361 -0.169702 -0.715111
wb_dma_ch_arb/always_2/block_1 -0.884655 0.107060 0.960150 -2.619102 -2.614128 1.934842 -4.004232 2.155673 -3.448233 -4.199194 -2.031441 -0.714599 1.206883 -0.442009 -1.210735 1.418152 0.561339 4.495068 0.189212 -0.465431
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.458973 -1.122823 -1.008883 -0.646375 3.548342 0.692943 0.099694 1.348634 -0.365685 0.529631 -2.975024 -2.870825 -1.435942 0.713503 -1.925334 -2.183168 1.804450 -2.308089 -0.370563 -1.812796
wb_dma_ch_sel/always_40/case_1/cond 1.607081 -1.536693 3.328667 -0.098586 -0.051471 3.021977 -0.259114 -1.226709 -0.039188 -0.932290 -1.324479 1.069997 -1.336072 -0.314286 -3.467395 -0.147904 0.301975 3.763086 1.061553 1.275749
wb_dma_ch_rf/assign_22_ch_err_we 0.721862 2.709205 -0.066369 -2.148699 1.908764 2.550968 -1.342223 4.045264 -1.385073 -0.419288 -0.612149 1.674507 -2.072204 -0.039183 2.277968 0.848625 1.308014 0.375427 1.770106 0.530719
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.525741 2.677068 -2.373040 -1.223637 -0.875631 -0.520729 -2.245406 3.870623 -0.854651 -0.495592 0.610633 -2.229847 0.828371 3.083184 2.995135 0.576003 0.970978 -0.642478 1.086736 0.075112
wb_dma_ch_rf/wire_pointer 1.038330 -3.012520 5.219893 1.553544 -0.186844 1.907816 2.562032 -3.561438 0.807451 -0.345279 -3.737144 1.065001 0.522677 -0.437042 -5.927858 -0.922255 1.372957 4.435798 -0.303675 1.812397
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.891695 0.540856 1.434240 -0.161501 1.113326 1.597019 -0.449860 0.253921 -1.976051 -0.978758 0.015808 3.166181 -1.879492 -1.879369 -0.740452 -0.148834 -0.140717 0.656338 -0.151748 1.187109
wb_dma_ch_pri_enc/wire_pri19_out 0.929202 0.680471 1.437936 -0.231624 1.192812 1.727891 -0.576986 0.475788 -2.109360 -0.978537 -0.021094 3.333467 -1.927988 -1.975099 -0.652661 -0.201670 -0.141834 0.636890 -0.092355 1.250854
wb_dma_ch_sel/assign_5_pri1 -0.142853 0.451376 -0.430970 1.046102 1.726502 0.418450 1.090985 0.456248 -2.273764 -0.831896 0.741491 1.962506 -2.268259 -1.718649 -1.213878 -0.675392 -0.230425 1.716271 0.176972 0.428794
wb_dma_rf/inst_u26 0.796464 2.690667 0.029020 -2.204746 1.828035 2.624703 -1.433312 4.068969 -1.358780 -0.398953 -0.617050 1.659359 -1.972791 -0.017691 2.407584 0.884567 1.266991 0.265796 1.768697 0.602229
wb_dma_rf/inst_u27 0.748937 2.739586 -0.044234 -2.201825 1.710786 2.433942 -1.376169 3.956822 -1.335491 -0.439517 -0.705109 1.758818 -1.885527 -0.082414 2.360111 0.734532 1.280967 0.246458 1.666775 0.639621
wb_dma_de/always_23/block_1/case_1/block_10 2.639015 -2.124619 2.165495 -2.123036 1.239714 0.332890 -4.401516 1.236881 1.647154 -2.155852 -0.204762 1.847795 -1.499604 -0.675612 -0.207339 2.403438 1.581626 -4.164482 -0.412179 -1.310192
wb_dma_de/always_23/block_1/case_1/block_11 2.839063 -3.870547 2.152548 -1.100992 1.334868 1.613221 -3.247374 1.364668 1.699643 -1.504817 -0.372989 1.146495 -1.383348 -0.843236 0.729214 3.318792 0.966016 -2.620661 0.105626 -0.222069
wb_dma_rf/inst_u22 0.761089 2.748904 0.016678 -2.225939 1.771551 2.550826 -1.449354 4.075830 -1.343716 -0.442074 -0.590957 1.663136 -1.904474 -0.038914 2.431041 0.896585 1.275889 0.267685 1.790632 0.646586
wb_dma_rf/inst_u23 0.790270 2.681735 -0.024644 -2.208808 1.839637 2.595721 -1.414623 4.011400 -1.439914 -0.438573 -0.743542 1.567974 -1.968771 -0.018289 2.218200 0.729016 1.349045 0.328286 1.742023 0.570686
wb_dma_rf/inst_u20 0.753618 2.758446 -0.017985 -2.257176 1.870297 2.610728 -1.388911 4.070618 -1.403069 -0.413012 -0.765539 1.545187 -2.015226 0.007432 2.244808 0.767738 1.391801 0.345579 1.733859 0.517221
wb_dma_de/assign_86_de_ack 3.028848 -3.036783 3.078849 -1.877056 0.427379 0.832323 -3.418981 -0.326271 2.443258 -1.455749 -2.826605 2.862269 -0.966118 -1.061347 -0.032510 1.677489 1.244228 -2.053842 -0.390684 -0.326949
wb_dma_rf/inst_u28 0.864380 2.740658 0.040708 -2.202643 1.995547 2.653054 -1.487844 4.151839 -1.457761 -0.446449 -0.547907 1.820845 -2.177975 -0.107847 2.351905 0.888426 1.250941 0.267109 1.780067 0.623114
wb_dma_rf/inst_u29 0.771596 2.804555 -0.055584 -2.169145 2.017563 2.598341 -1.344106 4.177019 -1.464186 -0.355274 -0.551915 1.690123 -2.203220 -0.079592 2.278717 0.841535 1.277619 0.313793 1.851287 0.526547
wb_dma_ch_sel/always_1/stmt_1 3.144056 -3.109962 3.161680 -1.846127 0.606241 0.882791 -3.469023 -0.293583 2.347920 -1.580810 -2.905384 2.955112 -1.208477 -1.148710 -0.289093 1.608606 1.313717 -2.069895 -0.443113 -0.373036
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.442584 -2.597088 -1.019896 1.765635 0.601621 -2.697373 1.723194 -2.911393 1.313951 0.962761 -1.813570 -0.903551 1.220051 -0.690888 -1.853341 -2.292592 0.179628 -2.884807 -2.438345 -1.291798
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.297797 2.059033 -0.695071 -1.831275 1.070097 -0.446903 -1.040667 2.423954 0.852342 0.048745 -0.422422 -1.140386 -0.895928 3.316694 0.970675 -0.048162 1.554891 -0.945555 0.925324 -0.623711
wb_dma_rf/inst_check_wb_dma_rf -0.783662 1.032692 0.766256 -0.981429 -1.832610 -2.229028 -1.236913 -3.862451 -1.223247 -2.658718 -1.195288 0.257390 -0.972020 0.788669 -1.307624 -1.948790 -0.238092 0.400288 -4.039205 -0.478646
wb_dma_rf/reg_wb_rf_dout -3.345226 5.575675 0.859526 -1.150424 -6.087538 -4.396123 4.504742 -5.264040 0.042274 -0.673525 -5.185231 -1.757908 4.598165 -1.453022 -0.197090 -5.046509 0.760613 -1.837583 -2.576840 1.717713
wb_dma/input_dma_req_i 3.026782 -2.977386 3.044799 -1.886566 0.454799 0.668497 -3.497806 -0.233571 2.558771 -1.491513 -2.720809 2.956588 -0.996083 -0.997372 0.025132 1.774681 1.301939 -2.254013 -0.385086 -0.387075
wb_dma_de/input_am1 -1.393366 0.819699 0.185228 -1.272085 1.253363 -0.439008 -0.823634 0.877993 -0.213523 1.174848 -0.186742 0.476610 -0.567914 0.229814 -0.591202 1.457647 -0.445522 1.669708 0.098775 -2.669905
wb_dma_de/input_am0 -0.132180 -1.724006 -1.878051 1.531404 0.768197 1.921772 0.447222 1.244409 0.165398 2.598863 0.021637 -0.775620 1.499009 -0.160706 1.840292 -0.230551 -0.488318 -0.029580 0.714241 0.393850
wb_dma_ch_sel/reg_next_start -1.720591 2.410184 0.544668 -0.691449 2.068177 -3.401525 -1.076682 0.958513 -0.339587 1.618231 -2.334406 3.955001 0.081697 -0.889814 -2.402500 -0.835492 1.638881 -3.252621 -1.705502 -3.293804
wb_dma_ch_sel/input_ch4_csr -1.376987 -1.307283 0.447351 -0.094443 -1.740478 -0.181149 -0.282726 -2.239835 -0.393530 -0.196330 -4.203006 -2.226254 4.393054 2.048734 -0.940352 -0.860436 1.903316 0.724433 -3.160540 -0.194230
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.016790 -0.933721 0.245061 -0.149035 2.137191 1.060358 0.076657 1.274765 -0.311987 -0.842100 0.610168 -0.432056 -2.623897 0.151655 -1.302921 0.804798 0.564009 1.329868 1.181701 -0.668728
wb_dma_ch_sel/assign_107_valid 1.638772 1.737212 0.078709 -2.542850 2.400337 0.736731 0.204256 2.242842 2.238428 1.082378 -1.493449 -0.374373 -1.636205 2.147755 1.252475 0.280303 1.961453 -0.935770 1.629210 -1.133061
wb_dma/wire_next_ch 0.374266 1.119810 0.532813 -2.187398 2.663099 -1.050702 -0.963016 0.209044 0.541648 1.481174 -4.551394 3.329685 -1.164262 -0.905778 -0.678358 -1.044328 1.030516 -0.388163 -1.098624 -2.952541
wb_dma_rf/wire_ch2_txsz 2.855356 -3.798586 1.499774 -0.215623 2.142033 1.891436 -2.363700 0.778700 -0.533737 -1.515462 -1.125268 -0.329304 -1.727524 -1.174432 -1.795328 0.947839 0.827580 -1.832580 -0.580622 -0.458199
wb_dma_ch_rf/wire_ch_am0 -0.087922 -1.745519 -1.944950 1.554702 0.869854 1.931733 0.403723 1.306240 0.126923 2.628841 0.000640 -0.737013 1.454670 -0.162650 1.883833 -0.237926 -0.459247 -0.035590 0.722813 0.400159
wb_dma_ch_rf/wire_ch_am1 -1.822864 0.683854 0.508282 -1.450169 0.053656 -1.981634 -0.927431 -0.891748 -1.081894 -0.259643 -1.565847 0.294155 -0.707374 0.426946 -0.359945 1.092424 -0.826557 2.286496 -2.065193 -2.341903
wb_dma/wire_ch6_csr -1.347115 -1.407757 0.606067 -0.029170 -1.757144 -0.321650 -0.502567 -2.381900 -0.103720 -0.047908 -4.064802 -2.120016 4.462410 2.211050 -0.906556 -0.738592 1.877355 0.337358 -3.331992 -0.308224
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.988743 0.496562 1.416079 -0.246867 1.206650 1.692009 -0.610453 0.425227 -1.951166 -1.009104 -0.051523 3.015362 -1.944141 -1.774882 -0.740986 -0.070997 -0.076481 0.656556 -0.089548 1.103789
wb_dma_de/input_csr 3.805571 -0.255217 0.727835 -2.444057 1.966036 5.852198 -0.730143 3.652649 -1.004350 5.053662 -5.688329 -1.622115 1.472134 -2.063228 4.953777 -0.474304 -2.478613 -1.491824 1.751341 1.361995
wb_dma_de/reg_read 1.299868 0.311060 -1.516150 0.331004 3.173433 0.326431 0.858573 0.855549 -2.351093 0.501572 -2.825100 -0.406365 -1.236938 -1.049839 -1.690969 -3.424831 1.152836 -1.855252 -1.191230 -0.738820
wb_dma/input_wb1_cyc_i -0.802515 -1.274033 1.029712 0.545931 -1.035272 -1.235423 1.516588 -2.161920 -1.199357 -2.263038 -3.771819 -0.959948 2.870515 0.526095 -2.014104 -0.880649 0.657644 0.255801 -1.653221 -0.310418
wb_dma_ch_rf/wire_ch_adr0_we -1.829328 1.187073 0.341951 -3.563029 -3.611002 1.644605 0.598969 -0.395610 2.769539 0.112372 -2.671371 -2.648160 4.675513 0.021046 4.527864 1.399948 0.844772 0.549601 0.291461 -0.201251
wb_dma_ch_sel/assign_140_req_p0 1.343499 2.082988 -0.731561 -1.828962 0.946786 -0.477169 -1.235114 2.466420 0.812337 -0.041792 -0.226274 -1.062915 -0.818052 3.275722 1.158041 0.037353 1.437892 -1.172486 0.895655 -0.440907
wb_dma_rf/wire_ch3_txsz 2.212034 -0.851163 2.132646 -1.361792 1.768042 2.429231 -1.625377 1.304707 -0.105796 -1.039053 -0.078192 0.877785 -2.436206 -0.077210 -0.912587 1.404062 0.647669 0.282268 0.899472 0.127581
wb_dma_rf/input_wb_rf_din 1.299768 3.023286 1.652657 -0.777036 -5.322247 -0.110547 -2.365005 -2.409009 2.204446 1.771814 -1.070604 -1.752987 6.248447 3.566658 1.147770 -3.450689 1.540291 -9.084770 -1.270224 3.703061
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.893288 1.262213 0.325070 -3.715992 -3.606653 1.756884 0.842160 -0.225468 2.698483 0.007662 -2.823557 -2.702426 4.453154 -0.248979 4.562819 1.457464 0.864778 0.830723 0.494199 -0.198841
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.336184 0.539925 -0.994865 0.727504 -1.398196 -1.326159 -1.374841 0.420577 -1.504585 -1.051889 1.386552 -0.784700 0.759593 1.301812 -0.073110 -0.284539 -0.472544 -0.211660 -0.654497 0.617948
wb_dma_pri_enc_sub/reg_pri_out_d1 1.049882 0.514023 1.481014 -0.262852 1.235514 1.752150 -0.563560 0.405871 -1.967626 -0.972060 0.008413 3.204343 -1.990060 -1.843049 -0.757818 -0.103316 -0.124018 0.650779 -0.084761 1.147892
wb_dma_ch_rf/always_19/if_1/block_1 -0.256059 0.347514 -0.493516 0.672345 0.267835 -2.306487 2.498351 -2.454760 1.709914 1.448537 -0.832071 0.223544 0.613454 0.389796 -0.986825 -1.973176 0.008655 -0.788691 -1.015700 -0.763204
wb_dma_ch_rf/always_2 1.747471 -1.537196 3.467006 -0.158900 0.021926 3.179153 -0.368964 -1.156430 -0.041030 -0.883201 -1.459080 1.219440 -1.356409 -0.298314 -3.398312 -0.155473 0.344210 3.791405 1.097434 1.337325
wb_dma_ch_rf/always_1 -0.241518 0.075061 0.117711 -0.134394 -0.563564 -2.598960 1.627825 -1.985492 3.870269 1.366007 -0.234082 1.708442 0.984331 0.538680 1.409148 0.340078 0.171143 -1.616822 -0.449324 -0.536906
wb_dma_de/input_mast0_drdy -0.509796 -3.367201 0.523070 2.550368 1.706339 1.475602 -1.465739 -0.402799 0.663714 -0.031049 -2.804136 1.300219 0.997266 1.355126 -2.170061 -0.408236 5.217376 -2.950797 -2.466858 0.702837
wb_dma_ch_rf/always_6 -3.297680 -0.829563 -0.443280 1.511437 -2.324467 1.613229 -1.882546 1.631563 -0.415116 0.426971 -2.408750 0.816247 5.309486 -1.301978 -1.488907 -0.705274 2.674834 0.518219 -0.168408 -0.188591
wb_dma_ch_rf/always_5 -0.396915 -1.588487 -0.005675 -0.117853 -1.934534 -0.131707 -0.292502 -3.056581 0.270615 -0.992400 -1.022171 -1.314365 1.097645 0.621011 -0.285572 -0.728539 0.461727 0.464014 -1.553005 0.411272
wb_dma_ch_rf/always_4 -0.837571 -2.499104 2.258703 0.972107 -2.456802 -0.786017 1.885529 -5.214402 0.900558 -0.603005 -3.880983 -1.292393 3.204678 0.578424 -2.875827 -1.722496 1.695985 0.954602 -2.962831 1.113789
wb_dma_ch_rf/always_9 0.750153 2.756442 -0.011903 -2.247536 1.767407 2.572145 -1.419525 4.073228 -1.390947 -0.434673 -0.691551 1.586853 -1.972767 -0.003151 2.351366 0.814844 1.301929 0.310414 1.737607 0.595516
wb_dma_ch_rf/always_8 -1.125665 2.425624 -2.710308 -1.272450 -2.068604 -2.598357 2.896369 -3.034882 2.940322 -1.829336 -2.951836 1.788334 1.392816 -1.175633 -0.128885 -4.654802 2.369323 0.993486 0.039150 -1.068482
assert_wb_dma_rf/input_wb_rf_dout -0.868671 1.203857 0.767624 -0.989414 -1.990704 -2.395825 -1.172066 -3.996661 -1.137640 -2.662890 -1.066146 0.305603 -0.939899 0.888251 -1.202806 -1.937543 -0.309158 0.354922 -4.083040 -0.429912
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.034701 0.548090 1.503377 -0.230277 1.264521 1.777402 -0.565245 0.376558 -2.043761 -1.013162 -0.041901 3.263912 -2.042268 -1.937739 -0.793129 -0.125171 -0.157288 0.668783 -0.100907 1.183220
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.035108 2.361560 -1.552379 -2.092627 0.785698 0.973840 -0.996730 3.917300 0.535408 0.652667 -0.576053 -1.548607 -0.120577 1.940020 3.238786 1.001599 1.430471 -0.515701 1.948636 -0.579938
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.322185 3.049157 -2.716260 -0.837216 -0.317217 -1.554479 -2.638285 4.648956 -0.288659 0.357091 3.298580 -0.946289 -0.193550 2.807814 4.736227 1.049349 -0.891486 -3.506159 1.709466 0.942132
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -1.555967 0.235865 -1.830114 -2.772867 -4.678391 1.816211 -2.816470 -4.710915 -0.947066 -2.673511 -2.687479 -2.986508 1.716987 0.226129 1.251132 -2.872612 0.402272 0.615965 -2.204701 -0.126078
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 0.072006 4.306001 -3.288465 0.349694 -0.895898 -2.236256 -1.607928 3.699886 -2.177382 0.283782 3.395018 1.319653 0.214354 1.018111 4.745032 -0.429450 -1.594984 -2.995507 0.620995 1.961329
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.037042 -0.945788 0.269638 -0.142552 2.110497 1.036516 0.037724 1.239038 -0.300346 -0.884635 0.600136 -0.460014 -2.610244 0.117992 -1.293174 0.842512 0.562325 1.335824 1.176970 -0.655249
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.199707 1.455485 -0.673865 1.192193 -0.449029 -0.644889 1.045711 -0.817844 -2.029212 0.053933 0.079521 2.480882 0.324138 -1.926373 0.126391 -1.549077 -0.790338 0.401953 -0.995851 1.105762
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.941623 -0.966800 2.184678 -2.035970 -0.208667 2.256194 -1.047071 0.064147 -0.322314 -3.732587 -0.237931 -0.482696 -1.723839 -0.039202 -0.071984 1.467002 1.189721 0.705252 0.174757 1.125683
wb_dma_wb_slv/reg_slv_dout 1.387017 2.656695 2.068357 -0.485234 -5.210672 0.492855 -3.005474 -1.568504 1.149612 1.103651 -0.439065 -1.340604 5.583848 2.892901 1.239544 -2.530639 1.168220 -8.678864 -0.923014 4.284644
wb_dma_ch_pri_enc/always_2 0.935317 0.516689 1.488723 -0.241548 1.190181 1.675561 -0.545397 0.337184 -1.957956 -1.037061 -0.027918 3.144363 -1.945512 -1.830689 -0.763640 -0.100345 -0.122604 0.675362 -0.108035 1.118970
wb_dma_ch_pri_enc/always_4 0.990541 0.562174 1.406344 -0.193553 1.260463 1.685588 -0.571398 0.427931 -2.003645 -0.943716 0.065666 3.170941 -1.986975 -1.878706 -0.727088 -0.147250 -0.173276 0.601094 -0.101955 1.195795
wb_dma/inst_u3 -2.109482 -1.408426 0.836911 1.641908 -4.335529 -1.019907 0.402561 -3.326222 -0.458854 -1.790401 -5.440727 -1.567995 3.852853 0.419091 -0.403626 -2.880478 1.731569 0.373361 -4.282674 2.088433
wb_dma_wb_slv/always_1/stmt_1 -0.267010 4.469210 0.772654 -1.974614 -5.256725 -2.049303 -0.533590 -2.664965 -0.581254 0.210777 -2.860706 0.298784 5.860739 -1.585770 1.856931 -4.092843 -1.564276 -4.111625 -2.444599 1.663422
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.378101 2.788583 -2.415228 -1.336568 -0.696813 -0.394064 -2.306338 4.202549 -0.813922 -0.413205 0.721120 -2.261766 0.672689 3.185295 3.183312 0.709431 0.955522 -0.732336 1.305358 0.058444
wb_dma_rf/wire_ch0_am0 -0.124524 -1.813046 -1.967685 1.559262 0.792676 1.893175 0.393018 1.236491 0.172495 2.637045 0.002465 -0.730461 1.536089 -0.126304 1.851298 -0.263307 -0.456383 -0.039227 0.676590 0.407854
wb_dma_rf/wire_ch0_am1 -1.861642 0.698167 0.562967 -1.575503 0.008959 -1.944803 -1.030571 -0.888172 -1.062196 -0.271835 -1.682051 0.316528 -0.676117 0.424225 -0.286139 1.138236 -0.800479 2.344191 -2.102149 -2.370023
wb_dma_wb_mast/wire_mast_drdy -0.005283 -2.247779 -0.486438 1.792687 1.732561 2.956673 -3.719128 3.380844 -1.405300 -1.086076 -1.249035 0.061217 0.167579 1.543408 0.075686 0.881431 4.857111 -3.113170 -0.815666 1.551123
wb_dma_wb_if/wire_mast_pt_out -0.597439 -1.115841 -0.686632 1.219479 -1.050024 -2.152324 -0.300065 -1.142402 0.043341 -1.850726 -2.412226 0.524107 0.307043 -0.309822 0.267268 -1.514300 2.487140 0.640054 -3.469943 0.925024
wb_dma_ch_sel/assign_95_valid/expr_1 -2.130972 1.435249 -0.026967 -1.099208 1.238112 0.628391 -3.822410 1.562871 0.721211 4.051627 -1.416997 -2.067786 3.872681 4.211857 0.207687 0.905565 2.606487 -4.055104 -2.014552 -2.803711
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.990109 0.530406 1.510409 -0.191295 1.196040 1.739494 -0.594861 0.357250 -1.969481 -1.020273 -0.001137 3.203597 -1.998624 -1.881944 -0.761279 -0.081807 -0.171968 0.614454 -0.122243 1.209039
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.028518 0.636141 1.539963 -0.270353 1.188759 1.753869 -0.610660 0.389157 -2.057854 -1.025108 -0.037665 3.349061 -1.962314 -1.965541 -0.709560 -0.126441 -0.159946 0.597667 -0.134006 1.242955
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.003382 0.616225 1.477060 -0.251965 1.234805 1.797830 -0.601465 0.496879 -2.040486 -0.976766 -0.007075 3.249547 -2.003894 -1.876022 -0.700415 -0.121442 -0.156926 0.673309 -0.078181 1.195016
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.482911 1.613440 0.104251 -2.070062 -2.026794 1.990757 -2.569962 2.819208 -1.894672 -4.592819 1.894152 -3.635848 -0.392809 3.014512 0.172353 1.314268 1.895407 1.848786 1.543165 1.426883
wb_dma/constraint_slv0_din -0.552251 3.152620 0.786015 -0.625784 -2.233185 -2.587049 0.846793 -1.953466 0.594730 -0.405270 -1.108387 2.607509 -0.083948 0.331222 0.240135 -1.934932 0.382273 -1.333338 -0.256765 1.411814
wb_dma_de/always_4/if_1/if_1 0.592968 3.326427 -1.119719 -0.648120 2.839230 0.612010 1.882141 1.125228 -1.910913 1.118103 -1.981075 0.635577 -1.763556 0.061203 -0.950684 -3.341260 1.016662 0.187701 0.101307 -0.251368
wb_dma_rf/always_2 0.817198 3.889734 1.484747 -1.213199 -1.021183 -1.460517 2.231778 -1.843804 1.508340 0.973763 -4.097542 4.987963 -1.038185 0.287848 1.600480 -2.848272 0.850595 -0.159198 0.435768 2.583052
wb_dma_rf/inst_u24 0.713681 2.882921 -0.026918 -2.204863 1.819479 2.645603 -1.433116 4.095746 -1.527697 -0.398248 -0.658240 1.727202 -1.954619 -0.071489 2.355315 0.748908 1.264593 0.351604 1.764998 0.643419
wb_dma_rf/always_1 -3.413554 5.582056 0.822936 -0.866283 -5.888035 -4.654108 4.863877 -5.312481 0.002508 -0.743344 -5.120226 -1.564431 4.417469 -1.622724 -0.588651 -5.195210 0.830418 -1.648598 -2.515792 1.706448
wb_dma_ch_sel/always_38 -1.957925 3.089187 -0.403807 -0.238454 0.913277 -4.577600 -2.351604 1.527247 -1.707166 0.694095 -0.938678 3.304707 0.590602 0.324919 -2.368749 -0.974591 1.101664 -3.263939 -2.052299 -2.788952
wb_dma_ch_sel/always_39 0.809616 1.625760 -1.837949 -1.405038 3.528327 2.323746 -0.032808 4.552045 -1.903503 -0.224427 -0.690349 -3.350445 -3.007268 1.757200 -0.503174 -0.506106 1.831737 1.714614 2.476354 -1.422899
wb_dma_ch_sel/always_37 -1.750022 2.715436 -0.537477 -3.925318 -2.015685 0.455103 1.805205 -2.150264 2.864891 -0.573904 -4.101058 0.631545 2.580221 -2.058726 0.662485 -2.316753 1.623045 2.624903 0.565174 -2.361926
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.249944 2.284508 -1.502438 -2.049014 0.618504 0.921664 -0.883900 3.724841 0.569907 0.572576 -0.693459 -1.597309 0.018027 1.891280 3.125520 0.935824 1.515379 -0.312349 1.860369 -0.602022
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.381035 1.169573 -1.089294 -1.376096 1.875189 3.242736 1.181483 2.316715 -2.810625 3.744426 -3.323882 -3.094612 1.329301 -2.868197 -0.925563 -2.340557 -1.725004 1.047510 0.818865 -2.153527
wb_dma_ch_sel/assign_10_pri3 0.992790 -0.864563 0.186673 -0.153658 2.058397 0.987801 0.096444 1.264723 -0.290118 -0.827731 0.613309 -0.450673 -2.516515 0.133338 -1.268427 0.813389 0.533823 1.273447 1.164315 -0.675288
wb_dma_rf/inst_u21 0.732583 2.851032 -0.063853 -2.234563 1.786340 2.529365 -1.379272 4.125132 -1.375470 -0.400176 -0.536910 1.686987 -1.983159 -0.023561 2.490032 0.860525 1.208030 0.307595 1.842798 0.635387
wb_dma_rf/wire_ch3_adr0 -2.008656 -0.607013 -0.637875 -0.713577 -3.018975 -0.462659 1.216116 -1.312042 -0.516864 -4.919333 -1.677598 -0.621440 0.624610 -1.833446 -0.078861 -0.368962 2.038260 2.879424 -0.730683 0.494353
wb_dma_ch_rf/input_dma_busy -1.134867 2.452273 -2.798612 -1.175740 -1.892799 -2.679219 3.110124 -2.923569 2.998465 -1.616285 -2.810262 1.844312 1.262292 -1.205748 -0.169152 -4.568939 2.286459 0.995034 0.157182 -1.172988
wb_dma_ch_sel/assign_134_req_p0 0.314447 1.859025 -0.242177 -1.362771 -1.570704 -0.129334 -0.142397 0.443810 -0.207212 -3.079153 1.214890 -3.224048 -0.037529 3.261705 -0.975265 -0.466747 1.749693 1.185125 0.620651 0.587884
wb_dma/wire_wb0m_data_o -2.495651 -0.291096 -3.427182 1.911539 -3.173627 -1.297432 2.708857 0.081869 -0.102051 -0.531690 -0.031067 -2.419065 4.448691 -3.009727 0.936792 -1.263237 0.098772 -0.404972 1.227989 0.511623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.233451 2.201844 -1.412704 -2.033474 0.721010 1.015202 -0.835457 3.669024 0.491638 0.520026 -0.739983 -1.547964 -0.087181 1.813790 2.938007 0.957924 1.525279 -0.148699 1.877343 -0.617187
wb_dma_ch_rf/always_6/if_1 -3.350653 -0.909889 -0.217198 1.596826 -2.636757 1.669630 -1.724910 1.414755 -0.344808 0.529628 -2.552112 0.892871 5.568478 -1.479572 -1.224682 -0.648014 2.546782 0.398945 -0.257310 0.107667
wb_dma -1.377465 -1.680774 0.492706 1.170071 -4.039103 -1.810980 0.936752 -3.912797 -0.232478 -1.903917 -6.259922 -1.806397 4.893548 0.974876 -0.437484 -3.083229 1.856153 0.012203 -4.642774 1.615934
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.352573 0.404994 -1.136673 1.426822 2.139821 0.615044 1.558257 -0.308014 -3.034477 -0.012343 -1.210756 -1.400277 -0.716031 -0.967449 -4.479505 -4.164462 0.988332 -0.059378 -0.923755 -0.508764
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.225474 0.336359 -0.560812 0.700024 0.228798 -2.323761 2.527346 -2.473261 1.716711 1.494730 -0.861211 0.199729 0.687472 0.366762 -0.989225 -1.989680 -0.005872 -0.835295 -1.033949 -0.774475
assert_wb_dma_rf/input_wb_rf_adr -0.864384 1.127757 0.788997 -0.922257 -1.851060 -2.338997 -1.189873 -3.959830 -1.158612 -2.586370 -1.149107 0.366084 -0.992265 0.808590 -1.326620 -1.977534 -0.241872 0.307778 -4.101019 -0.525503
wb_dma_ch_rf/always_6/if_1/if_1 -3.392340 -0.838326 -0.370255 1.578850 -2.427948 1.602557 -1.713933 1.508442 -0.310324 0.522489 -2.563159 1.077705 5.525932 -1.626299 -1.357987 -0.770861 2.660600 0.498732 -0.184430 -0.117476
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.072027 0.510975 1.587062 -0.272902 1.271382 1.829731 -0.671624 0.421178 -1.994156 -1.054318 -0.034999 3.227606 -2.011975 -1.866255 -0.754506 -0.068354 -0.109081 0.670743 -0.068942 1.204740
wb_dma_ch_arb/wire_gnt -0.918085 0.296266 0.960389 -2.750290 -2.699452 1.937271 -4.107460 2.273495 -3.491763 -4.134373 -2.137556 -0.797926 1.354666 -0.259530 -1.195024 1.391703 0.579974 4.563238 0.214098 -0.528451
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.812721 2.831937 0.036427 -2.239005 1.781024 2.563549 -1.510388 4.062869 -1.325424 -0.374440 -0.657466 1.750937 -1.960896 -0.052450 2.472519 0.820019 1.264346 0.130341 1.763821 0.646134
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.155576 0.761606 0.896001 1.548651 -0.741631 -1.932497 0.709999 -0.390038 -0.031931 1.050320 -0.543972 2.174067 1.294547 -0.287350 -1.323170 -0.686611 0.345449 -1.411019 -0.519759 0.675217
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.878111 1.559393 -1.794198 -1.399688 3.469113 2.277663 -0.043239 4.502687 -1.864072 -0.197064 -0.602153 -3.286157 -3.028499 1.758916 -0.457793 -0.395539 1.736061 1.656299 2.478750 -1.367685
wb_dma_rf/always_1/case_1/cond -3.421143 5.523576 0.642179 -1.085356 -6.022248 -4.458188 4.711400 -5.325698 -0.062695 -0.856843 -5.309775 -1.713997 4.439672 -1.612260 -0.366464 -5.180786 0.822878 -1.508364 -2.519283 1.639295
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.940168 0.595384 1.425626 -0.228287 1.252338 1.704011 -0.559075 0.417451 -2.021285 -0.993073 -0.010171 3.151197 -1.945760 -1.844592 -0.712656 -0.139338 -0.128889 0.623351 -0.078873 1.183665
wb_dma_wb_slv/assign_4/expr_1 -2.659893 -1.259827 -3.807839 2.699033 -3.680791 -2.874847 1.895078 -0.573563 -0.136729 -2.181087 -2.321480 -2.004713 4.212176 -3.011667 1.209895 -2.510072 2.518883 0.018425 -1.912047 1.235103
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.920371 -3.857447 1.567572 -0.203061 2.165527 1.950941 -2.364473 0.780868 -0.556007 -1.530429 -0.989799 -0.224025 -1.847928 -1.171387 -1.804295 1.003257 0.729426 -1.823273 -0.534855 -0.416027
wb_dma_de/always_3/if_1/stmt_1 -0.339991 0.488781 -0.957583 0.791865 -1.448741 -1.387938 -1.335093 0.314047 -1.476076 -0.999593 1.371722 -0.766248 0.831865 1.259974 -0.050663 -0.343482 -0.512523 -0.226118 -0.685954 0.681879
wb_dma_ch_sel/assign_104_valid 1.683630 1.751628 0.121307 -2.623012 2.360374 0.833540 0.073821 2.280822 2.213349 1.071219 -1.631512 -0.331436 -1.575432 2.093819 1.307649 0.308033 1.998612 -1.007722 1.610136 -1.121554
wb_dma_ch_rf/always_9/stmt_1 0.658875 2.784512 -0.120889 -2.142774 1.729530 2.503797 -1.319669 3.956723 -1.446075 -0.374397 -0.680555 1.616787 -1.838285 -0.077415 2.334950 0.711552 1.263748 0.304586 1.697964 0.635543
wb_dma_wb_if/input_mast_adr -0.386946 0.520143 -0.987319 0.727419 -1.457902 -1.345028 -1.359577 0.344172 -1.448967 -1.022930 1.416820 -0.783471 0.759393 1.293824 -0.042396 -0.253021 -0.501815 -0.178105 -0.622770 0.628823
assert_wb_dma_ch_arb/input_req -0.108579 2.556235 -2.157631 -1.242072 1.431954 1.261694 -0.124444 3.407091 -1.640745 0.704823 -1.230704 -2.977219 -0.426088 1.701827 0.887568 -1.338548 1.238617 0.271143 1.320952 -0.739947
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.873880 -1.061922 2.306045 -1.986545 -0.301418 2.197516 -1.117566 -0.116252 -0.222297 -3.606499 -0.329049 -0.267748 -1.576498 -0.131136 -0.106225 1.474889 1.147759 0.644540 0.072118 1.144083
wb_dma_wb_if/input_wbm_data_i 1.223423 2.623771 2.149242 -0.271931 -5.467399 0.427741 -2.717606 -1.704308 1.124273 1.165962 -0.725659 -1.472676 6.083468 2.865652 1.113020 -2.718276 1.265152 -8.578662 -0.998411 4.448693
wb_dma_de/wire_tsz_cnt_is_0_d 0.315131 0.320682 -1.174864 1.455259 2.211644 0.675926 1.545892 -0.191958 -3.066900 -0.109552 -1.224660 -1.492419 -0.788873 -0.961842 -4.551811 -4.084976 1.030520 0.058587 -0.895222 -0.578500
wb_dma/wire_dma_err 0.829002 2.864778 -0.044853 -2.271510 1.890070 2.649900 -1.483471 4.199872 -1.491177 -0.349269 -0.605787 1.635071 -2.013833 0.016310 2.381771 0.775003 1.273941 0.214010 1.783206 0.627074
wb_dma_ch_sel_checker/input_ch_sel_r 1.233496 0.044065 1.966909 -1.218074 -0.319725 1.404116 -1.705262 0.021259 0.218493 -0.197547 -0.654143 1.335005 0.091885 -0.180462 0.381499 0.614381 0.046643 -1.052256 -0.223763 0.779512
wb_dma_ch_sel/assign_119_valid 1.634049 1.635085 0.178528 -2.599482 2.362788 0.870159 0.107411 2.223568 2.187873 0.930785 -1.720698 -0.392458 -1.595969 2.098994 1.140322 0.283285 2.063740 -0.849143 1.540025 -1.176292
wb_dma_inc30r/input_in -3.038353 0.626166 2.219649 -3.437858 -3.509396 0.944362 -2.829234 -1.451939 -0.465125 -3.283905 0.009485 -2.027028 2.916602 0.803286 -3.042799 2.073895 0.782155 4.288313 -0.865468 -2.862473
wb_dma_ch_pri_enc/inst_u15 1.062210 0.511141 1.523112 -0.254423 1.287879 1.809588 -0.647581 0.471812 -1.988987 -1.011876 0.002838 3.229715 -2.021302 -1.882730 -0.732393 -0.051686 -0.160106 0.635146 -0.064801 1.191779
wb_dma_ch_pri_enc/inst_u14 1.014307 0.528359 1.472516 -0.187975 1.183697 1.691937 -0.552915 0.373094 -1.952222 -0.995000 0.033539 3.212261 -1.972691 -1.886092 -0.742619 -0.107961 -0.186017 0.646155 -0.101728 1.181697
wb_dma_ch_pri_enc/inst_u17 1.071912 0.604138 1.539628 -0.241281 1.319568 1.837655 -0.645849 0.494093 -2.122356 -0.986019 -0.001737 3.354545 -2.086449 -1.949575 -0.718870 -0.109026 -0.182550 0.619864 -0.063040 1.237600
wb_dma_de/wire_dma_err 0.799034 2.795443 0.029594 -2.321861 1.808197 2.625683 -1.517750 4.164859 -1.306898 -0.393630 -0.676936 1.665748 -1.967532 0.001753 2.461766 0.930382 1.343560 0.234372 1.822955 0.578109
wb_dma_ch_pri_enc/inst_u11 0.924501 0.637509 1.498121 -0.230045 1.151430 1.730902 -0.599796 0.406924 -2.009097 -1.006324 -0.023610 3.274825 -1.892446 -1.914181 -0.694536 -0.118482 -0.149219 0.615809 -0.125050 1.200025
wb_dma_ch_pri_enc/inst_u10 1.052312 0.459965 1.475120 -0.215047 1.316040 1.762288 -0.602986 0.441432 -1.969705 -1.014181 0.025667 3.072163 -2.023973 -1.814399 -0.795736 -0.053991 -0.096590 0.662399 -0.068616 1.115581
wb_dma_ch_pri_enc/inst_u13 0.975516 0.542866 1.472314 -0.191231 1.310045 1.750928 -0.572611 0.406949 -2.046238 -0.998388 0.031916 3.241830 -2.053641 -1.901866 -0.778872 -0.088059 -0.157113 0.663624 -0.107003 1.203265
wb_dma_ch_pri_enc/inst_u12 0.889098 0.738265 1.429263 -0.248066 1.099226 1.686137 -0.569454 0.355746 -2.084136 -0.914348 -0.036756 3.317819 -1.811716 -1.959663 -0.605811 -0.204889 -0.177581 0.542896 -0.188749 1.260587
wb_dma_ch_pri_enc/inst_u19 0.947711 0.614940 1.384367 -0.218028 1.254417 1.674739 -0.552559 0.437586 -2.030050 -0.990150 0.047327 3.129986 -1.953394 -1.873730 -0.718685 -0.160217 -0.129246 0.656026 -0.082188 1.152526
wb_dma_ch_pri_enc/inst_u18 1.000081 0.631602 1.466686 -0.284047 1.297326 1.790497 -0.657092 0.505672 -2.055035 -0.961103 -0.051505 3.246500 -1.989713 -1.870590 -0.690650 -0.142904 -0.135241 0.581923 -0.061623 1.186819
wb_dma_ch_sel/assign_110_valid 1.744008 1.737599 0.160292 -2.705879 2.434841 0.941419 -0.049835 2.430190 2.164522 1.012021 -1.554541 -0.381779 -1.659342 2.135715 1.315013 0.370477 2.003331 -1.008602 1.658256 -1.142791
wb_dma_rf/inst_u30 0.774773 2.862669 -0.050739 -2.196265 1.880598 2.518373 -1.402265 4.092839 -1.443600 -0.360305 -0.614170 1.705425 -2.021224 -0.062507 2.370447 0.723412 1.274043 0.228174 1.757403 0.618978
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.994406 0.672894 2.869603 -3.221312 0.861474 0.708573 -3.724725 1.565534 2.147276 -1.783745 0.845089 3.096284 -2.194721 0.384611 0.517748 2.895864 1.498019 -2.180722 0.922182 -0.799788
wb_dma/wire_pointer3 2.806493 -1.935226 3.202994 -1.135103 0.957650 2.901675 -0.757528 -0.380578 0.833893 -0.363853 -2.900694 2.225030 -1.955150 -0.547949 -0.629031 0.680303 0.241462 2.197539 0.852174 1.202071
wb_dma_ch_pri_enc/wire_pri6_out 0.951424 0.634536 1.489225 -0.253282 1.066737 1.668949 -0.618453 0.336145 -1.965465 -0.980348 -0.074784 3.211917 -1.790482 -1.871553 -0.695168 -0.161229 -0.111357 0.564312 -0.174805 1.232348
wb_dma_rf/assign_6_csr_we 1.919091 3.806095 0.531019 -2.788894 -0.087723 -0.090845 1.995758 -1.700436 1.836071 0.124917 -3.694740 3.779994 -2.653907 0.379178 3.088825 -2.533589 0.493034 1.187727 0.896847 2.000316
wb_dma_de/assign_82_rd_ack 1.335741 0.191726 -1.645150 0.521141 3.199367 0.047588 1.224133 0.572953 -2.146320 0.622373 -2.714736 -0.492475 -1.266919 -1.013707 -1.818961 -3.556980 1.042947 -1.872161 -1.236296 -0.822845
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.869818 -2.021975 3.322376 -1.138180 0.993821 2.973304 -0.806011 -0.348172 0.797513 -0.458030 -2.903380 2.296070 -2.002038 -0.575023 -0.703862 0.753827 0.289919 2.224343 0.888366 1.206179
wb_dma_ch_sel/assign_96_valid -1.764606 3.061011 1.420794 -1.598618 0.333045 1.511374 -2.535507 0.572088 1.711187 5.029744 -3.056033 0.296821 3.437844 4.939911 1.027568 0.251457 2.189650 -0.786657 -0.854266 -0.981187
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.044688 0.558753 1.581867 -0.300498 1.107594 1.780149 -0.673688 0.357654 -1.924983 -1.009554 -0.060976 3.221160 -1.866157 -1.877640 -0.673109 -0.086633 -0.113921 0.570076 -0.165101 1.249692
wb_dma_de/reg_next_ch 0.283869 1.331860 0.482005 -2.345404 2.748614 -1.199048 -1.121229 0.418027 0.736252 1.692138 -4.499769 3.396187 -1.186686 -0.707839 -0.540809 -0.889749 1.082323 -0.585013 -1.013866 -3.154276
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.150403 1.397879 -0.666798 1.107040 -0.443091 -0.628667 1.018030 -0.788600 -1.939519 0.067239 0.081747 2.325542 0.384857 -1.816643 0.178600 -1.486222 -0.773580 0.370862 -0.964263 1.058756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.177970 1.387032 -0.637040 1.095193 -0.412499 -0.621029 1.011899 -0.771869 -1.905230 0.027082 0.090810 2.305414 0.361086 -1.830220 0.165064 -1.443746 -0.751491 0.351648 -0.973415 1.044612
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.787535 -1.875981 3.211591 -1.119578 0.986620 2.901168 -0.798572 -0.316053 0.781999 -0.418400 -2.926628 2.196680 -1.918085 -0.489500 -0.676462 0.652111 0.315647 2.169260 0.818711 1.175668
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.984656 -0.840907 -3.044142 0.939912 4.357471 -1.642776 1.283649 2.039862 0.064786 1.425366 0.326431 -2.797586 -2.571335 0.717025 -0.651839 -2.218463 0.020008 -3.988013 0.396498 -1.761994
assert_wb_dma_ch_arb -0.067915 2.510118 -2.147225 -1.243059 1.524780 1.242190 -0.096657 3.413601 -1.624730 0.707685 -1.179486 -2.911252 -0.539087 1.682141 0.860048 -1.261261 1.212950 0.279740 1.362172 -0.730303
wb_dma/wire_csr 2.681170 -1.169227 0.861552 -1.010770 0.336694 -0.018790 2.746850 -2.059289 0.752583 2.682880 -6.309603 -0.841293 2.664852 -0.349859 2.465537 -1.666008 -1.625672 -0.291305 -1.532578 0.954601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.213323 1.469862 -0.680371 1.123293 -0.411760 -0.580087 1.040659 -0.740314 -2.083277 0.028600 0.082144 2.483088 0.321523 -1.911599 0.146069 -1.548218 -0.784109 0.399839 -0.973097 1.095303
wb_dma_wb_if/input_mast_din 3.094883 -4.594758 -0.472108 1.446989 0.881096 1.482035 -1.800999 0.217903 -1.598285 0.575601 -1.258238 -1.559687 0.517034 -2.655048 0.270412 -0.872189 -1.989156 -3.896125 -1.523715 0.641869
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.000944 -0.121826 0.597717 -0.914122 -0.702232 -0.278592 -0.866718 0.632318 2.225623 -0.036356 0.650750 1.422768 0.287718 0.279638 2.503985 2.306391 0.258745 -0.811463 0.683377 0.154965
wb_dma_ch_rf/reg_sw_pointer_r -0.500686 1.209610 -0.040129 -1.497253 0.126125 -3.727793 -2.295575 -1.064130 -1.317237 -0.461735 -3.675647 2.281359 -0.609315 0.562274 -0.100635 -0.872495 -0.365592 0.182844 -3.333235 -2.029185
wb_dma_ch_sel/assign_142_req_p0 1.328077 2.075918 -0.660078 -1.793043 0.771573 -0.648689 -1.189155 2.280582 0.973327 0.010858 -0.367139 -0.956934 -0.626085 3.296093 1.230550 -0.037462 1.461740 -1.342100 0.818473 -0.439516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.616595 2.599308 -2.369094 -1.278684 -0.851151 -0.387946 -2.165521 3.846481 -0.858363 -0.481368 0.434636 -2.304013 0.818780 3.037451 2.878884 0.537394 1.068082 -0.443250 1.108414 0.010446
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.016579 -0.886719 0.206981 -0.153973 2.154936 1.014807 0.098513 1.264657 -0.272941 -0.816532 0.627020 -0.447059 -2.612172 0.148948 -1.262986 0.790344 0.572959 1.301191 1.175982 -0.645992
wb_dma_rf -1.772243 -0.178352 -0.333730 -0.263793 -4.184828 -1.420542 0.963821 -4.726941 0.303044 -1.361442 -4.752958 -1.780416 5.144269 1.056801 -1.376571 -3.343521 2.207353 0.022071 -2.661573 0.565019
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.426978 1.582230 -0.735433 -0.178599 0.826960 -0.891201 2.283613 -0.374957 0.044832 1.954497 -1.309386 -0.959491 0.337086 -0.179127 0.373476 -0.755465 -0.470382 1.232577 -0.127269 -1.248417
wb_dma_de/reg_chunk_cnt 0.535679 3.235403 -0.981347 -0.667262 2.581538 0.585912 1.782265 0.995946 -1.868470 1.029612 -2.032270 0.683517 -1.615317 0.002051 -0.928697 -3.274719 1.018291 0.175980 0.011133 -0.154215
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.381020 1.317942 -1.070854 -1.452126 1.785204 3.113125 1.287403 2.212789 -2.773497 3.840520 -3.313649 -3.160375 1.423438 -2.755847 -1.011455 -2.436622 -1.806706 1.096683 0.803841 -2.198282
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.511010 1.552830 -1.901721 -0.903608 0.825847 2.359700 0.127322 2.882969 -4.091845 3.035995 -2.266701 -4.030356 1.815331 -1.766586 -0.915816 -2.544230 -2.327838 1.154174 0.538871 -1.696973
wb_dma/input_wb0m_data_i 1.221825 2.585579 2.064771 -0.321401 -5.378992 0.595854 -2.909352 -1.601136 1.089476 1.216214 -0.457316 -1.680196 5.881543 3.099583 1.200557 -2.643592 1.212801 -8.522873 -1.021111 4.382533
wb_dma_de/always_15/stmt_1 2.430272 -1.035942 -0.927993 -0.764870 3.531260 0.852006 -0.020771 1.487606 -0.398995 0.520047 -3.092158 -2.794991 -1.409977 0.775132 -1.864527 -2.143091 1.912337 -2.261765 -0.364732 -1.812924
wb_dma/wire_ch7_csr -1.559381 -1.167030 0.513837 0.017975 -1.655593 -0.251955 -0.240692 -2.350690 -0.217306 0.048182 -4.143418 -2.111003 4.386227 2.174410 -1.057501 -0.846990 1.970670 0.613096 -3.223223 -0.267973
wb_dma/input_wb0_ack_i -1.783634 -1.997785 0.794644 2.449088 -3.145196 0.033788 -1.824810 -2.513448 0.045185 -0.565836 -6.260749 0.515398 2.529806 1.089394 -1.112009 -3.515810 4.012016 -0.432827 -5.419700 2.682893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.473139 2.692883 -2.432188 -1.225911 -0.761789 -0.474055 -2.241323 3.942812 -0.925576 -0.459346 0.650792 -2.277283 0.745150 3.085927 2.962745 0.556573 0.982464 -0.629491 1.130164 0.086202
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.482100 2.723705 -2.395981 -1.268215 -0.798514 -0.452877 -2.237534 3.993723 -0.842099 -0.406835 0.665515 -2.199796 0.772510 3.087702 3.056181 0.625791 0.931596 -0.607449 1.215323 0.101859
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.441345 2.755963 -2.401761 -1.367194 -0.768012 -0.404275 -2.319901 4.089314 -0.863773 -0.453208 0.554240 -2.139301 0.704307 3.104309 3.119042 0.660515 1.005010 -0.676234 1.205732 0.076427
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.657113 2.830433 -2.363976 -0.762805 1.806900 0.127362 -0.556844 3.913818 -1.005798 1.380792 1.568998 -1.572272 -1.328657 1.424443 2.532346 -0.699618 -0.659930 -2.513527 1.808942 0.158538
wb_dma_ch_sel/assign_125_de_start -1.706686 2.876635 -0.374358 -0.102755 0.853608 -4.521331 -2.204077 1.343641 -1.726940 0.487395 -0.994636 3.254135 0.525235 0.127704 -2.401290 -1.145580 1.062159 -3.342400 -2.103313 -2.626540
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.834503 -1.938053 3.244348 -1.134256 1.000532 2.941982 -0.770281 -0.326194 0.842604 -0.362841 -2.876894 2.291063 -2.003786 -0.564377 -0.663486 0.711661 0.254364 2.207451 0.906135 1.226705
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.148050 1.346930 -0.623448 1.102752 -0.396418 -0.609125 1.000294 -0.750121 -1.935435 0.051709 0.112161 2.357585 0.341533 -1.800019 0.165060 -1.476261 -0.769448 0.383247 -0.943613 1.044105
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.538073 -2.087925 2.218000 -2.130926 1.052769 0.304741 -4.356629 1.100501 1.658838 -2.233543 -0.244982 1.935432 -1.415987 -0.747974 -0.226994 2.408286 1.613279 -4.078359 -0.483879 -1.288235
wb_dma_ch_sel/input_dma_busy 1.011574 -0.905504 0.237843 -0.116518 2.133495 1.054887 0.067798 1.264130 -0.309257 -0.848526 0.630862 -0.442890 -2.660067 0.125866 -1.286158 0.853673 0.562782 1.324043 1.198929 -0.656999
wb_dma_inc30r -4.199478 0.160648 -0.397137 -1.591323 -2.270176 1.348384 -0.238263 -0.962231 -0.453412 0.303011 -0.927553 -3.312160 4.385642 0.429086 -0.933713 0.831658 0.054335 4.819474 -0.650868 -2.974404
wb_dma_ch_sel/always_45/case_1 -1.183288 0.629856 -0.605909 1.612732 -2.153920 -0.798757 -0.897975 -0.356858 -2.290652 -1.564938 2.770082 -1.757709 1.060371 1.392672 -2.705560 -0.898800 -0.515737 1.580281 -0.231573 0.790086
wb_dma_ch_sel/assign_117_valid 1.718527 1.713890 0.155894 -2.635824 2.405103 0.899976 0.016040 2.376879 2.260983 1.008916 -1.454814 -0.360685 -1.691877 2.129711 1.340493 0.409121 1.969483 -0.967484 1.690094 -1.123306
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.624726 -2.090564 2.168263 -2.103038 1.386127 0.377475 -4.280991 1.272261 1.531230 -2.237923 -0.201928 1.865502 -1.692696 -0.737066 -0.392724 2.350418 1.682137 -3.996078 -0.394733 -1.354570
wb_dma/wire_ch3_adr0 -1.918788 -0.708846 -0.512163 -0.716882 -3.061292 -0.351642 1.203151 -1.283314 -0.448011 -5.049212 -1.422810 -0.633046 0.512255 -1.828396 0.012160 -0.141634 1.981023 2.890177 -0.611654 0.621725
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.338564 0.527607 -0.977706 0.762817 -1.500029 -1.382129 -1.407207 0.364026 -1.506239 -1.113523 1.455528 -0.828089 0.780386 1.396924 -0.032654 -0.276193 -0.488136 -0.231209 -0.655548 0.637924
wb_dma_de/always_6/if_1/if_1/cond 0.355164 -0.345847 -2.992938 0.717041 1.975525 -1.518271 1.644018 0.123139 -0.302715 1.612987 -2.984849 -3.588801 0.817827 0.780730 -1.147070 -3.575353 1.288386 -2.612336 -1.282749 -1.929049
wb_dma/wire_mast1_pt_out -0.756103 -1.007079 -0.832805 1.312256 -1.159379 -2.236692 -0.191643 -1.175654 -0.080118 -1.889094 -2.364124 0.406048 0.469847 -0.408628 0.276215 -1.644918 2.423087 0.665457 -3.415968 0.880654
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.198975 2.294545 -1.473657 -2.125033 0.697726 0.980524 -0.986752 3.855766 0.598004 0.566489 -0.771714 -1.506763 -0.057511 1.932215 3.142427 0.969162 1.584427 -0.329616 1.896904 -0.618058
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.020773 -0.136860 0.599872 -0.888855 -0.735738 -0.303882 -0.870918 0.614462 2.261070 -0.046460 0.664830 1.412845 0.332593 0.294071 2.536858 2.373086 0.228299 -0.823995 0.712524 0.165096
wb_dma_ch_sel/always_48 -1.020791 0.230046 0.963307 -2.667773 -2.646749 1.996556 -4.262408 2.333346 -3.759985 -4.248690 -2.031518 -0.927482 1.284571 -0.198582 -1.487476 1.355086 0.681294 4.646998 0.163392 -0.580977
wb_dma_ch_sel/always_43 0.284605 2.053689 -0.893049 0.210964 2.044482 -0.389421 0.016218 -0.171838 -2.986828 -0.889883 -0.866756 -0.582206 -1.036252 -0.740464 -5.361586 -4.634942 1.729328 -1.591477 -1.294128 -1.558449
wb_dma_ch_sel/always_42 2.448234 -0.781802 0.683102 -1.030771 0.253922 -0.129340 2.889811 -1.929946 0.542520 2.698244 -6.259881 -0.793621 2.831268 -0.283655 2.561604 -1.807895 -1.664407 -0.131183 -1.510350 0.983475
wb_dma_ch_sel/always_40 1.725460 -1.736641 3.391191 0.023418 0.063397 3.144487 -0.257104 -1.201138 -0.078904 -0.960917 -1.378577 1.092420 -1.429631 -0.331670 -3.561952 -0.154950 0.300572 3.898957 1.113715 1.301935
wb_dma_ch_sel/always_47 -1.415644 0.847396 0.211771 -1.336958 1.264799 -0.411221 -0.893101 0.921058 -0.209124 1.164257 -0.207781 0.432886 -0.623106 0.299107 -0.613815 1.517576 -0.402235 1.661886 0.103027 -2.755176
wb_dma_ch_sel/always_46 -0.066530 -1.764133 -1.923689 1.535096 0.840697 1.939417 0.408122 1.289237 0.112147 2.610302 -0.001444 -0.730804 1.463940 -0.149509 1.810285 -0.233543 -0.489747 -0.067432 0.719831 0.387774
wb_dma_ch_sel/always_45 -1.212553 0.642020 -0.595138 1.662051 -2.179054 -0.853547 -0.812489 -0.474513 -2.260406 -1.574176 2.646249 -1.683552 1.098481 1.339661 -2.844284 -1.014049 -0.477275 1.633340 -0.327405 0.718563
wb_dma_ch_sel/always_44 -0.325297 1.677505 2.981681 -5.321004 -5.205614 1.295151 -1.711767 -0.851112 3.073368 -3.428041 -1.179681 -1.375886 3.173926 0.411337 3.282779 2.969169 1.305931 -0.496833 0.444545 0.600942
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.309314 2.153864 -0.779847 -1.803976 1.077907 -0.475552 -1.065217 2.552723 0.807274 0.082626 -0.084396 -1.088197 -0.982620 3.316617 1.143227 0.040128 1.420191 -1.019223 1.040098 -0.557508
wb_dma_ch_rf/input_ndnr 1.535268 -1.100135 -0.154763 -0.422953 2.189355 3.330401 -1.902862 2.928793 -2.800266 -1.465570 -0.662564 -4.002439 -1.415445 0.508323 -3.464385 -0.918748 1.811530 0.239823 0.990248 -0.881281
wb_dma_de/always_4/if_1/stmt_1 1.806544 1.990425 -0.394274 -1.837292 3.211719 1.179971 0.800898 1.881471 0.064312 1.091505 -2.076598 -1.546858 -2.095670 1.813280 -0.988016 -1.839359 1.738524 -0.354448 1.049868 -1.250814
wb_dma_wb_if/wire_wb_addr_o -0.372445 0.476669 -0.940671 0.748237 -1.519968 -1.387613 -1.305542 0.282885 -1.458217 -1.075883 1.308315 -0.755439 0.838988 1.276781 -0.038921 -0.322364 -0.504301 -0.213475 -0.681746 0.654956
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.300072 0.532769 -0.957565 0.688956 -1.383877 -1.326887 -1.338632 0.463011 -1.437445 -1.028113 1.432843 -0.746259 0.689709 1.295729 0.026212 -0.206042 -0.491125 -0.238025 -0.576784 0.627582
wb_dma_ch_sel/assign_111_valid 1.681399 1.751567 0.143285 -2.711716 2.513180 0.965863 -0.017770 2.410154 2.188702 1.009720 -1.583658 -0.405225 -1.699408 2.142949 1.221204 0.376184 2.010097 -0.924615 1.669035 -1.208176
wb_dma_wb_slv/assign_2_pt_sel -2.445212 -2.339986 -2.367131 2.706407 -4.527720 -2.430633 2.305985 -2.901596 -2.794226 -4.145717 -6.698937 -2.382545 6.867609 -3.364923 -0.724661 -4.476134 2.349748 -1.101422 -4.292906 1.628845
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.371258 1.353007 -0.746336 -2.929938 2.250884 -2.551360 -3.988379 2.513185 0.382604 -0.048513 -1.068400 -0.656764 -0.933951 2.388352 -1.157601 0.636156 1.679726 -2.921150 -0.970853 -4.626778
wb_dma_ch_sel/assign_144_req_p0 1.225279 2.067499 -0.717278 -1.789237 0.872868 -0.510494 -1.202850 2.401395 0.699207 -0.091993 -0.359982 -1.083501 -0.786401 3.273030 0.978291 -0.083287 1.480024 -1.015837 0.812914 -0.518284
wb_dma_de/input_pointer 1.718500 -1.624072 3.384989 -0.031522 0.035560 3.089466 -0.291872 -1.173410 -0.108739 -0.966619 -1.221132 1.104687 -1.457305 -0.375536 -3.488244 -0.088278 0.247394 3.799264 1.139695 1.310207
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.842147 -3.916226 2.119928 -1.009475 1.497205 1.699621 -3.106431 1.356964 1.521188 -1.566613 -0.398589 1.081838 -1.517231 -0.943116 0.498506 3.173135 0.938198 -2.431030 0.144693 -0.291197
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.424867 -0.405840 3.733775 -2.772502 0.017729 1.238699 -2.782517 -0.017938 2.824169 -1.099366 -1.969611 4.125037 -1.611623 -0.095025 0.632539 1.988197 1.142583 -0.145908 0.813499 0.261590
wb_dma_ch_rf/input_wb_rf_adr 2.988082 2.734746 -0.715230 -3.172126 -1.661435 0.928684 -6.595852 -0.807764 0.376626 1.109318 1.631935 2.549961 2.726614 1.268318 2.572740 -3.121409 -2.401192 -6.115515 -2.502362 -0.657550
wb_dma_ch_sel/input_pointer0 1.106237 -0.609192 2.389398 -0.252339 0.743470 2.700180 -0.990342 0.259259 -0.943428 -1.557934 1.408783 -0.125076 -1.851213 0.016569 -3.741462 0.547270 0.537800 2.041299 1.178199 0.307994
wb_dma_ch_sel/input_pointer1 2.225332 -0.856984 2.226501 -1.361974 1.716092 2.450471 -1.681763 1.236224 -0.129271 -1.049812 -0.096794 0.963839 -2.445995 -0.120753 -0.921498 1.422542 0.591736 0.239712 0.897985 0.176411
wb_dma_ch_sel/input_pointer2 1.249239 0.082778 1.927446 -1.207249 -0.303147 1.374803 -1.672231 0.058314 0.157076 -0.170950 -0.565945 1.357964 0.053891 -0.229964 0.383088 0.593337 0.029037 -1.042798 -0.217799 0.766053
wb_dma_ch_sel/input_pointer3 2.878907 -1.798499 3.135488 -1.192119 1.149103 2.955817 -0.844141 -0.130887 0.774822 -0.372644 -2.770785 2.157388 -2.094902 -0.445178 -0.651052 0.733420 0.294955 2.174297 0.995846 1.121638
wb_dma_de/reg_chunk_0 0.599365 3.127102 -0.983792 -0.653536 2.641605 0.654681 1.791113 1.017772 -1.875944 1.017614 -1.972363 0.614943 -1.674321 0.024367 -0.962449 -3.241482 0.978358 0.176387 0.057264 -0.188928
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.046752 -0.898709 0.226418 -0.164684 2.162028 1.080222 0.032704 1.332437 -0.318262 -0.860243 0.601303 -0.435550 -2.640169 0.139341 -1.289707 0.863210 0.553728 1.306522 1.206580 -0.644249
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.332789 2.058726 -0.794338 -1.754550 0.980625 -0.446743 -1.170769 2.516375 0.749552 -0.002283 -0.156199 -1.100995 -0.890673 3.255403 1.131300 0.022051 1.396866 -1.039446 0.984269 -0.492502
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.248307 2.147542 -0.821505 -1.766599 0.987216 -0.601234 -1.097400 2.418460 0.742959 -0.007799 -0.329963 -1.044549 -0.849325 3.274889 1.005210 -0.138293 1.502003 -1.093673 0.848941 -0.513623
wb_dma_ch_sel/reg_am0 -0.122671 -1.688584 -1.805706 1.531563 0.787987 1.800533 0.510253 1.162945 0.181329 2.626519 0.023332 -0.739480 1.475385 -0.203049 1.828715 -0.209603 -0.555625 -0.088937 0.739554 0.420160
wb_dma/assign_2_dma_req 2.991569 -2.918761 2.947483 -1.842437 0.471080 0.662730 -3.404111 -0.318222 2.409469 -1.486905 -2.951569 2.940047 -0.996906 -1.038236 -0.109717 1.482753 1.313395 -2.201419 -0.477739 -0.400576
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.079906 0.549798 1.925974 -0.059237 -1.442433 2.126604 0.233273 -1.505986 -3.038098 -4.194483 1.171315 0.866177 -0.955224 -1.681721 -2.655970 -0.631222 0.458652 2.799452 -0.477741 2.240910
wb_dma_ch_rf/wire_ch_csr -1.901350 -0.143284 -2.094096 -0.108863 -3.741425 -1.070200 0.664736 -1.375898 0.875124 -0.886327 -4.447533 -1.260298 6.128001 -0.260543 0.013595 -2.418367 2.627206 -0.757962 -0.323460 0.016631
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.651139 0.064918 2.416444 -2.259337 -1.575119 1.128362 -3.432545 -0.642240 1.169100 0.347884 1.008345 -0.990660 2.479568 2.159856 0.126113 2.165079 -0.807207 -1.104933 -0.513256 -0.851961
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.192171 1.399784 -0.647943 1.089384 -0.429153 -0.587227 1.007776 -0.737443 -1.959616 0.033292 0.046922 2.335467 0.399324 -1.808313 0.164719 -1.463328 -0.772823 0.408738 -0.961273 1.062131
wb_dma_ch_sel/assign_118_valid 1.794654 1.682737 0.239686 -2.621855 2.577050 0.977043 0.026429 2.380336 2.226288 1.002677 -1.466687 -0.194340 -1.830722 2.069974 1.271322 0.488586 1.954475 -0.923345 1.705002 -1.136044
wb_dma_ch_rf/input_de_adr1_we -0.343182 0.487384 -0.986818 0.724339 -1.463302 -1.391668 -1.411751 0.381352 -1.470846 -1.044770 1.321287 -0.774565 0.837761 1.305909 -0.080591 -0.339275 -0.485136 -0.231848 -0.692650 0.617888
wb_dma_wb_mast/input_mast_din 3.101217 -4.635252 -0.383279 1.428609 0.950450 1.497360 -1.829153 0.231100 -1.596919 0.546384 -1.253408 -1.464206 0.399963 -2.701699 0.176206 -0.868377 -1.986686 -3.818100 -1.502444 0.604031
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.894135 -0.571499 -1.641278 -3.064857 -4.558043 1.635362 -2.981221 -4.603981 0.235831 -2.463099 -2.679505 -4.129125 1.440094 1.063235 0.992432 -2.400062 0.419159 0.594989 -1.655244 -0.728585
wb_dma_de/always_2/if_1/stmt_1 -0.405333 1.739088 2.863090 -5.348930 -5.217279 1.243666 -1.705664 -0.771323 3.027520 -3.545104 -1.245246 -1.383719 3.230363 0.239097 3.230332 2.814997 1.360999 -0.516594 0.362024 0.576224
wb_dma_de/assign_65_done/expr_1 1.229171 0.366745 -1.604193 0.470124 3.042107 0.085274 1.155250 0.572539 -2.238959 0.645061 -2.877081 -0.426913 -1.047587 -1.029794 -1.714706 -3.665799 1.102976 -1.935907 -1.344114 -0.689686
wb_dma_ch_sel/reg_de_start_r -0.543983 2.550691 -1.398068 -1.831011 1.877797 -3.064242 -3.203189 1.935307 -1.484563 -0.131417 -0.803003 1.389539 -0.674066 0.664709 -0.892676 -0.698565 0.932403 -2.774794 -1.849043 -3.536496
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.170474 1.364627 -0.625144 1.179892 -0.429861 -0.596026 0.990331 -0.818236 -2.003305 0.007040 0.077405 2.385516 0.361130 -1.866977 0.128174 -1.457430 -0.772518 0.396685 -1.029397 1.121387
wb_dma_ch_rf/input_dma_rest 0.597063 -1.054599 1.004013 0.232033 -0.676230 0.514724 0.733148 -1.415165 0.846245 0.663862 -2.660595 1.215830 0.389554 -0.391843 0.195042 -0.626287 -0.310832 1.826125 -0.004068 0.994329
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.786551 -1.612887 3.525674 -0.141535 0.042152 3.219541 -0.374605 -1.170565 -0.011297 -0.989950 -1.315949 1.274793 -1.448535 -0.397633 -3.375876 0.008922 0.225115 3.769636 1.108059 1.341430
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.930746 -1.020457 2.168730 -1.953958 -0.242910 2.137951 -0.976027 -0.067658 -0.300725 -3.761694 -0.245845 -0.410165 -1.695449 -0.085318 -0.087098 1.435744 1.143981 0.657495 0.125236 1.162533
wb_dma_de/wire_de_csr 3.403064 -4.668181 2.653998 -0.082713 1.316523 2.450652 -1.489194 -0.762697 0.371068 -0.911691 -3.877831 1.082611 -1.284105 -1.566740 -1.473028 0.271797 0.512397 0.200966 -0.533113 0.659451
wb_dma_ch_sel/reg_ndnr 1.671873 -1.152802 -0.150335 -0.329657 2.314354 3.350307 -1.786251 2.865808 -2.764296 -1.411815 -0.662264 -3.980100 -1.572575 0.482008 -3.588927 -0.989256 1.779035 0.272047 0.988184 -0.829011
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.369931 0.548432 -1.016506 0.756998 -1.486562 -1.387877 -1.411563 0.378128 -1.477232 -1.076361 1.454941 -0.797519 0.761939 1.342348 -0.046661 -0.274533 -0.468034 -0.206228 -0.647832 0.650969
wb_dma_ch_sel/reg_txsz 0.271740 1.941224 -0.856294 0.344818 1.928302 -0.623265 0.153991 -0.458330 -2.830227 -0.771682 -0.956986 -0.445810 -0.864054 -0.839585 -5.214855 -4.673240 1.637700 -1.767164 -1.486406 -1.487310
wb_dma_rf/always_1/case_1/stmt_10 -0.188663 0.972011 0.644677 -0.431757 -1.032149 -0.812896 -1.231746 -2.669099 -0.438722 -1.607392 0.494441 0.426211 -0.862907 0.803124 -1.615288 -1.723458 0.114744 -0.691734 -2.293615 -0.249944
wb_dma_ch_pri_enc/inst_u28 0.877735 0.558022 1.481869 -0.206359 1.071611 1.645208 -0.511184 0.219941 -1.993370 -0.997371 -0.049944 3.233659 -1.775738 -1.921694 -0.728752 -0.183576 -0.142371 0.608762 -0.237354 1.232042
wb_dma_ch_pri_enc/inst_u29 1.031620 0.500366 1.474651 -0.216854 1.316695 1.725919 -0.554925 0.407986 -1.995704 -1.021839 0.029871 3.169050 -2.098143 -1.859826 -0.822961 -0.079322 -0.121305 0.687444 -0.021759 1.154505
wb_dma/wire_de_adr1 -0.952717 0.136260 0.316213 1.028139 -0.914286 0.405631 0.499798 -0.860424 -0.868004 -0.585241 1.437621 -1.025900 0.427160 0.143845 -2.838677 -0.733406 -0.026846 1.806088 0.303057 0.162227
wb_dma_ch_arb/always_2/block_1/case_1 -0.957134 0.211478 1.092689 -2.692062 -2.654063 2.001992 -4.129668 2.119857 -3.586060 -4.109409 -2.221100 -0.703144 1.373827 -0.367297 -1.470806 1.256085 0.635540 4.557812 0.110364 -0.571217
wb_dma_de/always_18/stmt_1/expr_1 -1.278672 -1.557783 -0.760201 3.221443 -1.263133 0.091901 -3.245965 0.724875 -1.174185 -1.066460 1.098385 -1.146511 1.919704 3.965677 -1.408108 0.063347 3.276526 -1.790067 -1.622498 1.974937
wb_dma_ch_arb/always_1/if_1 -1.007165 0.206600 1.039152 -2.704316 -2.669016 2.013461 -4.243977 2.303421 -3.543453 -4.131617 -1.783300 -0.888151 1.310275 -0.237220 -1.405248 1.580938 0.449124 4.608536 0.280468 -0.612353
wb_dma_ch_pri_enc/inst_u20 0.988514 0.620127 1.465888 -0.245430 1.282383 1.802340 -0.572330 0.456033 -2.114070 -1.024974 0.014208 3.316595 -2.086372 -1.973898 -0.719127 -0.123697 -0.159449 0.720014 -0.073603 1.205261
wb_dma_ch_pri_enc/inst_u21 1.104761 0.553484 1.572021 -0.311304 1.231123 1.832407 -0.696818 0.454306 -1.963193 -0.987285 -0.020251 3.252213 -1.969398 -1.818359 -0.703757 -0.042130 -0.102780 0.554250 -0.095416 1.178217
wb_dma_ch_pri_enc/inst_u22 0.983195 0.625822 1.467257 -0.215654 1.326620 1.779824 -0.548738 0.460345 -2.186701 -1.046045 0.015154 3.373251 -2.087513 -1.982229 -0.748997 -0.123196 -0.174350 0.694577 -0.088227 1.227172
wb_dma_ch_pri_enc/inst_u23 1.021754 0.477516 1.531050 -0.250235 1.163396 1.757414 -0.632838 0.399870 -1.936041 -1.010533 -0.053615 3.182053 -1.918296 -1.831281 -0.746558 -0.087949 -0.139038 0.603868 -0.122929 1.149473
wb_dma_ch_pri_enc/inst_u24 0.974280 0.559806 1.515734 -0.243034 1.113101 1.730228 -0.648429 0.315925 -2.001116 -1.009615 -0.068107 3.333672 -1.894612 -1.930616 -0.710363 -0.140176 -0.163076 0.593801 -0.181036 1.233472
wb_dma_ch_pri_enc/inst_u25 0.856259 0.702576 1.374942 -0.209800 1.099733 1.690270 -0.528872 0.355748 -2.124461 -0.956164 -0.102774 3.292476 -1.825231 -1.955864 -0.702601 -0.278151 -0.168329 0.643250 -0.179747 1.225774
wb_dma_ch_pri_enc/inst_u26 1.107588 0.504407 1.557720 -0.266131 1.383449 1.809119 -0.615954 0.530104 -2.026228 -1.049343 0.066426 3.264366 -2.178476 -1.900775 -0.803686 -0.044827 -0.143879 0.670497 -0.017609 1.144124
wb_dma_ch_pri_enc/inst_u27 0.963069 0.529831 1.468188 -0.213184 1.181869 1.701164 -0.629280 0.374429 -2.034191 -0.982529 -0.030025 3.235957 -1.911853 -1.868181 -0.720493 -0.142831 -0.146595 0.622690 -0.169361 1.204855
wb_dma/wire_dma_busy -0.070042 1.179658 -2.365124 -1.124177 -0.134662 -1.752295 3.059211 -2.047859 2.784944 -2.574379 -1.749163 1.251473 -1.164117 -0.993957 -1.342235 -3.465881 2.486571 2.072416 1.155776 -1.580027
wb_dma_ch_sel/reg_ack_o 3.130131 -3.101024 3.042573 -1.761653 0.587697 0.846202 -3.467851 -0.259914 2.389827 -1.471906 -2.863587 2.831076 -1.081957 -1.009401 -0.123926 1.627150 1.251389 -2.116961 -0.382900 -0.318703
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.019259 -0.887285 0.201759 -0.112737 2.100675 1.017351 0.097333 1.246601 -0.275299 -0.846728 0.610020 -0.453929 -2.583082 0.121234 -1.284912 0.799228 0.525969 1.313291 1.186733 -0.651711
wb_dma_rf/reg_csr_r 0.776040 3.834645 1.463725 -1.134757 -0.952690 -1.527279 2.350542 -2.010885 1.575136 1.041609 -4.110190 5.110479 -1.031933 0.191229 1.544269 -2.864110 0.822276 -0.126327 0.354750 2.565110
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.122742 2.281203 -1.472734 -2.086604 0.670086 0.906144 -0.937771 3.792004 0.665087 0.594071 -0.553473 -1.456059 -0.068630 1.898170 3.264380 1.072839 1.420882 -0.445933 1.944016 -0.549213
assert_wb_dma_ch_sel 1.002829 -0.907191 0.265145 -0.159864 2.152637 1.030377 0.074062 1.312453 -0.295731 -0.856372 0.602592 -0.458890 -2.637132 0.132077 -1.307720 0.849631 0.578430 1.351245 1.206808 -0.694818
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.105686 1.489776 -0.388882 -1.609161 1.491310 -2.345801 -2.447832 0.777758 -0.678665 0.745129 -3.345081 2.503306 -0.461027 0.504966 -0.695329 -1.128238 0.546954 -0.680863 -1.602736 -2.637061
wb_dma_ch_sel/inst_ch2 1.241272 0.044980 1.969166 -1.229273 -0.348428 1.423711 -1.678859 0.017921 0.192432 -0.221705 -0.641446 1.362504 0.120497 -0.212036 0.396153 0.586102 0.036915 -1.022687 -0.230016 0.805980
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.042781 -0.886431 0.246433 -0.132212 2.147521 1.055389 0.068371 1.332659 -0.337699 -0.846298 0.610370 -0.423598 -2.628128 0.106704 -1.290872 0.824708 0.570741 1.317364 1.205296 -0.685468
wb_dma_ch_sel/assign_122_valid 1.749714 1.674185 0.161169 -2.648519 2.517562 1.005053 -0.077698 2.571233 2.099174 0.917553 -1.491494 -0.284200 -1.806593 2.055209 1.340351 0.495555 1.993949 -0.875030 1.739636 -1.096114
wb_dma_rf/wire_dma_abort 0.636314 2.804853 -0.058296 -2.185829 1.763686 2.536812 -1.377683 4.022022 -1.374347 -0.390725 -0.667236 1.659738 -1.885211 -0.021116 2.387453 0.871317 1.294165 0.391229 1.782814 0.610466
wb_dma_de/assign_67_dma_done_all/expr_1 2.376730 -0.954919 -1.024194 -0.664300 3.523306 0.649532 0.187680 1.317666 -0.352279 0.669473 -3.108289 -2.812358 -1.340654 0.788052 -1.858717 -2.320997 1.856353 -2.391525 -0.424025 -1.849133
wb_dma_de/always_4/if_1/cond 0.720263 3.153325 -0.999878 -0.689698 2.782809 0.633066 1.750944 1.143675 -1.766420 1.035232 -1.905447 0.596243 -1.785689 0.066165 -0.908971 -3.184228 0.964072 0.101506 0.163008 -0.242812
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.304725 0.996895 0.533352 -0.378044 0.414190 -0.005638 -0.376493 0.050279 -1.040644 0.543572 1.095025 -0.507697 -0.236265 0.375321 -3.352551 0.725069 -0.393050 3.409513 0.382559 -2.599390
wb_dma_wb_slv/always_3/stmt_1/expr_1 -1.432183 0.136732 -1.583684 -2.747468 -4.739002 2.051823 -2.956888 -4.690144 -1.025706 -2.433130 -2.834426 -2.855480 1.865942 0.052864 1.137935 -2.887061 0.213009 0.644577 -2.128742 -0.030712
assert_wb_dma_ch_arb/input_advance -0.102853 2.624034 -2.212535 -1.249962 1.466609 1.212582 -0.098714 3.432792 -1.646525 0.735055 -1.132725 -2.947798 -0.497062 1.720909 0.899245 -1.286330 1.231088 0.238235 1.389305 -0.699438
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.017284 -0.099274 0.540540 -0.883459 -0.684219 -0.286680 -0.821167 0.590017 2.152732 -0.034994 0.626403 1.392300 0.300401 0.277045 2.374905 2.223760 0.201721 -0.779665 0.680834 0.176936
wb_dma_ch_rf/reg_ch_tot_sz_r 0.308205 0.638432 -2.106854 0.382135 2.850476 -1.269832 0.767246 0.491900 -1.173422 -0.557581 -0.468981 -4.065196 -1.478693 1.278535 -5.768018 -3.826454 2.349677 -1.110351 -0.193259 -3.299221
wb_dma_ch_rf/wire_ch_adr0 -1.768385 1.248652 0.404634 -3.673787 -3.788216 1.628935 0.651145 -0.404374 2.822118 -0.170640 -2.658357 -2.578152 4.523214 -0.049939 4.622969 1.501831 0.908455 0.618142 0.340323 -0.040968
wb_dma_ch_rf/wire_ch_adr1 -1.151418 1.700006 -0.044875 0.928281 -2.754647 -1.530743 -2.112249 -2.632791 -2.568223 -2.930074 2.542399 -1.155708 0.076605 2.177258 -4.152050 -2.837018 -0.119021 0.689021 -2.523732 0.312403
wb_dma/wire_ch0_adr0 1.464980 0.586127 1.851008 -3.238518 -1.578682 3.254583 -2.816390 1.386101 3.410178 2.919521 -0.060658 -1.182262 3.712919 1.978361 4.588312 2.737689 -0.503813 -3.252698 1.339940 0.453752
wb_dma/wire_ch0_adr1 -0.329622 0.567950 -0.974537 0.677943 -1.400352 -1.329823 -1.322214 0.412569 -1.436175 -1.020019 1.361051 -0.803446 0.791323 1.308689 0.021901 -0.289914 -0.475522 -0.184451 -0.563758 0.601286
wb_dma_ch_pri_enc/wire_pri24_out 0.922931 0.562757 1.419850 -0.170179 1.244558 1.674542 -0.532670 0.389918 -2.048621 -0.985134 -0.048033 3.145814 -1.956815 -1.894714 -0.783103 -0.176363 -0.095844 0.621526 -0.130001 1.157910
wb_dma/input_dma_rest_i 0.714525 -1.233982 1.185402 0.234766 -0.603457 0.622069 0.729404 -1.508270 0.864503 0.607834 -2.784860 1.378616 0.292033 -0.527171 0.124097 -0.594640 -0.319072 1.901784 -0.032743 1.018989
wb_dma_inc30r/assign_1_out -0.070727 -1.780975 -1.923442 1.537388 0.873784 1.927390 0.395356 1.261929 0.152309 2.648840 -0.000313 -0.705905 1.505387 -0.148527 1.869778 -0.233498 -0.466939 -0.071836 0.728122 0.409393
wb_dma_ch_sel/assign_133_req_p0 0.457510 1.701340 -0.002760 -1.459371 -1.628981 0.042542 -0.257912 0.349490 -0.184441 -3.267344 1.042633 -3.114986 -0.027119 3.229326 -0.922832 -0.412425 1.829873 1.160552 0.522154 0.743081
wb_dma_ch_rf/always_23 -1.284024 0.647646 -0.602826 1.701707 -2.284980 -0.870372 -0.797325 -0.473381 -2.268841 -1.577107 2.785712 -1.780532 1.173165 1.373774 -2.879023 -1.046953 -0.509893 1.610836 -0.265990 0.782995
wb_dma_inc30r/reg_out_r -2.893677 2.396492 2.047609 -2.441075 -0.311752 0.032573 -1.435285 -1.134482 0.064768 2.623503 0.656733 -2.269725 2.538893 2.264782 -2.881205 1.750518 -1.447794 3.237211 -0.537858 -4.319248
wb_dma/wire_pointer2 1.224387 0.060975 1.876916 -1.195259 -0.367776 1.354668 -1.660704 0.015361 0.184009 -0.194570 -0.628867 1.314777 0.152813 -0.236472 0.362436 0.569672 0.038228 -1.023831 -0.263789 0.794004
wb_dma_ch_rf/always_20 -1.775214 1.219486 0.411217 -3.746146 -3.701985 1.828341 0.660111 -0.290570 2.793768 -0.051240 -2.606230 -2.651630 4.567576 -0.126863 4.670984 1.552714 0.790192 0.651896 0.461749 -0.101372
wb_dma/wire_pointer0 1.104721 -0.650981 2.477671 -0.270178 0.646197 2.697305 -1.023553 0.174746 -0.938603 -1.625920 1.334926 -0.088109 -1.775172 -0.009645 -3.758045 0.540688 0.592685 2.069472 1.102851 0.339972
wb_dma/wire_pointer1 2.193527 -0.910117 2.181338 -1.351024 1.744726 2.397015 -1.649971 1.181252 -0.094780 -1.079468 -0.099238 0.914024 -2.379596 -0.103396 -0.915640 1.393719 0.612084 0.288355 0.903616 0.137756
wb_dma/wire_mast0_err 0.803327 2.867783 -0.050256 -2.225848 1.922131 2.627375 -1.466196 4.170186 -1.510242 -0.392900 -0.604406 1.733686 -2.047464 -0.042531 2.390631 0.793624 1.271068 0.257529 1.829175 0.596812
wb_dma_ch_rf/always_26 -0.416907 1.250542 0.139817 -1.628193 0.323932 -3.778009 -2.518123 -0.980520 -1.395522 -0.605834 -3.648472 2.590259 -0.901705 0.638776 -0.341513 -0.821037 -0.247458 0.335099 -3.416194 -2.219553
wb_dma_de/always_23/block_1/case_1/block_5 -0.661085 -0.242863 -1.618802 0.217918 2.185496 2.858311 4.082690 0.623585 -1.868197 4.175738 -6.099660 -1.253045 0.199705 -4.483935 -0.365052 -3.818535 -1.303577 3.263565 0.714670 -1.049701
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.296804 2.019613 -0.677368 -1.819718 1.050542 -0.357189 -1.169636 2.505828 0.736228 -0.028020 -0.362238 -1.027574 -0.917316 3.204101 1.035254 -0.025923 1.529915 -0.949075 0.916094 -0.530552
wb_dma_ch_rf/wire_ch_am0_we -0.105920 -1.771833 -1.886733 1.541767 0.839036 1.907287 0.428823 1.226678 0.096195 2.610940 -0.091150 -0.693313 1.503107 -0.170493 1.813857 -0.324758 -0.439933 -0.099663 0.669117 0.422462
wb_dma_ch_rf/always_25 -1.963937 0.755312 0.524953 -1.651221 0.141631 -2.144283 -1.093634 -0.921381 -1.071728 -0.132032 -1.698732 0.426013 -0.790253 0.421867 -0.361018 1.181193 -0.980460 2.421108 -2.180429 -2.702001
wb_dma/wire_dma_rest 0.652449 -1.165937 1.141281 0.188656 -0.714684 0.533281 0.749698 -1.551482 0.919798 0.518830 -2.760774 1.342747 0.381441 -0.476205 0.192664 -0.582919 -0.275560 1.843723 -0.079824 1.013543
wb_dma_wb_mast/input_mast_adr -0.328884 0.465673 -0.931419 0.697180 -1.402403 -1.320494 -1.310057 0.319078 -1.369041 -0.986851 1.368437 -0.737927 0.731874 1.260621 -0.016514 -0.237622 -0.472469 -0.208988 -0.605410 0.634378
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.977795 -1.077625 2.324157 -2.010286 -0.212197 2.277316 -1.148560 -0.028184 -0.241998 -3.698978 -0.178123 -0.352069 -1.709558 -0.047772 -0.070263 1.597039 1.109704 0.743758 0.180825 1.125706
wb_dma_ch_sel/always_44/case_1 -0.318437 1.778357 2.946903 -5.402419 -5.147799 1.225314 -1.704464 -0.804826 3.008892 -3.473415 -1.409264 -1.402192 3.253100 0.327398 3.179690 2.719670 1.415187 -0.624365 0.341173 0.522947
wb_dma/wire_ch0_am0 -0.116389 -1.692703 -1.815673 1.465245 0.736685 1.828826 0.476278 1.158803 0.195254 2.548915 -0.022045 -0.719420 1.470074 -0.153522 1.805984 -0.251050 -0.449450 -0.070066 0.672307 0.429287
wb_dma/wire_ch0_am1 -1.471552 0.859993 0.201740 -1.375583 1.285588 -0.424233 -0.871856 0.945241 -0.208327 1.173348 -0.127060 0.461533 -0.620998 0.264628 -0.582487 1.582914 -0.435875 1.773426 0.110497 -2.799996
wb_dma_ch_rf/always_19/if_1 -0.318636 0.258299 -0.562302 0.800080 0.108645 -2.431414 2.625410 -2.666924 1.781326 1.507308 -0.903067 0.266116 0.782635 0.300730 -1.033792 -2.057534 -0.061646 -0.852829 -1.155396 -0.750328
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.825264 1.162792 0.386231 -3.585523 -3.634036 1.594001 0.605893 -0.340424 2.598798 -0.234323 -2.648299 -2.448508 4.383488 -0.224612 4.433157 1.435105 0.895799 0.674745 0.291367 -0.133590
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.239814 0.915805 0.811269 1.144706 0.056778 5.224528 -0.600997 2.056241 -0.700599 5.314866 -2.373322 -2.211728 3.147711 3.143723 1.048487 -1.697000 0.150502 -0.280079 1.347269 3.398175
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.993336 -2.136732 0.224096 2.582893 0.139287 1.322205 -1.938834 0.279603 0.230991 -0.129289 -0.081902 -0.336622 1.111411 2.652135 -1.519740 0.422893 3.696091 -1.597359 -1.064290 1.380965
wb_dma_de/always_3/if_1 -2.571506 1.439794 -0.416994 0.461224 -0.923746 -1.194794 -1.704637 0.445812 -2.599187 -0.413510 2.490006 -1.312305 0.522340 1.630573 -3.549723 0.358544 -0.906431 3.214744 -0.226838 -1.859902
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.169496 1.413242 -0.622780 1.129119 -0.487622 -0.609273 1.030963 -0.818917 -1.967841 0.042025 0.079113 2.399588 0.365271 -1.865470 0.121172 -1.529727 -0.768439 0.407056 -0.990532 1.075422
wb_dma_ch_rf/assign_16_ch_adr1_we -1.274505 0.668376 -0.584239 1.653826 -2.273461 -0.815280 -0.757325 -0.528427 -2.256171 -1.575682 2.672595 -1.765886 1.153003 1.339970 -2.926945 -1.037767 -0.444189 1.682601 -0.260298 0.753007
wb_dma_wb_if/wire_wbm_data_o -2.576493 -0.204532 -3.603814 1.981015 -3.224009 -1.447384 2.928666 0.039855 -0.025876 -0.478818 -0.009106 -2.431322 4.503709 -3.080249 1.035360 -1.375063 0.105862 -0.476928 1.279168 0.554450
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.000338 0.565064 1.553782 -0.267433 1.209754 1.765570 -0.619495 0.440441 -2.011294 -1.038231 -0.018669 3.214345 -1.955839 -1.868819 -0.747136 -0.071449 -0.083544 0.684237 -0.086358 1.217211
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.860215 1.620112 -1.821170 -1.344603 3.439737 2.245788 -0.015465 4.533478 -1.890038 -0.168785 -0.589929 -3.327686 -2.952597 1.795542 -0.454008 -0.458732 1.751465 1.593203 2.473176 -1.356549
wb_dma_ch_sel/always_48/case_1/stmt_1 0.110599 -0.884719 1.365289 -3.522263 -2.527506 2.225131 -4.972110 2.869701 -1.839539 -4.115175 -1.845921 -3.128576 1.252376 1.405080 -1.391896 2.455602 1.048261 3.896258 1.032487 -1.375558
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.210694 1.415167 -0.690102 1.099484 -0.470411 -0.658810 1.027628 -0.781533 -1.953026 0.047146 0.058583 2.320610 0.380856 -1.825860 0.167539 -1.483282 -0.735155 0.408600 -0.963692 1.053031
assert_wb_dma_ch_arb/input_grant0 -0.075482 2.494597 -2.094572 -1.263556 1.431509 1.230621 -0.141434 3.316511 -1.582528 0.667481 -1.214350 -2.934400 -0.411827 1.646034 0.843463 -1.311339 1.199802 0.295393 1.319936 -0.733676
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.194314 1.404426 -0.663789 1.134311 -0.456849 -0.646362 0.994444 -0.747307 -1.954248 0.060461 0.096916 2.363437 0.349859 -1.824621 0.183860 -1.489372 -0.745969 0.370456 -0.983921 1.070289
wb_dma_ch_pri_enc/wire_pri18_out 0.985307 0.613510 1.516280 -0.274437 1.188502 1.714392 -0.641479 0.396955 -1.990204 -0.973669 -0.060495 3.267947 -1.906996 -1.868130 -0.715722 -0.136999 -0.148442 0.569189 -0.115504 1.226149
wb_dma_ch_sel/assign_156_req_p0 1.358952 2.145597 -0.699000 -1.872645 1.002153 -0.441168 -1.187469 2.575799 0.869059 -0.003073 -0.268938 -0.988284 -0.906226 3.208007 1.257707 0.082286 1.453764 -1.053248 1.014531 -0.494094
wb_dma_ch_rf/reg_ch_err 0.710254 2.833012 0.002369 -2.194191 1.710073 2.549391 -1.477074 4.011014 -1.410842 -0.385772 -0.683418 1.795185 -1.849653 -0.099030 2.422283 0.768466 1.237149 0.207357 1.653836 0.690785
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.990026 -0.897098 0.229274 -0.122836 2.150504 1.013245 0.060944 1.320547 -0.278932 -0.858587 0.591904 -0.507784 -2.598774 0.165136 -1.271856 0.809736 0.554087 1.301504 1.176327 -0.662055
wb_dma_wb_slv/input_wb_addr_i -0.602536 3.169627 0.038849 -0.738802 -4.906630 -2.626139 -0.587816 -2.619740 -0.285469 -0.164544 -3.339401 -0.231260 5.168944 -1.402841 1.956176 -4.329173 -0.111470 -2.739821 -4.095768 1.849551
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.136923 1.373316 -0.616586 1.095202 -0.369181 -0.579653 0.955856 -0.749631 -1.952021 0.014569 0.102233 2.354340 0.274554 -1.821792 0.143312 -1.403527 -0.759910 0.391738 -0.926014 1.076081
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.108339 1.346914 -0.586279 1.133676 -0.358694 -0.566719 0.984347 -0.707305 -1.974837 0.012255 0.156833 2.447547 0.258267 -1.849710 0.150942 -1.439691 -0.797875 0.434653 -0.938751 1.097802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.186409 1.468278 -0.641828 1.074836 -0.411307 -0.577493 1.001802 -0.701298 -2.010408 0.046999 0.058522 2.375300 0.351751 -1.865105 0.197085 -1.515090 -0.753030 0.423535 -0.980732 1.082269
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.412262 -0.901783 -1.060781 -0.725835 3.605501 0.673640 0.077261 1.480463 -0.383960 0.597260 -2.903692 -2.776549 -1.493247 0.795493 -1.806586 -2.202147 1.867722 -2.352669 -0.321550 -1.814328
