// Seed: 2393826759
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input tri0 id_2
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_2 = 32'd72,
    parameter id_7 = 32'd36,
    parameter id_9 = 32'd11
) (
    input  wor   _id_0,
    input  wor   id_1,
    input  uwire _id_2,
    input  uwire id_3,
    input  uwire id_4,
    output uwire id_5
);
  wire _id_7;
  logic [1 'b0 : id_2] id_8;
  wire _id_9;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][id_7  ===  {  id_2  ,  id_9  } : 1] id_11;
  logic [7:0] id_12, id_13;
  assign id_11[(id_0)] = 1;
  wire id_14;
endmodule
