#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DMA */
#define DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA__DRQ_NUMBER 0u
#define DMA__NUMBEROF_TDS 0u
#define DMA__PRIORITY 0u
#define DMA__TERMIN_EN 0u
#define DMA__TERMIN_SEL 0u
#define DMA__TERMOUT0_EN 1u
#define DMA__TERMOUT0_SEL 0u
#define DMA__TERMOUT1_EN 0u
#define DMA__TERMOUT1_SEL 0u
#define DMA_CHANNELS_USED__MASK0 0x00000001u

/* VGA */
#define VGA__0__INTTYPE CYREG_PICU2_INTTYPE2
#define VGA__0__MASK 0x04u
#define VGA__0__PC CYREG_PRT2_PC2
#define VGA__0__PORT 2u
#define VGA__0__SHIFT 2u
#define VGA__1__INTTYPE CYREG_PICU2_INTTYPE3
#define VGA__1__MASK 0x08u
#define VGA__1__PC CYREG_PRT2_PC3
#define VGA__1__PORT 2u
#define VGA__1__SHIFT 3u
#define VGA__2__INTTYPE CYREG_PICU2_INTTYPE4
#define VGA__2__MASK 0x10u
#define VGA__2__PC CYREG_PRT2_PC4
#define VGA__2__PORT 2u
#define VGA__2__SHIFT 4u
#define VGA__3__INTTYPE CYREG_PICU2_INTTYPE5
#define VGA__3__MASK 0x20u
#define VGA__3__PC CYREG_PRT2_PC5
#define VGA__3__PORT 2u
#define VGA__3__SHIFT 5u
#define VGA__4__INTTYPE CYREG_PICU2_INTTYPE6
#define VGA__4__MASK 0x40u
#define VGA__4__PC CYREG_PRT2_PC6
#define VGA__4__PORT 2u
#define VGA__4__SHIFT 6u
#define VGA__5__INTTYPE CYREG_PICU2_INTTYPE7
#define VGA__5__MASK 0x80u
#define VGA__5__PC CYREG_PRT2_PC7
#define VGA__5__PORT 2u
#define VGA__5__SHIFT 7u
#define VGA__AG CYREG_PRT2_AG
#define VGA__AMUX CYREG_PRT2_AMUX
#define VGA__BIE CYREG_PRT2_BIE
#define VGA__BIT_MASK CYREG_PRT2_BIT_MASK
#define VGA__BYP CYREG_PRT2_BYP
#define VGA__CTL CYREG_PRT2_CTL
#define VGA__DM0 CYREG_PRT2_DM0
#define VGA__DM1 CYREG_PRT2_DM1
#define VGA__DM2 CYREG_PRT2_DM2
#define VGA__DR CYREG_PRT2_DR
#define VGA__INP_DIS CYREG_PRT2_INP_DIS
#define VGA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define VGA__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define VGA__LCD_EN CYREG_PRT2_LCD_EN
#define VGA__MASK 0xFCu
#define VGA__PORT 2u
#define VGA__PRT CYREG_PRT2_PRT
#define VGA__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define VGA__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define VGA__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define VGA__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define VGA__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define VGA__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define VGA__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define VGA__PS CYREG_PRT2_PS
#define VGA__SHIFT 2u
#define VGA__SLW CYREG_PRT2_SLW

/* VGA_CLK */
#define VGA_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define VGA_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define VGA_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define VGA_CLK__CFG2_SRC_SEL_MASK 0x07u
#define VGA_CLK__INDEX 0x00u
#define VGA_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define VGA_CLK__PM_ACT_MSK 0x01u
#define VGA_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define VGA_CLK__PM_STBY_MSK 0x01u

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Rx_1__0__MASK 0x80u
#define Rx_1__0__PC CYREG_PRT1_PC7
#define Rx_1__0__PORT 1u
#define Rx_1__0__SHIFT 7u
#define Rx_1__AG CYREG_PRT1_AG
#define Rx_1__AMUX CYREG_PRT1_AMUX
#define Rx_1__BIE CYREG_PRT1_BIE
#define Rx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_1__BYP CYREG_PRT1_BYP
#define Rx_1__CTL CYREG_PRT1_CTL
#define Rx_1__DM0 CYREG_PRT1_DM0
#define Rx_1__DM1 CYREG_PRT1_DM1
#define Rx_1__DM2 CYREG_PRT1_DM2
#define Rx_1__DR CYREG_PRT1_DR
#define Rx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_1__MASK 0x80u
#define Rx_1__PORT 1u
#define Rx_1__PRT CYREG_PRT1_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_1__PS CYREG_PRT1_PS
#define Rx_1__SHIFT 7u
#define Rx_1__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__PC CYREG_PRT1_PC6
#define Tx_1__0__PORT 1u
#define Tx_1__0__SHIFT 6u
#define Tx_1__AG CYREG_PRT1_AG
#define Tx_1__AMUX CYREG_PRT1_AMUX
#define Tx_1__BIE CYREG_PRT1_BIE
#define Tx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_1__BYP CYREG_PRT1_BYP
#define Tx_1__CTL CYREG_PRT1_CTL
#define Tx_1__DM0 CYREG_PRT1_DM0
#define Tx_1__DM1 CYREG_PRT1_DM1
#define Tx_1__DM2 CYREG_PRT1_DM2
#define Tx_1__DR CYREG_PRT1_DR
#define Tx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_1__MASK 0x40u
#define Tx_1__PORT 1u
#define Tx_1__PRT CYREG_PRT1_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_1__PS CYREG_PRT1_PS
#define Tx_1__SHIFT 6u
#define Tx_1__SLW CYREG_PRT1_SLW

/* VERT_PWMUDB */
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define VERT_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define VERT_PWMUDB_genblk1_ctrlreg__7__POS 7
#define VERT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define VERT_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define VERT_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define VERT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define VERT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define VERT_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define VERT_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define VERT_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define VERT_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define VERT_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define VERT_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define VERT_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define VERT_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define VERT_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define VERT_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define VERT_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define VERT_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define VERT_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define VERT_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define VERT_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define VERT_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define VERT_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define VERT_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define VERT_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define VERT_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define VERT_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define VERT_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define VERT_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define VERT_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define VERT_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* HORIZ_PWMUDB */
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define HORIZ_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define HORIZ_PWMUDB_genblk1_ctrlreg__7__POS 7
#define HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define HORIZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define HORIZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB11_A0
#define HORIZ_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB11_A1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB11_D0
#define HORIZ_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB11_D1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HORIZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB11_F0
#define HORIZ_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB11_F1
#define HORIZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HORIZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* HSYNC_OUT */
#define HSYNC_OUT__0__INTTYPE CYREG_PICU2_INTTYPE1
#define HSYNC_OUT__0__MASK 0x02u
#define HSYNC_OUT__0__PC CYREG_PRT2_PC1
#define HSYNC_OUT__0__PORT 2u
#define HSYNC_OUT__0__SHIFT 1u
#define HSYNC_OUT__AG CYREG_PRT2_AG
#define HSYNC_OUT__AMUX CYREG_PRT2_AMUX
#define HSYNC_OUT__BIE CYREG_PRT2_BIE
#define HSYNC_OUT__BIT_MASK CYREG_PRT2_BIT_MASK
#define HSYNC_OUT__BYP CYREG_PRT2_BYP
#define HSYNC_OUT__CTL CYREG_PRT2_CTL
#define HSYNC_OUT__DM0 CYREG_PRT2_DM0
#define HSYNC_OUT__DM1 CYREG_PRT2_DM1
#define HSYNC_OUT__DM2 CYREG_PRT2_DM2
#define HSYNC_OUT__DR CYREG_PRT2_DR
#define HSYNC_OUT__INP_DIS CYREG_PRT2_INP_DIS
#define HSYNC_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define HSYNC_OUT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define HSYNC_OUT__LCD_EN CYREG_PRT2_LCD_EN
#define HSYNC_OUT__MASK 0x02u
#define HSYNC_OUT__PORT 2u
#define HSYNC_OUT__PRT CYREG_PRT2_PRT
#define HSYNC_OUT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define HSYNC_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define HSYNC_OUT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define HSYNC_OUT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define HSYNC_OUT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define HSYNC_OUT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define HSYNC_OUT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define HSYNC_OUT__PS CYREG_PRT2_PS
#define HSYNC_OUT__SHIFT 1u
#define HSYNC_OUT__SLW CYREG_PRT2_SLW

/* HSYNC_PWMUDB */
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define HSYNC_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define HSYNC_PWMUDB_genblk1_ctrlreg__7__POS 7
#define HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define HSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define HSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define HSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define HSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define HSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define HSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define HSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1

/* ISR_1 */
#define ISR_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_1__INTC_MASK 0x20000u
#define ISR_1__INTC_NUMBER 17u
#define ISR_1__INTC_PRIOR_NUM 7u
#define ISR_1__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define ISR_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PIXEL */
#define PIXEL_Sync_ctrl_reg__0__MASK 0x01u
#define PIXEL_Sync_ctrl_reg__0__POS 0
#define PIXEL_Sync_ctrl_reg__1__MASK 0x02u
#define PIXEL_Sync_ctrl_reg__1__POS 1
#define PIXEL_Sync_ctrl_reg__2__MASK 0x04u
#define PIXEL_Sync_ctrl_reg__2__POS 2
#define PIXEL_Sync_ctrl_reg__3__MASK 0x08u
#define PIXEL_Sync_ctrl_reg__3__POS 3
#define PIXEL_Sync_ctrl_reg__4__MASK 0x10u
#define PIXEL_Sync_ctrl_reg__4__POS 4
#define PIXEL_Sync_ctrl_reg__5__MASK 0x20u
#define PIXEL_Sync_ctrl_reg__5__POS 5
#define PIXEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PIXEL_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PIXEL_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PIXEL_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define PIXEL_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PIXEL_Sync_ctrl_reg__MASK 0x3Fu
#define PIXEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PIXEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PIXEL_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* VSYNC_OUT */
#define VSYNC_OUT__0__INTTYPE CYREG_PICU2_INTTYPE0
#define VSYNC_OUT__0__MASK 0x01u
#define VSYNC_OUT__0__PC CYREG_PRT2_PC0
#define VSYNC_OUT__0__PORT 2u
#define VSYNC_OUT__0__SHIFT 0u
#define VSYNC_OUT__AG CYREG_PRT2_AG
#define VSYNC_OUT__AMUX CYREG_PRT2_AMUX
#define VSYNC_OUT__BIE CYREG_PRT2_BIE
#define VSYNC_OUT__BIT_MASK CYREG_PRT2_BIT_MASK
#define VSYNC_OUT__BYP CYREG_PRT2_BYP
#define VSYNC_OUT__CTL CYREG_PRT2_CTL
#define VSYNC_OUT__DM0 CYREG_PRT2_DM0
#define VSYNC_OUT__DM1 CYREG_PRT2_DM1
#define VSYNC_OUT__DM2 CYREG_PRT2_DM2
#define VSYNC_OUT__DR CYREG_PRT2_DR
#define VSYNC_OUT__INP_DIS CYREG_PRT2_INP_DIS
#define VSYNC_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define VSYNC_OUT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define VSYNC_OUT__LCD_EN CYREG_PRT2_LCD_EN
#define VSYNC_OUT__MASK 0x01u
#define VSYNC_OUT__PORT 2u
#define VSYNC_OUT__PRT CYREG_PRT2_PRT
#define VSYNC_OUT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define VSYNC_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define VSYNC_OUT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define VSYNC_OUT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define VSYNC_OUT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define VSYNC_OUT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define VSYNC_OUT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define VSYNC_OUT__PS CYREG_PRT2_PS
#define VSYNC_OUT__SHIFT 0u
#define VSYNC_OUT__SLW CYREG_PRT2_SLW

/* VSYNC_PWMUDB */
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define VSYNC_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define VSYNC_PWMUDB_genblk1_ctrlreg__7__POS 7
#define VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define VSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define VSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define VSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define VSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define VSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define VSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define VSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define VSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* NEWLINE */
#define NEWLINE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define NEWLINE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define NEWLINE__INTC_MASK 0x01u
#define NEWLINE__INTC_NUMBER 0u
#define NEWLINE__INTC_PRIOR_NUM 7u
#define NEWLINE__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define NEWLINE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define NEWLINE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_1_TimerHW */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 65142857U
#define BCLK__BUS_CLK__KHZ 65142U
#define BCLK__BUS_CLK__MHZ 65U
#define CY_PROJECT_NAME "vga"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 1
#define CYDEV_STACK_SIZE 0x2000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
