library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

package SAD_Package is
    component Datapath is
        Port ( CLK : in STD_LOGIC;
               RST : in STD_LOGIC;
               enable : in STD_LOGIC;
               memA_Dout : in STD_LOGIC_VECTOR(7 downto 0);
               memB_Dout : in STD_LOGIC_VECTOR(7 downto 0);
               SAD_out : out STD_LOGIC_VECTOR(31 downto 0);
               calc_done : out STD_LOGIC);
    end component;

    component Counter is
        Port ( CLK : in STD_LOGIC;
               RST : in STD_LOGIC;
               enable : in STD_LOGIC;
               count : out integer);
    end component;

    component Controller is
        Port ( CLK : in STD_LOGIC;
               RST : in STD_LOGIC;
               start_signal : in STD_LOGIC;
               cnt : in integer;
               calc_done : in STD_LOGIC;
               done_signal : out STD_LOGIC;
               enable : out STD_LOGIC);
    end component;

    component Memory is
        Port ( CLK : in STD_LOGIC;
               RST : in STD_LOGIC;
               write_enable : in STD_LOGIC;
               read_enable : in STD_LOGIC;
               address : in integer;
               data_in : in STD_LOGIC_VECTOR(7 downto 0);
               data_out : out STD_LOGIC_VECTOR(7 downto 0));
    end component;

    constant M : integer := 3;
    constant N : integer := 3;
    constant size : integer := M * N;
end package SAD_Package;

