cocci_test_suite() {
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 81 */(struct display_mode_lib *mode_lib,
											     double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData,
											     double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly,
											     Pipe *myPipe,
											     unsigned int DSCDelay,
											     double DPPCLKDelaySubtotal,
											     double DPPCLKDelaySCL,
											     double DPPCLKDelaySCLLBOnly,
											     double DPPCLKDelayCNVCFormater,
											     double DPPCLKDelayCNVCCursor,
											     double DISPCLKDelaySubtotal,
											     unsigned int ScalerRecoutWidth,
											     enum output_format_class OutputFormat,
											     unsigned int MaxInterDCNTileRepeaters,
											     unsigned int VStartup,
											     unsigned int MaxVStartup,
											     unsigned int GPUVMPageTableLevels,
											     bool GPUVMEnable,
											     HostVM *myHostVM,
											     bool DynamicMetadataEnable,
											     int DynamicMetadataLinesBeforeActiveRequired,
											     unsigned int DynamicMetadataTransmittedBytes,
											     bool DCCEnable,
											     double UrgentLatency,
											     double UrgentExtraLatency,
											     double TCalc,
											     unsigned int PDEAndMetaPTEBytesFrame,
											     unsigned int MetaRowByte,
											     unsigned int PixelPTEBytesPerRow,
											     double PrefetchSourceLinesY,
											     unsigned int SwathWidthY,
											     double BytePerPixelDETY,
											     double VInitPreFillY,
											     unsigned int MaxNumSwathY,
											     double PrefetchSourceLinesC,
											     double BytePerPixelDETC,
											     double VInitPreFillC,
											     unsigned int MaxNumSwathC,
											     unsigned int SwathHeightY,
											     unsigned int SwathHeightC,
											     double TWait,
											     bool XFCEnabled,
											     double XFCRemoteSurfaceFlipDelay,
											     bool ProgressiveToInterlaceUnitInOPP,
											     double *DSTXAfterScaler,
											     double *DSTYAfterScaler,
											     double *DestinationLinesForPrefetch,
											     double *PrefetchBandwidth,
											     double *DestinationLinesToRequestVMInVBlank,
											     double *DestinationLinesToRequestRowInVBlank,
											     double *VRatioPrefetchY,
											     double *VRatioPrefetchC,
											     double *RequiredPrefetchPixDataBWLuma,
											     double *RequiredPrefetchPixDataBWChroma,
											     unsigned int *VStartupRequiredWhenNotEnoughTimeForDynamicMetadata,
											     double *Tno_bw,
											     double *prefetch_vmrow_bw,
											     unsigned int *swath_width_luma_ub,
											     unsigned int *swath_width_chroma_ub,
											     unsigned int *VUpdateOffsetPix,
											     double *VUpdateWidthPix,
											     double *VReadyOffsetPix);
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 79 */(enum output_format_class pixelFormat);
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 73 */(unsigned int bpc,
												     double bpp,
												     unsigned int sliceWidth,
												     unsigned int numSlices,
												     enum output_format_class pixelFormat);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 71 */(struct display_mode_lib *mode_lib);
	HostVM *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 653 */;
	enum output_format_class cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 647 */;
	Pipe *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 638 */;
	long cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 6091 */[];
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 6082 */;
	struct {
		bool Enable;
		unsigned int MaxPageTableLevels;
		unsigned int CachedPageTableLevels;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 60 */;
	enum scan_direction_class cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5828 */[];
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5824 */[];
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5508 */[];
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5507 */[];
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5504 */[];
	struct display_mode_lib *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5502 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5283 */[DC__NUM_DPP__MAX];
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5281 */[DC__NUM_DPP__MAX];
	enum clock_change_support *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5266 */;
	enum source_format_class cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5262 */[];
	enum dm_validation_status cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 5114 */;
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 470 */(double UrgentRoundTripAndOutOfOrderLatency,
												int TotalNumberOfActiveDPP,
												int PixelChunkSizeInKByte,
												int TotalNumberOfDCCActiveDPP,
												int MetaChunkSize,
												double ReturnBW,
												bool GPUVMEnable,
												bool HostVMEnable,
												int NumberOfActivePlanes,
												int NumberOfDPP[],
												long dpte_group_bytes[],
												double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData,
												double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly,
												int HostVMMaxPageTableLevels,
												int HostVMCachedPageTableLevels);
	struct {
		double DPPCLK;
		double DISPCLK;
		double PixelClock;
		double DCFCLKDeepSleep;
		unsigned int DPPPerPlane;
		bool ScalerEnabled;
		enum scan_direction_class SourceScan;
		unsigned int BlockWidth256BytesY;
		unsigned int BlockHeight256BytesY;
		unsigned int BlockWidth256BytesC;
		unsigned int BlockHeight256BytesC;
		unsigned int InterlaceEnable;
		unsigned int NumberOfCursors;
		unsigned int VBlank;
		unsigned int HTotal;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 42 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 414 */(unsigned int NumberOfActivePlanes,
											      bool GPUVMEnable,
											      unsigned int MetaChunkSize,
											      unsigned int MinMetaChunkSizeBytes,
											      unsigned int GPUVMMaxPageTableLevels,
											      unsigned int HTotal[],
											      double VRatio[],
											      double VRatioPrefetchY[],
											      double VRatioPrefetchC[],
											      double DestinationLinesToRequestRowInVBlank[],
											      double DestinationLinesToRequestRowInImmediateFlip[],
											      double DestinationLinesToRequestVMInVBlank[],
											      double DestinationLinesToRequestVMInImmediateFlip[],
											      bool DCCEnable[],
											      double PixelClock[],
											      double BytePerPixelDETY[],
											      double BytePerPixelDETC[],
											      enum scan_direction_class SourceScan[],
											      unsigned int dpte_row_height[],
											      unsigned int dpte_row_height_chroma[],
											      unsigned int meta_row_width[],
											      unsigned int meta_row_height[],
											      unsigned int meta_req_width[],
											      unsigned int meta_req_height[],
											      long dpte_group_bytes[],
											      unsigned int PTERequestSizeY[],
											      unsigned int PTERequestSizeC[],
											      unsigned int PixelPTEReqWidthY[],
											      unsigned int PixelPTEReqHeightY[],
											      unsigned int PixelPTEReqWidthC[],
											      unsigned int PixelPTEReqHeightC[],
											      unsigned int dpte_row_width_luma_ub[],
											      unsigned int dpte_row_width_chroma_ub[],
											      unsigned int vm_group_bytes[],
											      unsigned int dpde0_bytes_per_frame_ub_l[],
											      unsigned int dpde0_bytes_per_frame_ub_c[],
											      unsigned int meta_pte_bytes_per_frame_ub_l[],
											      unsigned int meta_pte_bytes_per_frame_ub_c[],
											      double DST_Y_PER_PTE_ROW_NOM_L[],
											      double DST_Y_PER_PTE_ROW_NOM_C[],
											      double DST_Y_PER_META_ROW_NOM_L[],
											      double TimePerMetaChunkNominal[],
											      double TimePerMetaChunkVBlank[],
											      double TimePerMetaChunkFlip[],
											      double time_per_pte_group_nom_luma[],
											      double time_per_pte_group_vblank_luma[],
											      double time_per_pte_group_flip_luma[],
											      double time_per_pte_group_nom_chroma[],
											      double time_per_pte_group_vblank_chroma[],
											      double time_per_pte_group_flip_chroma[],
											      double TimePerVMGroupVBlank[],
											      double TimePerVMGroupFlip[],
											      double TimePerVMRequestVBlank[],
											      double TimePerVMRequestFlip[]);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 386 */(unsigned int NumberOfActivePlanes,
											      double VRatio[],
											      double VRatioPrefetchY[],
											      double VRatioPrefetchC[],
											      unsigned int swath_width_luma_ub[],
											      unsigned int swath_width_chroma_ub[],
											      int DPPPerPlane[],
											      double HRatio[],
											      double PixelClock[],
											      double PSCL_THROUGHPUT[],
											      double PSCL_THROUGHPUT_CHROMA[],
											      double DPPCLK[],
											      double BytePerPixelDETC[],
											      enum scan_direction_class SourceScan[],
											      unsigned int BlockWidth256BytesY[],
											      unsigned int BlockHeight256BytesY[],
											      unsigned int BlockWidth256BytesC[],
											      unsigned int BlockHeight256BytesC[],
											      double DisplayPipeLineDeliveryTimeLuma[],
											      double DisplayPipeLineDeliveryTimeChroma[],
											      double DisplayPipeLineDeliveryTimeLumaPrefetch[],
											      double DisplayPipeLineDeliveryTimeChromaPrefetch[],
											      double DisplayPipeRequestDeliveryTimeLuma[],
											      double DisplayPipeRequestDeliveryTimeChroma[],
											      double DisplayPipeRequestDeliveryTimeLumaPrefetch[],
											      double DisplayPipeRequestDeliveryTimeChromaPrefetch[]);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 362 */(unsigned int DETBufferSizeInKByte,
											      unsigned int SwathHeightY,
											      unsigned int SwathHeightC,
											      unsigned int SwathWidthY,
											      double LineTime,
											      double UrgentLatency,
											      double CursorBufferSize,
											      unsigned int CursorWidth,
											      unsigned int CursorBPP,
											      double VRatio,
											      double VRatioPreY,
											      double VRatioPreC,
											      double BytePerPixelInDETY,
											      double BytePerPixelInDETC,
											      double *UrgentBurstFactorCursor,
											      double *UrgentBurstFactorCursorPre,
											      double *UrgentBurstFactorLuma,
											      double *UrgentBurstFactorLumaPre,
											      double *UrgentBurstFactorChroma,
											      double *UrgentBurstFactorChromaPre,
											      unsigned int *NotEnoughUrgentLatencyHiding,
											      unsigned int *NotEnoughUrgentLatencyHidingPre);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 356 */(double DETBufferSizeInKByte,
											      unsigned int SwathHeightY,
											      unsigned int SwathHeightC,
											      double *DETBufferSizeY,
											      double *DETBufferSizeC);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 342 */(struct display_mode_lib *mode_lib,
											      unsigned int NumberOfActivePlanes,
											      double BytePerPixelDETY[],
											      double BytePerPixelDETC[],
											      double VRatio[],
											      unsigned int SwathWidthY[],
											      int DPPPerPlane[],
											      double HRatio[],
											      double PixelClock[],
											      double PSCL_THROUGHPUT[],
											      double PSCL_THROUGHPUT_CHROMA[],
											      double DPPCLK[],
											      double *DCFCLKDeepSleep);
	enum output_encoder_class cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3266 */;
	bool *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3185 */;
	double *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3133 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3125 */;
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3122 */;
	enum source_format_class cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3121 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3120 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 3119 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 285 */(struct display_mode_lib *mode_lib,
											      unsigned int PrefetchMode,
											      unsigned int NumberOfActivePlanes,
											      unsigned int MaxLineBufferLines,
											      unsigned int LineBufferSize,
											      unsigned int DPPOutputBufferPixels,
											      double DETBufferSizeInKByte,
											      unsigned int WritebackInterfaceLumaBufferSize,
											      unsigned int WritebackInterfaceChromaBufferSize,
											      double DCFCLK,
											      double UrgentOutOfOrderReturn,
											      double ReturnBW,
											      bool GPUVMEnable,
											      long dpte_group_bytes[],
											      unsigned int MetaChunkSize,
											      double UrgentLatency,
											      double ExtraLatency,
											      double WritebackLatency,
											      double WritebackChunkSize,
											      double SOCCLK,
											      double DRAMClockChangeLatency,
											      double SRExitTime,
											      double SREnterPlusExitTime,
											      double DCFCLKDeepSleep,
											      int DPPPerPlane[],
											      bool DCCEnable[],
											      double DPPCLK[],
											      unsigned int SwathWidthSingleDPPY[],
											      unsigned int SwathHeightY[],
											      double ReadBandwidthPlaneLuma[],
											      unsigned int SwathHeightC[],
											      double ReadBandwidthPlaneChroma[],
											      unsigned int LBBitPerPixel[],
											      unsigned int SwathWidthY[],
											      double HRatio[],
											      unsigned int vtaps[],
											      unsigned int VTAPsChroma[],
											      double VRatio[],
											      unsigned int HTotal[],
											      double PixelClock[],
											      unsigned int BlendingAndTiming[],
											      double BytePerPixelDETY[],
											      double BytePerPixelDETC[],
											      bool WritebackEnable[],
											      enum source_format_class WritebackPixelFormat[],
											      double WritebackDestinationWidth[],
											      double WritebackDestinationHeight[],
											      double WritebackSourceHeight[],
											      enum clock_change_support *DRAMClockChangeSupport,
											      double *UrgentWatermark,
											      double *WritebackUrgentWatermark,
											      double *DRAMClockChangeWatermark,
											      double *WritebackDRAMClockChangeWatermark,
											      double *StutterExitWatermark,
											      double *StutterEnterPlusExitWatermark,
											      double *MinActiveDRAMClockChangeLatencySupported);
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 276 */(enum source_format_class WritebackPixelFormat,
												double WritebackHRatio,
												double WritebackVRatio,
												unsigned int WritebackLumaHTaps,
												unsigned int WritebackLumaVTaps,
												unsigned int WritebackChromaHTaps,
												unsigned int WritebackChromaVTaps,
												unsigned int WritebackDestinationWidth);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 247 */(struct display_mode_lib *mode_lib,
											      double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData,
											      double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly,
											      double UrgentExtraLatency,
											      double UrgentLatency,
											      unsigned int GPUVMMaxPageTableLevels,
											      bool HostVMEnable,
											      unsigned int HostVMMaxPageTableLevels,
											      unsigned int HostVMCachedPageTableLevels,
											      bool GPUVMEnable,
											      double PDEAndMetaPTEBytesPerFrame,
											      double MetaRowBytes,
											      double DPTEBytesPerRow,
											      double BandwidthAvailableForImmediateFlip,
											      unsigned int TotImmediateFlipBytes,
											      enum source_format_class SourcePixelFormat,
											      double LineTime,
											      double VRatio,
											      double Tno_bw,
											      bool DCCEnable,
											      unsigned int dpte_row_height,
											      unsigned int meta_row_height,
											      unsigned int dpte_row_height_chroma,
											      unsigned int meta_row_height_chroma,
											      double *DestinationLinesToRequestVMInImmediateFlip,
											      double *DestinationLinesToRequestRowInImmediateFlip,
											      double *final_flip_bw,
											      bool *ImmediateFlipSupportedForPipe);
	enum clock_change_support cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 2410 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 231 */(bool GPUVMEnable,
											      enum source_format_class SourcePixelFormat,
											      double VRatio,
											      bool DCCEnable,
											      double LineTime,
											      unsigned int MetaRowByteLuma,
											      unsigned int MetaRowByteChroma,
											      unsigned int meta_row_height_luma,
											      unsigned int meta_row_height_chroma,
											      unsigned int PixelPTEBytesPerRowLuma,
											      unsigned int PixelPTEBytesPerRowChroma,
											      unsigned int dpte_row_height_luma,
											      unsigned int dpte_row_height_chroma,
											      double *meta_row_bw,
											      double *dpte_row_bw);
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 213 */(struct display_mode_lib *mode_lib,
												double VRatio,
												double SwathWidth,
												double Bpp,
												double LineTime,
												double XFCTSlvVupdateOffset,
												double XFCTSlvVupdateWidth,
												double XFCTSlvVreadyOffset,
												double XFCXBUFLatencyTolerance,
												double XFCFillBWOverhead,
												double XFCSlvChunkSize,
												double XFCBusTransportTime,
												double TCalc,
												double TWait,
												double *SrcActiveDrainRate,
												double *TInitXFill,
												double *TslvChk);
	HostVM cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 2106 */;
	Pipe cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 2105 */;
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 208 */(unsigned int PrefetchMode,
												double DRAMClockChangeLatency,
												double UrgentLatency,
												double SREnterPlusExitTime);
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 170 */(struct display_mode_lib *mode_lib,
												      bool DCCEnable,
												      unsigned int BlockHeight256Bytes,
												      unsigned int BlockWidth256Bytes,
												      enum source_format_class SourcePixelFormat,
												      unsigned int SurfaceTiling,
												      unsigned int BytePerPixel,
												      enum scan_direction_class ScanDirection,
												      unsigned int ViewportWidth,
												      unsigned int ViewportHeight,
												      unsigned int SwathWidthY,
												      bool GPUVMEnable,
												      bool HostVMEnable,
												      unsigned int HostVMMaxPageTableLevels,
												      unsigned int HostVMCachedPageTableLevels,
												      unsigned int VMMPageSize,
												      unsigned int PTEBufferSizeInRequests,
												      unsigned int Pitch,
												      unsigned int DCCMetaPitch,
												      unsigned int *MacroTileWidth,
												      unsigned int *MetaRowByte,
												      unsigned int *PixelPTEBytesPerRow,
												      bool *PTEBufferSizeNotExceeded,
												      unsigned int *dpte_row_width_ub,
												      unsigned int *dpte_row_height,
												      unsigned int *MetaRequestWidth,
												      unsigned int *MetaRequestHeight,
												      unsigned int *meta_row_width,
												      unsigned int *meta_row_height,
												      unsigned int *vm_group_bytes,
												      long *dpte_group_bytes,
												      unsigned int *PixelPTEReqWidth,
												      unsigned int *PixelPTEReqHeight,
												      unsigned int *PTERequestSize,
												      unsigned int *DPDE0BytesFrame,
												      unsigned int *MetaPTEBytesFrame);
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 160 */(struct display_mode_lib *mode_lib,
												double VRatio,
												double vtaps,
												bool Interlace,
												bool ProgressiveToInterlaceUnitInOPP,
												unsigned int SwathHeight,
												unsigned int ViewportYStart,
												double *VInitPreFill,
												unsigned int *MaxNumSwath);
	struct vba_vars_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 1466 */;
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 146 */(bool DCCEnabled,
												bool DCCProgrammingAssumesScanDirectionUnknown,
												unsigned int ViewportWidth,
												unsigned int ViewportHeight,
												double DETBufferSize,
												unsigned int RequestHeight256Byte,
												unsigned int SwathHeight,
												enum dm_swizzle_mode TilingFormat,
												unsigned int BytePerPixel,
												enum scan_direction_class ScanOrientation,
												unsigned int *MaxUncompressedBlock,
												unsigned int *MaxCompressedBlock,
												unsigned int *Independent64ByteBlock);
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 145 */(double Clock,
												double VCOSpeed);
	long *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 1284 */;
	enum{REQ_256Bytes, REQ_128BytesNonContiguous, REQ_128BytesContiguous, REQ_NA,} cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 1088 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 1083 */;
	enum scan_direction_class cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 1082 */;
	enum dm_swizzle_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dml/dcn21/display_mode_vba_21.c 1080 */;
}
