<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PL_SPI_ADC_Master_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m00_axi"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_CMOS_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_CMOS_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_ACLK.ASSOCIATED_BUSIF">m00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_ACLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_SPI_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_SYNC_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SYNC_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m00_axi</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PL_SPI_ADC_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f75e929c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PL_SPI_ADC_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f75e929c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4635262c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_SPI_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPI_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CMOS_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_CMOS_Data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ADC_Work</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SYNC_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 Axi Target Slave Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 Axi Burst Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PL_ADC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_41B29.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_ADC_Master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_ADC_Master_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_ADC_Master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7dba5924</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PL_ADC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_41B29.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_ADC_Master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_ADC_Master_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PL_SPI_ADC_Master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PL_SPI_ADC_Master_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4635262c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PL_SPI_ADC_Master_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 Axi Target Slave Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 Axi Burst Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PL_SPI_ADC_Master_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PL_SPI_ADC_Master_v1_0_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>27</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-02-07T03:21:29Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f7683_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68228f57_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6097a049_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c0f2a80_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44fdaccc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d58ffc4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32823ab9_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ff6475_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59c5bceb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7926f784_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@284ae344_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f09ccfb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64f36560_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648e4f0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fcc6946_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82b1cf6_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c28fff7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71468e37_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b01f9e8_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c78467d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7660a5f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38733b40_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@158da0ed_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54c433ca_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6b6b54_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ecca186_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61d9ea7d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aa66501_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@724fb47a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa2ddec_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e6f2c6_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68036d04_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@753ed5e8_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ca3819_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d593374_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@654585ec_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5add7aa2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72935650_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f418f1b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54087f59_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac2645f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce106f8_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ae00538_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dfb9c1e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@756b8c4c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f299430_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21712924_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db312e3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2be6bbc1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30654b68_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@138f855d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@311c8b7b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7767ebf9_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a4635f0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a55f44_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a612683_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d301b9e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6e6284_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@691c483a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe57f41_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f31f031_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f490cc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@779ddc30_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a7b0f0b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a1b67c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22e32765_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db3c0ab_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f21efdc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@133d7cab_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@89d4786_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a15391c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38c2393c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4be6eded_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dbc6825_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b6e4a2d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dcad765_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aa369bd_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1108d269_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4402dcb0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d80d46_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2de333f6_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60b68946_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bad1a8f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7093307e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@493a0d22_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a8cbca_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dd5e3aa_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cd0d641_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48925b9f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18244093_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ab66cfc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@330049fc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8cc29e0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ecfa63a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50bc2685_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bfcea10_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@117a7559_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@681c4a41_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2175fc86_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41183b90_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6118c3cc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d0520d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d67c9a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40076ff5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f682b91_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b3b5c18_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f0b2c19_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bc2dea3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e8d04f0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7733b779_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a7c8a8f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cf1d500_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@139b3a8_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7125602c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20f49148_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1905a291_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13752118_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705c91e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@83992c2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40d5595f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44d00963_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cd07120_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9859977_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45dc2702_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@406ff3b4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5c676d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c1c22d2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3870d147_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19b70f8e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21a66125_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fa9f4a8_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c9902f1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11849095_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2236a8c3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36b78273_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5375f113_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d45d16_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1df7b6a2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f950cf_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e8d541_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53267564_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28889fc4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f89218c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a40991a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4873f1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d53d1ef_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@170fc672_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e874fd0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50580471_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58530b9f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ec81698_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7405e638_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2febd066_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f831eb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54799b45_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a9000ed_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@466a3cfd_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22ac6fc3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66554f3c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bbd29ba_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4605ca1a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@159dec22_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@395708c2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2211103d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@87fafd5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e2a6d44_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f1e7f5d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f80968_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e473188_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f67b6a0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53364766_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f5bb50e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6391125f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9b75d1a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f615e02_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184bb703_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cbd44e3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42e32e71_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729e35dc_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@134b31c7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4617e3b4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fe4ace_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6608551a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ddc64de_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6386ca25_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a99893c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36679fd4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff635a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d75b45_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10b981c1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@396b68ed_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d35466_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30b98157_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@453f2ed3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5bc33e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f44f018_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18277495_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e2b037_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37162aaa_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e811ad1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2010053c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ac4b63_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@487cc24_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b3dc437_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40042069_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd248f0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ec3f704_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d321f75_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1175ed8e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176b08e5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@759f9f09_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@362bdb5a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fdc4f73_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@198d2c7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a9e2003_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f21064_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57c6865c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dcf114b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d964fe5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@449a3f03_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d581ab5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca7dd23_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c51ec1c_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@152ea7f5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b170758_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ce6d231_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44bca3a7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a1a02c2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17ea055d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4f1d59_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29b060ad_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ba7a55d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e96e01_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48007c01_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30091f60_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d728aa1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270d67e2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72cab724_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7707e5c3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15f893ac_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a8644f7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@193dece6_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a247109_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2142c204_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d336062_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@639c9431_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66429cb3_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e725cb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a1c715_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5000ab0d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77f2b1d5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f0217b4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e489fa_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba97853_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cacaf4a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6572075e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@145fb67d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67739f3f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75074e35_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f658985_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c1ecec_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79ae78c1_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a953c90_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52484b4d_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75bbb517_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d782938_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6cf098_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626c5ff4_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c94674f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dac0dd6_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22944ba2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e430d61_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@333af7eb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea19c54_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb493e7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7be2b53a_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca32b03_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6760ac7f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5830a409_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55323cc0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24841d8f_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b3c140_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e7a5ca0_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eb66237_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65e74179_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@164b646e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e15abab_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60616b10_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14245e1e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e93c6c6_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70950ed2_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4651345e_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@286a77eb_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fd79188_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@223629bf_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663c0e4b_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6179e2d7_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49ea4923_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465d2265_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35127d81_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745c5a32_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704cc3c5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64486be5_ARCHIVE_LOCATION">/home/labish/Midget/SKL/SKL_ZED_Backup/PL_SPI_ADC_HP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0cd48c21"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="f8498d1e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="26ab55a5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bbe3d63e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1707de6a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f8fcd298"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
