###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        49262   # Number of WRITE/WRITEP commands
num_reads_done                 =       681968   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       537311   # Number of read row buffer hits
num_read_cmds                  =       681972   # Number of READ/READP commands
num_writes_done                =        49266   # Number of read requests issued
num_write_row_hits             =        29193   # Number of write row buffer hits
num_act_cmds                   =       165309   # Number of ACT commands
num_pre_cmds                   =       165280   # Number of PRE commands
num_ondemand_pres              =       142495   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9328895   # Cyles of rank active rank.0
rank_active_cycles.1           =      8998637   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       671105   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1001363   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       681179   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11292   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4504   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6183   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2144   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1435   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2358   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1695   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          529   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18837   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           20   # Write cmd latency (cycles)
write_latency[60-79]           =           64   # Write cmd latency (cycles)
write_latency[80-99]           =          131   # Write cmd latency (cycles)
write_latency[100-119]         =          175   # Write cmd latency (cycles)
write_latency[120-139]         =          338   # Write cmd latency (cycles)
write_latency[140-159]         =          439   # Write cmd latency (cycles)
write_latency[160-179]         =          677   # Write cmd latency (cycles)
write_latency[180-199]         =          974   # Write cmd latency (cycles)
write_latency[200-]            =        46432   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       260732   # Read request latency (cycles)
read_latency[40-59]            =        88282   # Read request latency (cycles)
read_latency[60-79]            =        89623   # Read request latency (cycles)
read_latency[80-99]            =        43044   # Read request latency (cycles)
read_latency[100-119]          =        32607   # Read request latency (cycles)
read_latency[120-139]          =        28629   # Read request latency (cycles)
read_latency[140-159]          =        19269   # Read request latency (cycles)
read_latency[160-179]          =        15001   # Read request latency (cycles)
read_latency[180-199]          =        12095   # Read request latency (cycles)
read_latency[200-]             =        92685   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.45916e+08   # Write energy
read_energy                    =  2.74971e+09   # Read energy
act_energy                     =  4.52285e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2213e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.80654e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82123e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61515e+09   # Active standby energy rank.1
average_read_latency           =       113.48   # Average read request latency (cycles)
average_interarrival           =      13.6753   # Average request interarrival latency (cycles)
total_energy                   =  1.63917e+10   # Total energy (pJ)
average_power                  =      1639.17   # Average power (mW)
average_bandwidth              =      6.23986   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        56917   # Number of WRITE/WRITEP commands
num_reads_done                 =       787995   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       629249   # Number of read row buffer hits
num_read_cmds                  =       787999   # Number of READ/READP commands
num_writes_done                =        56927   # Number of read requests issued
num_write_row_hits             =        32222   # Number of write row buffer hits
num_act_cmds                   =       184233   # Number of ACT commands
num_pre_cmds                   =       184204   # Number of PRE commands
num_ondemand_pres              =       160074   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9152073   # Cyles of rank active rank.0
rank_active_cycles.1           =      9135247   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       847927   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       864753   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       797972   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8580   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4517   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6293   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1787   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1094   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1505   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2372   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1681   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          452   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18752   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           45   # Write cmd latency (cycles)
write_latency[80-99]           =           98   # Write cmd latency (cycles)
write_latency[100-119]         =          167   # Write cmd latency (cycles)
write_latency[120-139]         =          297   # Write cmd latency (cycles)
write_latency[140-159]         =          407   # Write cmd latency (cycles)
write_latency[160-179]         =          637   # Write cmd latency (cycles)
write_latency[180-199]         =          909   # Write cmd latency (cycles)
write_latency[200-]            =        54341   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       267539   # Read request latency (cycles)
read_latency[40-59]            =        99931   # Read request latency (cycles)
read_latency[60-79]            =        99760   # Read request latency (cycles)
read_latency[80-99]            =        53426   # Read request latency (cycles)
read_latency[100-119]          =        40424   # Read request latency (cycles)
read_latency[120-139]          =        34768   # Read request latency (cycles)
read_latency[140-159]          =        25561   # Read request latency (cycles)
read_latency[160-179]          =        20305   # Read request latency (cycles)
read_latency[180-199]          =        16611   # Read request latency (cycles)
read_latency[200-]             =       129668   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.8413e+08   # Write energy
read_energy                    =  3.17721e+09   # Read energy
act_energy                     =  5.04061e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.07005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.15081e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71089e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70039e+09   # Active standby energy rank.1
average_read_latency           =      127.378   # Average read request latency (cycles)
average_interarrival           =      11.8342   # Average request interarrival latency (cycles)
total_energy                   =  1.69034e+10   # Total energy (pJ)
average_power                  =      1690.34   # Average power (mW)
average_bandwidth              =         7.21   # Average bandwidth
