
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.235572                       # Number of seconds simulated
sim_ticks                                3235572197500                       # Number of ticks simulated
final_tick                               3235572197500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1490861                       # Simulator instruction rate (inst/s)
host_op_rate                                  1696500                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2563676187                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879712                       # Number of bytes of host memory used
host_seconds                                  1262.08                       # Real time elapsed on the host
sim_insts                                  1881590715                       # Number of instructions simulated
sim_ops                                    2141124013                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              110                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          110                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        65280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        4468388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       38569008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        57408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1548320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       13779323                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        61760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      162108084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       66344855                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        70016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321559928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      119439171                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      481984020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      172212855                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        30528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640588960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217529851                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      801763840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      275741531                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        55296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961450696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      329655388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4609927898                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4468388                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1548320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    162108084                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321559928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    481984020                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640588960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    801763840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961450696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3375472236                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     87919424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     11153920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99091772                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           78272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          603268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           24350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          215333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40038726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13538546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         1094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80041922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26872065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker          866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker          892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120049785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40197066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160032475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53406640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200056600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66818120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240057469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80162438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122211570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1373741                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       174280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1552637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          97318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        21778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1381019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11920305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        17248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        17743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            478531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4258697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        19088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        20116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50101829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          20504829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        21639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        23281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          99382708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          36914389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        17130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        17644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         148964075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          53224853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         9435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         197983207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          67230721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        10879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        12877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         247796616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          85221876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        16714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        17090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         297150129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         101884726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1424764344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1381019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       478531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50101829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     99382708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    148964075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    197983207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    247796616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    297150129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1043238114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27172759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3447279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               12                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30625734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27172759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3544597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        21778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1381019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11925888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        17248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        17743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           478531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4258714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        19088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        20116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50101829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         20504846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        21639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        23281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         99382708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         36914406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        17130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        17644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        148964075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         53224870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         9435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        197983207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         67230737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        10879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        12877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        247796616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         85221892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        16714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        17090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        297150129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        101884739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1455390077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3127525921250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    108042740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211331599440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211331599440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69992995815                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69992995815                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1879943823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1879943823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2161268419005                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2161268419005                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140493318                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140493336                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             51214                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            51214                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4041868                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          310221                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        220113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         530334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2303919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2303919                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7303922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5195338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       150786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       398110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4157342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2744674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       114624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       298552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     84000630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29620067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       167298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       387468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    162586556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     55547953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       102832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       206916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    242826136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82216427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       104688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       241170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    320912264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107467085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        46002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       104384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402914258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135456017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       174008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       362198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    482679122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    161995609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       100748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       216362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2290799546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    233184184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    189257023                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       301572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       796220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    133024144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     98303847                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       229248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       597104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    287649060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    161550933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       334596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       774936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    401645992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    186843161                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       205664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       413832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    569233412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    239941718                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       209376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       482340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    667702288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    241787210                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        92004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       208768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    891396976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    344585388                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       348016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       724396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1043503864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    391538194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       201496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       432724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6087499686                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185496                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27301961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006685                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              27119450     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::48                182511      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27301961                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121200381                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121200399                       # Transaction distribution
system.membus.trans_dist::WriteReq              51214                       # Transaction distribution
system.membus.trans_dist::WriteResp             51214                       # Transaction distribution
system.membus.trans_dist::Writeback           1373741                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       174280                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       174280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           316219                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         216785                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          143540                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1202630                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1070940                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       365022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       365022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       159188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        46818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2246604507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2246810691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247175713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       193668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        93636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4697550870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4697838530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4709519234                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4234047                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4234047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4234047                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      6                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      370688                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           318                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2493                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   11153920                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3255                       # Number of DMA write transactions.
system.l2.tags.replacements                   1992650                       # number of replacements
system.l2.tags.tagsinuse                 32131.681987                       # Cycle average of tags in use
system.l2.tags.total_refs                    13861967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1992650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.956549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17169.523910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.339799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.592499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4875.587513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4310.705629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.360327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.462411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       531.231472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3442.392036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.384511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.740721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       149.033230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       157.094385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.236197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.365749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        42.058366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        56.911004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     1.977052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.298629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        89.073803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        85.202515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.806444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.230182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       405.940265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        82.750858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.779951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.870949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       443.010089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       140.672456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.269499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.307355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        76.338140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        59.134045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.523972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.148791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.131552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.004548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31537                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.962433                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 208920002                       # Number of tag accesses
system.l2.tags.data_accesses                208920002                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        150433                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         54275                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3573684                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              846832                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        120461                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         43423                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             2054309                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              492013                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        147281                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         62992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1961577                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              628015                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker         69934                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         32780                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             1251344                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              412433                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         82830                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         33909                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1363271                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              431758                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         39380                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         16009                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              423645                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              137542                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker        149992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         70454                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1400517                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              428984                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         76417                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         33622                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1282080                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              392216                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18264412                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4041868                       # number of Writeback hits
system.l2.Writeback_hits::total               4041868                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             2986                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             2777                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             3942                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2880                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1277                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22808                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            888                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            435                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            480                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            420                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            368                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            265                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            354                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3328                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            220784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            128310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            181437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            120983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            117267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             48001                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            139097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            116604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1072483                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         150433                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          54275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3573684                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1067616                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         120461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          43423                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              2054309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               620323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         147281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          62992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1961577                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               809452                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker          69934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          32780                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              1251344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               533416                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          82830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          33909                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1363271                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               549025                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          39380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          16009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               423645                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               185543                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker         149992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          70454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1400517                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               568081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          76417                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          33622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1282080                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               508820                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19336895                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        150433                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         54275                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3573684                       # number of overall hits
system.l2.overall_hits::cpu0.data             1067616                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        120461                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         43423                       # number of overall hits
system.l2.overall_hits::cpu1.inst             2054309                       # number of overall hits
system.l2.overall_hits::cpu1.data              620323                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        147281                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         62992                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1961577                       # number of overall hits
system.l2.overall_hits::cpu2.data              809452                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker         69934                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         32780                       # number of overall hits
system.l2.overall_hits::cpu3.inst             1251344                       # number of overall hits
system.l2.overall_hits::cpu3.data              533416                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         82830                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         33909                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1363271                       # number of overall hits
system.l2.overall_hits::cpu4.data              549025                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         39380                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         16009                       # number of overall hits
system.l2.overall_hits::cpu5.inst              423645                       # number of overall hits
system.l2.overall_hits::cpu5.data              185543                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker        149992                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         70454                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1400517                       # number of overall hits
system.l2.overall_hits::cpu6.data              568081                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         76417                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         33622                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1282080                       # number of overall hits
system.l2.overall_hits::cpu7.data              508820                       # number of overall hits
system.l2.overall_hits::total                19336895                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1020                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             69255                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            258580                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          872                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker          897                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             24182                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             74674                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          965                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1017                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             32553                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             81614                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker         1094                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker         1177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             23204                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             74521                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker          866                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker          892                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             29748                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             74982                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          477                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          287                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              7651                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             17625                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          550                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          651                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             25624                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             52655                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker          845                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker          864                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             20347                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             61371                       # number of ReadReq misses
system.l2.ReadReq_misses::total                942161                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18472                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          12020                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          15060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          11854                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          13067                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           5136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          10886                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          12147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              98642                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1847                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         1836                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          444                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         1896                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16092                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          349163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          143296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          126431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data          128421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          118953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           49263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           92464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data           91755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1099746                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1020                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              69255                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             607743                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          872                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker          897                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              24182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             217970                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              32553                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             208045                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker         1094                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker         1177                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              23204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             202942                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker          866                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker          892                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              29748                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             193935                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          477                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          287                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               7651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              66888                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              25624                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             145119                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker          845                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker          864                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              20347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             153126                       # number of demand (read+write) misses
system.l2.demand_misses::total                2041907                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1101                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1020                       # number of overall misses
system.l2.overall_misses::cpu0.inst             69255                       # number of overall misses
system.l2.overall_misses::cpu0.data            607743                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          872                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker          897                       # number of overall misses
system.l2.overall_misses::cpu1.inst             24182                       # number of overall misses
system.l2.overall_misses::cpu1.data            217970                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          965                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1017                       # number of overall misses
system.l2.overall_misses::cpu2.inst             32553                       # number of overall misses
system.l2.overall_misses::cpu2.data            208045                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker         1094                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker         1177                       # number of overall misses
system.l2.overall_misses::cpu3.inst             23204                       # number of overall misses
system.l2.overall_misses::cpu3.data            202942                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker          866                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker          892                       # number of overall misses
system.l2.overall_misses::cpu4.inst             29748                       # number of overall misses
system.l2.overall_misses::cpu4.data            193935                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          477                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          287                       # number of overall misses
system.l2.overall_misses::cpu5.inst              7651                       # number of overall misses
system.l2.overall_misses::cpu5.data             66888                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          550                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          651                       # number of overall misses
system.l2.overall_misses::cpu6.inst             25624                       # number of overall misses
system.l2.overall_misses::cpu6.data            145119                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker          845                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker          864                       # number of overall misses
system.l2.overall_misses::cpu7.inst             20347                       # number of overall misses
system.l2.overall_misses::cpu7.data            153126                       # number of overall misses
system.l2.overall_misses::total               2041907                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       151534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        55295                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3642939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1105412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       121333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        44320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         2078491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          566687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       148246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        64009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1994130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          709629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker        71028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        33957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         1274548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          486954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        83696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        34801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1393019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          506740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        39857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        16296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          431296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          155167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker       150542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        71105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1426141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          481639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker        77262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        34486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1302427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          453587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            19206573                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4041868                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4041868                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21687                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15006                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        17837                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        15796                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        15947                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         6413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        14314                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        14450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121450                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3669                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         2267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          562                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         1620                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19420                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        569947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        271606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        307868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        249404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        236220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         97264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        231561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        208359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2172229                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       151534                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        55295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3642939                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1675359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       121333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        44320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          2078491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           838293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       148246                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        64009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1994130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1017497                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker        71028                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        33957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          1274548                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           736358                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        83696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        34801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1393019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           742960                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        39857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        16296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           431296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           252431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker       150542                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        71105                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1426141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           713200                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker        77262                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        34486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1302427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           661946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21378802                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       151534                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        55295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3642939                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1675359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       121333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        44320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         2078491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          838293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       148246                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        64009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1994130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1017497                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker        71028                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        33957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         1274548                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          736358                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        83696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        34801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1393019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          742960                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        39857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        16296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          431296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          252431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker       150542                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        71105                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1426141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          713200                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker        77262                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        34486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1302427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          661946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21378802                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.019011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.233922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.011634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.131773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.006509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.115009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.018206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.153035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.021355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.147969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.017740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.113587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.017967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.109325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.015622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.135301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049054                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.851755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.801013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.844312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.750443                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.819402                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.800873                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.760514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.840623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812203                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.785663                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.881439                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.822551                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.814733                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.833031                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.790036                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.836420                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.842667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.828630                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.612624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.527588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.410666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.514912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.503569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.506487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.399307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.440370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506275                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007266                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018447                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.019011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.362754                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.011634                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.260016                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.006509                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016324                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.204467                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.018206                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.275602                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.021355                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.261030                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.017740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.264975                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.017967                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.203476                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.015622                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.231327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095511                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007266                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018447                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.019011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.362754                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.011634                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.260016                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.006509                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016324                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.204467                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.018206                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.275602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.021355                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.261030                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.017740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.264975                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.017967                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.203476                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.015622                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.231327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095511                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1373741                       # number of writebacks
system.l2.writebacks::total                   1373741                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                52027                       # Transaction distribution
system.iobus.trans_dist::ReadResp               52027                       # Transaction distribution
system.iobus.trans_dist::WriteReq              210078                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35798                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       174280                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        55912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       159188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       365022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       365022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  524210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        32261                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       193668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11544120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11544120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11737788                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    71285360                       # DTB read hits
system.cpu0.dtb.read_misses                    102823                       # DTB read misses
system.cpu0.dtb.write_hits                   51808335                       # DTB write hits
system.cpu0.dtb.write_misses                    12084                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   51627                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  6701                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1588                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                71388183                       # DTB read accesses
system.cpu0.dtb.write_accesses               51820419                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        123093695                       # DTB hits
system.cpu0.dtb.misses                         114907                       # DTB misses
system.cpu0.dtb.accesses                    123208602                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   328048101                       # ITB inst hits
system.cpu0.itb.inst_misses                     39898                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   29517                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               328087999                       # ITB inst accesses
system.cpu0.itb.hits                        328048101                       # DTB hits
system.cpu0.itb.misses                          39898                       # DTB misses
system.cpu0.itb.accesses                    328087999                       # DTB accesses
system.cpu0.numCycles                      6471148502                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  313837897                       # Number of instructions committed
system.cpu0.committedOps                    382861133                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            336752353                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 43337                       # Number of float alu accesses
system.cpu0.num_func_calls                   30444509                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     42843680                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   336752353                       # number of integer instructions
system.cpu0.num_fp_insts                        43337                       # number of float instructions
system.cpu0.num_int_register_reads          607963940                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         234196888                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               35902                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               7964                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1155108847                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          148099780                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    125959855                       # number of memory refs
system.cpu0.num_load_insts                   72068608                       # Number of load instructions
system.cpu0.num_store_insts                  53891247                       # Number of store instructions
system.cpu0.num_idle_cycles              6074029261.929144                       # Number of idle cycles
system.cpu0.num_busy_cycles              397119240.070856                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.061368                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.938632                       # Percentage of idle cycles
system.cpu0.Branches                         76055400                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2776      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                261595626     67.37%     67.37% # Class of executed instruction
system.cpu0.op_class::IntMult                  706295      0.18%     67.56% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  9      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 82      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 24      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  4      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14439      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::MemRead                72068608     18.56%     86.12% # Class of executed instruction
system.cpu0.op_class::MemWrite               53891247     13.88%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 388279117                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4106                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3642418                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.717771                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          324391951                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3642418                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            89.059507                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.717771                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        659808905                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       659808905                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    324440044                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      324440044                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    324440044                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       324440044                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    324440044                       # number of overall hits
system.cpu0.icache.overall_hits::total      324440044                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3642939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3642939                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3642939                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3642939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3642939                       # number of overall misses
system.cpu0.icache.overall_misses::total      3642939                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    328082983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    328082983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    328082983                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    328082983                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    328082983                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    328082983                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011104                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011104                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011104                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011104                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011104                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1698207                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          951.224481                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          121171109                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1698207                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.352379                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   951.224481                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.928930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.928930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        248078663                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       248078663                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     68265621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68265621                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     50080799                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      50080799                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       795731                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       795731                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1032880                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1032880                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       989864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       989864                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    118346420                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       118346420                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    119142151                       # number of overall hits
system.cpu0.dcache.overall_hits::total      119142151                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       994569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       994569                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       661495                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       661495                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       233368                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       233368                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15984                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15984                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        49075                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        49075                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1656064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1656064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1889432                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1889432                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     69260190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69260190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50742294                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50742294                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1029099                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1029099                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1048864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1048864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1038939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1038939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    120002484                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120002484                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    121031583                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    121031583                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014360                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013036                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.226769                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.226769                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.015239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.047236                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047236                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.015611                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015611                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1113532                       # number of writebacks
system.cpu0.dcache.writebacks::total          1113532                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    27184149                       # DTB read hits
system.cpu1.dtb.read_misses                     74936                       # DTB read misses
system.cpu1.dtb.write_hits                   23326280                       # DTB write hits
system.cpu1.dtb.write_misses                    11072                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   38348                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4303                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1421                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                27259085                       # DTB read accesses
system.cpu1.dtb.write_accesses               23337352                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         50510429                       # DTB hits
system.cpu1.dtb.misses                          86008                       # DTB misses
system.cpu1.dtb.accesses                     50596437                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   115876574                       # ITB inst hits
system.cpu1.itb.inst_misses                     30237                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   22085                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               115906811                       # ITB inst accesses
system.cpu1.itb.hits                        115876574                       # DTB hits
system.cpu1.itb.misses                          30237                       # DTB misses
system.cpu1.itb.accesses                    115906811                       # DTB accesses
system.cpu1.numCycles                      6463934846                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  111014171                       # Number of instructions committed
system.cpu1.committedOps                    140276598                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            123562938                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 15051                       # Number of float alu accesses
system.cpu1.num_func_calls                    6530700                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     15899449                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   123562938                       # number of integer instructions
system.cpu1.num_fp_insts                        15051                       # number of float instructions
system.cpu1.num_int_register_reads          214589223                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          82884383                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               11350                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               3798                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           414617270                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           54739450                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     51897729                       # number of memory refs
system.cpu1.num_load_insts                   27654267                       # Number of load instructions
system.cpu1.num_store_insts                  24243462                       # Number of store instructions
system.cpu1.num_idle_cycles              6318928434.686516                       # Number of idle cycles
system.cpu1.num_busy_cycles              145006411.313484                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.022433                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.977567                       # Percentage of idle cycles
system.cpu1.Branches                         23932082                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  393      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 88567207     63.00%     63.00% # Class of executed instruction
system.cpu1.op_class::IntMult                  106644      0.08%     63.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 14      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 28      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  3      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5711      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                11      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::MemRead                27654267     19.67%     82.75% # Class of executed instruction
system.cpu1.op_class::MemWrite               24243462     17.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 140577740                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4375                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          2077978                       # number of replacements
system.cpu1.icache.tags.tagsinuse          498.098694                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113776501                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2077978                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            54.753468                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   498.098694                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        233885029                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       233885029                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    113824778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113824778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    113824778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113824778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    113824778                       # number of overall hits
system.cpu1.icache.overall_hits::total      113824778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      2078491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2078491                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      2078491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2078491                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      2078491                       # number of overall misses
system.cpu1.icache.overall_misses::total      2078491                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst    115903269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    115903269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    115903269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    115903269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    115903269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    115903269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.017933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.017933                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.017933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.017933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.017933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.017933                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           878881                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.678905                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49489190                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           878881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.309318                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.678905                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        102168780                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       102168780                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     25795831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25795831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     22480269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22480269                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       274417                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       274417                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       486346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       486346                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       450293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       450293                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     48276100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48276100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     48550517                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48550517                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       553602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       553602                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       356826                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       356826                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       130383                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       130383                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        12646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12646                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        44648                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44648                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       910428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        910428                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1040811                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1040811                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     26349433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     26349433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     22837095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22837095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       404800                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       404800                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       498992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       498992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       494941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       494941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     49186528                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49186528                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     49591328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49591328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021010                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.015625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015625                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.322092                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.322092                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.025343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.025343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.090209                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090209                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018510                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018510                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020988                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       537434                       # number of writebacks
system.cpu1.dcache.writebacks::total           537434                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30180255                       # DTB read hits
system.cpu2.dtb.read_misses                     97509                       # DTB read misses
system.cpu2.dtb.write_hits                   25815391                       # DTB write hits
system.cpu2.dtb.write_misses                    13150                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   43012                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5090                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     1898                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30277764                       # DTB read accesses
system.cpu2.dtb.write_accesses               25828541                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         55995646                       # DTB hits
system.cpu2.dtb.misses                         110659                       # DTB misses
system.cpu2.dtb.accesses                     56106305                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   127846333                       # ITB inst hits
system.cpu2.itb.inst_misses                     43737                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   27069                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               127890070                       # ITB inst accesses
system.cpu2.itb.hits                        127846333                       # DTB hits
system.cpu2.itb.misses                          43737                       # DTB misses
system.cpu2.itb.accesses                    127890070                       # DTB accesses
system.cpu2.numCycles                      6471146380                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  161278491                       # Number of instructions committed
system.cpu2.committedOps                    193058825                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            161674537                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 26587                       # Number of float alu accesses
system.cpu2.num_func_calls                    7426628                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     30015607                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   161674537                       # number of integer instructions
system.cpu2.num_fp_insts                        26587                       # number of float instructions
system.cpu2.num_int_register_reads          287897867                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         104366414                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               21017                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               5568                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           572446786                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          100714336                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     70573062                       # number of memory refs
system.cpu2.num_load_insts                   43919786                       # Number of load instructions
system.cpu2.num_store_insts                  26653276                       # Number of store instructions
system.cpu2.num_idle_cycles              6271470404.352201                       # Number of idle cycles
system.cpu2.num_busy_cycles              199675975.647799                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.030856                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.969144                       # Percentage of idle cycles
system.cpu2.Branches                         39213978                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  748      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                122773836     63.47%     63.47% # Class of executed instruction
system.cpu2.op_class::IntMult                   82625      0.04%     63.51% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4274      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::MemRead                43919786     22.71%     86.22% # Class of executed instruction
system.cpu2.op_class::MemWrite               26653276     13.78%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 193434545                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1984                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1993618                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.318129                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          125840546                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1993618                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            63.121694                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.318129                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963512                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963512                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        257762952                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       257762952                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    125890281                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      125890281                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    125890281                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       125890281                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    125890281                       # number of overall hits
system.cpu2.icache.overall_hits::total      125890281                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1994130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1994130                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1994130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1994130                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1994130                       # number of overall misses
system.cpu2.icache.overall_misses::total      1994130                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    127884411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    127884411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    127884411                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    127884411                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    127884411                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    127884411                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015593                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015593                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015593                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015593                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015593                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015593                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1043097                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          535.583834                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54916543                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1043097                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.647590                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   535.583834                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.523031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.523031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          943                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          387                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.920898                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        113303059                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       113303059                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     28717923                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28717923                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     24976566                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24976566                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       292291                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       292291                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       473623                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       473623                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       451110                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       451110                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     53694489                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53694489                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     53986780                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53986780                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       642931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       642931                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       367421                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       367421                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       135419                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       135419                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         9041                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9041                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        28049                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        28049                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1010352                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1010352                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1145771                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1145771                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     29360854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29360854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     25343987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25343987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       427710                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       427710                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       482664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       482664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       479159                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       479159                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     54704841                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54704841                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     55132551                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55132551                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021898                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.014497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014497                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.316614                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.316614                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.058538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.058538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018469                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018469                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020782                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020782                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       576293                       # number of writebacks
system.cpu2.dcache.writebacks::total           576293                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    16568169                       # DTB read hits
system.cpu3.dtb.read_misses                     53079                       # DTB read misses
system.cpu3.dtb.write_hits                   14494326                       # DTB write hits
system.cpu3.dtb.write_misses                     8440                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   36192                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  4164                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     1700                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                16621248                       # DTB read accesses
system.cpu3.dtb.write_accesses               14502766                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         31062495                       # DTB hits
system.cpu3.dtb.misses                          61519                       # DTB misses
system.cpu3.dtb.accesses                     31124014                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    71602336                       # ITB inst hits
system.cpu3.itb.inst_misses                     27309                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   20283                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                71629645                       # ITB inst accesses
system.cpu3.itb.hits                         71602336                       # DTB hits
system.cpu3.itb.misses                          27309                       # DTB misses
system.cpu3.itb.accesses                     71629645                       # DTB accesses
system.cpu3.numCycles                      6471146259                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  148870333                       # Number of instructions committed
system.cpu3.committedOps                    166311174                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            128853588                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 20026                       # Number of float alu accesses
system.cpu3.num_func_calls                    3592527                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     36275753                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   128853588                       # number of integer instructions
system.cpu3.num_fp_insts                        20026                       # number of float instructions
system.cpu3.num_int_register_reads          239662045                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          77653568                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               15171                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               4842                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           496677810                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          113760314                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     58451250                       # number of memory refs
system.cpu3.num_load_insts                   43487022                       # Number of load instructions
system.cpu3.num_store_insts                  14964228                       # Number of store instructions
system.cpu3.num_idle_cycles              6302057608.864424                       # Number of idle cycles
system.cpu3.num_busy_cycles              169088650.135576                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.026130                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.973870                       # Percentage of idle cycles
system.cpu3.Branches                         40678627                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  648      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                107993883     64.86%     64.86% # Class of executed instruction
system.cpu3.op_class::IntMult                   60584      0.04%     64.89% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              3220      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::MemRead                43487022     26.12%     91.01% # Class of executed instruction
system.cpu3.op_class::MemWrite               14964228      8.99%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 166509589                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1863                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1274036                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.656075                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           70186093                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1274036                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.089568                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.656075                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.903625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.903625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        144525310                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       144525310                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     70350833                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       70350833                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     70350833                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        70350833                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     70350833                       # number of overall hits
system.cpu3.icache.overall_hits::total       70350833                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      1274548                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1274548                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      1274548                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1274548                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      1274548                       # number of overall misses
system.cpu3.icache.overall_misses::total      1274548                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     71625381                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     71625381                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     71625381                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     71625381                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     71625381                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     71625381                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.017795                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.017795                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.017795                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.017795                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.017795                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.017795                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           752281                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          303.490464                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           30246961                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           752281                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            40.206998                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   303.490464                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.296377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.296377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          388                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         63053630                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        63053630                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     15507651                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15507651                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     13857137                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13857137                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       211791                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       211791                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       337830                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       337830                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       316968                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       316968                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     29364788                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        29364788                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     29576579                       # number of overall hits
system.cpu3.dcache.overall_hits::total       29576579                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       429054                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       429054                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       299150                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       299150                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       122976                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       122976                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         7301                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7301                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        25604                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        25604                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       728204                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        728204                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       851180                       # number of overall misses
system.cpu3.dcache.overall_misses::total       851180                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     15936705                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15936705                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     14156287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14156287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       334767                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       334767                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       345131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       345131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       342572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       342572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     30092992                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     30092992                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     30427759                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     30427759                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026922                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026922                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.021132                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021132                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.367348                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.367348                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.021154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074740                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074740                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.024198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.027974                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027974                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       429545                       # number of writebacks
system.cpu3.dcache.writebacks::total           429545                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    20470661                       # DTB read hits
system.cpu4.dtb.read_misses                     61359                       # DTB read misses
system.cpu4.dtb.write_hits                   16906859                       # DTB write hits
system.cpu4.dtb.write_misses                     9176                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   34829                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4141                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     1679                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                20532020                       # DTB read accesses
system.cpu4.dtb.write_accesses               16916035                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         37377520                       # DTB hits
system.cpu4.dtb.misses                          70535                       # DTB misses
system.cpu4.dtb.accesses                     37448055                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    88122160                       # ITB inst hits
system.cpu4.itb.inst_misses                     27732                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   19984                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                88149892                       # ITB inst accesses
system.cpu4.itb.hits                         88122160                       # DTB hits
system.cpu4.itb.misses                          27732                       # DTB misses
system.cpu4.itb.accesses                     88149892                       # DTB accesses
system.cpu4.numCycles                      6470011677                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  204270777                       # Number of instructions committed
system.cpu4.committedOps                    224803115                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            172113259                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 25184                       # Number of float alu accesses
system.cpu4.num_func_calls                    4738436                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     51518449                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   172113259                       # number of integer instructions
system.cpu4.num_fp_insts                        25184                       # number of float instructions
system.cpu4.num_int_register_reads          321409249                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         102728012                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               19045                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               6197                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           671015234                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          161118431                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     78239427                       # number of memory refs
system.cpu4.num_load_insts                   60761343                       # Number of load instructions
system.cpu4.num_store_insts                  17478084                       # Number of store instructions
system.cpu4.num_idle_cycles              6241350065.079882                       # Number of idle cycles
system.cpu4.num_busy_cycles              228661611.920119                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.035342                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.964658                       # Percentage of idle cycles
system.cpu4.Branches                         57288212                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  636      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                146809086     65.22%     65.22% # Class of executed instruction
system.cpu4.op_class::IntMult                   59824      0.03%     65.24% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  2      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  1      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              4025      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::MemRead                60761343     26.99%     92.24% # Class of executed instruction
system.cpu4.op_class::MemWrite               17478084      7.76%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 225113007                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1864                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1392507                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.973398                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           86513478                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1392507                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.127859                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.973398                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.949167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.949167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        177684079                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       177684079                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     86752511                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       86752511                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     86752511                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        86752511                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     86752511                       # number of overall hits
system.cpu4.icache.overall_hits::total       86752511                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1393019                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1393019                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1393019                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1393019                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1393019                       # number of overall misses
system.cpu4.icache.overall_misses::total      1393019                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     88145530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     88145530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     88145530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     88145530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     88145530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     88145530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015804                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015804                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015804                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015804                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015804                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015804                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           754015                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          655.125488                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           36515710                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           754015                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            48.428360                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   655.125488                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.639771                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.639771                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         75701482                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        75701482                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     19377332                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       19377332                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     16272013                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16272013                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       218844                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       218844                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       352185                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       352185                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       331048                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       331048                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     35649345                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        35649345                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     35868189                       # number of overall hits
system.cpu4.dcache.overall_hits::total       35868189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       463386                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       463386                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       283134                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       283134                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       107632                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       107632                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         7233                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         7233                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        25313                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        25313                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       746520                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        746520                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       854152                       # number of overall misses
system.cpu4.dcache.overall_misses::total       854152                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     19840718                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     19840718                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     16555147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16555147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       326476                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       326476                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       359418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       359418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       356361                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       356361                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     36395865                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     36395865                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     36722341                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     36722341                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.023355                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.023355                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.017102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017102                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.329678                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.329678                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.020124                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.020124                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.071032                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.071032                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.020511                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020511                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.023260                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.023260                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       423281                       # number of writebacks
system.cpu4.dcache.writebacks::total           423281                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    32287835                       # DTB read hits
system.cpu5.dtb.read_misses                     24733                       # DTB read misses
system.cpu5.dtb.write_hits                    7454586                       # DTB write hits
system.cpu5.dtb.write_misses                     5345                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   24800                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  2005                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      719                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                32312568                       # DTB read accesses
system.cpu5.dtb.write_accesses                7459931                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         39742421                       # DTB hits
system.cpu5.dtb.misses                          30078                       # DTB misses
system.cpu5.dtb.accesses                     39772499                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   146863948                       # ITB inst hits
system.cpu5.itb.inst_misses                     12303                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10469                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               146876251                       # ITB inst accesses
system.cpu5.itb.hits                        146863948                       # DTB hits
system.cpu5.itb.misses                          12303                       # DTB misses
system.cpu5.itb.accesses                    146876251                       # DTB accesses
system.cpu5.numCycles                      6470068833                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  297888562                       # Number of instructions committed
system.cpu5.committedOps                    334703328                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            258713258                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 18041                       # Number of float alu accesses
system.cpu5.num_func_calls                   12276560                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     80891942                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   258713258                       # number of integer instructions
system.cpu5.num_fp_insts                        18041                       # number of float instructions
system.cpu5.num_int_register_reads          422732859                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         159808834                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               15157                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2882                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           985274361                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          261297546                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     93357861                       # number of memory refs
system.cpu5.num_load_insts                   85718496                       # Number of load instructions
system.cpu5.num_store_insts                   7639365                       # Number of store instructions
system.cpu5.num_idle_cycles              6126410451.432030                       # Number of idle cycles
system.cpu5.num_busy_cycles              343658381.567970                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.053115                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.946885                       # Percentage of idle cycles
system.cpu5.Branches                         99212796                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  277      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                241443379     72.11%     72.11% # Class of executed instruction
system.cpu5.op_class::IntMult                   23376      0.01%     72.12% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2174      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::MemRead                85718496     25.60%     97.72% # Class of executed instruction
system.cpu5.op_class::MemWrite                7639365      2.28%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 334827067                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     717                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           430784                       # number of replacements
system.cpu5.icache.tags.tagsinuse          485.165774                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          146267803                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           430784                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           339.538616                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   485.165774                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.947589                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.947589                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        294180252                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       294180252                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    146443182                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      146443182                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    146443182                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       146443182                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    146443182                       # number of overall hits
system.cpu5.icache.overall_hits::total      146443182                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       431296                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       431296                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       431296                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        431296                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       431296                       # number of overall misses
system.cpu5.icache.overall_misses::total       431296                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    146874478                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    146874478                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    146874478                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    146874478                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    146874478                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    146874478                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.002936                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002936                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.002936                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002936                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.002936                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002936                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           253821                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          632.994282                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           39402266                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           253821                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           155.236430                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   632.994282                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.618158                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.618158                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         79824594                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        79824594                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     31906323                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31906323                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      7236560                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7236560                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       112257                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       112257                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       104018                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       104018                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        96322                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        96322                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     39142883                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        39142883                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     39255140                       # number of overall hits
system.cpu5.dcache.overall_hits::total       39255140                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       134276                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       134276                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       116618                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       116618                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        51288                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        51288                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1650                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1650                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         8464                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8464                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       250894                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        250894                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       302182                       # number of overall misses
system.cpu5.dcache.overall_misses::total       302182                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     32040599                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32040599                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      7353178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7353178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       163545                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       163545                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       105668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       105668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       104786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       104786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     39393777                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     39393777                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     39557322                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     39557322                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.004191                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004191                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.015860                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.015860                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.313602                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.313602                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.015615                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.015615                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.080774                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.080774                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.006369                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006369                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.007639                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       154925                       # number of writebacks
system.cpu5.dcache.writebacks::total           154925                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    33947824                       # DTB read hits
system.cpu6.dtb.read_misses                     91400                       # DTB read misses
system.cpu6.dtb.write_hits                   26228116                       # DTB write hits
system.cpu6.dtb.write_misses                    11072                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   46779                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4372                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1394                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                34039224                       # DTB read accesses
system.cpu6.dtb.write_accesses               26239188                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         60175940                       # DTB hits
system.cpu6.dtb.misses                         102472                       # DTB misses
system.cpu6.dtb.accesses                     60278412                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   139306994                       # ITB inst hits
system.cpu6.itb.inst_misses                     45456                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   29566                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               139352450                       # ITB inst accesses
system.cpu6.itb.hits                        139306994                       # DTB hits
system.cpu6.itb.misses                          45456                       # DTB misses
system.cpu6.itb.accesses                    139352450                       # DTB accesses
system.cpu6.numCycles                      6470970410                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  330435817                       # Number of instructions committed
system.cpu6.committedOps                    367086971                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            281268545                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 17543                       # Number of float alu accesses
system.cpu6.num_func_calls                    8859423                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     85990656                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   281268545                       # number of integer instructions
system.cpu6.num_fp_insts                        17543                       # number of float instructions
system.cpu6.num_int_register_reads          513491929                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         166375842                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               11877                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               5632                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          1088769347                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          269961373                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    127899701                       # number of memory refs
system.cpu6.num_load_insts                  100947028                       # Number of load instructions
system.cpu6.num_store_insts                  26952673                       # Number of store instructions
system.cpu6.num_idle_cycles              6094946547.506787                       # Number of idle cycles
system.cpu6.num_busy_cycles              376023862.493213                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.058109                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.941891                       # Percentage of idle cycles
system.cpu6.Branches                         97789103                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  614      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                239312486     65.16%     65.16% # Class of executed instruction
system.cpu6.op_class::IntMult                   51087      0.01%     65.17% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              3072      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::MemRead               100947028     27.49%     92.66% # Class of executed instruction
system.cpu6.op_class::MemWrite               26952673      7.34%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 367266960                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1874                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1425629                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.659551                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          137880051                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1425629                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            96.715240                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.659551                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.944648                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.944648                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        280123197                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       280123197                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    137922387                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      137922387                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    137922387                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       137922387                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    137922387                       # number of overall hits
system.cpu6.icache.overall_hits::total      137922387                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1426141                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1426141                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1426141                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1426141                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1426141                       # number of overall misses
system.cpu6.icache.overall_misses::total      1426141                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    139348528                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    139348528                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    139348528                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    139348528                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    139348528                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    139348528                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.010234                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.010234                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.010234                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.010234                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.010234                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.010234                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           732630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          532.987498                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           59417251                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           732630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            81.101308                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   532.987498                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.520496                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.520496                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          937                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          806                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.915039                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        121327391                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       121327391                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     32889129                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       32889129                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     25582663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      25582663                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       228929                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       228929                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       374871                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       374871                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       361418                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       361418                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     58471792                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        58471792                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     58700721                       # number of overall hits
system.cpu6.dcache.overall_hits::total       58700721                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       425566                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       425566                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       275061                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       275061                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       111215                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       111215                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         5002                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5002                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        16447                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        16447                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       700627                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        700627                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       811842                       # number of overall misses
system.cpu6.dcache.overall_misses::total       811842                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     33314695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     33314695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     25857724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     25857724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       340144                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       340144                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       379873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       379873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       377865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       377865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     59172419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     59172419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     59512563                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     59512563                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.012774                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.012774                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.010637                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010637                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.326964                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.326964                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.013168                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.013168                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.043526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.043526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.013642                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013642                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       429909                       # number of writebacks
system.cpu6.dcache.writebacks::total           429909                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    17688746                       # DTB read hits
system.cpu7.dtb.read_misses                     54995                       # DTB read misses
system.cpu7.dtb.write_hits                   14704426                       # DTB write hits
system.cpu7.dtb.write_misses                     8198                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   31820                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  3729                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1188                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                17743741                       # DTB read accesses
system.cpu7.dtb.write_accesses               14712624                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         32393172                       # DTB hits
system.cpu7.dtb.misses                          63193                       # DTB misses
system.cpu7.dtb.accesses                     32456365                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    77366891                       # ITB inst hits
system.cpu7.itb.inst_misses                     26594                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   18976                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                77393485                       # ITB inst accesses
system.cpu7.itb.hits                         77366891                       # DTB hits
system.cpu7.itb.misses                          26594                       # DTB misses
system.cpu7.itb.accesses                     77393485                       # DTB accesses
system.cpu7.numCycles                      6463889492                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  313994667                       # Number of instructions committed
system.cpu7.committedOps                    332022869                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            240288661                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 18358                       # Number of float alu accesses
system.cpu7.num_func_calls                    3886553                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90639573                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   240288661                       # number of integer instructions
system.cpu7.num_fp_insts                        18358                       # number of float instructions
system.cpu7.num_int_register_reads          460004009                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         133978821                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               11939                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               6416                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           992951446                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278063423                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    113206427                       # number of memory refs
system.cpu7.num_load_insts                   97973454                       # Number of load instructions
system.cpu7.num_store_insts                  15232973                       # Number of store instructions
system.cpu7.num_idle_cycles              6128807303.220168                       # Number of idle cycles
system.cpu7.num_busy_cycles              335082188.779831                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.051839                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.948161                       # Percentage of idle cycles
system.cpu7.Branches                         95450446                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  537      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                218892494     65.89%     65.89% # Class of executed instruction
system.cpu7.op_class::IntMult                  122456      0.04%     65.92% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3184      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::MemRead                97973454     29.49%     95.41% # Class of executed instruction
system.cpu7.op_class::MemWrite               15232973      4.59%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 332225098                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1744                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1301915                       # number of replacements
system.cpu7.icache.tags.tagsinuse          480.160073                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           76052399                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1301915                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            58.415794                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   480.160073                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937813                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937813                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        156080779                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       156080779                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     76086749                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       76086749                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     76086749                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        76086749                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     76086749                       # number of overall hits
system.cpu7.icache.overall_hits::total       76086749                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1302427                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1302427                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1302427                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1302427                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1302427                       # number of overall misses
system.cpu7.icache.overall_misses::total      1302427                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     77389176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     77389176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     77389176                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     77389176                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     77389176                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     77389176                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.016830                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.016830                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.016830                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.016830                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.016830                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.016830                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           675317                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          615.410592                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           31589305                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           675317                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            46.777003                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   615.410592                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.600987                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.600987                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          867                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         65635597                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        65635597                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     16689065                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16689065                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     14110664                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      14110664                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       191612                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       191612                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       340298                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       340298                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       321496                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       321496                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     30799729                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        30799729                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     30991341                       # number of overall hits
system.cpu7.dcache.overall_hits::total       30991341                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       417610                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       417610                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       254435                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       254435                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data        93663                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        93663                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         6470                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6470                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        22513                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        22513                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       672045                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        672045                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       765708                       # number of overall misses
system.cpu7.dcache.overall_misses::total       765708                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17106675                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17106675                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     14365099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     14365099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       285275                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       285275                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       346768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       346768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       344009                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       344009                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     31471774                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     31471774                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     31757049                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     31757049                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.024412                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024412                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.017712                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017712                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.328325                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.328325                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.018658                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.018658                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021354                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021354                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.024111                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.024111                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       376949                       # number of writebacks
system.cpu7.dcache.writebacks::total           376949                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               182246                       # number of replacements
system.iocache.tags.tagsinuse               14.122515                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               182246                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.122515                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.882657                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.882657                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1642599                       # Number of tag accesses
system.iocache.tags.data_accesses             1642599                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       174280                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       174280                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8231                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8231                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8231                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8231                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8231                       # number of overall misses
system.iocache.overall_misses::total             8231                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8231                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8231                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       174280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       174280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8231                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8231                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8231                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8231                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     174280                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040980                       # Number of seconds simulated
sim_ticks                                 40979971000                       # Number of ticks simulated
final_tick                               3276552168500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               21583788                       # Simulator instruction rate (inst/s)
host_op_rate                                 24593703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              436151106                       # Simulator tick rate (ticks/s)
host_mem_usage                                 887904                       # Number of bytes of host memory used
host_seconds                                    93.96                       # Real time elapsed on the host
sim_insts                                  2027973361                       # Number of instructions simulated
sim_ops                                    2310779762                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         301504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        5398272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         146176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2363392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          59520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2325248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         327168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        1000512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst          24384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         208448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         233728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         590848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13073664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       301504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       146176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        59520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       327168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst        24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       233728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1129600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7462144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      1675264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9137408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            4711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           84348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           36928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           36332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            5112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           15633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst             381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            3257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            3652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data            9232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              204276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        116596                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide        26176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       118692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        90581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           7357350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         131729522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         4685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker         4685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            855833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            855833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       165544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        57784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           3567011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          57671881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        12494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        21864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1452417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          56741085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker         3123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        12494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           7983607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          24414659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         4685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         9370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            595022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5086582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker         3123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker         3123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           5703469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          14417970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker         6247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker         3123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst             49976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data             21864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319025702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      7357350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       855833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      3567011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1452417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      7983607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       595022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      5703469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst        49976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27564685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       182092467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide      40880068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222972535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       182092467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide      40880068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       118692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        90581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          7357350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        131729522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         4685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker         4685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           855833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           855833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       165544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        57784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          3567011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         57671881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        12494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        21864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1452417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         56741085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker         3123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        12494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          7983607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         24414659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         4685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         9370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           595022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5086582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker         3123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker         3123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          5703469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         14417970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker         6247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker         3123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst            49976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data            21864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            541998236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    39610653750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1368380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        214008150720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        214008150720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         70879469220                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         70879469220                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1903753635750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1903753635750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2188641255690                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2188641255690                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2116970                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2116970                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1907                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1907                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           594684                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           46195                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18650                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          64845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           373865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          373865                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       232172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       367046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        11758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        26828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        18150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         1370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         2146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       243254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       362222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        11042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        20358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       365890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       610790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        24048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        42320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       703032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       677619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        25742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        61514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        93516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       132254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         9906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        15310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       822636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       731576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        22886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        62480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side          144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5709858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7429504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14275996                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        23516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        53656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       580800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       302617                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         2740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         4292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7784128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     13784870                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        22084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        40716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     11708480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     22428124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        48096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        84640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     22497024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     24891846                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        51484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       123028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      2992512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      4448860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        19812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        30620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     26324352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     27062488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        45772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       124960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        32320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        10188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side          248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side          288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              187230061                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26574                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3174965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.008307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090764                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3148590     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::48                 26375      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3174965                       # Request fanout histogram
system.membus.trans_dist::ReadReq               86204                       # Transaction distribution
system.membus.trans_dist::ReadResp              86204                       # Transaction distribution
system.membus.trans_dist::WriteReq               1907                       # Transaction distribution
system.membus.trans_dist::WriteResp              1907                       # Transaction distribution
system.membus.trans_dist::Writeback            116596                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        26176                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        26176                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            48407                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          18363                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           26582                       # Transaction distribution
system.membus.trans_dist::ReadExReq            143293                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120045                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        52750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        52750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       641748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       649110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 701860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1688000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1688000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         7220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20535808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20545469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22233469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            437265                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  437265    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              437265                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   399                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    1675264                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          431                       # Number of DMA write transactions.
system.l2.tags.replacements                    204004                       # number of replacements
system.l2.tags.tagsinuse                 31534.237424                       # Cycle average of tags in use
system.l2.tags.total_refs                     9476880                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    235842                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.183173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    18241.061922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     6.467674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     7.302197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1464.993554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3504.973562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.000553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.050621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       374.960866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       201.798012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     5.995030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     9.301376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       982.729625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       974.903672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.174893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.272738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       370.945981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       566.182746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     0.172336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.047842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       765.875132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data      1336.278448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     1.092448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     1.279865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       190.062439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       154.746561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.225266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.134381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       898.120329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data      1015.160579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.784199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.006272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       238.460110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       218.676195                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.556673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.044708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.106963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.011443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.029991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.011320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.017279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.023373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.040780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.005800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.004722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.027408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.030980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.007277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.006673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001282                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.970337                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23992000                       # Number of tag accesses
system.l2.tags.data_accesses                 23992000                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker         11131                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          5369                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              111375                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               38848                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker           969                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker           608                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                8527                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                1598                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker          8272                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          5454                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              119343                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               58219                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker          7992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          4157                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              182015                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               99618                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         16001                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker          5036                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst              346404                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              159195                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          2583                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker          1393                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst               46377                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               17235                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker         15656                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker          4659                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst              407666                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              183968                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker            66                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker            50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                 473                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1870292                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           594684                       # number of Writeback hits
system.l2.Writeback_hits::total                594684                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              633                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             2392                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data              453                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              419                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data              266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4256                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data             50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                287                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             10791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             25239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             46244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data             60790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             11657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data             69041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                224104                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker          11131                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           5369                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               111375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                49639                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker            969                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker            608                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 8527                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1937                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker           8272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           5454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               119343                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                83458                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker           7992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           4157                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               182015                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               145862                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          16001                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker           5036                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst               346404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               219985                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           2583                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker           1393                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                46377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                28892                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker          15656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker           4659                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               407666                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               253009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker             66                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker             50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                  473                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2094396                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker         11131                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          5369                       # number of overall hits
system.l2.overall_hits::cpu0.inst              111375                       # number of overall hits
system.l2.overall_hits::cpu0.data               49639                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker           969                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker           608                       # number of overall hits
system.l2.overall_hits::cpu1.inst                8527                       # number of overall hits
system.l2.overall_hits::cpu1.data                1937                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker          8272                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          5454                       # number of overall hits
system.l2.overall_hits::cpu2.inst              119343                       # number of overall hits
system.l2.overall_hits::cpu2.data               83458                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker          7992                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          4157                       # number of overall hits
system.l2.overall_hits::cpu3.inst              182015                       # number of overall hits
system.l2.overall_hits::cpu3.data              145862                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         16001                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker          5036                       # number of overall hits
system.l2.overall_hits::cpu4.inst              346404                       # number of overall hits
system.l2.overall_hits::cpu4.data              219985                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          2583                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker          1393                       # number of overall hits
system.l2.overall_hits::cpu5.inst               46377                       # number of overall hits
system.l2.overall_hits::cpu5.data               28892                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker         15656                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker          4659                       # number of overall hits
system.l2.overall_hits::cpu6.inst              407666                       # number of overall hits
system.l2.overall_hits::cpu6.data              253009                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker            66                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker            50                       # number of overall hits
system.l2.overall_hits::cpu7.inst                 473                       # number of overall hits
system.l2.overall_hits::cpu7.data                  38                       # number of overall hits
system.l2.overall_hits::total                 2094396                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           76                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              4711                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data             38139                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               548                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               422                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          106                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              2284                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              3898                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               930                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              4183                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst              5112                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             12591                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst               381                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data               920                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst              3652                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              6082                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                12                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 84231                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            679                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            124                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           1453                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           5042                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data           5740                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           1819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data           4414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19275                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          297                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data          133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              839                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           46325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           34096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           34231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data            4678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data            2479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data            4569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              126513                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               4711                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data              84464                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                548                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                555                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2284                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              37994                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                930                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              38414                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               5112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              17269                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                381                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               3399                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               3652                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              10651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                 14                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210744                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           76                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           58                       # number of overall misses
system.l2.overall_misses::cpu0.inst              4711                       # number of overall misses
system.l2.overall_misses::cpu0.data             84464                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu1.inst               548                       # number of overall misses
system.l2.overall_misses::cpu1.data               555                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          106                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker           37                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2284                       # number of overall misses
system.l2.overall_misses::cpu2.data             37994                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu3.inst               930                       # number of overall misses
system.l2.overall_misses::cpu3.data             38414                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker            8                       # number of overall misses
system.l2.overall_misses::cpu4.inst              5112                       # number of overall misses
system.l2.overall_misses::cpu4.data             17269                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu5.inst               381                       # number of overall misses
system.l2.overall_misses::cpu5.data              3399                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu6.inst              3652                       # number of overall misses
system.l2.overall_misses::cpu6.data             10651                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker            2                       # number of overall misses
system.l2.overall_misses::cpu7.inst                32                       # number of overall misses
system.l2.overall_misses::cpu7.data                14                       # number of overall misses
system.l2.overall_misses::total                210744                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker        11207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         5427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          116086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           76987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker          972                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker          611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            9075                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            2020                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker         8378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         5491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          121627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           62117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker         8000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         4171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          182945                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          103801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        16003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker         5044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst          351516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          171786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         2586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker         1399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst           46758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           18155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker        15658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker         4661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst          411318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          190050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker           70                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst             505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1954523                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       594684                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            594684                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         2086                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         7434                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data         6193                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         2238                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         4680                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23531                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          195                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          410                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         57116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         59335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         80475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data         65468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         14136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data         73610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            350617                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker        11207                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         5427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           116086                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           134103                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker          972                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker          611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             9075                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2492                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker         8378                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         5491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           121627                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           121452                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker         8000                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         4171                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           182945                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           184276                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        16003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker         5044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst           351516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           237254                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         2586                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker         1399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst            46758                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            32291                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker        15658                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker         4661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           411318                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           263660                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst              505                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2305140                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker        11207                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         5427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          116086                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          134103                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker          972                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker          611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            9075                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2492                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker         8378                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         5491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          121627                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          121452                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker         8000                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         4171                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          182945                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          184276                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        16003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker         5044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst          351516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          237254                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         2586                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker         1399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst           46758                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           32291                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker        15658                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker         4661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          411318                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          263660                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst             505                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2305140                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.006781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.010687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.040582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.495395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.003086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.004910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.060386                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.208911                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.012652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.006738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.018779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.062753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.001000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.003357                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.005083                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.040298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.000125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.001586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.014543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.073295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.001160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.004289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.008148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.050675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.000128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.000429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.008879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.032002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.057143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.063366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.255319                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.043095                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.916329                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.805195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.696548                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.678235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.926853                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.812779                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.943162                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819132                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.717949                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.708333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.724390                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.726776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.732143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.873874                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.745115                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.811069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.281780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.574636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.425362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.071455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.175368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.062070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.400000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360830                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.006781                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.010687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.040582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.629844                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.003086                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.004910                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.060386                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.222713                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.012652                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.006738                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.018779                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.312831                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.001000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.003357                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.005083                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.208459                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.000125                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.001586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.014543                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.072787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.001160                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.004289                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.008148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.105262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.000128                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.000429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.008879                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.040397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.057143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.063366                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.269231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091424                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.006781                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.010687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.040582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.629844                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.003086                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.004910                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.060386                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.222713                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.012652                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.006738                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.018779                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.312831                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.001000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.003357                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.005083                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.208459                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.000125                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.001586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.014543                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.072787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.001160                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.004289                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.008148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.105262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.000128                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.000429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.008879                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.040397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.057143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.063366                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.269231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091424                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               116596                       # number of writebacks
system.l2.writebacks::total                    116596                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 1011                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1011                       # Transaction distribution
system.iobus.trans_dist::WriteReq               27240                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1064                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        26176                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         2964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        52750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        52750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   56502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          788                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         1653                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      1676856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      1676856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1679297                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    25234359                       # DTB read hits
system.cpu0.dtb.read_misses                      5818                       # DTB read misses
system.cpu0.dtb.write_hits                   14175006                       # DTB write hits
system.cpu0.dtb.write_misses                     2189                       # DTB write misses
system.cpu0.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    6048                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   520                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                25240177                       # DTB read accesses
system.cpu0.dtb.write_accesses               14177195                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         39409365                       # DTB hits
system.cpu0.dtb.misses                           8007                       # DTB misses
system.cpu0.dtb.accesses                     39417372                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    76572022                       # ITB inst hits
system.cpu0.itb.inst_misses                      3231                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2893                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                76575253                       # ITB inst accesses
system.cpu0.itb.hits                         76572022                       # DTB hits
system.cpu0.itb.misses                           3231                       # DTB misses
system.cpu0.itb.accesses                     76575253                       # DTB accesses
system.cpu0.numCycles                        81959986                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   76110374                       # Number of instructions committed
system.cpu0.committedOps                     81124075                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             76023759                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  1635                       # Number of float alu accesses
system.cpu0.num_func_calls                    2328800                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4852214                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    76023759                       # number of integer instructions
system.cpu0.num_fp_insts                         1635                       # number of float instructions
system.cpu0.num_int_register_reads          133809765                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          53704007                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                1326                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                302                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           243724205                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           19691340                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     39495518                       # number of memory refs
system.cpu0.num_load_insts                   25269788                       # Number of load instructions
system.cpu0.num_store_insts                  14225730                       # Number of store instructions
system.cpu0.num_idle_cycles              370998.113160                       # Number of idle cycles
system.cpu0.num_busy_cycles              81588987.886840                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.995473                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.004527                       # Percentage of idle cycles
system.cpu0.Branches                          7374658                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                   10      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 41759867     51.38%     51.38% # Class of executed instruction
system.cpu0.op_class::IntMult                   16560      0.02%     51.40% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               732      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     51.40% # Class of executed instruction
system.cpu0.op_class::MemRead                25269788     31.09%     82.50% # Class of executed instruction
system.cpu0.op_class::MemWrite               14225730     17.50%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  81272687                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           116086                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           76507202                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           116598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           656.162215                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          506                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        153266476                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       153266476                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     76459109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       76459109                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     76459109                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        76459109                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     76459109                       # number of overall hits
system.cpu0.icache.overall_hits::total       76459109                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       116086                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116086                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       116086                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116086                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       116086                       # number of overall misses
system.cpu0.icache.overall_misses::total       116086                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     76575195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     76575195                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     76575195                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     76575195                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     76575195                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     76575195                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001516                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001516                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001516                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001516                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001516                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001516                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           134289                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1020.933265                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39387175                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           135313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           291.081973                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1020.933265                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.997005                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997005                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          519                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         78965776                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        78965776                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     25047853                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25047853                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     14082179                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14082179                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data        77797                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        77797                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        34784                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        34784                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        34134                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        34134                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39130032                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39130032                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39207829                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39207829                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        53457                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        53457                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        58513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        58513                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        25195                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        25195                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          178                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          765                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          765                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       111970                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        111970                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       137165                       # number of overall misses
system.cpu0.dcache.overall_misses::total       137165                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     25101310                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25101310                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     14140692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14140692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       102992                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       102992                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        34962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        34899                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34899                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     39242002                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     39242002                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     39344994                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     39344994                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002130                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002130                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.004138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004138                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.244631                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.244631                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.005091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.021920                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.021920                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002853                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002853                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003486                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003486                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        86946                       # number of writebacks
system.cpu0.dcache.writebacks::total            86946                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                      113009                       # DTB read hits
system.cpu1.dtb.read_misses                       590                       # DTB read misses
system.cpu1.dtb.write_hits                      85541                       # DTB write hits
system.cpu1.dtb.write_misses                       42                       # DTB write misses
system.cpu1.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     474                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    18                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                  113599                       # DTB read accesses
system.cpu1.dtb.write_accesses                  85583                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                           198550                       # DTB hits
system.cpu1.dtb.misses                            632                       # DTB misses
system.cpu1.dtb.accesses                       199182                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                      453944                       # ITB inst hits
system.cpu1.itb.inst_misses                       369                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                     345                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                  454313                       # ITB inst accesses
system.cpu1.itb.hits                           453944                       # DTB hits
system.cpu1.itb.misses                            369                       # DTB misses
system.cpu1.itb.accesses                       454313                       # DTB accesses
system.cpu1.numCycles                        79971465                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     442518                       # Number of instructions committed
system.cpu1.committedOps                       553835                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               494587                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  1305                       # Number of float alu accesses
system.cpu1.num_func_calls                      37646                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        51100                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      494587                       # number of integer instructions
system.cpu1.num_fp_insts                         1305                       # number of float instructions
system.cpu1.num_int_register_reads             883802                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            343408                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 729                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                576                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads             1669662                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes             185633                       # number of times the CC registers were written
system.cpu1.num_mem_refs                       207731                       # number of memory refs
system.cpu1.num_load_insts                     115464                       # Number of load instructions
system.cpu1.num_store_insts                     92267                       # Number of store instructions
system.cpu1.num_idle_cycles              79419646.798596                       # Number of idle cycles
system.cpu1.num_busy_cycles              551818.201404                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.006900                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.993100                       # Percentage of idle cycles
system.cpu1.Branches                            94596                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                   349070     62.61%     62.61% # Class of executed instruction
system.cpu1.op_class::IntMult                     579      0.10%     62.71% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.71% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               160      0.03%     62.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.74% # Class of executed instruction
system.cpu1.op_class::MemRead                  115464     20.71%     83.45% # Class of executed instruction
system.cpu1.op_class::MemWrite                  92267     16.55%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    557541                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     170                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             9075                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             493511                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9587                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.477104                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           917693                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          917693                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       445234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         445234                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       445234                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          445234                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       445234                       # number of overall hits
system.cpu1.icache.overall_hits::total         445234                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         9075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9075                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         9075                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9075                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         9075                       # number of overall misses
system.cpu1.icache.overall_misses::total         9075                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst       454309                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       454309                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       454309                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       454309                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       454309                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       454309                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.019975                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019975                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.019975                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019975                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.019975                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019975                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2783                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          846.114094                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             258776                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3643                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.033763                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   846.114094                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.826283                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.826283                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          749                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           402043                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          402043                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       107744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         107744                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        82373                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         82373                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data          687                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          687                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1929                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1929                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       190117                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          190117                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       190804                       # number of overall hits
system.cpu1.dcache.overall_hits::total         190804                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         2932                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2932                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1164                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1164                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data          170                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          170                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          100                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          244                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          244                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4096                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4096                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4266                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4266                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data       110676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       110676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        83537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        83537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data          857                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          857                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       194213                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       194213                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       195070                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       195070                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026492                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.013934                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013934                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.198366                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.198366                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.049285                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049285                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.122984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.122984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021090                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021090                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.021869                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021869                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu1.dcache.writebacks::total              847                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2752252                       # DTB read hits
system.cpu2.dtb.read_misses                      5209                       # DTB read misses
system.cpu2.dtb.write_hits                    2988349                       # DTB write hits
system.cpu2.dtb.write_misses                     1417                       # DTB write misses
system.cpu2.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    6487                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   668                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      529                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 2757461                       # DTB read accesses
system.cpu2.dtb.write_accesses                2989766                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          5740601                       # DTB hits
system.cpu2.dtb.misses                           6626                       # DTB misses
system.cpu2.dtb.accesses                      5747227                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    11910306                       # ITB inst hits
system.cpu2.itb.inst_misses                      3123                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    3132                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                11913429                       # ITB inst accesses
system.cpu2.itb.hits                         11910306                       # DTB hits
system.cpu2.itb.misses                           3123                       # DTB misses
system.cpu2.itb.accesses                     11913429                       # DTB accesses
system.cpu2.numCycles                        81356540                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   10948362                       # Number of instructions committed
system.cpu2.committedOps                     14358562                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             12758143                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 11994                       # Number of float alu accesses
system.cpu2.num_func_calls                     553170                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1492275                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    12758143                       # number of integer instructions
system.cpu2.num_fp_insts                        11994                       # number of float instructions
system.cpu2.num_int_register_reads           21870110                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           8564141                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               11994                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            42751453                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            5411340                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      5780857                       # number of memory refs
system.cpu2.num_load_insts                    2762256                       # Number of load instructions
system.cpu2.num_store_insts                   3018601                       # Number of store instructions
system.cpu2.num_idle_cycles              66145844.999413                       # Number of idle cycles
system.cpu2.num_busy_cycles              15210695.000587                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.186963                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.813037                       # Percentage of idle cycles
system.cpu2.Branches                          2230947                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  174      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  8580832     59.68%     59.68% # Class of executed instruction
system.cpu2.op_class::IntMult                   15020      0.10%     59.79% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              1196      0.01%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.79% # Class of executed instruction
system.cpu2.op_class::MemRead                 2762256     19.21%     79.01% # Class of executed instruction
system.cpu2.op_class::MemWrite                3018601     20.99%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  14378079                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     344                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           121627                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11841537                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           122139                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            96.951318                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23948485                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23948485                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     11791802                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11791802                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11791802                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11791802                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11791802                       # number of overall hits
system.cpu2.icache.overall_hits::total       11791802                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       121627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       121627                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       121627                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        121627                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       121627                       # number of overall misses
system.cpu2.icache.overall_misses::total       121627                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11913429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11913429                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11913429                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11913429                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11913429                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11913429                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.010209                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010209                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.010209                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010209                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.010209                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010209                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           115696                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          890.290663                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5671499                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           116470                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            48.694934                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   890.290663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.869424                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.869424                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          713                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11622907                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11622907                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2614258                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2614258                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2892127                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2892127                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        41899                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41899                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        31076                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        31076                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        28635                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        28635                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5506385                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5506385                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5548284                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5548284                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        37366                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        37366                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        65297                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        65297                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        31979                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        31979                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          662                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          662                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2938                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2938                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       102663                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102663                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       134642                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134642                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2651624                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2651624                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2957424                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2957424                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data        73878                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        73878                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        31738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        31738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        31573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5609048                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5609048                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5682926                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5682926                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.014092                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014092                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.022079                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022079                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.432862                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.432862                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.020858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.020858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.093054                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.093054                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018303                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018303                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.023692                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023692                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        84932                       # number of writebacks
system.cpu2.dcache.writebacks::total            84932                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     2789438                       # DTB read hits
system.cpu3.dtb.read_misses                     10823                       # DTB read misses
system.cpu3.dtb.write_hits                    3120600                       # DTB write hits
system.cpu3.dtb.write_misses                     2525                       # DTB write misses
system.cpu3.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   11340                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  1220                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      858                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 2800261                       # DTB read accesses
system.cpu3.dtb.write_accesses                3123125                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          5910038                       # DTB hits
system.cpu3.dtb.misses                          13348                       # DTB misses
system.cpu3.dtb.accesses                      5923386                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    10892110                       # ITB inst hits
system.cpu3.itb.inst_misses                      6577                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                    4800                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                10898687                       # ITB inst accesses
system.cpu3.itb.hits                         10892110                       # DTB hits
system.cpu3.itb.misses                           6577                       # DTB misses
system.cpu3.itb.accesses                     10898687                       # DTB accesses
system.cpu3.numCycles                        81427926                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   10785299                       # Number of instructions committed
system.cpu3.committedOps                     14527151                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             13025205                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  8211                       # Number of float alu accesses
system.cpu3.num_func_calls                     556097                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1230568                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    13025205                       # number of integer instructions
system.cpu3.num_fp_insts                         8211                       # number of float instructions
system.cpu3.num_int_register_reads           24059747                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           9031190                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                5458                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               2720                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            43582452                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            4200713                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      6026142                       # number of memory refs
system.cpu3.num_load_insts                    2837134                       # Number of load instructions
system.cpu3.num_store_insts                   3189008                       # Number of store instructions
system.cpu3.num_idle_cycles              66882587.786645                       # Number of idle cycles
system.cpu3.num_busy_cycles              14545338.213355                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.178628                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.821372                       # Percentage of idle cycles
system.cpu3.Branches                          1888651                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  324      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  8525937     58.55%     58.55% # Class of executed instruction
system.cpu3.op_class::IntMult                    8257      0.06%     58.61% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              1130      0.01%     58.62% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.62% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.62% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.62% # Class of executed instruction
system.cpu3.op_class::MemRead                 2837134     19.48%     78.10% # Class of executed instruction
system.cpu3.op_class::MemWrite                3189008     21.90%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  14561790                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     542                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           182945                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10878696                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           183457                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.298342                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21976747                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21976747                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     10713956                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10713956                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     10713956                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10713956                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     10713956                       # number of overall hits
system.cpu3.icache.overall_hits::total       10713956                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       182945                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       182945                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       182945                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        182945                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       182945                       # number of overall misses
system.cpu3.icache.overall_misses::total       182945                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     10896901                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10896901                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     10896901                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10896901                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     10896901                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10896901                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.016789                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.016789                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.016789                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.016789                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.016789                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.016789                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           193034                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          827.232165                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5721688                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193893                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.509513                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   827.232165                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.807844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.807844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12059851                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12059851                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2531085                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2531085                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2949473                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2949473                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data        64384                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        64384                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        70425                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        70425                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        65733                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        65733                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5480558                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5480558                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5544942                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5544942                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        74237                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        74237                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       101234                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101234                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        57360                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57360                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1111                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1111                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         5307                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5307                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       175471                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        175471                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       232831                       # number of overall misses
system.cpu3.dcache.overall_misses::total       232831                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2605322                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2605322                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3050707                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3050707                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       121744                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       121744                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        71536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        71040                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        71040                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5656029                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5656029                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5777773                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5777773                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.028494                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028494                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.033184                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033184                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.471153                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.471153                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.015531                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.015531                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074704                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074704                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.031024                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031024                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.040298                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040298                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       131254                       # number of writebacks
system.cpu3.dcache.writebacks::total           131254                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     5162934                       # DTB read hits
system.cpu4.dtb.read_misses                     16089                       # DTB read misses
system.cpu4.dtb.write_hits                    4097706                       # DTB write hits
system.cpu4.dtb.write_misses                     2165                       # DTB write misses
system.cpu4.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                    7412                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  1242                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                      390                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 5179023                       # DTB read accesses
system.cpu4.dtb.write_accesses                4099871                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          9260640                       # DTB hits
system.cpu4.dtb.misses                          18254                       # DTB misses
system.cpu4.dtb.accesses                      9278894                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    22141397                       # ITB inst hits
system.cpu4.itb.inst_misses                      6848                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                    3779                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                22148245                       # ITB inst accesses
system.cpu4.itb.hits                         22141397                       # DTB hits
system.cpu4.itb.misses                           6848                       # DTB misses
system.cpu4.itb.accesses                     22148245                       # DTB accesses
system.cpu4.numCycles                        83094814                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   21341968                       # Number of instructions committed
system.cpu4.committedOps                     26162897                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             22825109                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 12382                       # Number of float alu accesses
system.cpu4.num_func_calls                     992328                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2888521                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    22825109                       # number of integer instructions
system.cpu4.num_fp_insts                        12382                       # number of float instructions
system.cpu4.num_int_register_reads           40527550                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          15683040                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                7870                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               4536                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            77639305                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           10469795                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      9468692                       # number of memory refs
system.cpu4.num_load_insts                    5248427                       # Number of load instructions
system.cpu4.num_store_insts                   4220265                       # Number of store instructions
system.cpu4.num_idle_cycles              55752273.440635                       # Number of idle cycles
system.cpu4.num_busy_cycles              27342540.559365                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.329052                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.670948                       # Percentage of idle cycles
system.cpu4.Branches                          4042644                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  297      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 16739768     63.84%     63.84% # Class of executed instruction
system.cpu4.op_class::IntMult                   12589      0.05%     63.89% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  4      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  8      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  4      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              1140      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     63.89% # Class of executed instruction
system.cpu4.op_class::MemRead                 5248427     20.01%     83.91% # Class of executed instruction
system.cpu4.op_class::MemWrite                4220265     16.09%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  26222502                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     289                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements           351516                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           22033210                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           352028                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.589368                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         44642902                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        44642902                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     21794177                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       21794177                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     21794177                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        21794177                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     21794177                       # number of overall hits
system.cpu4.icache.overall_hits::total       21794177                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       351516                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       351516                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       351516                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        351516                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       351516                       # number of overall misses
system.cpu4.icache.overall_misses::total       351516                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     22145693                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     22145693                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     22145693                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     22145693                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     22145693                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     22145693                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015873                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015873                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015873                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015873                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015873                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015873                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           243084                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          866.040930                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            9113718                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           244108                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            37.334778                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   866.040930                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.845743                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.845743                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         18809218                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        18809218                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      4825533                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4825533                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      3909783                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3909783                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data        57006                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        57006                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       106452                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       106452                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       103144                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       103144                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      8735316                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8735316                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      8792322                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8792322                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       150760                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       150760                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        81964                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        81964                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data        35460                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        35460                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         1252                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1252                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         3902                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3902                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       232724                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        232724                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       268184                       # number of overall misses
system.cpu4.dcache.overall_misses::total       268184                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data      4976293                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4976293                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      3991747                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3991747                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data        92466                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total        92466                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       107704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       107704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       107046                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       107046                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      8968040                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      8968040                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      9060506                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9060506                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.030296                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030296                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.020533                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.020533                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.383492                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.383492                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.011624                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.011624                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.036452                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.036452                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.025950                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025950                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.029599                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.029599                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       130211                       # number of writebacks
system.cpu4.dcache.writebacks::total           130211                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                      720030                       # DTB read hits
system.cpu5.dtb.read_misses                      3781                       # DTB read misses
system.cpu5.dtb.write_hits                     705053                       # DTB write hits
system.cpu5.dtb.write_misses                      801                       # DTB write misses
system.cpu5.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                    3473                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                   365                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      198                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                  723811                       # DTB read accesses
system.cpu5.dtb.write_accesses                 705854                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          1425083                       # DTB hits
system.cpu5.dtb.misses                           4582                       # DTB misses
system.cpu5.dtb.accesses                      1429665                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     2997543                       # ITB inst hits
system.cpu5.itb.inst_misses                      2636                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                    1646                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 3000179                       # ITB inst accesses
system.cpu5.itb.hits                          2997543                       # DTB hits
system.cpu5.itb.misses                           2636                       # DTB misses
system.cpu5.itb.accesses                      3000179                       # DTB accesses
system.cpu5.numCycles                        73828447                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    2953957                       # Number of instructions committed
system.cpu5.committedOps                      3831220                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              3407616                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  4785                       # Number of float alu accesses
system.cpu5.num_func_calls                     167390                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       336974                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     3407616                       # number of integer instructions
system.cpu5.num_fp_insts                         4785                       # number of float instructions
system.cpu5.num_int_register_reads            6175877                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           2414782                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                2673                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2112                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            11486889                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            1184895                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      1468591                       # number of memory refs
system.cpu5.num_load_insts                     737508                       # Number of load instructions
system.cpu5.num_store_insts                    731083                       # Number of store instructions
system.cpu5.num_idle_cycles              70335738.954284                       # Number of idle cycles
system.cpu5.num_busy_cycles              3492708.045716                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.047308                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.952692                       # Percentage of idle cycles
system.cpu5.Branches                           539606                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                   33      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  2370300     61.69%     61.69% # Class of executed instruction
system.cpu5.op_class::IntMult                    2752      0.07%     61.76% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               466      0.01%     61.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.78% # Class of executed instruction
system.cpu5.op_class::MemRead                  737508     19.20%     80.97% # Class of executed instruction
system.cpu5.op_class::MemWrite                 731083     19.03%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   3842142                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      54                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            46758                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            3127810                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            47270                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            66.169029                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          6045136                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         6045136                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      2952431                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2952431                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      2952431                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2952431                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      2952431                       # number of overall hits
system.cpu5.icache.overall_hits::total        2952431                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        46758                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        46758                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        46758                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         46758                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        46758                       # number of overall misses
system.cpu5.icache.overall_misses::total        46758                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst      2999189                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2999189                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      2999189                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2999189                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      2999189                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2999189                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.015590                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.015590                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.015590                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.015590                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.015590                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.015590                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            33350                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          756.958874                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1438537                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            34099                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            42.187073                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   756.958874                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.739218                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.739218                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          749                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          719                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          2904890                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         2904890                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       659581                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         659581                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       665985                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        665985                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data        11192                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        11192                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        19107                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19107                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        17184                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17184                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      1325566                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1325566                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      1336758                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1336758                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        19857                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19857                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        20248                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        20248                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        12917                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        12917                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          285                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         2003                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         2003                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        40105                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         40105                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        53022                       # number of overall misses
system.cpu5.dcache.overall_misses::total        53022                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data       679438                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       679438                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       686233                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       686233                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data        24109                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        24109                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        19392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        19187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        19187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1365671                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1365671                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1389780                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1389780                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.029226                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.029226                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.029506                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.029506                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.535775                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.535775                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.014697                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.014697                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.104394                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.104394                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.029367                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.029367                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.038151                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.038151                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21332                       # number of writebacks
system.cpu5.dcache.writebacks::total            21332                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     5717551                       # DTB read hits
system.cpu6.dtb.read_misses                     15788                       # DTB read misses
system.cpu6.dtb.write_hits                    4590033                       # DTB write hits
system.cpu6.dtb.write_misses                     2212                       # DTB write misses
system.cpu6.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                    4364                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  1504                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      231                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 5733339                       # DTB read accesses
system.cpu6.dtb.write_accesses                4592245                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         10307584                       # DTB hits
system.cpu6.dtb.misses                          18000                       # DTB misses
system.cpu6.dtb.accesses                     10325584                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    24912528                       # ITB inst hits
system.cpu6.itb.inst_misses                      5977                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                    2544                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                24918505                       # ITB inst accesses
system.cpu6.itb.hits                         24912528                       # DTB hits
system.cpu6.itb.misses                           5977                       # DTB misses
system.cpu6.itb.accesses                     24918505                       # DTB accesses
system.cpu6.numCycles                        72928222                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   23781899                       # Number of instructions committed
system.cpu6.committedOps                     29075080                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             25280244                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  7425                       # Number of float alu accesses
system.cpu6.num_func_calls                     954119                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      3329274                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    25280244                       # number of integer instructions
system.cpu6.num_fp_insts                         7425                       # number of float instructions
system.cpu6.num_int_register_reads           44646046                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          17075271                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                5313                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               2112                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            85829435                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           12411659                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     10524686                       # number of memory refs
system.cpu6.num_load_insts                    5804425                       # Number of load instructions
system.cpu6.num_store_insts                   4720261                       # Number of store instructions
system.cpu6.num_idle_cycles              46045801.541401                       # Number of idle cycles
system.cpu6.num_busy_cycles              26882420.458599                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.368615                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.631385                       # Percentage of idle cycles
system.cpu6.Branches                          4471122                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  264      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 18573633     63.80%     63.80% # Class of executed instruction
system.cpu6.op_class::IntMult                   14423      0.05%     63.85% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc               695      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     63.85% # Class of executed instruction
system.cpu6.op_class::MemRead                 5804425     19.94%     83.79% # Class of executed instruction
system.cpu6.op_class::MemWrite                4720261     16.21%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  29113701                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     214                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           411318                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           24547229                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           411830                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            59.605247                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         50243740                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        50243740                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     24504893                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       24504893                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     24504893                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        24504893                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     24504893                       # number of overall hits
system.cpu6.icache.overall_hits::total       24504893                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       411318                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       411318                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       411318                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        411318                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       411318                       # number of overall misses
system.cpu6.icache.overall_misses::total       411318                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst     24916211                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     24916211                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     24916211                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     24916211                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     24916211                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     24916211                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.016508                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.016508                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.016508                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.016508                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.016508                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.016508                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           279305                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          952.733808                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           10100738                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           280187                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            36.049988                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   952.733808                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.930404                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.930404                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          882                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          873                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         20929236                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        20929236                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      5374736                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        5374736                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      4400654                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4400654                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data        57078                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        57078                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        98651                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        98651                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        95631                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        95631                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      9775390                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         9775390                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      9832468                       # number of overall hits
system.cpu6.dcache.overall_hits::total        9832468                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       167802                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       167802                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        91587                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        91587                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        32170                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        32170                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          992                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          992                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         3476                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         3476                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       259389                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        259389                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       291559                       # number of overall misses
system.cpu6.dcache.overall_misses::total       291559                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      5542538                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      5542538                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      4492241                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4492241                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data        89248                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total        89248                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        99643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        99643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        99107                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        99107                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     10034779                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     10034779                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     10124027                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     10124027                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.030275                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030275                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.020388                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.020388                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.360456                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.360456                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.009956                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.009956                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.035073                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.035073                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.025849                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.025849                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.028799                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.028799                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       139158                       # number of writebacks
system.cpu6.dcache.writebacks::total           139158                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4744                       # DTB read hits
system.cpu7.dtb.read_misses                        45                       # DTB read misses
system.cpu7.dtb.write_hits                       3878                       # DTB write hits
system.cpu7.dtb.write_misses                       11                       # DTB write misses
system.cpu7.dtb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      56                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4789                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3889                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8622                       # DTB hits
system.cpu7.dtb.misses                             56                       # DTB misses
system.cpu7.dtb.accesses                         8678                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       18362                       # ITB inst hits
system.cpu7.itb.inst_misses                        41                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                         306                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                    5049                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                      41                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   18403                       # ITB inst accesses
system.cpu7.itb.hits                            18362                       # DTB hits
system.cpu7.itb.misses                             41                       # DTB misses
system.cpu7.itb.accesses                        18403                       # DTB accesses
system.cpu7.numCycles                        80008854                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      18269                       # Number of instructions committed
system.cpu7.committedOps                        22929                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                20772                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                       1276                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1744                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       20772                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads              37813                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15844                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               69204                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               6604                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8812                       # number of memory refs
system.cpu7.num_load_insts                       4866                       # Number of load instructions
system.cpu7.num_store_insts                      3946                       # Number of store instructions
system.cpu7.num_idle_cycles              79986352.862514                       # Number of idle cycles
system.cpu7.num_busy_cycles              22501.137486                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000281                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999719                       # Percentage of idle cycles
system.cpu7.Branches                             3136                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    14093     61.23%     61.23% # Class of executed instruction
system.cpu7.op_class::IntMult                     108      0.47%     61.70% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 4      0.02%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::MemRead                    4866     21.14%     82.86% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3946     17.14%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     23018                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              505                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              52248                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1017                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            51.374631                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            37311                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           37311                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        17898                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          17898                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        17898                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           17898                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        17898                       # number of overall hits
system.cpu7.icache.overall_hits::total          17898                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst          505                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst          505                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           505                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst          505                       # number of overall misses
system.cpu7.icache.overall_misses::total          505                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst        18403                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        18403                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        18403                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        18403                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        18403                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        18403                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.027441                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.027441                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.027441                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.027441                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.027441                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.027441                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements               73                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          865.499769                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             123123                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              931                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           132.248120                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   865.499769                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.845215                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.845215                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          858                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          849                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            17470                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           17470                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         4518                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4518                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         3763                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3763                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data           52                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           52                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data           69                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data           52                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data         8281                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            8281                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         8333                       # number of overall hits
system.cpu7.dcache.overall_hits::total           8333                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          126                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           53                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            5                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            5                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           15                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          179                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           179                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          184                       # number of overall misses
system.cpu7.dcache.overall_misses::total          184                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data         4644                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4644                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         3816                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3816                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         8460                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         8460                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         8517                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         8517                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.027132                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027132                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.013889                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013889                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.067568                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.067568                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.223881                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.223881                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021158                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021158                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.021604                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.021604                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu7.dcache.writebacks::total                4                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                26375                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                26391                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               237375                       # Number of tag accesses
system.iocache.tags.data_accesses              237375                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        26176                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        26176                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          199                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              199                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide          199                       # number of demand (read+write) misses
system.iocache.demand_misses::total               199                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          199                       # number of overall misses
system.iocache.overall_misses::total              199                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide          199                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            199                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        26176                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        26176                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          199                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             199                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          199                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            199                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      26176                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
