-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Sep 22 20:43:46 2025
-- Host        : DESKTOP-7OBFH0V running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_rgb_rainbow_compact_0_0_sim_netlist.vhdl
-- Design      : design_1_rgb_rainbow_compact_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0_S00_AXI is
  port (
    axi_arv_arr_flag : out STD_LOGIC;
    axi_rvalid_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_awv_awr_flag : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    counter_rgb_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    G_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    number_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_arready1 : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rgb_R : out STD_LOGIC;
    rgb_G : out STD_LOGIC;
    rgb_B : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rvalid_reg_1 : in STD_LOGIC;
    axi_arready_reg_1 : in STD_LOGIC;
    axi_awv_awr_flag_reg_0 : in STD_LOGIC;
    axi_arv_arr_flag_reg_0 : in STD_LOGIC;
    axi_wready_reg_1 : in STD_LOGIC;
    axi_awready_reg_1 : in STD_LOGIC;
    axi_bvalid_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0_S00_AXI is
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_9_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_24\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_25\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_26\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_27\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_28\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_29\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_30\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_31\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[22][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[23][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[35][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[37][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[41][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[46][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[56][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[58][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[62][31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_buff : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_buff[0]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[0]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[10]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[11]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[12]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[13]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[14]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[15]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[16]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[17]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[18]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[19]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[1]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[20]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[21]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[22]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[23]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[24]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[25]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[26]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[27]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_12_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_13_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_14_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_15_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[28]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[29]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[2]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[30]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_12_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_13_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_14_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_15_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[31]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[3]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[4]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[5]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[6]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[7]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[8]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_10_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_11_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_8_n_0\ : STD_LOGIC;
  signal \B_buff[9]_i_9_n_0\ : STD_LOGIC;
  signal \B_buff_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \B_buff_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \B_buff_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \B_buff_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \B_buff_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \B_buff_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \B_buff_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[0]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[10]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[11]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[12]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[13]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[14]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[15]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[16]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[17]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[18]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[19]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[1]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[20]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[21]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[22]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[23]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[24]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[25]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[26]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[27]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[28]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[29]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[2]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[30]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_15_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_16_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_18_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_19_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_20_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_21_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_22_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_23_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_24_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_25_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_26_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_28_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_29_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_30_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_31_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_32_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_33_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_34_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_35_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_36_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_37_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_38_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_39_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[31]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[3]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[4]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[5]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[6]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[7]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_13_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_14_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[8]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_10_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_7_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_8_n_0\ : STD_LOGIC;
  signal \G_buff[9]_i_9_n_0\ : STD_LOGIC;
  signal \G_buff__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \G_buff_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_27_n_1\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_27_n_2\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_27_n_3\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \G_buff_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \G_buff_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \G_buff_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \G_buff_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \G_buff_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal R_buff : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \R_buff[0]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[0]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[10]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[11]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[12]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[13]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_57_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[14]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[15]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[16]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[17]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[18]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[19]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[1]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[20]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[21]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[22]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[23]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[24]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[25]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[26]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[27]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[28]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[29]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[2]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[30]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_100_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_102_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_103_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_104_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_105_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_106_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_107_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_108_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_109_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_110_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_111_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_112_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_113_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_114_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_115_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_116_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_117_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_118_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_119_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_120_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_121_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_122_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_123_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_124_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_125_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_126_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_127_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_128_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_129_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_130_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_131_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_132_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_133_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_134_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_135_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_136_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_137_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_138_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_139_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_140_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_141_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_142_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_143_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_144_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_145_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_146_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_147_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_148_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_149_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_150_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_151_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_152_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_153_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_154_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_155_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_156_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_157_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_158_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_159_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_160_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_161_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_162_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_163_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_164_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_165_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_166_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_167_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_168_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_169_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_170_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_171_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_172_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_57_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_59_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_60_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_61_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_62_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_63_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_64_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_65_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_66_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_67_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_68_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_69_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_70_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_71_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_72_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_73_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_74_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_75_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_76_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_77_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_78_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_79_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_80_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_82_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_83_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_84_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_85_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_87_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_88_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_89_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_90_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_92_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_93_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_94_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_95_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_97_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_98_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_99_n_0\ : STD_LOGIC;
  signal \R_buff[31]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[3]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[4]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[5]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[6]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[7]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[8]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_10_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_12_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_13_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_14_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_16_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_17_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_18_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_19_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_21_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_22_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_23_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_25_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_26_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_27_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_29_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_30_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_31_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_32_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_33_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_34_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_35_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_36_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_37_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_39_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_3_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_40_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_41_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_42_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_44_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_45_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_46_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_47_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_49_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_50_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_51_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_52_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_54_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_55_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_56_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_5_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_6_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff[9]_i_9_n_0\ : STD_LOGIC;
  signal \R_buff_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_101_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_101_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_101_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_101_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_15_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_15_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_15_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_28_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_28_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_28_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_38_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_38_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_38_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_48_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_48_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_48_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_53_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_53_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_53_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_53_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_58_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_58_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_58_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_58_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_81_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_81_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_81_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_86_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_86_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_86_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_86_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_91_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_91_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_91_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_91_n_3\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_96_n_0\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_96_n_1\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_96_n_2\ : STD_LOGIC;
  signal \R_buff_reg[31]_i_96_n_3\ : STD_LOGIC;
  signal \R_buff_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \R_buff_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_araddr0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal axi_araddr1 : STD_LOGIC;
  signal axi_araddr11_out : STD_LOGIC;
  signal axi_araddr3 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_araddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_14_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_araddr[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_araddr[9]_i_9_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \axi_araddr_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \axi_araddr_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \axi_araddr_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \axi_araddr_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \axi_araddr_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \axi_araddr_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal axi_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_arlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_arlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_arlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_arready_i_3_n_0 : STD_LOGIC;
  signal axi_arready_i_4_n_0 : STD_LOGIC;
  signal axi_arready_i_5_n_0 : STD_LOGIC;
  signal axi_arready_i_6_n_0 : STD_LOGIC;
  signal axi_arready_i_7_n_0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \^axi_arv_arr_flag\ : STD_LOGIC;
  signal axi_awaddr0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal axi_awaddr3 : STD_LOGIC;
  signal \axi_awaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_awaddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_14_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_awaddr[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_awaddr[9]_i_9_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \axi_awaddr_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \axi_awaddr_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \axi_awaddr_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \axi_awaddr_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \axi_awaddr_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \axi_awaddr_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \axi_awaddr_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \axi_awaddr_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_awlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_awlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_awlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \^axi_awv_awr_flag\ : STD_LOGIC;
  signal axi_rlast0 : STD_LOGIC;
  signal axi_rlast_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \counter_PWM[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_PWM[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_PWM[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_PWM_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \counter_PWM_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_PWM_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_PWM_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_PWM_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_PWM_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_PWM_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_PWM_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_PWM_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_rgb : STD_LOGIC;
  signal \counter_rgb[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_rgb[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_11_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_12_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_13_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_14_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_15_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_16_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_17_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_18_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_20_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_21_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_22_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_23_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_24_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_25_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_26_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_27_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_29_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_30_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_31_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_32_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_33_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_34_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_35_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_36_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_37_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_38_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_39_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_40_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_41_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_42_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_4_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_5_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_6_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_7_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_8_n_0\ : STD_LOGIC;
  signal \counter_rgb[31]_i_9_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep__7_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_28_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_28_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_28_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_rgb_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_rgb_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_rgb_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_rgb_reg_n_0_[9]\ : STD_LOGIC;
  signal cronometer1 : STD_LOGIC;
  signal \cronometer[0]_i_2_n_0\ : STD_LOGIC;
  signal cronometer_reg : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \cronometer_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cronometer_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cronometer_reg_n_0_[0]\ : STD_LOGIC;
  signal \cronometer_reg_n_0_[1]\ : STD_LOGIC;
  signal \cronometer_reg_n_0_[2]\ : STD_LOGIC;
  signal \cronometer_reg_n_0_[3]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal mem_address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal number1 : STD_LOGIC;
  signal \number[0]_i_11_n_0\ : STD_LOGIC;
  signal \number[0]_i_12_n_0\ : STD_LOGIC;
  signal \number[0]_i_13_n_0\ : STD_LOGIC;
  signal \number[0]_i_14_n_0\ : STD_LOGIC;
  signal \number[0]_i_16_n_0\ : STD_LOGIC;
  signal \number[0]_i_17_n_0\ : STD_LOGIC;
  signal \number[0]_i_18_n_0\ : STD_LOGIC;
  signal \number[0]_i_19_n_0\ : STD_LOGIC;
  signal \number[0]_i_20_n_0\ : STD_LOGIC;
  signal \number[0]_i_21_n_0\ : STD_LOGIC;
  signal \number[0]_i_22_n_0\ : STD_LOGIC;
  signal \number[0]_i_23_n_0\ : STD_LOGIC;
  signal \number[0]_i_24_n_0\ : STD_LOGIC;
  signal \number[0]_i_25_n_0\ : STD_LOGIC;
  signal \number[0]_i_4_n_0\ : STD_LOGIC;
  signal \number[0]_i_6_n_0\ : STD_LOGIC;
  signal \number[0]_i_7_n_0\ : STD_LOGIC;
  signal \number[0]_i_8_n_0\ : STD_LOGIC;
  signal \number[0]_i_9_n_0\ : STD_LOGIC;
  signal number_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \number_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \number_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \number_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \number_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \number_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \number_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \number_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \number_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \number_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \number_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \number_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \number_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \number_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \number_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \number_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \number_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \number_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \number_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \number_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \number_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \number_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \number_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \number_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \number_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \number_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in12_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in18_out : STD_LOGIC;
  signal p_0_in20_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal p_9_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal reg_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_data[0]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[0]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[10]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[12]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[13]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[14]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[15]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[16]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[18]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[19]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[22]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[23]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[24]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[25]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[27]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[29]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[2]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[31]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[3]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[4]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[5]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[6]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[7]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_26_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_27_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_28_n_0\ : STD_LOGIC;
  signal \reg_data[8]_i_29_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_14_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_15_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_16_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_17_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_18_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_19_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_20_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_21_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_22_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_23_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_24_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_25_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \reg_data_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_data_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_data_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \reg_data_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \reg_data_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \reg_data_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \reg_in[10]_106\ : STD_LOGIC;
  signal \reg_in[11]_105\ : STD_LOGIC;
  signal \reg_in[12]_104\ : STD_LOGIC;
  signal \reg_in[13]_111\ : STD_LOGIC;
  signal \reg_in[14]_103\ : STD_LOGIC;
  signal \reg_in[15]_102\ : STD_LOGIC;
  signal \reg_in[16]_129\ : STD_LOGIC;
  signal \reg_in[17]_127\ : STD_LOGIC;
  signal \reg_in[18]_123\ : STD_LOGIC;
  signal \reg_in[19]_80\ : STD_LOGIC;
  signal \reg_in[1]_116\ : STD_LOGIC;
  signal \reg_in[20]_126\ : STD_LOGIC;
  signal \reg_in[21]_78\ : STD_LOGIC;
  signal \reg_in[22]_76\ : STD_LOGIC;
  signal \reg_in[23]_98\ : STD_LOGIC;
  signal \reg_in[24]_125\ : STD_LOGIC;
  signal \reg_in[25]_128\ : STD_LOGIC;
  signal \reg_in[26]_121\ : STD_LOGIC;
  signal \reg_in[27]_97\ : STD_LOGIC;
  signal \reg_in[28]_124\ : STD_LOGIC;
  signal \reg_in[29]_91\ : STD_LOGIC;
  signal \reg_in[2]_110\ : STD_LOGIC;
  signal \reg_in[30]_85\ : STD_LOGIC;
  signal \reg_in[31]_101\ : STD_LOGIC;
  signal \reg_in[32]_74\ : STD_LOGIC;
  signal \reg_in[33]_73\ : STD_LOGIC;
  signal \reg_in[34]_69\ : STD_LOGIC;
  signal \reg_in[35]_79\ : STD_LOGIC;
  signal \reg_in[36]_72\ : STD_LOGIC;
  signal \reg_in[37]_77\ : STD_LOGIC;
  signal \reg_in[38]_75\ : STD_LOGIC;
  signal \reg_in[39]_93\ : STD_LOGIC;
  signal \reg_in[3]_109\ : STD_LOGIC;
  signal \reg_in[40]_71\ : STD_LOGIC;
  signal \reg_in[41]_67\ : STD_LOGIC;
  signal \reg_in[42]_68\ : STD_LOGIC;
  signal \reg_in[43]_96\ : STD_LOGIC;
  signal \reg_in[44]_70\ : STD_LOGIC;
  signal \reg_in[45]_90\ : STD_LOGIC;
  signal \reg_in[46]_84\ : STD_LOGIC;
  signal \reg_in[47]_100\ : STD_LOGIC;
  signal \reg_in[48]_118\ : STD_LOGIC;
  signal \reg_in[49]_120\ : STD_LOGIC;
  signal \reg_in[4]_115\ : STD_LOGIC;
  signal \reg_in[50]_122\ : STD_LOGIC;
  signal \reg_in[51]_95\ : STD_LOGIC;
  signal \reg_in[52]_119\ : STD_LOGIC;
  signal \reg_in[53]_89\ : STD_LOGIC;
  signal \reg_in[54]_83\ : STD_LOGIC;
  signal \reg_in[55]_92\ : STD_LOGIC;
  signal \reg_in[56]_117\ : STD_LOGIC;
  signal \reg_in[57]_88\ : STD_LOGIC;
  signal \reg_in[58]_82\ : STD_LOGIC;
  signal \reg_in[59]_94\ : STD_LOGIC;
  signal \reg_in[5]_114\ : STD_LOGIC;
  signal \reg_in[60]_87\ : STD_LOGIC;
  signal \reg_in[61]_86\ : STD_LOGIC;
  signal \reg_in[62]_81\ : STD_LOGIC;
  signal \reg_in[63]_99\ : STD_LOGIC;
  signal \reg_in[6]_108\ : STD_LOGIC;
  signal \reg_in[7]_107\ : STD_LOGIC;
  signal \reg_in[8]_113\ : STD_LOGIC;
  signal \reg_in[9]_112\ : STD_LOGIC;
  signal rgb_B_INST_0_i_10_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_10_n_1 : STD_LOGIC;
  signal rgb_B_INST_0_i_10_n_2 : STD_LOGIC;
  signal rgb_B_INST_0_i_10_n_3 : STD_LOGIC;
  signal rgb_B_INST_0_i_11_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_12_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_13_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_14_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_15_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_16_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_17_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_18_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_19_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_19_n_1 : STD_LOGIC;
  signal rgb_B_INST_0_i_19_n_2 : STD_LOGIC;
  signal rgb_B_INST_0_i_19_n_3 : STD_LOGIC;
  signal rgb_B_INST_0_i_1_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_1_n_1 : STD_LOGIC;
  signal rgb_B_INST_0_i_1_n_2 : STD_LOGIC;
  signal rgb_B_INST_0_i_1_n_3 : STD_LOGIC;
  signal rgb_B_INST_0_i_20_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_21_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_22_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_23_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_24_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_25_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_26_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_27_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_28_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_29_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_2_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_30_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_31_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_32_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_33_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_34_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_35_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_3_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_4_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_5_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_6_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_7_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_8_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_i_9_n_0 : STD_LOGIC;
  signal rgb_B_INST_0_n_1 : STD_LOGIC;
  signal rgb_B_INST_0_n_2 : STD_LOGIC;
  signal rgb_B_INST_0_n_3 : STD_LOGIC;
  signal rgb_G_INST_0_i_10_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_10_n_1 : STD_LOGIC;
  signal rgb_G_INST_0_i_10_n_2 : STD_LOGIC;
  signal rgb_G_INST_0_i_10_n_3 : STD_LOGIC;
  signal rgb_G_INST_0_i_11_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_12_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_13_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_14_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_15_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_16_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_17_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_18_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_19_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_19_n_1 : STD_LOGIC;
  signal rgb_G_INST_0_i_19_n_2 : STD_LOGIC;
  signal rgb_G_INST_0_i_19_n_3 : STD_LOGIC;
  signal rgb_G_INST_0_i_1_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_1_n_1 : STD_LOGIC;
  signal rgb_G_INST_0_i_1_n_2 : STD_LOGIC;
  signal rgb_G_INST_0_i_1_n_3 : STD_LOGIC;
  signal rgb_G_INST_0_i_20_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_21_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_22_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_23_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_24_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_25_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_26_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_27_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_28_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_29_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_2_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_30_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_31_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_32_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_33_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_34_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_35_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_3_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_4_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_5_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_6_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_7_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_8_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_i_9_n_0 : STD_LOGIC;
  signal rgb_G_INST_0_n_1 : STD_LOGIC;
  signal rgb_G_INST_0_n_2 : STD_LOGIC;
  signal rgb_G_INST_0_n_3 : STD_LOGIC;
  signal rgb_R_INST_0_i_10_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_10_n_1 : STD_LOGIC;
  signal rgb_R_INST_0_i_10_n_2 : STD_LOGIC;
  signal rgb_R_INST_0_i_10_n_3 : STD_LOGIC;
  signal rgb_R_INST_0_i_11_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_12_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_13_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_14_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_15_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_16_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_17_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_18_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_19_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_19_n_1 : STD_LOGIC;
  signal rgb_R_INST_0_i_19_n_2 : STD_LOGIC;
  signal rgb_R_INST_0_i_19_n_3 : STD_LOGIC;
  signal rgb_R_INST_0_i_1_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_1_n_1 : STD_LOGIC;
  signal rgb_R_INST_0_i_1_n_2 : STD_LOGIC;
  signal rgb_R_INST_0_i_1_n_3 : STD_LOGIC;
  signal rgb_R_INST_0_i_20_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_21_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_22_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_23_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_24_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_25_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_26_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_27_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_28_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_29_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_2_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_30_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_31_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_32_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_33_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_34_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_35_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_3_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_4_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_5_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_6_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_7_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_8_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_i_9_n_0 : STD_LOGIC;
  signal rgb_R_INST_0_n_1 : STD_LOGIC;
  signal rgb_R_INST_0_n_2 : STD_LOGIC;
  signal rgb_R_INST_0_n_3 : STD_LOGIC;
  signal \^s00_axi_rlast\ : STD_LOGIC;
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_G_buff_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_G_buff_reg[31]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_G_buff_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_G_buff_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_101_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_R_buff_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_R_buff_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_58_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_R_buff_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_R_buff_reg[31]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_araddr_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_araddr_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_awaddr_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_awaddr_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_PWM_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_PWM_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_rgb_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_rgb_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_rgb_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_rgb_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_rgb_reg[31]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_rgb_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_rgb_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cronometer_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_number_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_number_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_number_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_number_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_number_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_number_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_number_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_rgb_B_INST_0_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_B_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_B_INST_0_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_B_INST_0_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_G_INST_0_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_G_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_G_INST_0_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_G_INST_0_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_R_INST_0_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_R_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_R_INST_0_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rgb_R_INST_0_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is "BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\ : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2\ : label is "soft_lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 2048;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is "BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is "RAM_TDP";
  attribute bram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 0;
  attribute bram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 1023;
  attribute bram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 0;
  attribute bram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 7;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 1023;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 768;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 2048;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is "BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is "RAM_TDP";
  attribute bram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 0;
  attribute bram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 1023;
  attribute bram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 0;
  attribute bram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 7;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 1023;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 768;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 2048;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is "BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is "RAM_TDP";
  attribute bram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 0;
  attribute bram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 1023;
  attribute bram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 0;
  attribute bram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 7;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 1023;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 768;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\ : label is 7;
  attribute SOFT_HLUTNM of \G_buff[3]_i_2\ : label is "soft_lutpair6";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \G_buff_reg[31]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \G_buff_reg[31]_i_27\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \G_buff_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \G_buff_reg[31]_i_6\ : label is 11;
  attribute SOFT_HLUTNM of \R_buff[0]_i_10\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \R_buff[0]_i_11\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \R_buff[0]_i_12\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \R_buff[0]_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \R_buff[0]_i_14\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \R_buff[0]_i_15\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \R_buff[0]_i_16\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \R_buff[0]_i_17\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \R_buff[0]_i_18\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \R_buff[0]_i_19\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \R_buff[0]_i_20\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \R_buff[0]_i_22\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \R_buff[0]_i_23\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \R_buff[0]_i_24\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \R_buff[0]_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \R_buff[10]_i_10\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \R_buff[10]_i_11\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \R_buff[10]_i_12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \R_buff[10]_i_13\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \R_buff[10]_i_14\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \R_buff[10]_i_15\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \R_buff[10]_i_16\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \R_buff[10]_i_17\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \R_buff[10]_i_18\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \R_buff[10]_i_19\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \R_buff[10]_i_20\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \R_buff[10]_i_21\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \R_buff[10]_i_22\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \R_buff[10]_i_23\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \R_buff[10]_i_24\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \R_buff[10]_i_9\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \R_buff[11]_i_10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \R_buff[11]_i_11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \R_buff[11]_i_12\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \R_buff[11]_i_13\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \R_buff[11]_i_14\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \R_buff[11]_i_15\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \R_buff[11]_i_16\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \R_buff[11]_i_17\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \R_buff[11]_i_18\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \R_buff[11]_i_19\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \R_buff[11]_i_20\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \R_buff[11]_i_21\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \R_buff[11]_i_22\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \R_buff[11]_i_23\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \R_buff[11]_i_24\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \R_buff[11]_i_9\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \R_buff[12]_i_10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \R_buff[12]_i_11\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \R_buff[12]_i_12\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \R_buff[12]_i_13\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \R_buff[12]_i_14\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \R_buff[12]_i_15\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \R_buff[12]_i_16\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \R_buff[12]_i_17\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \R_buff[12]_i_18\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \R_buff[12]_i_19\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \R_buff[12]_i_20\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \R_buff[12]_i_21\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \R_buff[12]_i_22\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \R_buff[12]_i_23\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \R_buff[12]_i_24\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \R_buff[12]_i_9\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \R_buff[13]_i_10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \R_buff[13]_i_11\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \R_buff[13]_i_12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \R_buff[13]_i_13\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \R_buff[13]_i_14\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \R_buff[13]_i_15\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \R_buff[13]_i_16\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \R_buff[13]_i_17\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \R_buff[13]_i_18\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \R_buff[13]_i_19\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \R_buff[13]_i_20\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \R_buff[13]_i_21\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \R_buff[13]_i_22\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \R_buff[13]_i_23\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \R_buff[13]_i_24\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \R_buff[13]_i_9\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \R_buff[14]_i_10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \R_buff[14]_i_11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \R_buff[14]_i_12\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \R_buff[14]_i_13\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \R_buff[14]_i_14\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \R_buff[14]_i_15\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \R_buff[14]_i_16\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \R_buff[14]_i_17\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \R_buff[14]_i_18\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \R_buff[14]_i_19\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \R_buff[14]_i_20\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \R_buff[14]_i_21\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \R_buff[14]_i_22\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \R_buff[14]_i_23\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \R_buff[14]_i_24\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \R_buff[14]_i_9\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \R_buff[15]_i_10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \R_buff[15]_i_11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \R_buff[15]_i_12\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \R_buff[15]_i_13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \R_buff[15]_i_14\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \R_buff[15]_i_15\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \R_buff[15]_i_16\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \R_buff[15]_i_17\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \R_buff[15]_i_18\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \R_buff[15]_i_19\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \R_buff[15]_i_20\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \R_buff[15]_i_21\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \R_buff[15]_i_22\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \R_buff[15]_i_23\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \R_buff[15]_i_24\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \R_buff[15]_i_9\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \R_buff[16]_i_10\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \R_buff[16]_i_11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \R_buff[16]_i_12\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \R_buff[16]_i_13\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \R_buff[16]_i_14\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \R_buff[16]_i_15\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \R_buff[16]_i_16\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \R_buff[16]_i_17\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \R_buff[16]_i_18\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \R_buff[16]_i_19\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \R_buff[16]_i_20\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \R_buff[16]_i_21\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \R_buff[16]_i_22\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \R_buff[16]_i_23\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \R_buff[16]_i_24\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \R_buff[16]_i_9\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \R_buff[17]_i_10\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \R_buff[17]_i_11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \R_buff[17]_i_12\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \R_buff[17]_i_13\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \R_buff[17]_i_14\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \R_buff[17]_i_15\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \R_buff[17]_i_16\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \R_buff[17]_i_17\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \R_buff[17]_i_18\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \R_buff[17]_i_19\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \R_buff[17]_i_20\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \R_buff[17]_i_21\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \R_buff[17]_i_22\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \R_buff[17]_i_23\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \R_buff[17]_i_24\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \R_buff[17]_i_9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \R_buff[18]_i_10\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \R_buff[18]_i_11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \R_buff[18]_i_12\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \R_buff[18]_i_13\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \R_buff[18]_i_14\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \R_buff[18]_i_15\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \R_buff[18]_i_16\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \R_buff[18]_i_17\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \R_buff[18]_i_18\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \R_buff[18]_i_19\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \R_buff[18]_i_20\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \R_buff[18]_i_21\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \R_buff[18]_i_22\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \R_buff[18]_i_23\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \R_buff[18]_i_24\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \R_buff[18]_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \R_buff[19]_i_10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \R_buff[19]_i_11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \R_buff[19]_i_12\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \R_buff[19]_i_13\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \R_buff[19]_i_14\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \R_buff[19]_i_15\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \R_buff[19]_i_16\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \R_buff[19]_i_17\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \R_buff[19]_i_18\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \R_buff[19]_i_19\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \R_buff[19]_i_20\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \R_buff[19]_i_21\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \R_buff[19]_i_22\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \R_buff[19]_i_23\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \R_buff[19]_i_24\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \R_buff[19]_i_9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \R_buff[1]_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \R_buff[1]_i_11\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \R_buff[1]_i_12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \R_buff[1]_i_13\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \R_buff[1]_i_14\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \R_buff[1]_i_15\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \R_buff[1]_i_16\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \R_buff[1]_i_17\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \R_buff[1]_i_18\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \R_buff[1]_i_19\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \R_buff[1]_i_20\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \R_buff[1]_i_21\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \R_buff[1]_i_22\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \R_buff[1]_i_23\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \R_buff[1]_i_24\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \R_buff[1]_i_9\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \R_buff[20]_i_10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \R_buff[20]_i_11\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \R_buff[20]_i_12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \R_buff[20]_i_13\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \R_buff[20]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \R_buff[20]_i_15\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \R_buff[20]_i_16\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \R_buff[20]_i_17\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \R_buff[20]_i_18\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \R_buff[20]_i_19\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \R_buff[20]_i_20\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \R_buff[20]_i_21\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \R_buff[20]_i_22\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \R_buff[20]_i_23\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \R_buff[20]_i_24\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \R_buff[20]_i_9\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \R_buff[21]_i_10\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \R_buff[21]_i_11\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \R_buff[21]_i_12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \R_buff[21]_i_13\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \R_buff[21]_i_14\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \R_buff[21]_i_15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \R_buff[21]_i_16\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \R_buff[21]_i_17\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \R_buff[21]_i_18\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \R_buff[21]_i_19\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \R_buff[21]_i_20\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \R_buff[21]_i_21\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \R_buff[21]_i_23\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \R_buff[21]_i_24\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \R_buff[21]_i_9\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \R_buff[22]_i_10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \R_buff[22]_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \R_buff[22]_i_12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \R_buff[22]_i_13\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \R_buff[22]_i_14\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \R_buff[22]_i_15\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \R_buff[22]_i_16\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \R_buff[22]_i_17\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \R_buff[22]_i_18\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \R_buff[22]_i_19\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \R_buff[22]_i_20\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \R_buff[22]_i_21\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \R_buff[22]_i_22\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \R_buff[22]_i_23\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \R_buff[22]_i_24\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \R_buff[22]_i_9\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \R_buff[23]_i_10\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \R_buff[23]_i_11\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \R_buff[23]_i_12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \R_buff[23]_i_13\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \R_buff[23]_i_14\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \R_buff[23]_i_15\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \R_buff[23]_i_16\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \R_buff[23]_i_17\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \R_buff[23]_i_18\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \R_buff[23]_i_19\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \R_buff[23]_i_20\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \R_buff[23]_i_21\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \R_buff[23]_i_22\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \R_buff[23]_i_23\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \R_buff[23]_i_24\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \R_buff[23]_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \R_buff[24]_i_10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \R_buff[24]_i_11\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \R_buff[24]_i_12\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \R_buff[24]_i_13\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \R_buff[24]_i_14\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \R_buff[24]_i_15\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \R_buff[24]_i_16\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \R_buff[24]_i_17\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \R_buff[24]_i_18\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \R_buff[24]_i_19\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \R_buff[24]_i_20\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \R_buff[24]_i_21\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \R_buff[24]_i_22\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \R_buff[24]_i_23\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \R_buff[24]_i_24\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \R_buff[24]_i_9\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \R_buff[25]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \R_buff[25]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \R_buff[25]_i_12\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \R_buff[25]_i_13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \R_buff[25]_i_14\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \R_buff[25]_i_15\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \R_buff[25]_i_16\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \R_buff[25]_i_17\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \R_buff[25]_i_18\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \R_buff[25]_i_19\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \R_buff[25]_i_20\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \R_buff[25]_i_21\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \R_buff[25]_i_22\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \R_buff[25]_i_23\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \R_buff[25]_i_24\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \R_buff[25]_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \R_buff[26]_i_10\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \R_buff[26]_i_11\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \R_buff[26]_i_12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \R_buff[26]_i_13\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \R_buff[26]_i_14\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \R_buff[26]_i_15\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \R_buff[26]_i_16\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \R_buff[26]_i_17\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \R_buff[26]_i_18\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \R_buff[26]_i_19\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \R_buff[26]_i_20\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \R_buff[26]_i_21\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \R_buff[26]_i_22\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \R_buff[26]_i_23\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \R_buff[26]_i_24\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \R_buff[26]_i_9\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \R_buff[27]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \R_buff[27]_i_11\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \R_buff[27]_i_12\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \R_buff[27]_i_13\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \R_buff[27]_i_14\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \R_buff[27]_i_15\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \R_buff[27]_i_16\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \R_buff[27]_i_17\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \R_buff[27]_i_18\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \R_buff[27]_i_19\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \R_buff[27]_i_20\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \R_buff[27]_i_21\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \R_buff[27]_i_22\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \R_buff[27]_i_23\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \R_buff[27]_i_24\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \R_buff[27]_i_9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \R_buff[28]_i_10\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \R_buff[28]_i_11\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \R_buff[28]_i_12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \R_buff[28]_i_13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \R_buff[28]_i_14\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \R_buff[28]_i_15\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \R_buff[28]_i_16\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \R_buff[28]_i_17\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \R_buff[28]_i_24\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \R_buff[28]_i_25\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \R_buff[28]_i_26\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \R_buff[28]_i_27\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \R_buff[29]_i_10\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \R_buff[29]_i_11\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \R_buff[29]_i_12\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \R_buff[29]_i_13\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \R_buff[29]_i_14\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \R_buff[29]_i_15\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \R_buff[29]_i_16\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \R_buff[29]_i_17\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \R_buff[29]_i_18\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \R_buff[29]_i_19\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \R_buff[29]_i_20\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \R_buff[29]_i_21\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \R_buff[29]_i_22\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \R_buff[29]_i_23\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \R_buff[29]_i_24\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \R_buff[29]_i_9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \R_buff[2]_i_10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \R_buff[2]_i_11\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \R_buff[2]_i_12\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \R_buff[2]_i_13\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \R_buff[2]_i_14\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \R_buff[2]_i_15\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \R_buff[2]_i_16\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \R_buff[2]_i_17\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \R_buff[2]_i_18\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \R_buff[2]_i_19\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \R_buff[2]_i_20\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \R_buff[2]_i_21\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \R_buff[2]_i_22\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \R_buff[2]_i_23\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \R_buff[2]_i_24\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \R_buff[2]_i_9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \R_buff[30]_i_10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \R_buff[30]_i_11\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \R_buff[30]_i_12\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \R_buff[30]_i_13\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \R_buff[30]_i_14\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \R_buff[30]_i_15\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \R_buff[30]_i_16\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \R_buff[30]_i_17\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \R_buff[30]_i_18\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \R_buff[30]_i_19\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \R_buff[30]_i_20\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \R_buff[30]_i_21\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \R_buff[30]_i_22\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \R_buff[30]_i_23\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \R_buff[30]_i_24\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \R_buff[30]_i_9\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \R_buff[31]_i_63\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \R_buff[31]_i_64\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \R_buff[31]_i_66\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \R_buff[31]_i_68\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \R_buff[31]_i_69\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \R_buff[31]_i_70\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \R_buff[31]_i_71\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \R_buff[31]_i_72\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \R_buff[31]_i_73\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \R_buff[31]_i_74\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \R_buff[31]_i_75\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \R_buff[31]_i_76\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \R_buff[31]_i_77\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \R_buff[31]_i_78\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \R_buff[31]_i_79\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \R_buff[31]_i_80\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \R_buff[3]_i_10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \R_buff[3]_i_11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \R_buff[3]_i_12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \R_buff[3]_i_13\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \R_buff[3]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \R_buff[3]_i_15\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \R_buff[3]_i_16\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \R_buff[3]_i_17\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \R_buff[3]_i_18\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \R_buff[3]_i_19\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \R_buff[3]_i_20\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \R_buff[3]_i_21\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \R_buff[3]_i_22\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \R_buff[3]_i_23\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \R_buff[3]_i_24\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \R_buff[3]_i_9\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \R_buff[4]_i_10\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \R_buff[4]_i_11\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \R_buff[4]_i_12\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \R_buff[4]_i_13\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \R_buff[4]_i_14\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \R_buff[4]_i_15\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \R_buff[4]_i_16\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \R_buff[4]_i_17\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \R_buff[4]_i_18\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \R_buff[4]_i_19\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \R_buff[4]_i_20\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \R_buff[4]_i_21\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \R_buff[4]_i_22\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \R_buff[4]_i_23\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \R_buff[4]_i_24\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \R_buff[4]_i_9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \R_buff[5]_i_10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \R_buff[5]_i_11\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \R_buff[5]_i_12\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \R_buff[5]_i_13\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \R_buff[5]_i_14\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \R_buff[5]_i_15\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \R_buff[5]_i_16\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \R_buff[5]_i_17\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \R_buff[5]_i_18\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \R_buff[5]_i_19\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \R_buff[5]_i_20\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \R_buff[5]_i_21\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \R_buff[5]_i_22\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \R_buff[5]_i_23\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \R_buff[5]_i_24\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \R_buff[5]_i_9\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \R_buff[6]_i_10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \R_buff[6]_i_11\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \R_buff[6]_i_12\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \R_buff[6]_i_13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \R_buff[6]_i_14\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \R_buff[6]_i_15\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \R_buff[6]_i_16\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \R_buff[6]_i_17\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \R_buff[6]_i_18\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \R_buff[6]_i_19\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \R_buff[6]_i_20\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \R_buff[6]_i_21\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \R_buff[6]_i_22\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \R_buff[6]_i_23\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \R_buff[6]_i_24\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \R_buff[6]_i_9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \R_buff[7]_i_10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \R_buff[7]_i_11\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \R_buff[7]_i_12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \R_buff[7]_i_13\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \R_buff[7]_i_14\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \R_buff[7]_i_15\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \R_buff[7]_i_16\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \R_buff[7]_i_17\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \R_buff[7]_i_18\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \R_buff[7]_i_19\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \R_buff[7]_i_20\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \R_buff[7]_i_21\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \R_buff[7]_i_22\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \R_buff[7]_i_23\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \R_buff[7]_i_24\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \R_buff[7]_i_9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \R_buff[8]_i_10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \R_buff[8]_i_11\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \R_buff[8]_i_12\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \R_buff[8]_i_13\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \R_buff[8]_i_14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \R_buff[8]_i_15\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \R_buff[8]_i_16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \R_buff[8]_i_17\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \R_buff[8]_i_18\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \R_buff[8]_i_19\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \R_buff[8]_i_20\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \R_buff[8]_i_21\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \R_buff[8]_i_22\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \R_buff[8]_i_23\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \R_buff[8]_i_24\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \R_buff[8]_i_9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \R_buff[9]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \R_buff[9]_i_11\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \R_buff[9]_i_12\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \R_buff[9]_i_13\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \R_buff[9]_i_14\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \R_buff[9]_i_15\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \R_buff[9]_i_16\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \R_buff[9]_i_17\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \R_buff[9]_i_18\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \R_buff[9]_i_19\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \R_buff[9]_i_20\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \R_buff[9]_i_21\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \R_buff[9]_i_22\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \R_buff[9]_i_23\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \R_buff[9]_i_24\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \R_buff[9]_i_9\ : label is "soft_lutpair52";
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_101\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_53\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_58\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_81\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_86\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_91\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \R_buff_reg[31]_i_96\ : label is 11;
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_araddr[6]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_araddr[7]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_araddr[8]_i_14\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \axi_araddr_reg[5]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \axi_araddr_reg[8]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \axi_araddr_reg[9]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \axi_arlen_cntr[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_awaddr[6]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_awaddr[7]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_awaddr[8]_i_14\ : label is "soft_lutpair7";
  attribute ADDER_THRESHOLD of \axi_awaddr_reg[5]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \axi_awaddr_reg[8]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \axi_awaddr_reg[9]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \axi_awlen_cntr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[7]_i_3\ : label is "soft_lutpair12";
  attribute ADDER_THRESHOLD of \counter_PWM_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_PWM_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_PWM_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_PWM_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_PWM_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \counter_rgb[31]_i_17\ : label is "soft_lutpair6";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__0\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__1\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__2\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__3\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__4\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__5\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__6\ : label is "counter_rgb_reg[0]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[0]_rep__7\ : label is "counter_rgb_reg[0]";
  attribute ADDER_THRESHOLD of \counter_rgb_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_rgb_reg[16]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__0\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__1\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__2\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__3\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__4\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__5\ : label is "counter_rgb_reg[1]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[1]_rep__6\ : label is "counter_rgb_reg[1]";
  attribute ADDER_THRESHOLD of \counter_rgb_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_rgb_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_rgb_reg[28]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \counter_rgb_reg[2]\ : label is "counter_rgb_reg[2]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[2]_rep\ : label is "counter_rgb_reg[2]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[2]_rep__0\ : label is "counter_rgb_reg[2]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[2]_rep__1\ : label is "counter_rgb_reg[2]";
  attribute ADDER_THRESHOLD of \counter_rgb_reg[31]_i_3\ : label is 35;
  attribute ORIG_CELL_NAME of \counter_rgb_reg[3]\ : label is "counter_rgb_reg[3]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[3]_rep\ : label is "counter_rgb_reg[3]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[3]_rep__0\ : label is "counter_rgb_reg[3]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[4]\ : label is "counter_rgb_reg[4]";
  attribute ADDER_THRESHOLD of \counter_rgb_reg[4]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \counter_rgb_reg[4]_rep\ : label is "counter_rgb_reg[4]";
  attribute ORIG_CELL_NAME of \counter_rgb_reg[4]_rep__0\ : label is "counter_rgb_reg[4]";
  attribute ADDER_THRESHOLD of \counter_rgb_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \cronometer_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cronometer_reg[8]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \number_reg[0]\ : label is "number_reg[0]";
  attribute ADDER_THRESHOLD of \number_reg[0]_i_2\ : label is 11;
  attribute ORIG_CELL_NAME of \number_reg[0]_rep\ : label is "number_reg[0]";
  attribute ORIG_CELL_NAME of \number_reg[0]_rep__0\ : label is "number_reg[0]";
  attribute ORIG_CELL_NAME of \number_reg[0]_rep__1\ : label is "number_reg[0]";
  attribute ADDER_THRESHOLD of \number_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \number_reg[16]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \number_reg[1]\ : label is "number_reg[1]";
  attribute ORIG_CELL_NAME of \number_reg[1]_rep\ : label is "number_reg[1]";
  attribute ORIG_CELL_NAME of \number_reg[1]_rep__0\ : label is "number_reg[1]";
  attribute ORIG_CELL_NAME of \number_reg[1]_rep__1\ : label is "number_reg[1]";
  attribute ORIG_CELL_NAME of \number_reg[1]_rep__2\ : label is "number_reg[1]";
  attribute ORIG_CELL_NAME of \number_reg[1]_rep__3\ : label is "number_reg[1]";
  attribute ADDER_THRESHOLD of \number_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \number_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \number_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \number_reg[2]\ : label is "number_reg[2]";
  attribute ORIG_CELL_NAME of \number_reg[2]_rep\ : label is "number_reg[2]";
  attribute ADDER_THRESHOLD of \number_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \number_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_B_INST_0 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_B_INST_0_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_B_INST_0_i_10 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_B_INST_0_i_19 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_G_INST_0 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_G_INST_0_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_G_INST_0_i_10 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_G_INST_0_i_19 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_R_INST_0 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_R_INST_0_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_R_INST_0_i_10 : label is 11;
  attribute COMPARATOR_THRESHOLD of rgb_R_INST_0_i_19 : label is 11;
  attribute SOFT_HLUTNM of \s00_axi_rdata[0]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \s00_axi_rdata[10]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \s00_axi_rdata[11]_INST_0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \s00_axi_rdata[12]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \s00_axi_rdata[13]_INST_0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \s00_axi_rdata[14]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \s00_axi_rdata[15]_INST_0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \s00_axi_rdata[16]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \s00_axi_rdata[17]_INST_0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \s00_axi_rdata[18]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s00_axi_rdata[19]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s00_axi_rdata[1]_INST_0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \s00_axi_rdata[20]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s00_axi_rdata[21]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s00_axi_rdata[22]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s00_axi_rdata[23]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s00_axi_rdata[24]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s00_axi_rdata[25]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s00_axi_rdata[26]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s00_axi_rdata[27]_INST_0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s00_axi_rdata[28]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s00_axi_rdata[29]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s00_axi_rdata[2]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \s00_axi_rdata[30]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s00_axi_rdata[31]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s00_axi_rdata[3]_INST_0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \s00_axi_rdata[4]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \s00_axi_rdata[5]_INST_0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \s00_axi_rdata[6]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \s00_axi_rdata[7]_INST_0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \s00_axi_rdata[8]_INST_0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \s00_axi_rdata[9]_INST_0\ : label is "soft_lutpair277";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_arv_arr_flag <= \^axi_arv_arr_flag\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_awv_awr_flag <= \^axi_awv_awr_flag\;
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_rlast <= \^s00_axi_rlast\;
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => s00_axi_wdata(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_24\,
      DOBDO(6) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_25\,
      DOBDO(5) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_26\,
      DOBDO(4) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_27\,
      DOBDO(3) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_28\,
      DOBDO(2) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_29\,
      DOBDO(1) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_30\,
      DOBDO(0) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_31\,
      DOPADOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => s00_axi_wstrb(0),
      ENBWREN => \^axi_arv_arr_flag\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_9_n_0\,
      WEA(0) => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_9_n_0\,
      WEBWE(3 downto 0) => B"0000"
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(9),
      I1 => \axi_awaddr_reg_n_0_[9]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(7)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(8),
      I1 => \axi_awaddr_reg_n_0_[8]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(6)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(7),
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(5)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(6),
      I1 => \axi_awaddr_reg_n_0_[6]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(4)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(5),
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(3)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(4),
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(2)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(3),
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(1)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => L(2),
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      O => mem_address(0)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_wready_reg_0\,
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_i_9_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wstrb(0),
      I3 => mem_address(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I5 => mem_address(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[10][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(3),
      I2 => mem_address(0),
      I3 => mem_address(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[10]_106\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[11][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[11]_105\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[12][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(0),
      I2 => mem_address(2),
      I3 => mem_address(3),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[12]_104\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[13][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mem_address(0),
      I1 => mem_address(2),
      I2 => mem_address(3),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[13]_111\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[14][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(2),
      I2 => mem_address(3),
      I3 => mem_address(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[14]_103\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000553F00000000"
    )
        port map (
      I0 => L(7),
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2_n_0\,
      O => \reg_in[15]_102\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      I1 => mem_address(2),
      I2 => mem_address(3),
      I3 => mem_address(1),
      I4 => mem_address(0),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I2 => mem_address(1),
      I3 => mem_address(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I5 => mem_address(5),
      O => \reg_in[16]_129\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FAF0CFC0CAC0"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => L(5),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => L(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444500000000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\,
      I1 => L(2),
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \^axi_arv_arr_flag\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2_n_0\,
      O => \reg_in[17]_127\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => mem_address(4),
      I1 => s00_axi_wstrb(0),
      I2 => \^axi_wready_reg_0\,
      I3 => s00_axi_wvalid,
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3_n_0\,
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[18][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I2 => mem_address(1),
      I3 => mem_address(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I5 => mem_address(5),
      O => \reg_in[18]_123\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(4),
      I2 => p_0_in20_out,
      I3 => mem_address(0),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_3_n_0\,
      O => \reg_in[19]_80\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAC0"
    )
        port map (
      I0 => L(7),
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I5 => mem_address(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[19][31]_i_3_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(2),
      I2 => mem_address(0),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[1]_116\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[20][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2_n_0\,
      I1 => mem_address(3),
      I2 => mem_address(0),
      I3 => mem_address(2),
      O => \reg_in[20]_126\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(4),
      I2 => p_0_in20_out,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_2_n_0\,
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3_n_0\,
      O => \reg_in[21]_78\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"353F3F3FF5FFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => L(2),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => L(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFAAA"
    )
        port map (
      I0 => mem_address(7),
      I1 => L(8),
      I2 => \axi_awaddr_reg_n_0_[8]\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \^axi_arv_arr_flag\,
      I5 => mem_address(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[22][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(4),
      I2 => p_0_in20_out,
      I3 => mem_address(2),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[22][31]_i_2_n_0\,
      O => \reg_in[22]_76\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[22][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEEFEEEEEE"
    )
        port map (
      I0 => mem_address(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => L(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[22][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[23][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(2),
      I2 => mem_address(3),
      I3 => mem_address(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[23][31]_i_2_n_0\,
      O => \reg_in[23]_98\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[23][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A00000000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      I1 => L(2),
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \^axi_arv_arr_flag\,
      I5 => mem_address(1),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[23][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[24][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2_n_0\,
      I1 => mem_address(2),
      I2 => mem_address(0),
      I3 => mem_address(3),
      O => \reg_in[24]_125\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[25][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => mem_address(0),
      I1 => mem_address(3),
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I3 => mem_address(1),
      I4 => mem_address(2),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3_n_0\,
      O => \reg_in[25]_128\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[26][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(1),
      I4 => mem_address(2),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[21][31]_i_3_n_0\,
      O => \reg_in[26]_121\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(3),
      I2 => mem_address(5),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2_n_0\,
      O => \reg_in[27]_97\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(0),
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      I3 => mem_address(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[28][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_address(2),
      I1 => mem_address(3),
      I2 => mem_address(0),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[17][31]_i_2_n_0\,
      O => \reg_in[28]_124\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(2),
      I2 => mem_address(3),
      I3 => mem_address(0),
      I4 => mem_address(5),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\,
      O => \reg_in[29]_91\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02228AAA"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      I1 => \^axi_arv_arr_flag\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => L(3),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[2][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(2),
      I2 => mem_address(1),
      I3 => mem_address(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[2]_110\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      I1 => mem_address(2),
      I2 => mem_address(4),
      I3 => mem_address(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_3_n_0\,
      O => \reg_in[30]_85\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wstrb(0),
      I3 => mem_address(6),
      I4 => mem_address(7),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553F000000000000"
    )
        port map (
      I0 => L(2),
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      I4 => mem_address(3),
      I5 => mem_address(1),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_3_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[31][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553F000000000000"
    )
        port map (
      I0 => L(7),
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2_n_0\,
      O => \reg_in[31]_101\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(5),
      I2 => p_0_in20_out,
      I3 => mem_address(2),
      I4 => mem_address(3),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_2_n_0\,
      O => \reg_in[32]_74\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEEFEEEEEE"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I1 => mem_address(4),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => L(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444500000000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\,
      I1 => L(2),
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \^axi_arv_arr_flag\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2_n_0\,
      O => \reg_in[33]_73\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => mem_address(5),
      I1 => p_0_in20_out,
      I2 => mem_address(1),
      I3 => mem_address(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[34][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => p_0_in20_out,
      I1 => mem_address(5),
      I2 => mem_address(1),
      I3 => mem_address(2),
      I4 => mem_address(3),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_2_n_0\,
      O => \reg_in[34]_69\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[35][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\,
      I1 => p_0_in20_out,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[35][31]_i_2_n_0\,
      I3 => mem_address(2),
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      O => \reg_in[35]_79\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[35][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"353F3F3FF5FFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => L(3),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => L(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[35][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[36][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2_n_0\,
      I1 => mem_address(3),
      I2 => mem_address(0),
      I3 => mem_address(2),
      O => \reg_in[36]_72\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[37][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\,
      I1 => p_0_in20_out,
      I2 => mem_address(2),
      I3 => mem_address(0),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[37][31]_i_2_n_0\,
      O => \reg_in[37]_77\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[37][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFEEEEEE"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(7),
      I2 => L(8),
      I3 => \axi_awaddr_reg_n_0_[8]\,
      I4 => \^axi_awv_awr_flag\,
      I5 => \^axi_arv_arr_flag\,
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[37][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[38][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(5),
      I2 => p_0_in20_out,
      I3 => mem_address(2),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[32][31]_i_2_n_0\,
      O => \reg_in[38]_75\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[39][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => mem_address(5),
      I1 => mem_address(2),
      I2 => mem_address(4),
      I3 => mem_address(3),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[23][31]_i_2_n_0\,
      O => \reg_in[39]_93\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(2),
      I2 => mem_address(1),
      I3 => mem_address(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[3]_109\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[40][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2_n_0\,
      I1 => mem_address(2),
      I2 => mem_address(0),
      I3 => mem_address(3),
      O => \reg_in[40]_71\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[41][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => mem_address(0),
      I1 => mem_address(3),
      I2 => p_0_in20_out,
      I3 => mem_address(5),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[41][31]_i_2_n_0\,
      O => \reg_in[41]_67\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[41][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEEFEEEEEE"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I1 => mem_address(4),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => L(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[41][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[42][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => p_0_in20_out,
      I1 => mem_address(5),
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_3_n_0\,
      I3 => mem_address(2),
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      O => \reg_in[42]_68\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[43][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(5),
      I2 => mem_address(3),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2_n_0\,
      O => \reg_in[43]_96\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[44][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_address(2),
      I1 => mem_address(3),
      I2 => mem_address(0),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[33][31]_i_2_n_0\,
      O => \reg_in[44]_70\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[45][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_address(5),
      I1 => mem_address(2),
      I2 => mem_address(3),
      I3 => mem_address(0),
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\,
      O => \reg_in[45]_90\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[46][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[46][31]_i_2_n_0\,
      I2 => mem_address(4),
      I3 => mem_address(1),
      I4 => mem_address(3),
      I5 => mem_address(0),
      O => \reg_in[46]_84\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[46][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"353F3F3FF5FFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => L(7),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => L(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[46][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[47][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444500000000000"
    )
        port map (
      I0 => mem_address(4),
      I1 => L(7),
      I2 => \axi_awaddr_reg_n_0_[7]\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \^axi_arv_arr_flag\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2_n_0\,
      O => \reg_in[47]_100\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[48][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[16][31]_i_2_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I2 => mem_address(0),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I5 => mem_address(5),
      O => \reg_in[48]_118\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[49][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I2 => mem_address(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I4 => mem_address(0),
      I5 => mem_address(2),
      O => \reg_in[49]_120\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[4][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(0),
      I2 => mem_address(2),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[4]_115\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I2 => mem_address(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I4 => mem_address(2),
      I5 => mem_address(0),
      O => \reg_in[50]_122\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACFCFCFFAFFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => L(5),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[7]\,
      I5 => L(7),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wstrb(0),
      I3 => mem_address(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FAF0CFC0CAC0"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[8]\,
      I1 => L(8),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[9]\,
      I5 => L(9),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[51][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(5),
      I2 => mem_address(4),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2_n_0\,
      O => \reg_in[51]_95\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[52][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => mem_address(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I3 => mem_address(0),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\,
      O => \reg_in[52]_119\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[53][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(0),
      I2 => mem_address(2),
      I3 => mem_address(5),
      I4 => mem_address(3),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\,
      O => \reg_in[53]_89\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[54][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(0),
      I2 => mem_address(4),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[46][31]_i_2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      O => \reg_in[54]_83\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[55][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_2_n_0\,
      I1 => mem_address(4),
      I2 => mem_address(2),
      I3 => mem_address(1),
      I4 => mem_address(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      O => \reg_in[55]_92\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[56][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(5),
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_3_n_0\,
      I3 => mem_address(3),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[50][31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[56][31]_i_2_n_0\,
      O => \reg_in[56]_117\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[56][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FAF0CFC0CAC0"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => L(4),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => L(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[56][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[57][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(5),
      I4 => mem_address(2),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\,
      O => \reg_in[57]_88\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[58][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(4),
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[58][31]_i_2_n_0\,
      I3 => mem_address(0),
      I4 => mem_address(2),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      O => \reg_in[58]_82\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[58][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"353F3F3FF5FFFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => L(7),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[5]\,
      I5 => L(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[58][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[59][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_address(5),
      I1 => mem_address(3),
      I2 => mem_address(4),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[27][31]_i_2_n_0\,
      O => \reg_in[59]_94\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[5][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mem_address(3),
      I1 => mem_address(0),
      I2 => mem_address(2),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[5]_114\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[60][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => mem_address(5),
      I1 => mem_address(2),
      I2 => mem_address(0),
      I3 => mem_address(3),
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\,
      O => \reg_in[60]_87\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[61][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mem_address(4),
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(2),
      I4 => mem_address(5),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[29][31]_i_2_n_0\,
      O => \reg_in[61]_86\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[62][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mem_address(5),
      I1 => mem_address(0),
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[62][31]_i_2_n_0\,
      I3 => mem_address(4),
      I4 => mem_address(1),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[30][31]_i_2_n_0\,
      O => \reg_in[62]_81\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[62][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0C0C00A000000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => L(4),
      I2 => \^axi_arv_arr_flag\,
      I3 => \^axi_awv_awr_flag\,
      I4 => \axi_awaddr_reg_n_0_[5]\,
      I5 => L(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[62][31]_i_2_n_0\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[63][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0000000000000"
    )
        port map (
      I0 => L(7),
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \^axi_awv_awr_flag\,
      I3 => \^axi_arv_arr_flag\,
      I4 => mem_address(4),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[15][31]_i_2_n_0\,
      O => \reg_in[63]_99\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[6][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(2),
      I2 => mem_address(0),
      I3 => mem_address(3),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[6]_108\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[7][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mem_address(1),
      I1 => mem_address(0),
      I2 => mem_address(2),
      I3 => mem_address(3),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[7]_107\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[8][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => mem_address(2),
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[8]_113\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[9][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mem_address(2),
      I1 => mem_address(0),
      I2 => mem_address(3),
      I3 => mem_address(1),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_2_n_0\,
      O => \reg_in[9]_112\
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in[0][31]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[10]_106\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[11]_105\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[12]_104\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[13]_111\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[14]_103\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[15]_102\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[16]_129\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[17]_127\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[18]_123\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[19]_80\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[1]_116\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[20]_126\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[21]_78\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[22]_76\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[23]_98\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[24]_125\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[25]_128\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[26]_121\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[27]_97\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[28]_124\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[29]_91\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[2]_110\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[30]_85\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[31]_101\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[32]_74\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[33]_73\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[34]_69\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[35]_79\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[36]_72\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[37]_77\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[38]_75\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[39]_93\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[3]_109\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[40]_71\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[41]_67\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[42]_68\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[43]_96\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[44]_70\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[45]_90\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[46]_84\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[47]_100\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[48]_118\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[49]_120\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[4]_115\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[50]_122\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[51]_95\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[52]_119\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[53]_89\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[54]_83\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[55]_92\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[56]_117\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[57]_88\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[58]_82\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[59]_94\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[5]_114\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[60]_87\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[61]_86\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[62]_81\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[63]_99\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[6]_108\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[7]_107\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[8]_113\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(10),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(11),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(12),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(13),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(14),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(15),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(16),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(17),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(18),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(19),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(20),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(21),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(22),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(23),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(24),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(25),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(26),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(27),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(28),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(29),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(30),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(31),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(8),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_in[9]_112\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(9),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => s00_axi_wdata(15 downto 8),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => p_0_in18_out,
      ENBWREN => \^axi_arv_arr_flag\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => s00_axi_wdata(23 downto 16),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => p_0_in15_out,
      ENBWREN => \^axi_arv_arr_flag\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => mem_address(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => s00_axi_aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => s00_axi_wdata(31 downto 24),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => p_0_in12_out,
      ENBWREN => \^axi_arv_arr_flag\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in12_out
    );
\B_buff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I2 => \B_buff[0]_i_2_n_0\,
      I3 => \B_buff_reg[0]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[0]_i_1_n_0\
    );
\B_buff[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_30_n_0\,
      I1 => \R_buff[0]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[0]_i_32_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[0]_i_31_n_0\,
      O => \B_buff[0]_i_10_n_0\
    );
\B_buff[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_26_n_0\,
      I1 => \R_buff[0]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[0]_i_28_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[0]_i_27_n_0\,
      O => \B_buff[0]_i_11_n_0\
    );
\B_buff[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[0]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[0]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[0]_i_2_n_0\
    );
\B_buff[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_24_n_0\,
      I1 => \R_buff[0]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[0]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[0]_i_19_n_0\,
      O => \B_buff[0]_i_6_n_0\
    );
\B_buff[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_20_n_0\,
      I1 => \R_buff[0]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[0]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[0]_i_23_n_0\,
      O => \B_buff[0]_i_7_n_0\
    );
\B_buff[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_38_n_0\,
      I1 => \R_buff[0]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[0]_i_40_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[0]_i_39_n_0\,
      O => \B_buff[0]_i_8_n_0\
    );
\B_buff[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_34_n_0\,
      I1 => \R_buff[0]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[0]_i_36_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[0]_i_35_n_0\,
      O => \B_buff[0]_i_9_n_0\
    );
\B_buff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[10]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[10]_i_3_n_0\,
      O => \B_buff[10]_i_1_n_0\
    );
\B_buff[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_26_n_0\,
      I1 => \R_buff[10]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[10]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[10]_i_27_n_0\,
      O => \B_buff[10]_i_10_n_0\
    );
\B_buff[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_30_n_0\,
      I1 => \R_buff[10]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[10]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[10]_i_31_n_0\,
      O => \B_buff[10]_i_11_n_0\
    );
\B_buff[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[10]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[10]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      O => \B_buff[10]_i_3_n_0\
    );
\B_buff[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_24_n_0\,
      I1 => \R_buff[10]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[10]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[10]_i_19_n_0\,
      O => \B_buff[10]_i_4_n_0\
    );
\B_buff[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_20_n_0\,
      I1 => \R_buff[10]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[10]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[10]_i_23_n_0\,
      O => \B_buff[10]_i_5_n_0\
    );
\B_buff[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_34_n_0\,
      I1 => \R_buff[10]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[10]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[10]_i_35_n_0\,
      O => \B_buff[10]_i_8_n_0\
    );
\B_buff[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_38_n_0\,
      I1 => \R_buff[10]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[10]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[10]_i_39_n_0\,
      O => \B_buff[10]_i_9_n_0\
    );
\B_buff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[11]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[11]_i_3_n_0\,
      O => \B_buff[11]_i_1_n_0\
    );
\B_buff[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_30_n_0\,
      I1 => \R_buff[11]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[11]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[11]_i_31_n_0\,
      O => \B_buff[11]_i_10_n_0\
    );
\B_buff[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_26_n_0\,
      I1 => \R_buff[11]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[11]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[11]_i_27_n_0\,
      O => \B_buff[11]_i_11_n_0\
    );
\B_buff[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[11]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[11]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      O => \B_buff[11]_i_3_n_0\
    );
\B_buff[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_24_n_0\,
      I1 => \R_buff[11]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[11]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[11]_i_19_n_0\,
      O => \B_buff[11]_i_4_n_0\
    );
\B_buff[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_20_n_0\,
      I1 => \R_buff[11]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[11]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[11]_i_23_n_0\,
      O => \B_buff[11]_i_5_n_0\
    );
\B_buff[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_34_n_0\,
      I1 => \R_buff[11]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[11]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[11]_i_35_n_0\,
      O => \B_buff[11]_i_8_n_0\
    );
\B_buff[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_38_n_0\,
      I1 => \R_buff[11]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[11]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[11]_i_39_n_0\,
      O => \B_buff[11]_i_9_n_0\
    );
\B_buff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I2 => \B_buff[12]_i_2_n_0\,
      I3 => \B_buff_reg[12]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[12]_i_1_n_0\
    );
\B_buff[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_30_n_0\,
      I1 => \R_buff[12]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[12]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[12]_i_31_n_0\,
      O => \B_buff[12]_i_10_n_0\
    );
\B_buff[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_26_n_0\,
      I1 => \R_buff[12]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[12]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[12]_i_27_n_0\,
      O => \B_buff[12]_i_11_n_0\
    );
\B_buff[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[12]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[12]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[12]_i_2_n_0\
    );
\B_buff[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_24_n_0\,
      I1 => \R_buff[12]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[12]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[12]_i_19_n_0\,
      O => \B_buff[12]_i_6_n_0\
    );
\B_buff[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_20_n_0\,
      I1 => \R_buff[12]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[12]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[12]_i_23_n_0\,
      O => \B_buff[12]_i_7_n_0\
    );
\B_buff[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_38_n_0\,
      I1 => \R_buff[12]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[12]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[12]_i_39_n_0\,
      O => \B_buff[12]_i_8_n_0\
    );
\B_buff[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_34_n_0\,
      I1 => \R_buff[12]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[12]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[12]_i_35_n_0\,
      O => \B_buff[12]_i_9_n_0\
    );
\B_buff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I2 => \B_buff[13]_i_2_n_0\,
      I3 => \B_buff_reg[13]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[13]_i_1_n_0\
    );
\B_buff[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_30_n_0\,
      I1 => \R_buff[13]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[13]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[13]_i_31_n_0\,
      O => \B_buff[13]_i_10_n_0\
    );
\B_buff[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_26_n_0\,
      I1 => \R_buff[13]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[13]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[13]_i_27_n_0\,
      O => \B_buff[13]_i_11_n_0\
    );
\B_buff[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[13]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[13]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[13]_i_2_n_0\
    );
\B_buff[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_24_n_0\,
      I1 => \R_buff[13]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[13]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[13]_i_19_n_0\,
      O => \B_buff[13]_i_6_n_0\
    );
\B_buff[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_20_n_0\,
      I1 => \R_buff[13]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[13]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[13]_i_23_n_0\,
      O => \B_buff[13]_i_7_n_0\
    );
\B_buff[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_38_n_0\,
      I1 => \R_buff[13]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[13]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[13]_i_39_n_0\,
      O => \B_buff[13]_i_8_n_0\
    );
\B_buff[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_34_n_0\,
      I1 => \R_buff[13]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[13]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[13]_i_35_n_0\,
      O => \B_buff[13]_i_9_n_0\
    );
\B_buff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[14]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[14]_i_3_n_0\,
      O => \B_buff[14]_i_1_n_0\
    );
\B_buff[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_27_n_0\,
      I1 => \R_buff[14]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[14]_i_29_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[14]_i_28_n_0\,
      O => \B_buff[14]_i_10_n_0\
    );
\B_buff[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_31_n_0\,
      I1 => \R_buff[14]_i_30_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[14]_i_33_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[14]_i_32_n_0\,
      O => \B_buff[14]_i_11_n_0\
    );
\B_buff[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[14]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[14]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      O => \B_buff[14]_i_3_n_0\
    );
\B_buff[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_24_n_0\,
      I1 => \R_buff[14]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[14]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[14]_i_19_n_0\,
      O => \B_buff[14]_i_4_n_0\
    );
\B_buff[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_20_n_0\,
      I1 => \R_buff[14]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[14]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[14]_i_23_n_0\,
      O => \B_buff[14]_i_5_n_0\
    );
\B_buff[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_35_n_0\,
      I1 => \R_buff[14]_i_34_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[14]_i_37_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[14]_i_36_n_0\,
      O => \B_buff[14]_i_8_n_0\
    );
\B_buff[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_39_n_0\,
      I1 => \R_buff[14]_i_38_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[14]_i_41_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[14]_i_40_n_0\,
      O => \B_buff[14]_i_9_n_0\
    );
\B_buff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[15]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[15]_i_3_n_0\,
      O => \B_buff[15]_i_1_n_0\
    );
\B_buff[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_30_n_0\,
      I1 => \R_buff[15]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[15]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[15]_i_31_n_0\,
      O => \B_buff[15]_i_10_n_0\
    );
\B_buff[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_26_n_0\,
      I1 => \R_buff[15]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[15]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[15]_i_27_n_0\,
      O => \B_buff[15]_i_11_n_0\
    );
\B_buff[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[15]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[15]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      O => \B_buff[15]_i_3_n_0\
    );
\B_buff[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_24_n_0\,
      I1 => \R_buff[15]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[15]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[15]_i_19_n_0\,
      O => \B_buff[15]_i_4_n_0\
    );
\B_buff[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_20_n_0\,
      I1 => \R_buff[15]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[15]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[15]_i_23_n_0\,
      O => \B_buff[15]_i_5_n_0\
    );
\B_buff[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_34_n_0\,
      I1 => \R_buff[15]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[15]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[15]_i_35_n_0\,
      O => \B_buff[15]_i_8_n_0\
    );
\B_buff[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_38_n_0\,
      I1 => \R_buff[15]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[15]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[15]_i_39_n_0\,
      O => \B_buff[15]_i_9_n_0\
    );
\B_buff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I2 => \B_buff[16]_i_2_n_0\,
      I3 => \B_buff_reg[16]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[16]_i_1_n_0\
    );
\B_buff[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_30_n_0\,
      I1 => \R_buff[16]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[16]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[16]_i_31_n_0\,
      O => \B_buff[16]_i_10_n_0\
    );
\B_buff[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_26_n_0\,
      I1 => \R_buff[16]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[16]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[16]_i_27_n_0\,
      O => \B_buff[16]_i_11_n_0\
    );
\B_buff[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[16]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[16]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[16]_i_2_n_0\
    );
\B_buff[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_24_n_0\,
      I1 => \R_buff[16]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[16]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[16]_i_19_n_0\,
      O => \B_buff[16]_i_6_n_0\
    );
\B_buff[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_20_n_0\,
      I1 => \R_buff[16]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[16]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[16]_i_23_n_0\,
      O => \B_buff[16]_i_7_n_0\
    );
\B_buff[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_38_n_0\,
      I1 => \R_buff[16]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[16]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[16]_i_39_n_0\,
      O => \B_buff[16]_i_8_n_0\
    );
\B_buff[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_34_n_0\,
      I1 => \R_buff[16]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[16]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[16]_i_35_n_0\,
      O => \B_buff[16]_i_9_n_0\
    );
\B_buff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[17]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[17]_i_3_n_0\,
      O => \B_buff[17]_i_1_n_0\
    );
\B_buff[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_26_n_0\,
      I1 => \R_buff[17]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[17]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[17]_i_27_n_0\,
      O => \B_buff[17]_i_10_n_0\
    );
\B_buff[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_30_n_0\,
      I1 => \R_buff[17]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[17]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[17]_i_31_n_0\,
      O => \B_buff[17]_i_11_n_0\
    );
\B_buff[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[17]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[17]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      O => \B_buff[17]_i_3_n_0\
    );
\B_buff[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_24_n_0\,
      I1 => \R_buff[17]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[17]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[17]_i_19_n_0\,
      O => \B_buff[17]_i_4_n_0\
    );
\B_buff[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_20_n_0\,
      I1 => \R_buff[17]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[17]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[17]_i_23_n_0\,
      O => \B_buff[17]_i_5_n_0\
    );
\B_buff[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_34_n_0\,
      I1 => \R_buff[17]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[17]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[17]_i_35_n_0\,
      O => \B_buff[17]_i_8_n_0\
    );
\B_buff[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_38_n_0\,
      I1 => \R_buff[17]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[17]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[17]_i_39_n_0\,
      O => \B_buff[17]_i_9_n_0\
    );
\B_buff[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[18]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[18]_i_3_n_0\,
      O => \B_buff[18]_i_1_n_0\
    );
\B_buff[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_26_n_0\,
      I1 => \R_buff[18]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[18]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[18]_i_27_n_0\,
      O => \B_buff[18]_i_10_n_0\
    );
\B_buff[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_30_n_0\,
      I1 => \R_buff[18]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[18]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[18]_i_31_n_0\,
      O => \B_buff[18]_i_11_n_0\
    );
\B_buff[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[18]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[18]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      O => \B_buff[18]_i_3_n_0\
    );
\B_buff[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_24_n_0\,
      I1 => \R_buff[18]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[18]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[18]_i_19_n_0\,
      O => \B_buff[18]_i_4_n_0\
    );
\B_buff[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_20_n_0\,
      I1 => \R_buff[18]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[18]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[18]_i_23_n_0\,
      O => \B_buff[18]_i_5_n_0\
    );
\B_buff[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_34_n_0\,
      I1 => \R_buff[18]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[18]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[18]_i_35_n_0\,
      O => \B_buff[18]_i_8_n_0\
    );
\B_buff[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_38_n_0\,
      I1 => \R_buff[18]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[18]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[18]_i_39_n_0\,
      O => \B_buff[18]_i_9_n_0\
    );
\B_buff[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I2 => \B_buff[19]_i_2_n_0\,
      I3 => \B_buff_reg[19]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[19]_i_1_n_0\
    );
\B_buff[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_30_n_0\,
      I1 => \R_buff[19]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[19]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[19]_i_31_n_0\,
      O => \B_buff[19]_i_10_n_0\
    );
\B_buff[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_26_n_0\,
      I1 => \R_buff[19]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[19]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[19]_i_27_n_0\,
      O => \B_buff[19]_i_11_n_0\
    );
\B_buff[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[19]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[19]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[19]_i_2_n_0\
    );
\B_buff[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_24_n_0\,
      I1 => \R_buff[19]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[19]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[19]_i_19_n_0\,
      O => \B_buff[19]_i_6_n_0\
    );
\B_buff[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_20_n_0\,
      I1 => \R_buff[19]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[19]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[19]_i_23_n_0\,
      O => \B_buff[19]_i_7_n_0\
    );
\B_buff[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_38_n_0\,
      I1 => \R_buff[19]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[19]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[19]_i_39_n_0\,
      O => \B_buff[19]_i_8_n_0\
    );
\B_buff[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_34_n_0\,
      I1 => \R_buff[19]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[19]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[19]_i_35_n_0\,
      O => \B_buff[19]_i_9_n_0\
    );
\B_buff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[1]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[1]_i_3_n_0\,
      O => \B_buff[1]_i_1_n_0\
    );
\B_buff[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_26_n_0\,
      I1 => \R_buff[1]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[1]_i_28_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[1]_i_27_n_0\,
      O => \B_buff[1]_i_10_n_0\
    );
\B_buff[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_30_n_0\,
      I1 => \R_buff[1]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[1]_i_32_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[1]_i_31_n_0\,
      O => \B_buff[1]_i_11_n_0\
    );
\B_buff[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[1]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[1]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      O => \B_buff[1]_i_3_n_0\
    );
\B_buff[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_24_n_0\,
      I1 => \R_buff[1]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[1]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[1]_i_19_n_0\,
      O => \B_buff[1]_i_4_n_0\
    );
\B_buff[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_20_n_0\,
      I1 => \R_buff[1]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[1]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[1]_i_23_n_0\,
      O => \B_buff[1]_i_5_n_0\
    );
\B_buff[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_34_n_0\,
      I1 => \R_buff[1]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[1]_i_36_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[1]_i_35_n_0\,
      O => \B_buff[1]_i_8_n_0\
    );
\B_buff[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_38_n_0\,
      I1 => \R_buff[1]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[1]_i_40_n_0\,
      I4 => \R_buff[14]_i_26_n_0\,
      I5 => \R_buff[1]_i_39_n_0\,
      O => \B_buff[1]_i_9_n_0\
    );
\B_buff[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I2 => \B_buff[20]_i_2_n_0\,
      I3 => \B_buff_reg[20]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[20]_i_1_n_0\
    );
\B_buff[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_30_n_0\,
      I1 => \R_buff[20]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[20]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[20]_i_31_n_0\,
      O => \B_buff[20]_i_10_n_0\
    );
\B_buff[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_26_n_0\,
      I1 => \R_buff[20]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[20]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[20]_i_27_n_0\,
      O => \B_buff[20]_i_11_n_0\
    );
\B_buff[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[20]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[20]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[20]_i_2_n_0\
    );
\B_buff[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_24_n_0\,
      I1 => \R_buff[20]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[20]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[20]_i_19_n_0\,
      O => \B_buff[20]_i_6_n_0\
    );
\B_buff[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_20_n_0\,
      I1 => \R_buff[20]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[20]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[20]_i_23_n_0\,
      O => \B_buff[20]_i_7_n_0\
    );
\B_buff[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_38_n_0\,
      I1 => \R_buff[20]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[20]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[20]_i_39_n_0\,
      O => \B_buff[20]_i_8_n_0\
    );
\B_buff[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_34_n_0\,
      I1 => \R_buff[20]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[20]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[20]_i_35_n_0\,
      O => \B_buff[20]_i_9_n_0\
    );
\B_buff[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[21]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[21]_i_3_n_0\,
      O => \B_buff[21]_i_1_n_0\
    );
\B_buff[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_26_n_0\,
      I1 => \R_buff[21]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[21]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[21]_i_27_n_0\,
      O => \B_buff[21]_i_10_n_0\
    );
\B_buff[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_30_n_0\,
      I1 => \R_buff[21]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[21]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[21]_i_31_n_0\,
      O => \B_buff[21]_i_11_n_0\
    );
\B_buff[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[21]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[21]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      O => \B_buff[21]_i_3_n_0\
    );
\B_buff[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_24_n_0\,
      I1 => \R_buff[21]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[21]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[21]_i_19_n_0\,
      O => \B_buff[21]_i_4_n_0\
    );
\B_buff[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_20_n_0\,
      I1 => \R_buff[21]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[21]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[21]_i_23_n_0\,
      O => \B_buff[21]_i_5_n_0\
    );
\B_buff[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_34_n_0\,
      I1 => \R_buff[21]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[21]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[21]_i_35_n_0\,
      O => \B_buff[21]_i_8_n_0\
    );
\B_buff[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_38_n_0\,
      I1 => \R_buff[21]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[21]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[21]_i_39_n_0\,
      O => \B_buff[21]_i_9_n_0\
    );
\B_buff[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I2 => \B_buff[22]_i_2_n_0\,
      I3 => \B_buff_reg[22]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[22]_i_1_n_0\
    );
\B_buff[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_30_n_0\,
      I1 => \R_buff[22]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[22]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[22]_i_31_n_0\,
      O => \B_buff[22]_i_10_n_0\
    );
\B_buff[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_26_n_0\,
      I1 => \R_buff[22]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[22]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[22]_i_27_n_0\,
      O => \B_buff[22]_i_11_n_0\
    );
\B_buff[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[22]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[22]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[22]_i_2_n_0\
    );
\B_buff[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_24_n_0\,
      I1 => \R_buff[22]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[22]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[22]_i_19_n_0\,
      O => \B_buff[22]_i_6_n_0\
    );
\B_buff[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_20_n_0\,
      I1 => \R_buff[22]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[22]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[22]_i_23_n_0\,
      O => \B_buff[22]_i_7_n_0\
    );
\B_buff[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_38_n_0\,
      I1 => \R_buff[22]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[22]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[22]_i_39_n_0\,
      O => \B_buff[22]_i_8_n_0\
    );
\B_buff[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_34_n_0\,
      I1 => \R_buff[22]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[22]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[22]_i_35_n_0\,
      O => \B_buff[22]_i_9_n_0\
    );
\B_buff[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I2 => \B_buff[23]_i_2_n_0\,
      I3 => \B_buff_reg[23]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[23]_i_1_n_0\
    );
\B_buff[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_30_n_0\,
      I1 => \R_buff[23]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[23]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[23]_i_31_n_0\,
      O => \B_buff[23]_i_10_n_0\
    );
\B_buff[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_26_n_0\,
      I1 => \R_buff[23]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[23]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[23]_i_27_n_0\,
      O => \B_buff[23]_i_11_n_0\
    );
\B_buff[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[23]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[23]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[23]_i_2_n_0\
    );
\B_buff[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_24_n_0\,
      I1 => \R_buff[23]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[23]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[23]_i_19_n_0\,
      O => \B_buff[23]_i_6_n_0\
    );
\B_buff[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_20_n_0\,
      I1 => \R_buff[23]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[23]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[23]_i_23_n_0\,
      O => \B_buff[23]_i_7_n_0\
    );
\B_buff[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_38_n_0\,
      I1 => \R_buff[23]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[23]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[23]_i_39_n_0\,
      O => \B_buff[23]_i_8_n_0\
    );
\B_buff[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_34_n_0\,
      I1 => \R_buff[23]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[23]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[23]_i_35_n_0\,
      O => \B_buff[23]_i_9_n_0\
    );
\B_buff[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[24]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[24]_i_3_n_0\,
      O => \B_buff[24]_i_1_n_0\
    );
\B_buff[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_30_n_0\,
      I1 => \R_buff[24]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[24]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[24]_i_31_n_0\,
      O => \B_buff[24]_i_10_n_0\
    );
\B_buff[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_26_n_0\,
      I1 => \R_buff[24]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[24]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[24]_i_27_n_0\,
      O => \B_buff[24]_i_11_n_0\
    );
\B_buff[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[24]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[24]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      O => \B_buff[24]_i_3_n_0\
    );
\B_buff[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_24_n_0\,
      I1 => \R_buff[24]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[24]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[24]_i_19_n_0\,
      O => \B_buff[24]_i_4_n_0\
    );
\B_buff[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_20_n_0\,
      I1 => \R_buff[24]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[24]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[24]_i_23_n_0\,
      O => \B_buff[24]_i_5_n_0\
    );
\B_buff[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_34_n_0\,
      I1 => \R_buff[24]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[24]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[24]_i_35_n_0\,
      O => \B_buff[24]_i_8_n_0\
    );
\B_buff[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_38_n_0\,
      I1 => \R_buff[24]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[24]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[24]_i_39_n_0\,
      O => \B_buff[24]_i_9_n_0\
    );
\B_buff[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[25]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[25]_i_3_n_0\,
      O => \B_buff[25]_i_1_n_0\
    );
\B_buff[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_30_n_0\,
      I1 => \R_buff[25]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[25]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[25]_i_31_n_0\,
      O => \B_buff[25]_i_10_n_0\
    );
\B_buff[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_26_n_0\,
      I1 => \R_buff[25]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[25]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[25]_i_27_n_0\,
      O => \B_buff[25]_i_11_n_0\
    );
\B_buff[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[25]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[25]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      O => \B_buff[25]_i_3_n_0\
    );
\B_buff[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_24_n_0\,
      I1 => \R_buff[25]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[25]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[25]_i_19_n_0\,
      O => \B_buff[25]_i_4_n_0\
    );
\B_buff[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_20_n_0\,
      I1 => \R_buff[25]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[25]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[25]_i_23_n_0\,
      O => \B_buff[25]_i_5_n_0\
    );
\B_buff[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_34_n_0\,
      I1 => \R_buff[25]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[25]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[25]_i_35_n_0\,
      O => \B_buff[25]_i_8_n_0\
    );
\B_buff[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_38_n_0\,
      I1 => \R_buff[25]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[25]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[25]_i_39_n_0\,
      O => \B_buff[25]_i_9_n_0\
    );
\B_buff[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I2 => \B_buff[26]_i_2_n_0\,
      I3 => \B_buff_reg[26]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[26]_i_1_n_0\
    );
\B_buff[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_30_n_0\,
      I1 => \R_buff[26]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[26]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[26]_i_31_n_0\,
      O => \B_buff[26]_i_10_n_0\
    );
\B_buff[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_26_n_0\,
      I1 => \R_buff[26]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[26]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[26]_i_27_n_0\,
      O => \B_buff[26]_i_11_n_0\
    );
\B_buff[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[26]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[26]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[26]_i_2_n_0\
    );
\B_buff[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_24_n_0\,
      I1 => \R_buff[26]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[26]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[26]_i_19_n_0\,
      O => \B_buff[26]_i_6_n_0\
    );
\B_buff[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_20_n_0\,
      I1 => \R_buff[26]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[26]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[26]_i_23_n_0\,
      O => \B_buff[26]_i_7_n_0\
    );
\B_buff[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_38_n_0\,
      I1 => \R_buff[26]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[26]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[26]_i_39_n_0\,
      O => \B_buff[26]_i_8_n_0\
    );
\B_buff[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_34_n_0\,
      I1 => \R_buff[26]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[26]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[26]_i_35_n_0\,
      O => \B_buff[26]_i_9_n_0\
    );
\B_buff[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[27]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[27]_i_3_n_0\,
      O => \B_buff[27]_i_1_n_0\
    );
\B_buff[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_30_n_0\,
      I1 => \R_buff[27]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[27]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[27]_i_31_n_0\,
      O => \B_buff[27]_i_10_n_0\
    );
\B_buff[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_26_n_0\,
      I1 => \R_buff[27]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[27]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[27]_i_27_n_0\,
      O => \B_buff[27]_i_11_n_0\
    );
\B_buff[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[27]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[27]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      O => \B_buff[27]_i_3_n_0\
    );
\B_buff[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_24_n_0\,
      I1 => \R_buff[27]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[27]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[27]_i_19_n_0\,
      O => \B_buff[27]_i_4_n_0\
    );
\B_buff[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_20_n_0\,
      I1 => \R_buff[27]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[27]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[27]_i_23_n_0\,
      O => \B_buff[27]_i_5_n_0\
    );
\B_buff[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_34_n_0\,
      I1 => \R_buff[27]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[27]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[27]_i_35_n_0\,
      O => \B_buff[27]_i_8_n_0\
    );
\B_buff[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_38_n_0\,
      I1 => \R_buff[27]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[27]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[27]_i_39_n_0\,
      O => \B_buff[27]_i_9_n_0\
    );
\B_buff[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I2 => \B_buff[28]_i_2_n_0\,
      I3 => \B_buff_reg[28]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[28]_i_1_n_0\
    );
\B_buff[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_34_n_0\,
      I1 => \R_buff[28]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[28]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[28]_i_35_n_0\,
      O => \B_buff[28]_i_10_n_0\
    );
\B_buff[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_30_n_0\,
      I1 => \R_buff[28]_i_28_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[28]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[28]_i_31_n_0\,
      O => \B_buff[28]_i_11_n_0\
    );
\B_buff[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \G_buff[28]_i_12_n_0\,
      I1 => \R_buff[28]_i_49_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[28]_i_45_n_0\,
      I4 => \R_buff[28]_i_46_n_0\,
      I5 => \counter_rgb_reg[2]_rep__1_n_0\,
      O => \B_buff[28]_i_12_n_0\
    );
\B_buff[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \R_buff[28]_i_52_n_0\,
      I1 => \G_buff[28]_i_11_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[28]_i_22_n_0\,
      I4 => \R_buff[28]_i_21_n_0\,
      I5 => \counter_rgb_reg[2]_rep__1_n_0\,
      O => \B_buff[28]_i_13_n_0\
    );
\B_buff[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \R_buff[28]_i_50_n_0\,
      I1 => \R_buff[28]_i_51_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[28]_i_47_n_0\,
      I4 => \R_buff[28]_i_48_n_0\,
      I5 => \counter_rgb_reg[2]_rep__1_n_0\,
      O => \B_buff[28]_i_14_n_0\
    );
\B_buff[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \R_buff[28]_i_53_n_0\,
      I1 => \R_buff[28]_i_54_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[28]_i_19_n_0\,
      I4 => \R_buff[28]_i_18_n_0\,
      I5 => \counter_rgb_reg[2]_rep__1_n_0\,
      O => \B_buff[28]_i_15_n_0\
    );
\B_buff[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[28]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[28]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[28]_i_2_n_0\
    );
\B_buff[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_42_n_0\,
      I1 => \R_buff[28]_i_41_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[28]_i_44_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[28]_i_43_n_0\,
      O => \B_buff[28]_i_8_n_0\
    );
\B_buff[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_38_n_0\,
      I1 => \R_buff[28]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[28]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[28]_i_39_n_0\,
      O => \B_buff[28]_i_9_n_0\
    );
\B_buff[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I2 => \B_buff[29]_i_2_n_0\,
      I3 => \B_buff_reg[29]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[29]_i_1_n_0\
    );
\B_buff[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_30_n_0\,
      I1 => \R_buff[29]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[29]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[29]_i_31_n_0\,
      O => \B_buff[29]_i_10_n_0\
    );
\B_buff[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_26_n_0\,
      I1 => \R_buff[29]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[29]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[29]_i_27_n_0\,
      O => \B_buff[29]_i_11_n_0\
    );
\B_buff[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[29]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[29]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[29]_i_2_n_0\
    );
\B_buff[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_24_n_0\,
      I1 => \R_buff[29]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[29]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[29]_i_19_n_0\,
      O => \B_buff[29]_i_6_n_0\
    );
\B_buff[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_20_n_0\,
      I1 => \R_buff[29]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[29]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[29]_i_23_n_0\,
      O => \B_buff[29]_i_7_n_0\
    );
\B_buff[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_38_n_0\,
      I1 => \R_buff[29]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[29]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[29]_i_39_n_0\,
      O => \B_buff[29]_i_8_n_0\
    );
\B_buff[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_34_n_0\,
      I1 => \R_buff[29]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[29]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[29]_i_35_n_0\,
      O => \B_buff[29]_i_9_n_0\
    );
\B_buff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I2 => \B_buff[2]_i_2_n_0\,
      I3 => \B_buff_reg[2]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[2]_i_1_n_0\
    );
\B_buff[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_30_n_0\,
      I1 => \R_buff[2]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[2]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[2]_i_31_n_0\,
      O => \B_buff[2]_i_10_n_0\
    );
\B_buff[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_26_n_0\,
      I1 => \R_buff[2]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[2]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[2]_i_27_n_0\,
      O => \B_buff[2]_i_11_n_0\
    );
\B_buff[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[2]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[2]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[2]_i_2_n_0\
    );
\B_buff[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_24_n_0\,
      I1 => \R_buff[2]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[2]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[2]_i_19_n_0\,
      O => \B_buff[2]_i_6_n_0\
    );
\B_buff[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_20_n_0\,
      I1 => \R_buff[2]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[2]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[2]_i_23_n_0\,
      O => \B_buff[2]_i_7_n_0\
    );
\B_buff[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_38_n_0\,
      I1 => \R_buff[2]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[2]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[2]_i_39_n_0\,
      O => \B_buff[2]_i_8_n_0\
    );
\B_buff[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_34_n_0\,
      I1 => \R_buff[2]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[2]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[2]_i_35_n_0\,
      O => \B_buff[2]_i_9_n_0\
    );
\B_buff[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I2 => \B_buff[30]_i_2_n_0\,
      I3 => \B_buff_reg[30]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[30]_i_1_n_0\
    );
\B_buff[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_30_n_0\,
      I1 => \R_buff[30]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[30]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[30]_i_31_n_0\,
      O => \B_buff[30]_i_10_n_0\
    );
\B_buff[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_26_n_0\,
      I1 => \R_buff[30]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[30]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[30]_i_27_n_0\,
      O => \B_buff[30]_i_11_n_0\
    );
\B_buff[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[30]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[30]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[30]_i_2_n_0\
    );
\B_buff[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_24_n_0\,
      I1 => \R_buff[30]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[30]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[30]_i_19_n_0\,
      O => \B_buff[30]_i_6_n_0\
    );
\B_buff[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_20_n_0\,
      I1 => \R_buff[30]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[30]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[30]_i_23_n_0\,
      O => \B_buff[30]_i_7_n_0\
    );
\B_buff[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_38_n_0\,
      I1 => \R_buff[30]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[30]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[30]_i_39_n_0\,
      O => \B_buff[30]_i_8_n_0\
    );
\B_buff[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_34_n_0\,
      I1 => \R_buff[30]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[30]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[30]_i_35_n_0\,
      O => \B_buff[30]_i_9_n_0\
    );
\B_buff[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_5_n_1\,
      I2 => \G_buff_reg[31]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[31]_i_1_n_0\
    );
\B_buff[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => \counter_rgb_reg[4]_rep__0_n_0\,
      I1 => \counter_rgb_reg_n_0_[1]\,
      I2 => \counter_rgb_reg[2]_rep__1_n_0\,
      I3 => \counter_rgb_reg_n_0_[3]\,
      O => \B_buff[31]_i_10_n_0\
    );
\B_buff[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_120_n_0\,
      I1 => \R_buff[31]_i_119_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[31]_i_122_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[31]_i_121_n_0\,
      O => \B_buff[31]_i_11_n_0\
    );
\B_buff[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_116_n_0\,
      I1 => \R_buff[31]_i_115_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[31]_i_118_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[31]_i_117_n_0\,
      O => \B_buff[31]_i_12_n_0\
    );
\B_buff[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_112_n_0\,
      I1 => \R_buff[31]_i_111_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[31]_i_114_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[31]_i_113_n_0\,
      O => \B_buff[31]_i_13_n_0\
    );
\B_buff[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_108_n_0\,
      I1 => \R_buff[31]_i_106_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[31]_i_110_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[31]_i_109_n_0\,
      O => \B_buff[31]_i_14_n_0\
    );
\B_buff[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[3]\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      O => \B_buff[31]_i_15_n_0\
    );
\B_buff[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I2 => \B_buff[31]_i_3_n_0\,
      I3 => \B_buff_reg[31]_i_4_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[31]_i_2_n_0\
    );
\B_buff[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[31]_i_5_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[31]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[31]_i_3_n_0\
    );
\B_buff[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666AAAA"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      I2 => \counter_rgb_reg[2]_rep__1_n_0\,
      I3 => \counter_rgb_reg_n_0_[1]\,
      I4 => \counter_rgb_reg[4]_rep__0_n_0\,
      O => \B_buff[31]_i_6_n_0\
    );
\B_buff[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_80_n_0\,
      I1 => \R_buff[31]_i_73_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[31]_i_74_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[31]_i_75_n_0\,
      O => \B_buff[31]_i_8_n_0\
    );
\B_buff[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_76_n_0\,
      I1 => \R_buff[31]_i_77_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[31]_i_78_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[31]_i_79_n_0\,
      O => \B_buff[31]_i_9_n_0\
    );
\B_buff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[3]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[3]_i_3_n_0\,
      O => \B_buff[3]_i_1_n_0\
    );
\B_buff[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_30_n_0\,
      I1 => \R_buff[3]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[3]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[3]_i_31_n_0\,
      O => \B_buff[3]_i_10_n_0\
    );
\B_buff[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_26_n_0\,
      I1 => \R_buff[3]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[3]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[3]_i_27_n_0\,
      O => \B_buff[3]_i_11_n_0\
    );
\B_buff[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[3]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[3]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      O => \B_buff[3]_i_3_n_0\
    );
\B_buff[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_24_n_0\,
      I1 => \R_buff[3]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[3]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[3]_i_19_n_0\,
      O => \B_buff[3]_i_4_n_0\
    );
\B_buff[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_20_n_0\,
      I1 => \R_buff[3]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[3]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[3]_i_23_n_0\,
      O => \B_buff[3]_i_5_n_0\
    );
\B_buff[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_34_n_0\,
      I1 => \R_buff[3]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[3]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[3]_i_35_n_0\,
      O => \B_buff[3]_i_8_n_0\
    );
\B_buff[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_38_n_0\,
      I1 => \R_buff[3]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[3]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[3]_i_39_n_0\,
      O => \B_buff[3]_i_9_n_0\
    );
\B_buff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I2 => \B_buff[4]_i_2_n_0\,
      I3 => \B_buff_reg[4]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[4]_i_1_n_0\
    );
\B_buff[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_30_n_0\,
      I1 => \R_buff[4]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[4]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[4]_i_31_n_0\,
      O => \B_buff[4]_i_10_n_0\
    );
\B_buff[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_26_n_0\,
      I1 => \R_buff[4]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[4]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[4]_i_27_n_0\,
      O => \B_buff[4]_i_11_n_0\
    );
\B_buff[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[4]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[4]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[4]_i_2_n_0\
    );
\B_buff[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_24_n_0\,
      I1 => \R_buff[4]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[4]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[4]_i_19_n_0\,
      O => \B_buff[4]_i_6_n_0\
    );
\B_buff[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_20_n_0\,
      I1 => \R_buff[4]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[4]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[4]_i_23_n_0\,
      O => \B_buff[4]_i_7_n_0\
    );
\B_buff[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_38_n_0\,
      I1 => \R_buff[4]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[4]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[4]_i_39_n_0\,
      O => \B_buff[4]_i_8_n_0\
    );
\B_buff[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_34_n_0\,
      I1 => \R_buff[4]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[4]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[4]_i_35_n_0\,
      O => \B_buff[4]_i_9_n_0\
    );
\B_buff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I2 => \B_buff[5]_i_2_n_0\,
      I3 => \B_buff_reg[5]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[5]_i_1_n_0\
    );
\B_buff[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_30_n_0\,
      I1 => \R_buff[5]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[5]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[5]_i_31_n_0\,
      O => \B_buff[5]_i_10_n_0\
    );
\B_buff[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_26_n_0\,
      I1 => \R_buff[5]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[5]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[5]_i_27_n_0\,
      O => \B_buff[5]_i_11_n_0\
    );
\B_buff[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[5]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[5]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[5]_i_2_n_0\
    );
\B_buff[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_24_n_0\,
      I1 => \R_buff[5]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[5]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[5]_i_19_n_0\,
      O => \B_buff[5]_i_6_n_0\
    );
\B_buff[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_20_n_0\,
      I1 => \R_buff[5]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[5]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[5]_i_23_n_0\,
      O => \B_buff[5]_i_7_n_0\
    );
\B_buff[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_38_n_0\,
      I1 => \R_buff[5]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[5]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[5]_i_39_n_0\,
      O => \B_buff[5]_i_8_n_0\
    );
\B_buff[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_34_n_0\,
      I1 => \R_buff[5]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[5]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[5]_i_35_n_0\,
      O => \B_buff[5]_i_9_n_0\
    );
\B_buff[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I2 => \B_buff[6]_i_2_n_0\,
      I3 => \B_buff_reg[6]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[6]_i_1_n_0\
    );
\B_buff[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_30_n_0\,
      I1 => \R_buff[6]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[6]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[6]_i_31_n_0\,
      O => \B_buff[6]_i_10_n_0\
    );
\B_buff[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_26_n_0\,
      I1 => \R_buff[6]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[6]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[6]_i_27_n_0\,
      O => \B_buff[6]_i_11_n_0\
    );
\B_buff[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[6]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[6]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[6]_i_2_n_0\
    );
\B_buff[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_24_n_0\,
      I1 => \R_buff[6]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[6]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[6]_i_19_n_0\,
      O => \B_buff[6]_i_6_n_0\
    );
\B_buff[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_20_n_0\,
      I1 => \R_buff[6]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[6]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[6]_i_23_n_0\,
      O => \B_buff[6]_i_7_n_0\
    );
\B_buff[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_38_n_0\,
      I1 => \R_buff[6]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[6]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[6]_i_39_n_0\,
      O => \B_buff[6]_i_8_n_0\
    );
\B_buff[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_34_n_0\,
      I1 => \R_buff[6]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[6]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[6]_i_35_n_0\,
      O => \B_buff[6]_i_9_n_0\
    );
\B_buff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I2 => \B_buff[7]_i_2_n_0\,
      I3 => \B_buff_reg[7]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[7]_i_1_n_0\
    );
\B_buff[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_30_n_0\,
      I1 => \R_buff[7]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[7]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[7]_i_31_n_0\,
      O => \B_buff[7]_i_10_n_0\
    );
\B_buff[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_26_n_0\,
      I1 => \R_buff[7]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[7]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[7]_i_27_n_0\,
      O => \B_buff[7]_i_11_n_0\
    );
\B_buff[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[7]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[7]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[7]_i_2_n_0\
    );
\B_buff[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_24_n_0\,
      I1 => \R_buff[7]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[7]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[7]_i_19_n_0\,
      O => \B_buff[7]_i_6_n_0\
    );
\B_buff[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_20_n_0\,
      I1 => \R_buff[7]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[7]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[7]_i_23_n_0\,
      O => \B_buff[7]_i_7_n_0\
    );
\B_buff[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_38_n_0\,
      I1 => \R_buff[7]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[7]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[7]_i_39_n_0\,
      O => \B_buff[7]_i_8_n_0\
    );
\B_buff[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_34_n_0\,
      I1 => \R_buff[7]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[7]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[7]_i_35_n_0\,
      O => \B_buff[7]_i_9_n_0\
    );
\B_buff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_buff_reg[8]_i_2_n_0\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I3 => \G_buff_reg[31]_i_3_n_0\,
      I4 => \B_buff[8]_i_3_n_0\,
      O => \B_buff[8]_i_1_n_0\
    );
\B_buff[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_26_n_0\,
      I1 => \R_buff[8]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[8]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[8]_i_27_n_0\,
      O => \B_buff[8]_i_10_n_0\
    );
\B_buff[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_30_n_0\,
      I1 => \R_buff[8]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[8]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[8]_i_31_n_0\,
      O => \B_buff[8]_i_11_n_0\
    );
\B_buff[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_buff_reg[8]_i_6_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[8]_i_7_n_0\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      O => \B_buff[8]_i_3_n_0\
    );
\B_buff[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_24_n_0\,
      I1 => \R_buff[8]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[8]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[8]_i_19_n_0\,
      O => \B_buff[8]_i_4_n_0\
    );
\B_buff[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_20_n_0\,
      I1 => \R_buff[8]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[8]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[8]_i_23_n_0\,
      O => \B_buff[8]_i_5_n_0\
    );
\B_buff[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_34_n_0\,
      I1 => \R_buff[8]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[8]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[8]_i_35_n_0\,
      O => \B_buff[8]_i_8_n_0\
    );
\B_buff[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_38_n_0\,
      I1 => \R_buff[8]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[8]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[8]_i_39_n_0\,
      O => \B_buff[8]_i_9_n_0\
    );
\B_buff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F8F8"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I2 => \B_buff[9]_i_2_n_0\,
      I3 => \B_buff_reg[9]_i_3_n_0\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      O => \B_buff[9]_i_1_n_0\
    );
\B_buff[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_30_n_0\,
      I1 => \R_buff[9]_i_29_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[9]_i_32_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[9]_i_31_n_0\,
      O => \B_buff[9]_i_10_n_0\
    );
\B_buff[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_26_n_0\,
      I1 => \R_buff[9]_i_25_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[9]_i_28_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[9]_i_27_n_0\,
      O => \B_buff[9]_i_11_n_0\
    );
\B_buff[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \B_buff_reg[9]_i_4_n_0\,
      I1 => \B_buff[31]_i_6_n_0\,
      I2 => \B_buff_reg[9]_i_5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      I4 => \R_buff_reg[31]_i_6_n_1\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \B_buff[9]_i_2_n_0\
    );
\B_buff[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_24_n_0\,
      I1 => \R_buff[9]_i_17_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[9]_i_18_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[9]_i_19_n_0\,
      O => \B_buff[9]_i_6_n_0\
    );
\B_buff[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_20_n_0\,
      I1 => \R_buff[9]_i_21_n_0\,
      I2 => \counter_rgb_reg[4]_rep__0_n_0\,
      I3 => \R_buff[9]_i_22_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[9]_i_23_n_0\,
      O => \B_buff[9]_i_7_n_0\
    );
\B_buff[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_38_n_0\,
      I1 => \R_buff[9]_i_37_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[9]_i_40_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[9]_i_39_n_0\,
      O => \B_buff[9]_i_8_n_0\
    );
\B_buff[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_34_n_0\,
      I1 => \R_buff[9]_i_33_n_0\,
      I2 => \B_buff[31]_i_15_n_0\,
      I3 => \R_buff[9]_i_36_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[9]_i_35_n_0\,
      O => \B_buff[9]_i_9_n_0\
    );
\B_buff_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(0),
      Q => B_buff_out(0),
      R => '0'
    );
\B_buff_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(10),
      Q => B_buff_out(10),
      R => '0'
    );
\B_buff_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(11),
      Q => B_buff_out(11),
      R => '0'
    );
\B_buff_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(12),
      Q => B_buff_out(12),
      R => '0'
    );
\B_buff_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(13),
      Q => B_buff_out(13),
      R => '0'
    );
\B_buff_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(14),
      Q => B_buff_out(14),
      R => '0'
    );
\B_buff_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(15),
      Q => B_buff_out(15),
      R => '0'
    );
\B_buff_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(16),
      Q => B_buff_out(16),
      R => '0'
    );
\B_buff_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(17),
      Q => B_buff_out(17),
      R => '0'
    );
\B_buff_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(18),
      Q => B_buff_out(18),
      R => '0'
    );
\B_buff_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(19),
      Q => B_buff_out(19),
      R => '0'
    );
\B_buff_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(1),
      Q => B_buff_out(1),
      R => '0'
    );
\B_buff_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(20),
      Q => B_buff_out(20),
      R => '0'
    );
\B_buff_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(21),
      Q => B_buff_out(21),
      R => '0'
    );
\B_buff_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(22),
      Q => B_buff_out(22),
      R => '0'
    );
\B_buff_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(23),
      Q => B_buff_out(23),
      R => '0'
    );
\B_buff_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(24),
      Q => B_buff_out(24),
      R => '0'
    );
\B_buff_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(25),
      Q => B_buff_out(25),
      R => '0'
    );
\B_buff_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(26),
      Q => B_buff_out(26),
      R => '0'
    );
\B_buff_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(27),
      Q => B_buff_out(27),
      R => '0'
    );
\B_buff_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(28),
      Q => B_buff_out(28),
      R => '0'
    );
\B_buff_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(29),
      Q => B_buff_out(29),
      R => '0'
    );
\B_buff_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(2),
      Q => B_buff_out(2),
      R => '0'
    );
\B_buff_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(30),
      Q => B_buff_out(30),
      R => '0'
    );
\B_buff_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(31),
      Q => B_buff_out(31),
      R => '0'
    );
\B_buff_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(3),
      Q => B_buff_out(3),
      R => '0'
    );
\B_buff_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(4),
      Q => B_buff_out(4),
      R => '0'
    );
\B_buff_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(5),
      Q => B_buff_out(5),
      R => '0'
    );
\B_buff_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(6),
      Q => B_buff_out(6),
      R => '0'
    );
\B_buff_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(7),
      Q => B_buff_out(7),
      R => '0'
    );
\B_buff_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(8),
      Q => B_buff_out(8),
      R => '0'
    );
\B_buff_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => B_buff(9),
      Q => B_buff_out(9),
      R => '0'
    );
\B_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[0]_i_1_n_0\,
      Q => B_buff(0),
      R => '0'
    );
\B_buff_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[0]_i_6_n_0\,
      I1 => \B_buff[0]_i_7_n_0\,
      O => \B_buff_reg[0]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[0]_i_8_n_0\,
      I1 => \B_buff[0]_i_9_n_0\,
      O => \B_buff_reg[0]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[0]_i_10_n_0\,
      I1 => \B_buff[0]_i_11_n_0\,
      O => \B_buff_reg[0]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[10]_i_1_n_0\,
      Q => B_buff(10),
      R => '0'
    );
\B_buff_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[10]_i_4_n_0\,
      I1 => \B_buff[10]_i_5_n_0\,
      O => \B_buff_reg[10]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[10]_i_8_n_0\,
      I1 => \B_buff[10]_i_9_n_0\,
      O => \B_buff_reg[10]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[10]_i_10_n_0\,
      I1 => \B_buff[10]_i_11_n_0\,
      O => \B_buff_reg[10]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[11]_i_1_n_0\,
      Q => B_buff(11),
      R => '0'
    );
\B_buff_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[11]_i_4_n_0\,
      I1 => \B_buff[11]_i_5_n_0\,
      O => \B_buff_reg[11]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[11]_i_8_n_0\,
      I1 => \B_buff[11]_i_9_n_0\,
      O => \B_buff_reg[11]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[11]_i_10_n_0\,
      I1 => \B_buff[11]_i_11_n_0\,
      O => \B_buff_reg[11]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[12]_i_1_n_0\,
      Q => B_buff(12),
      R => '0'
    );
\B_buff_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[12]_i_6_n_0\,
      I1 => \B_buff[12]_i_7_n_0\,
      O => \B_buff_reg[12]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[12]_i_8_n_0\,
      I1 => \B_buff[12]_i_9_n_0\,
      O => \B_buff_reg[12]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[12]_i_10_n_0\,
      I1 => \B_buff[12]_i_11_n_0\,
      O => \B_buff_reg[12]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[13]_i_1_n_0\,
      Q => B_buff(13),
      R => '0'
    );
\B_buff_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[13]_i_6_n_0\,
      I1 => \B_buff[13]_i_7_n_0\,
      O => \B_buff_reg[13]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[13]_i_8_n_0\,
      I1 => \B_buff[13]_i_9_n_0\,
      O => \B_buff_reg[13]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[13]_i_10_n_0\,
      I1 => \B_buff[13]_i_11_n_0\,
      O => \B_buff_reg[13]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[14]_i_1_n_0\,
      Q => B_buff(14),
      R => '0'
    );
\B_buff_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[14]_i_4_n_0\,
      I1 => \B_buff[14]_i_5_n_0\,
      O => \B_buff_reg[14]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[14]_i_8_n_0\,
      I1 => \B_buff[14]_i_9_n_0\,
      O => \B_buff_reg[14]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[14]_i_10_n_0\,
      I1 => \B_buff[14]_i_11_n_0\,
      O => \B_buff_reg[14]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[15]_i_1_n_0\,
      Q => B_buff(15),
      R => '0'
    );
\B_buff_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[15]_i_4_n_0\,
      I1 => \B_buff[15]_i_5_n_0\,
      O => \B_buff_reg[15]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[15]_i_8_n_0\,
      I1 => \B_buff[15]_i_9_n_0\,
      O => \B_buff_reg[15]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[15]_i_10_n_0\,
      I1 => \B_buff[15]_i_11_n_0\,
      O => \B_buff_reg[15]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[16]_i_1_n_0\,
      Q => B_buff(16),
      R => '0'
    );
\B_buff_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[16]_i_6_n_0\,
      I1 => \B_buff[16]_i_7_n_0\,
      O => \B_buff_reg[16]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[16]_i_8_n_0\,
      I1 => \B_buff[16]_i_9_n_0\,
      O => \B_buff_reg[16]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[16]_i_10_n_0\,
      I1 => \B_buff[16]_i_11_n_0\,
      O => \B_buff_reg[16]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[17]_i_1_n_0\,
      Q => B_buff(17),
      R => '0'
    );
\B_buff_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[17]_i_4_n_0\,
      I1 => \B_buff[17]_i_5_n_0\,
      O => \B_buff_reg[17]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[17]_i_8_n_0\,
      I1 => \B_buff[17]_i_9_n_0\,
      O => \B_buff_reg[17]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[17]_i_10_n_0\,
      I1 => \B_buff[17]_i_11_n_0\,
      O => \B_buff_reg[17]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[18]_i_1_n_0\,
      Q => B_buff(18),
      R => '0'
    );
\B_buff_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[18]_i_4_n_0\,
      I1 => \B_buff[18]_i_5_n_0\,
      O => \B_buff_reg[18]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[18]_i_8_n_0\,
      I1 => \B_buff[18]_i_9_n_0\,
      O => \B_buff_reg[18]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[18]_i_10_n_0\,
      I1 => \B_buff[18]_i_11_n_0\,
      O => \B_buff_reg[18]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[19]_i_1_n_0\,
      Q => B_buff(19),
      R => '0'
    );
\B_buff_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[19]_i_6_n_0\,
      I1 => \B_buff[19]_i_7_n_0\,
      O => \B_buff_reg[19]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[19]_i_8_n_0\,
      I1 => \B_buff[19]_i_9_n_0\,
      O => \B_buff_reg[19]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[19]_i_10_n_0\,
      I1 => \B_buff[19]_i_11_n_0\,
      O => \B_buff_reg[19]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[1]_i_1_n_0\,
      Q => B_buff(1),
      R => '0'
    );
\B_buff_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[1]_i_4_n_0\,
      I1 => \B_buff[1]_i_5_n_0\,
      O => \B_buff_reg[1]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[1]_i_8_n_0\,
      I1 => \B_buff[1]_i_9_n_0\,
      O => \B_buff_reg[1]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[1]_i_10_n_0\,
      I1 => \B_buff[1]_i_11_n_0\,
      O => \B_buff_reg[1]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[20]_i_1_n_0\,
      Q => B_buff(20),
      R => '0'
    );
\B_buff_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[20]_i_6_n_0\,
      I1 => \B_buff[20]_i_7_n_0\,
      O => \B_buff_reg[20]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[20]_i_8_n_0\,
      I1 => \B_buff[20]_i_9_n_0\,
      O => \B_buff_reg[20]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[20]_i_10_n_0\,
      I1 => \B_buff[20]_i_11_n_0\,
      O => \B_buff_reg[20]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[21]_i_1_n_0\,
      Q => B_buff(21),
      R => '0'
    );
\B_buff_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[21]_i_4_n_0\,
      I1 => \B_buff[21]_i_5_n_0\,
      O => \B_buff_reg[21]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[21]_i_8_n_0\,
      I1 => \B_buff[21]_i_9_n_0\,
      O => \B_buff_reg[21]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[21]_i_10_n_0\,
      I1 => \B_buff[21]_i_11_n_0\,
      O => \B_buff_reg[21]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[22]_i_1_n_0\,
      Q => B_buff(22),
      R => '0'
    );
\B_buff_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[22]_i_6_n_0\,
      I1 => \B_buff[22]_i_7_n_0\,
      O => \B_buff_reg[22]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[22]_i_8_n_0\,
      I1 => \B_buff[22]_i_9_n_0\,
      O => \B_buff_reg[22]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[22]_i_10_n_0\,
      I1 => \B_buff[22]_i_11_n_0\,
      O => \B_buff_reg[22]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[23]_i_1_n_0\,
      Q => B_buff(23),
      R => '0'
    );
\B_buff_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[23]_i_6_n_0\,
      I1 => \B_buff[23]_i_7_n_0\,
      O => \B_buff_reg[23]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[23]_i_8_n_0\,
      I1 => \B_buff[23]_i_9_n_0\,
      O => \B_buff_reg[23]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[23]_i_10_n_0\,
      I1 => \B_buff[23]_i_11_n_0\,
      O => \B_buff_reg[23]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[24]_i_1_n_0\,
      Q => B_buff(24),
      R => '0'
    );
\B_buff_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[24]_i_4_n_0\,
      I1 => \B_buff[24]_i_5_n_0\,
      O => \B_buff_reg[24]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[24]_i_8_n_0\,
      I1 => \B_buff[24]_i_9_n_0\,
      O => \B_buff_reg[24]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[24]_i_10_n_0\,
      I1 => \B_buff[24]_i_11_n_0\,
      O => \B_buff_reg[24]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[25]_i_1_n_0\,
      Q => B_buff(25),
      R => '0'
    );
\B_buff_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[25]_i_4_n_0\,
      I1 => \B_buff[25]_i_5_n_0\,
      O => \B_buff_reg[25]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[25]_i_8_n_0\,
      I1 => \B_buff[25]_i_9_n_0\,
      O => \B_buff_reg[25]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[25]_i_10_n_0\,
      I1 => \B_buff[25]_i_11_n_0\,
      O => \B_buff_reg[25]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[26]_i_1_n_0\,
      Q => B_buff(26),
      R => '0'
    );
\B_buff_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[26]_i_6_n_0\,
      I1 => \B_buff[26]_i_7_n_0\,
      O => \B_buff_reg[26]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[26]_i_8_n_0\,
      I1 => \B_buff[26]_i_9_n_0\,
      O => \B_buff_reg[26]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[26]_i_10_n_0\,
      I1 => \B_buff[26]_i_11_n_0\,
      O => \B_buff_reg[26]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[27]_i_1_n_0\,
      Q => B_buff(27),
      R => '0'
    );
\B_buff_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[27]_i_4_n_0\,
      I1 => \B_buff[27]_i_5_n_0\,
      O => \B_buff_reg[27]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[27]_i_8_n_0\,
      I1 => \B_buff[27]_i_9_n_0\,
      O => \B_buff_reg[27]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[27]_i_10_n_0\,
      I1 => \B_buff[27]_i_11_n_0\,
      O => \B_buff_reg[27]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[28]_i_1_n_0\,
      Q => B_buff(28),
      R => '0'
    );
\B_buff_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \B_buff_reg[28]_i_6_n_0\,
      I1 => \B_buff_reg[28]_i_7_n_0\,
      O => \B_buff_reg[28]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[28]_i_8_n_0\,
      I1 => \B_buff[28]_i_9_n_0\,
      O => \B_buff_reg[28]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[28]_i_10_n_0\,
      I1 => \B_buff[28]_i_11_n_0\,
      O => \B_buff_reg[28]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[28]_i_12_n_0\,
      I1 => \B_buff[28]_i_13_n_0\,
      O => \B_buff_reg[28]_i_6_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\B_buff_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[28]_i_14_n_0\,
      I1 => \B_buff[28]_i_15_n_0\,
      O => \B_buff_reg[28]_i_7_n_0\,
      S => \counter_rgb_reg_n_0_[4]\
    );
\B_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[29]_i_1_n_0\,
      Q => B_buff(29),
      R => '0'
    );
\B_buff_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[29]_i_6_n_0\,
      I1 => \B_buff[29]_i_7_n_0\,
      O => \B_buff_reg[29]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[29]_i_8_n_0\,
      I1 => \B_buff[29]_i_9_n_0\,
      O => \B_buff_reg[29]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[29]_i_10_n_0\,
      I1 => \B_buff[29]_i_11_n_0\,
      O => \B_buff_reg[29]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[2]_i_1_n_0\,
      Q => B_buff(2),
      R => '0'
    );
\B_buff_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[2]_i_6_n_0\,
      I1 => \B_buff[2]_i_7_n_0\,
      O => \B_buff_reg[2]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[2]_i_8_n_0\,
      I1 => \B_buff[2]_i_9_n_0\,
      O => \B_buff_reg[2]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[2]_i_10_n_0\,
      I1 => \B_buff[2]_i_11_n_0\,
      O => \B_buff_reg[2]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[30]_i_1_n_0\,
      Q => B_buff(30),
      R => '0'
    );
\B_buff_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[30]_i_6_n_0\,
      I1 => \B_buff[30]_i_7_n_0\,
      O => \B_buff_reg[30]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[30]_i_8_n_0\,
      I1 => \B_buff[30]_i_9_n_0\,
      O => \B_buff_reg[30]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[30]_i_10_n_0\,
      I1 => \B_buff[30]_i_11_n_0\,
      O => \B_buff_reg[30]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[31]_i_2_n_0\,
      Q => B_buff(31),
      R => '0'
    );
\B_buff_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[31]_i_8_n_0\,
      I1 => \B_buff[31]_i_9_n_0\,
      O => \B_buff_reg[31]_i_4_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[31]_i_11_n_0\,
      I1 => \B_buff[31]_i_12_n_0\,
      O => \B_buff_reg[31]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[31]_i_13_n_0\,
      I1 => \B_buff[31]_i_14_n_0\,
      O => \B_buff_reg[31]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[3]_i_1_n_0\,
      Q => B_buff(3),
      R => '0'
    );
\B_buff_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[3]_i_4_n_0\,
      I1 => \B_buff[3]_i_5_n_0\,
      O => \B_buff_reg[3]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[3]_i_8_n_0\,
      I1 => \B_buff[3]_i_9_n_0\,
      O => \B_buff_reg[3]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[3]_i_10_n_0\,
      I1 => \B_buff[3]_i_11_n_0\,
      O => \B_buff_reg[3]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[4]_i_1_n_0\,
      Q => B_buff(4),
      R => '0'
    );
\B_buff_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[4]_i_6_n_0\,
      I1 => \B_buff[4]_i_7_n_0\,
      O => \B_buff_reg[4]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[4]_i_8_n_0\,
      I1 => \B_buff[4]_i_9_n_0\,
      O => \B_buff_reg[4]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[4]_i_10_n_0\,
      I1 => \B_buff[4]_i_11_n_0\,
      O => \B_buff_reg[4]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[5]_i_1_n_0\,
      Q => B_buff(5),
      R => '0'
    );
\B_buff_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[5]_i_6_n_0\,
      I1 => \B_buff[5]_i_7_n_0\,
      O => \B_buff_reg[5]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[5]_i_8_n_0\,
      I1 => \B_buff[5]_i_9_n_0\,
      O => \B_buff_reg[5]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[5]_i_10_n_0\,
      I1 => \B_buff[5]_i_11_n_0\,
      O => \B_buff_reg[5]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[6]_i_1_n_0\,
      Q => B_buff(6),
      R => '0'
    );
\B_buff_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[6]_i_6_n_0\,
      I1 => \B_buff[6]_i_7_n_0\,
      O => \B_buff_reg[6]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[6]_i_8_n_0\,
      I1 => \B_buff[6]_i_9_n_0\,
      O => \B_buff_reg[6]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[6]_i_10_n_0\,
      I1 => \B_buff[6]_i_11_n_0\,
      O => \B_buff_reg[6]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[7]_i_1_n_0\,
      Q => B_buff(7),
      R => '0'
    );
\B_buff_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[7]_i_6_n_0\,
      I1 => \B_buff[7]_i_7_n_0\,
      O => \B_buff_reg[7]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[7]_i_8_n_0\,
      I1 => \B_buff[7]_i_9_n_0\,
      O => \B_buff_reg[7]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[7]_i_10_n_0\,
      I1 => \B_buff[7]_i_11_n_0\,
      O => \B_buff_reg[7]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[8]_i_1_n_0\,
      Q => B_buff(8),
      R => '0'
    );
\B_buff_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[8]_i_4_n_0\,
      I1 => \B_buff[8]_i_5_n_0\,
      O => \B_buff_reg[8]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[8]_i_8_n_0\,
      I1 => \B_buff[8]_i_9_n_0\,
      O => \B_buff_reg[8]_i_6_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[8]_i_10_n_0\,
      I1 => \B_buff[8]_i_11_n_0\,
      O => \B_buff_reg[8]_i_7_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_buff[31]_i_1_n_0\,
      D => \B_buff[9]_i_1_n_0\,
      Q => B_buff(9),
      R => '0'
    );
\B_buff_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[9]_i_6_n_0\,
      I1 => \B_buff[9]_i_7_n_0\,
      O => \B_buff_reg[9]_i_3_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\B_buff_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[9]_i_8_n_0\,
      I1 => \B_buff[9]_i_9_n_0\,
      O => \B_buff_reg[9]_i_4_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\B_buff_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \B_buff[9]_i_10_n_0\,
      I1 => \B_buff[9]_i_11_n_0\,
      O => \B_buff_reg[9]_i_5_n_0\,
      S => \B_buff[31]_i_10_n_0\
    );
\G_buff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[0]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[0]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      O => \G_buff[0]_i_1_n_0\
    );
\G_buff[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_44_n_0\,
      I1 => \R_buff[0]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[0]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[0]_i_47_n_0\,
      O => \G_buff[0]_i_10_n_0\
    );
\G_buff[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_56_n_0\,
      I1 => \R_buff[0]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[0]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[0]_i_43_n_0\,
      O => \G_buff[0]_i_11_n_0\
    );
\G_buff[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[0]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[0]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[0]_i_3_n_0\
    );
\G_buff[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_10_n_0\,
      I1 => \R_buff[0]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[0]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[0]_i_11_n_0\,
      O => \G_buff[0]_i_6_n_0\
    );
\G_buff[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[0]_i_16_n_0\,
      I1 => \R_buff[0]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[0]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[0]_i_13_n_0\,
      O => \G_buff[0]_i_7_n_0\
    );
\G_buff[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_52_n_0\,
      I1 => \R_buff[0]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[0]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[0]_i_55_n_0\,
      O => \G_buff[0]_i_8_n_0\
    );
\G_buff[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_48_n_0\,
      I1 => \R_buff[0]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[0]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[0]_i_51_n_0\,
      O => \G_buff[0]_i_9_n_0\
    );
\G_buff[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[10]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[10]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      O => \G_buff[10]_i_1_n_0\
    );
\G_buff[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_44_n_0\,
      I1 => \R_buff[10]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[10]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[10]_i_47_n_0\,
      O => \G_buff[10]_i_10_n_0\
    );
\G_buff[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_56_n_0\,
      I1 => \R_buff[10]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[10]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[10]_i_43_n_0\,
      O => \G_buff[10]_i_11_n_0\
    );
\G_buff[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[10]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[10]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[10]_i_3_n_0\
    );
\G_buff[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_12_n_0\,
      I1 => \R_buff[10]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[10]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[10]_i_9_n_0\,
      O => \G_buff[10]_i_6_n_0\
    );
\G_buff[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[10]_i_14_n_0\,
      I1 => \R_buff[10]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[10]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[10]_i_15_n_0\,
      O => \G_buff[10]_i_7_n_0\
    );
\G_buff[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_52_n_0\,
      I1 => \R_buff[10]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[10]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[10]_i_55_n_0\,
      O => \G_buff[10]_i_8_n_0\
    );
\G_buff[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_48_n_0\,
      I1 => \R_buff[10]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[10]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[10]_i_51_n_0\,
      O => \G_buff[10]_i_9_n_0\
    );
\G_buff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[11]_i_2_n_0\,
      I1 => \G_buff[11]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      O => \G_buff[11]_i_1_n_0\
    );
\G_buff[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_49_n_0\,
      I1 => \R_buff[11]_i_50_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[11]_i_51_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[11]_i_52_n_0\,
      O => \G_buff[11]_i_10_n_0\
    );
\G_buff[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(11),
      O => \G_buff[11]_i_11_n_0\
    );
\G_buff[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(11),
      O => \G_buff[11]_i_12_n_0\
    );
\G_buff[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(11),
      O => \G_buff[11]_i_13_n_0\
    );
\G_buff[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(11),
      O => \G_buff[11]_i_14_n_0\
    );
\G_buff[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[11]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[11]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[11]_i_2_n_0\
    );
\G_buff[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[11]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[11]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[11]_i_3_n_0\
    );
\G_buff[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \G_buff[11]_i_8_n_0\,
      I1 => \G_buff[11]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[11]_i_10_n_0\,
      O => \G_buff[11]_i_4_n_0\
    );
\G_buff[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[11]_i_11_n_0\,
      I1 => \G_buff[11]_i_12_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \G_buff[11]_i_13_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \G_buff[11]_i_14_n_0\,
      O => \G_buff[11]_i_5_n_0\
    );
\G_buff[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_10_n_0\,
      I1 => \R_buff[11]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[11]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[11]_i_11_n_0\,
      O => \G_buff[11]_i_6_n_0\
    );
\G_buff[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[11]_i_14_n_0\,
      I1 => \R_buff[11]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[11]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[11]_i_15_n_0\,
      O => \G_buff[11]_i_7_n_0\
    );
\G_buff[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_41_n_0\,
      I1 => \R_buff[11]_i_42_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[11]_i_43_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[11]_i_44_n_0\,
      O => \G_buff[11]_i_8_n_0\
    );
\G_buff[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_45_n_0\,
      I1 => \R_buff[11]_i_46_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[11]_i_47_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[11]_i_48_n_0\,
      O => \G_buff[11]_i_9_n_0\
    );
\G_buff[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[12]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[12]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      O => \G_buff[12]_i_1_n_0\
    );
\G_buff[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_44_n_0\,
      I1 => \R_buff[12]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[12]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[12]_i_47_n_0\,
      O => \G_buff[12]_i_10_n_0\
    );
\G_buff[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_56_n_0\,
      I1 => \R_buff[12]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[12]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[12]_i_43_n_0\,
      O => \G_buff[12]_i_11_n_0\
    );
\G_buff[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[12]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[12]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[12]_i_3_n_0\
    );
\G_buff[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_10_n_0\,
      I1 => \R_buff[12]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[12]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[12]_i_11_n_0\,
      O => \G_buff[12]_i_6_n_0\
    );
\G_buff[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[12]_i_16_n_0\,
      I1 => \R_buff[12]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[12]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[12]_i_13_n_0\,
      O => \G_buff[12]_i_7_n_0\
    );
\G_buff[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_52_n_0\,
      I1 => \R_buff[12]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[12]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[12]_i_55_n_0\,
      O => \G_buff[12]_i_8_n_0\
    );
\G_buff[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_48_n_0\,
      I1 => \R_buff[12]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[12]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[12]_i_51_n_0\,
      O => \G_buff[12]_i_9_n_0\
    );
\G_buff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[13]_i_2_n_0\,
      I1 => \G_buff[13]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      O => \G_buff[13]_i_1_n_0\
    );
\G_buff[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_49_n_0\,
      I1 => \R_buff[13]_i_50_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[13]_i_51_n_0\,
      I4 => \counter_rgb_reg[2]_rep_n_0\,
      I5 => \R_buff[13]_i_52_n_0\,
      O => \G_buff[13]_i_10_n_0\
    );
\G_buff[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(13),
      O => \G_buff[13]_i_11_n_0\
    );
\G_buff[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(13),
      O => \G_buff[13]_i_12_n_0\
    );
\G_buff[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(13),
      O => \G_buff[13]_i_13_n_0\
    );
\G_buff[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(13),
      O => \G_buff[13]_i_14_n_0\
    );
\G_buff[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[13]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[13]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[13]_i_2_n_0\
    );
\G_buff[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[13]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[13]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[13]_i_3_n_0\
    );
\G_buff[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \G_buff[13]_i_8_n_0\,
      I1 => \G_buff[13]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[13]_i_10_n_0\,
      O => \G_buff[13]_i_4_n_0\
    );
\G_buff[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[13]_i_11_n_0\,
      I1 => \G_buff[13]_i_12_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \G_buff[13]_i_13_n_0\,
      I4 => \counter_rgb_reg[2]_rep_n_0\,
      I5 => \G_buff[13]_i_14_n_0\,
      O => \G_buff[13]_i_5_n_0\
    );
\G_buff[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_10_n_0\,
      I1 => \R_buff[13]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[13]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[13]_i_11_n_0\,
      O => \G_buff[13]_i_6_n_0\
    );
\G_buff[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[13]_i_16_n_0\,
      I1 => \R_buff[13]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[13]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[13]_i_13_n_0\,
      O => \G_buff[13]_i_7_n_0\
    );
\G_buff[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_41_n_0\,
      I1 => \R_buff[13]_i_42_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[13]_i_43_n_0\,
      I4 => \counter_rgb_reg[2]_rep_n_0\,
      I5 => \R_buff[13]_i_44_n_0\,
      O => \G_buff[13]_i_8_n_0\
    );
\G_buff[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_45_n_0\,
      I1 => \R_buff[13]_i_46_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[13]_i_47_n_0\,
      I4 => \counter_rgb_reg[2]_rep_n_0\,
      I5 => \R_buff[13]_i_48_n_0\,
      O => \G_buff[13]_i_9_n_0\
    );
\G_buff[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[14]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[14]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      O => \G_buff[14]_i_1_n_0\
    );
\G_buff[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_45_n_0\,
      I1 => \R_buff[14]_i_46_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[14]_i_47_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[14]_i_48_n_0\,
      O => \G_buff[14]_i_10_n_0\
    );
\G_buff[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_57_n_0\,
      I1 => \R_buff[14]_i_42_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[14]_i_43_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[14]_i_44_n_0\,
      O => \G_buff[14]_i_11_n_0\
    );
\G_buff[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[14]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[14]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[14]_i_3_n_0\
    );
\G_buff[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_12_n_0\,
      I1 => \R_buff[14]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[14]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[14]_i_9_n_0\,
      O => \G_buff[14]_i_6_n_0\
    );
\G_buff[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[14]_i_14_n_0\,
      I1 => \R_buff[14]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[14]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[14]_i_15_n_0\,
      O => \G_buff[14]_i_7_n_0\
    );
\G_buff[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_53_n_0\,
      I1 => \R_buff[14]_i_54_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[14]_i_55_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[14]_i_56_n_0\,
      O => \G_buff[14]_i_8_n_0\
    );
\G_buff[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_49_n_0\,
      I1 => \R_buff[14]_i_50_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[14]_i_51_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[14]_i_52_n_0\,
      O => \G_buff[14]_i_9_n_0\
    );
\G_buff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[15]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[15]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      O => \G_buff[15]_i_1_n_0\
    );
\G_buff[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_44_n_0\,
      I1 => \R_buff[15]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[15]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[15]_i_47_n_0\,
      O => \G_buff[15]_i_10_n_0\
    );
\G_buff[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_56_n_0\,
      I1 => \R_buff[15]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[15]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[15]_i_43_n_0\,
      O => \G_buff[15]_i_11_n_0\
    );
\G_buff[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[15]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[15]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[15]_i_3_n_0\
    );
\G_buff[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_10_n_0\,
      I1 => \R_buff[15]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[15]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[15]_i_11_n_0\,
      O => \G_buff[15]_i_6_n_0\
    );
\G_buff[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[15]_i_16_n_0\,
      I1 => \R_buff[15]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[15]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[15]_i_13_n_0\,
      O => \G_buff[15]_i_7_n_0\
    );
\G_buff[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_52_n_0\,
      I1 => \R_buff[15]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[15]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[15]_i_55_n_0\,
      O => \G_buff[15]_i_8_n_0\
    );
\G_buff[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_48_n_0\,
      I1 => \R_buff[15]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[15]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[15]_i_51_n_0\,
      O => \G_buff[15]_i_9_n_0\
    );
\G_buff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[16]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[16]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      O => \G_buff[16]_i_1_n_0\
    );
\G_buff[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_44_n_0\,
      I1 => \R_buff[16]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[16]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[16]_i_47_n_0\,
      O => \G_buff[16]_i_10_n_0\
    );
\G_buff[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_56_n_0\,
      I1 => \R_buff[16]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[16]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[16]_i_43_n_0\,
      O => \G_buff[16]_i_11_n_0\
    );
\G_buff[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[16]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[16]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[16]_i_3_n_0\
    );
\G_buff[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_10_n_0\,
      I1 => \R_buff[16]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[16]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[16]_i_11_n_0\,
      O => \G_buff[16]_i_6_n_0\
    );
\G_buff[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[16]_i_16_n_0\,
      I1 => \R_buff[16]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[16]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[16]_i_13_n_0\,
      O => \G_buff[16]_i_7_n_0\
    );
\G_buff[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_52_n_0\,
      I1 => \R_buff[16]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[16]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[16]_i_55_n_0\,
      O => \G_buff[16]_i_8_n_0\
    );
\G_buff[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_48_n_0\,
      I1 => \R_buff[16]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[16]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[16]_i_51_n_0\,
      O => \G_buff[16]_i_9_n_0\
    );
\G_buff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[17]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[17]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      O => \G_buff[17]_i_1_n_0\
    );
\G_buff[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_44_n_0\,
      I1 => \R_buff[17]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[17]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[17]_i_47_n_0\,
      O => \G_buff[17]_i_10_n_0\
    );
\G_buff[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_56_n_0\,
      I1 => \R_buff[17]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[17]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[17]_i_43_n_0\,
      O => \G_buff[17]_i_11_n_0\
    );
\G_buff[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[17]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[17]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[17]_i_3_n_0\
    );
\G_buff[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_12_n_0\,
      I1 => \R_buff[17]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[17]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[17]_i_9_n_0\,
      O => \G_buff[17]_i_6_n_0\
    );
\G_buff[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[17]_i_14_n_0\,
      I1 => \R_buff[17]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[17]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[17]_i_15_n_0\,
      O => \G_buff[17]_i_7_n_0\
    );
\G_buff[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_52_n_0\,
      I1 => \R_buff[17]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[17]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[17]_i_55_n_0\,
      O => \G_buff[17]_i_8_n_0\
    );
\G_buff[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_48_n_0\,
      I1 => \R_buff[17]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[17]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[17]_i_51_n_0\,
      O => \G_buff[17]_i_9_n_0\
    );
\G_buff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[18]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[18]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      O => \G_buff[18]_i_1_n_0\
    );
\G_buff[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_44_n_0\,
      I1 => \R_buff[18]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[18]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[18]_i_47_n_0\,
      O => \G_buff[18]_i_10_n_0\
    );
\G_buff[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_56_n_0\,
      I1 => \R_buff[18]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[18]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[18]_i_43_n_0\,
      O => \G_buff[18]_i_11_n_0\
    );
\G_buff[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[18]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[18]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[18]_i_3_n_0\
    );
\G_buff[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_12_n_0\,
      I1 => \R_buff[18]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[18]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[18]_i_9_n_0\,
      O => \G_buff[18]_i_6_n_0\
    );
\G_buff[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[18]_i_14_n_0\,
      I1 => \R_buff[18]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[18]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[18]_i_15_n_0\,
      O => \G_buff[18]_i_7_n_0\
    );
\G_buff[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_52_n_0\,
      I1 => \R_buff[18]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[18]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[18]_i_55_n_0\,
      O => \G_buff[18]_i_8_n_0\
    );
\G_buff[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_48_n_0\,
      I1 => \R_buff[18]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[18]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[18]_i_51_n_0\,
      O => \G_buff[18]_i_9_n_0\
    );
\G_buff[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[19]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[19]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      O => \G_buff[19]_i_1_n_0\
    );
\G_buff[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_44_n_0\,
      I1 => \R_buff[19]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[19]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[19]_i_47_n_0\,
      O => \G_buff[19]_i_10_n_0\
    );
\G_buff[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_56_n_0\,
      I1 => \R_buff[19]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[19]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[19]_i_43_n_0\,
      O => \G_buff[19]_i_11_n_0\
    );
\G_buff[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8FF00"
    )
        port map (
      I0 => \G_buff[19]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[19]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[19]_i_3_n_0\
    );
\G_buff[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_14_n_0\,
      I1 => \R_buff[19]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[19]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[19]_i_15_n_0\,
      O => \G_buff[19]_i_6_n_0\
    );
\G_buff[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_10_n_0\,
      I1 => \R_buff[19]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[19]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[19]_i_11_n_0\,
      O => \G_buff[19]_i_7_n_0\
    );
\G_buff[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_52_n_0\,
      I1 => \R_buff[19]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[19]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[19]_i_55_n_0\,
      O => \G_buff[19]_i_8_n_0\
    );
\G_buff[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_48_n_0\,
      I1 => \R_buff[19]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[19]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[19]_i_51_n_0\,
      O => \G_buff[19]_i_9_n_0\
    );
\G_buff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[1]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[1]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      O => \G_buff[1]_i_1_n_0\
    );
\G_buff[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_44_n_0\,
      I1 => \R_buff[1]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[1]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[1]_i_47_n_0\,
      O => \G_buff[1]_i_10_n_0\
    );
\G_buff[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_56_n_0\,
      I1 => \R_buff[1]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[1]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[1]_i_43_n_0\,
      O => \G_buff[1]_i_11_n_0\
    );
\G_buff[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[1]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[1]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[1]_i_3_n_0\
    );
\G_buff[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_12_n_0\,
      I1 => \R_buff[1]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[1]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[1]_i_9_n_0\,
      O => \G_buff[1]_i_6_n_0\
    );
\G_buff[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[1]_i_14_n_0\,
      I1 => \R_buff[1]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[1]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[1]_i_15_n_0\,
      O => \G_buff[1]_i_7_n_0\
    );
\G_buff[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_52_n_0\,
      I1 => \R_buff[1]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[1]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[1]_i_55_n_0\,
      O => \G_buff[1]_i_8_n_0\
    );
\G_buff[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_48_n_0\,
      I1 => \R_buff[1]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[1]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[1]_i_51_n_0\,
      O => \G_buff[1]_i_9_n_0\
    );
\G_buff[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[20]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[20]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      O => \G_buff[20]_i_1_n_0\
    );
\G_buff[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_44_n_0\,
      I1 => \R_buff[20]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[20]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[20]_i_47_n_0\,
      O => \G_buff[20]_i_10_n_0\
    );
\G_buff[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_56_n_0\,
      I1 => \R_buff[20]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[20]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[20]_i_43_n_0\,
      O => \G_buff[20]_i_11_n_0\
    );
\G_buff[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[20]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[20]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[20]_i_3_n_0\
    );
\G_buff[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_10_n_0\,
      I1 => \R_buff[20]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[20]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[20]_i_11_n_0\,
      O => \G_buff[20]_i_6_n_0\
    );
\G_buff[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[20]_i_16_n_0\,
      I1 => \R_buff[20]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[20]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[20]_i_13_n_0\,
      O => \G_buff[20]_i_7_n_0\
    );
\G_buff[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_52_n_0\,
      I1 => \R_buff[20]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[20]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[20]_i_55_n_0\,
      O => \G_buff[20]_i_8_n_0\
    );
\G_buff[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_48_n_0\,
      I1 => \R_buff[20]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[20]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[20]_i_51_n_0\,
      O => \G_buff[20]_i_9_n_0\
    );
\G_buff[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[21]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[21]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      O => \G_buff[21]_i_1_n_0\
    );
\G_buff[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_44_n_0\,
      I1 => \R_buff[21]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[21]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[21]_i_47_n_0\,
      O => \G_buff[21]_i_10_n_0\
    );
\G_buff[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_56_n_0\,
      I1 => \R_buff[21]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[21]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[21]_i_43_n_0\,
      O => \G_buff[21]_i_11_n_0\
    );
\G_buff[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[21]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[21]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[21]_i_3_n_0\
    );
\G_buff[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_12_n_0\,
      I1 => \R_buff[21]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[21]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[21]_i_9_n_0\,
      O => \G_buff[21]_i_6_n_0\
    );
\G_buff[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[21]_i_14_n_0\,
      I1 => \R_buff[21]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[21]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[21]_i_15_n_0\,
      O => \G_buff[21]_i_7_n_0\
    );
\G_buff[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_52_n_0\,
      I1 => \R_buff[21]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[21]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[21]_i_55_n_0\,
      O => \G_buff[21]_i_8_n_0\
    );
\G_buff[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_48_n_0\,
      I1 => \R_buff[21]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[21]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[21]_i_51_n_0\,
      O => \G_buff[21]_i_9_n_0\
    );
\G_buff[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[22]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[22]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      O => \G_buff[22]_i_1_n_0\
    );
\G_buff[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_44_n_0\,
      I1 => \R_buff[22]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[22]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[22]_i_47_n_0\,
      O => \G_buff[22]_i_10_n_0\
    );
\G_buff[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_56_n_0\,
      I1 => \R_buff[22]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[22]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[22]_i_43_n_0\,
      O => \G_buff[22]_i_11_n_0\
    );
\G_buff[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[22]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[22]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[22]_i_3_n_0\
    );
\G_buff[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_10_n_0\,
      I1 => \R_buff[22]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[22]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[22]_i_11_n_0\,
      O => \G_buff[22]_i_6_n_0\
    );
\G_buff[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[22]_i_16_n_0\,
      I1 => \R_buff[22]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[22]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[22]_i_13_n_0\,
      O => \G_buff[22]_i_7_n_0\
    );
\G_buff[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_52_n_0\,
      I1 => \R_buff[22]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[22]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[22]_i_55_n_0\,
      O => \G_buff[22]_i_8_n_0\
    );
\G_buff[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_48_n_0\,
      I1 => \R_buff[22]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[22]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[22]_i_51_n_0\,
      O => \G_buff[22]_i_9_n_0\
    );
\G_buff[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[23]_i_2_n_0\,
      I1 => \G_buff[23]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      O => \G_buff[23]_i_1_n_0\
    );
\G_buff[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_49_n_0\,
      I1 => \R_buff[23]_i_50_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[23]_i_51_n_0\,
      I4 => \counter_rgb_reg_n_0_[2]\,
      I5 => \R_buff[23]_i_52_n_0\,
      O => \G_buff[23]_i_10_n_0\
    );
\G_buff[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(23),
      O => \G_buff[23]_i_11_n_0\
    );
\G_buff[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(23),
      O => \G_buff[23]_i_12_n_0\
    );
\G_buff[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(23),
      O => \G_buff[23]_i_13_n_0\
    );
\G_buff[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(23),
      O => \G_buff[23]_i_14_n_0\
    );
\G_buff[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[23]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[23]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[23]_i_2_n_0\
    );
\G_buff[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[23]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[23]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[23]_i_3_n_0\
    );
\G_buff[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \G_buff[23]_i_8_n_0\,
      I1 => \G_buff[23]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[23]_i_10_n_0\,
      O => \G_buff[23]_i_4_n_0\
    );
\G_buff[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[23]_i_11_n_0\,
      I1 => \G_buff[23]_i_12_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \G_buff[23]_i_13_n_0\,
      I4 => \counter_rgb_reg_n_0_[2]\,
      I5 => \G_buff[23]_i_14_n_0\,
      O => \G_buff[23]_i_5_n_0\
    );
\G_buff[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_10_n_0\,
      I1 => \R_buff[23]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[23]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[23]_i_11_n_0\,
      O => \G_buff[23]_i_6_n_0\
    );
\G_buff[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[23]_i_16_n_0\,
      I1 => \R_buff[23]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[23]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[23]_i_13_n_0\,
      O => \G_buff[23]_i_7_n_0\
    );
\G_buff[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_41_n_0\,
      I1 => \R_buff[23]_i_42_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[23]_i_43_n_0\,
      I4 => \counter_rgb_reg_n_0_[2]\,
      I5 => \R_buff[23]_i_44_n_0\,
      O => \G_buff[23]_i_8_n_0\
    );
\G_buff[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_45_n_0\,
      I1 => \R_buff[23]_i_46_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[23]_i_47_n_0\,
      I4 => \counter_rgb_reg_n_0_[2]\,
      I5 => \R_buff[23]_i_48_n_0\,
      O => \G_buff[23]_i_9_n_0\
    );
\G_buff[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[24]_i_2_n_0\,
      I1 => \G_buff[24]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      O => \G_buff[24]_i_1_n_0\
    );
\G_buff[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_49_n_0\,
      I1 => \R_buff[24]_i_50_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[24]_i_51_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[24]_i_52_n_0\,
      O => \G_buff[24]_i_10_n_0\
    );
\G_buff[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(24),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(24),
      O => \G_buff[24]_i_11_n_0\
    );
\G_buff[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(24),
      O => \G_buff[24]_i_12_n_0\
    );
\G_buff[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(24),
      O => \G_buff[24]_i_13_n_0\
    );
\G_buff[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(24),
      O => \G_buff[24]_i_14_n_0\
    );
\G_buff[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[24]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[24]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[24]_i_2_n_0\
    );
\G_buff[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[24]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[24]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[24]_i_3_n_0\
    );
\G_buff[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \G_buff[24]_i_8_n_0\,
      I1 => \G_buff[24]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[24]_i_10_n_0\,
      O => \G_buff[24]_i_4_n_0\
    );
\G_buff[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[24]_i_11_n_0\,
      I1 => \G_buff[24]_i_12_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \G_buff[24]_i_13_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \G_buff[24]_i_14_n_0\,
      O => \G_buff[24]_i_5_n_0\
    );
\G_buff[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_10_n_0\,
      I1 => \R_buff[24]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[24]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[24]_i_11_n_0\,
      O => \G_buff[24]_i_6_n_0\
    );
\G_buff[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[24]_i_14_n_0\,
      I1 => \R_buff[24]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[24]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[24]_i_15_n_0\,
      O => \G_buff[24]_i_7_n_0\
    );
\G_buff[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_41_n_0\,
      I1 => \R_buff[24]_i_42_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[24]_i_43_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[24]_i_44_n_0\,
      O => \G_buff[24]_i_8_n_0\
    );
\G_buff[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_45_n_0\,
      I1 => \R_buff[24]_i_46_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[24]_i_47_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[24]_i_48_n_0\,
      O => \G_buff[24]_i_9_n_0\
    );
\G_buff[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[25]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[25]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      O => \G_buff[25]_i_1_n_0\
    );
\G_buff[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_44_n_0\,
      I1 => \R_buff[25]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[25]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[25]_i_47_n_0\,
      O => \G_buff[25]_i_10_n_0\
    );
\G_buff[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_56_n_0\,
      I1 => \R_buff[25]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[25]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[25]_i_43_n_0\,
      O => \G_buff[25]_i_11_n_0\
    );
\G_buff[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[25]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[25]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[25]_i_3_n_0\
    );
\G_buff[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_10_n_0\,
      I1 => \R_buff[25]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[25]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[25]_i_11_n_0\,
      O => \G_buff[25]_i_6_n_0\
    );
\G_buff[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[25]_i_14_n_0\,
      I1 => \R_buff[25]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[25]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[25]_i_15_n_0\,
      O => \G_buff[25]_i_7_n_0\
    );
\G_buff[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_52_n_0\,
      I1 => \R_buff[25]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[25]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[25]_i_55_n_0\,
      O => \G_buff[25]_i_8_n_0\
    );
\G_buff[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_48_n_0\,
      I1 => \R_buff[25]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[25]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[25]_i_51_n_0\,
      O => \G_buff[25]_i_9_n_0\
    );
\G_buff[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[26]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[26]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      O => \G_buff[26]_i_1_n_0\
    );
\G_buff[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_44_n_0\,
      I1 => \R_buff[26]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[26]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[26]_i_47_n_0\,
      O => \G_buff[26]_i_10_n_0\
    );
\G_buff[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_56_n_0\,
      I1 => \R_buff[26]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[26]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[26]_i_43_n_0\,
      O => \G_buff[26]_i_11_n_0\
    );
\G_buff[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[26]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[26]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[26]_i_3_n_0\
    );
\G_buff[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_10_n_0\,
      I1 => \R_buff[26]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[26]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[26]_i_11_n_0\,
      O => \G_buff[26]_i_6_n_0\
    );
\G_buff[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[26]_i_16_n_0\,
      I1 => \R_buff[26]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[26]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[26]_i_13_n_0\,
      O => \G_buff[26]_i_7_n_0\
    );
\G_buff[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_52_n_0\,
      I1 => \R_buff[26]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[26]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[26]_i_55_n_0\,
      O => \G_buff[26]_i_8_n_0\
    );
\G_buff[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_48_n_0\,
      I1 => \R_buff[26]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[26]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[26]_i_51_n_0\,
      O => \G_buff[26]_i_9_n_0\
    );
\G_buff[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[27]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[27]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      O => \G_buff[27]_i_1_n_0\
    );
\G_buff[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_44_n_0\,
      I1 => \R_buff[27]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[27]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[27]_i_47_n_0\,
      O => \G_buff[27]_i_10_n_0\
    );
\G_buff[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_56_n_0\,
      I1 => \R_buff[27]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[27]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[27]_i_43_n_0\,
      O => \G_buff[27]_i_11_n_0\
    );
\G_buff[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[27]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[27]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[27]_i_3_n_0\
    );
\G_buff[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_10_n_0\,
      I1 => \R_buff[27]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[27]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[27]_i_11_n_0\,
      O => \G_buff[27]_i_6_n_0\
    );
\G_buff[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[27]_i_14_n_0\,
      I1 => \R_buff[27]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[27]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[27]_i_15_n_0\,
      O => \G_buff[27]_i_7_n_0\
    );
\G_buff[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_52_n_0\,
      I1 => \R_buff[27]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[27]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[27]_i_55_n_0\,
      O => \G_buff[27]_i_8_n_0\
    );
\G_buff[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_48_n_0\,
      I1 => \R_buff[27]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[27]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[27]_i_51_n_0\,
      O => \G_buff[27]_i_9_n_0\
    );
\G_buff[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[28]_i_2_n_0\,
      I1 => \G_buff[28]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      O => \G_buff[28]_i_1_n_0\
    );
\G_buff[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_54_n_0\,
      I1 => \R_buff[28]_i_19_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[28]_i_18_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[28]_i_50_n_0\,
      O => \G_buff[28]_i_10_n_0\
    );
\G_buff[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(28),
      O => \G_buff[28]_i_11_n_0\
    );
\G_buff[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(28),
      O => \G_buff[28]_i_12_n_0\
    );
\G_buff[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_39_n_0\,
      I1 => \R_buff[28]_i_40_n_0\,
      I2 => \R_buff[31]_i_67_n_0\,
      I3 => \R_buff[28]_i_37_n_0\,
      I4 => \R_buff[28]_i_29_n_0\,
      I5 => \R_buff[28]_i_38_n_0\,
      O => \G_buff[28]_i_13_n_0\
    );
\G_buff[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[28]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[28]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[28]_i_2_n_0\
    );
\G_buff[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FF00"
    )
        port map (
      I0 => \G_buff[28]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[28]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[28]_i_3_n_0\
    );
\G_buff[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1CDF1FD"
    )
        port map (
      I0 => \G_buff[28]_i_8_n_0\,
      I1 => \counter_rgb_reg_n_0_[5]\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \G_buff[28]_i_9_n_0\,
      I4 => \G_buff[28]_i_10_n_0\,
      O => \G_buff[28]_i_4_n_0\
    );
\G_buff[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[28]_i_11_n_0\,
      I1 => \R_buff[28]_i_22_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[28]_i_21_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \G_buff[28]_i_12_n_0\,
      O => \G_buff[28]_i_5_n_0\
    );
\G_buff[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_11_n_0\,
      I1 => \R_buff[28]_i_10_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[28]_i_13_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[28]_i_12_n_0\,
      O => \G_buff[28]_i_6_n_0\
    );
\G_buff[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB8FF"
    )
        port map (
      I0 => \R_buff[28]_i_17_n_0\,
      I1 => \R_buff[31]_i_67_n_0\,
      I2 => \R_buff[28]_i_16_n_0\,
      I3 => \G_buff[31]_i_14_n_0\,
      I4 => \G_buff[28]_i_13_n_0\,
      I5 => \G_buff[31]_i_26_n_0\,
      O => \G_buff[28]_i_7_n_0\
    );
\G_buff[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_51_n_0\,
      I1 => \R_buff[28]_i_47_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[28]_i_48_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[28]_i_52_n_0\,
      O => \G_buff[28]_i_8_n_0\
    );
\G_buff[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_49_n_0\,
      I1 => \R_buff[28]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[28]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[28]_i_53_n_0\,
      O => \G_buff[28]_i_9_n_0\
    );
\G_buff[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[29]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[29]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      O => \G_buff[29]_i_1_n_0\
    );
\G_buff[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_44_n_0\,
      I1 => \R_buff[29]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[29]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[29]_i_47_n_0\,
      O => \G_buff[29]_i_10_n_0\
    );
\G_buff[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_56_n_0\,
      I1 => \R_buff[29]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[29]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[29]_i_43_n_0\,
      O => \G_buff[29]_i_11_n_0\
    );
\G_buff[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[29]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[29]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[29]_i_3_n_0\
    );
\G_buff[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_10_n_0\,
      I1 => \R_buff[29]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[29]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[29]_i_11_n_0\,
      O => \G_buff[29]_i_6_n_0\
    );
\G_buff[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[29]_i_16_n_0\,
      I1 => \R_buff[29]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[29]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[29]_i_13_n_0\,
      O => \G_buff[29]_i_7_n_0\
    );
\G_buff[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_52_n_0\,
      I1 => \R_buff[29]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[29]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[29]_i_55_n_0\,
      O => \G_buff[29]_i_8_n_0\
    );
\G_buff[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_48_n_0\,
      I1 => \R_buff[29]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[29]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[29]_i_51_n_0\,
      O => \G_buff[29]_i_9_n_0\
    );
\G_buff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[2]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[2]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      O => \G_buff[2]_i_1_n_0\
    );
\G_buff[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_44_n_0\,
      I1 => \R_buff[2]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[2]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[2]_i_47_n_0\,
      O => \G_buff[2]_i_10_n_0\
    );
\G_buff[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_56_n_0\,
      I1 => \R_buff[2]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[2]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[2]_i_43_n_0\,
      O => \G_buff[2]_i_11_n_0\
    );
\G_buff[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[2]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[2]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[2]_i_3_n_0\
    );
\G_buff[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_10_n_0\,
      I1 => \R_buff[2]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[2]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[2]_i_11_n_0\,
      O => \G_buff[2]_i_6_n_0\
    );
\G_buff[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[2]_i_16_n_0\,
      I1 => \R_buff[2]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[2]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[2]_i_13_n_0\,
      O => \G_buff[2]_i_7_n_0\
    );
\G_buff[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_52_n_0\,
      I1 => \R_buff[2]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[2]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[2]_i_55_n_0\,
      O => \G_buff[2]_i_8_n_0\
    );
\G_buff[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_48_n_0\,
      I1 => \R_buff[2]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[2]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[2]_i_51_n_0\,
      O => \G_buff[2]_i_9_n_0\
    );
\G_buff[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[30]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[30]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      O => \G_buff[30]_i_1_n_0\
    );
\G_buff[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_44_n_0\,
      I1 => \R_buff[30]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[30]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[30]_i_47_n_0\,
      O => \G_buff[30]_i_10_n_0\
    );
\G_buff[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_56_n_0\,
      I1 => \R_buff[30]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[30]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[30]_i_43_n_0\,
      O => \G_buff[30]_i_11_n_0\
    );
\G_buff[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[30]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[30]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[30]_i_3_n_0\
    );
\G_buff[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_10_n_0\,
      I1 => \R_buff[30]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[30]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[30]_i_11_n_0\,
      O => \G_buff[30]_i_6_n_0\
    );
\G_buff[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[30]_i_16_n_0\,
      I1 => \R_buff[30]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[30]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[30]_i_13_n_0\,
      O => \G_buff[30]_i_7_n_0\
    );
\G_buff[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_52_n_0\,
      I1 => \R_buff[30]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[30]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[30]_i_55_n_0\,
      O => \G_buff[30]_i_8_n_0\
    );
\G_buff[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_48_n_0\,
      I1 => \R_buff[30]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[30]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[30]_i_51_n_0\,
      O => \G_buff[30]_i_9_n_0\
    );
\G_buff[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \G_buff_reg[31]_i_3_n_0\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff_reg[31]_i_6_n_1\,
      I3 => \R_buff_reg[31]_i_5_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \R_buff_reg[31]_i_3_n_1\,
      O => \G_buff[31]_i_1_n_0\
    );
\G_buff[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \G_buff[31]_i_10_n_0\
    );
\G_buff[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_70_n_0\,
      I1 => \R_buff[31]_i_69_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[31]_i_72_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[31]_i_71_n_0\,
      O => \G_buff[31]_i_13_n_0\
    );
\G_buff[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95959555"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg[4]_rep_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \counter_rgb_reg[2]_rep__0_n_0\,
      I4 => \counter_rgb_reg[1]_rep__0_n_0\,
      O => \G_buff[31]_i_14_n_0\
    );
\G_buff[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_64_n_0\,
      I1 => \R_buff[31]_i_63_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[31]_i_68_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[31]_i_66_n_0\,
      O => \G_buff[31]_i_15_n_0\
    );
\G_buff[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \R_buff_reg[31]_i_7_n_0\,
      I1 => \R_buff_reg[31]_i_6_n_1\,
      O => \G_buff[31]_i_16_n_0\
    );
\G_buff[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \G_buff[31]_i_18_n_0\
    );
\G_buff[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \G_buff[31]_i_19_n_0\
    );
\G_buff[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[31]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[31]_i_5_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      O => \G_buff[31]_i_2_n_0\
    );
\G_buff[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \G_buff[31]_i_20_n_0\
    );
\G_buff[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \G_buff[31]_i_21_n_0\
    );
\G_buff[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_134_n_0\,
      I1 => \R_buff[31]_i_135_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[31]_i_136_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[31]_i_137_n_0\,
      O => \G_buff[31]_i_22_n_0\
    );
\G_buff[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_130_n_0\,
      I1 => \R_buff[31]_i_131_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[31]_i_132_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[31]_i_133_n_0\,
      O => \G_buff[31]_i_23_n_0\
    );
\G_buff[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_126_n_0\,
      I1 => \R_buff[31]_i_127_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[31]_i_128_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[31]_i_129_n_0\,
      O => \G_buff[31]_i_24_n_0\
    );
\G_buff[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_138_n_0\,
      I1 => \R_buff[31]_i_123_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[31]_i_124_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[31]_i_125_n_0\,
      O => \G_buff[31]_i_25_n_0\
    );
\G_buff[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \counter_rgb_reg[4]_rep_n_0\,
      I1 => \counter_rgb_reg[1]_rep__0_n_0\,
      I2 => \counter_rgb_reg[2]_rep__0_n_0\,
      I3 => \counter_rgb_reg[3]_rep_n_0\,
      O => \G_buff[31]_i_26_n_0\
    );
\G_buff[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \G_buff[31]_i_28_n_0\
    );
\G_buff[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \G_buff[31]_i_29_n_0\
    );
\G_buff[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \G_buff[31]_i_30_n_0\
    );
\G_buff[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \G_buff[31]_i_31_n_0\
    );
\G_buff[31]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[7]\,
      O => \G_buff[31]_i_32_n_0\
    );
\G_buff[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[4]\,
      O => \G_buff[31]_i_33_n_0\
    );
\G_buff[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      O => \G_buff[31]_i_34_n_0\
    );
\G_buff[31]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      O => \G_buff[31]_i_35_n_0\
    );
\G_buff[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[7]\,
      I1 => \counter_rgb_reg_n_0_[6]\,
      O => \G_buff[31]_i_36_n_0\
    );
\G_buff[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[4]\,
      I1 => \counter_rgb_reg_n_0_[5]\,
      O => \G_buff[31]_i_37_n_0\
    );
\G_buff[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      O => \G_buff[31]_i_38_n_0\
    );
\G_buff[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      I1 => \counter_rgb_reg_n_0_[0]\,
      O => \G_buff[31]_i_39_n_0\
    );
\G_buff[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8FF00"
    )
        port map (
      I0 => \G_buff[31]_i_13_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[31]_i_15_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[31]_i_5_n_0\
    );
\G_buff[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[31]\,
      I1 => \counter_rgb_reg_n_0_[30]\,
      O => \G_buff[31]_i_7_n_0\
    );
\G_buff[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \G_buff[31]_i_8_n_0\
    );
\G_buff[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \G_buff[31]_i_9_n_0\
    );
\G_buff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[3]_i_2_n_0\,
      I1 => \G_buff[3]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      O => \G_buff[3]_i_1_n_0\
    );
\G_buff[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_48_n_0\,
      I1 => \R_buff[3]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[3]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[3]_i_51_n_0\,
      O => \G_buff[3]_i_10_n_0\
    );
\G_buff[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(3),
      O => \G_buff[3]_i_11_n_0\
    );
\G_buff[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(3),
      O => \G_buff[3]_i_12_n_0\
    );
\G_buff[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      O => \G_buff[3]_i_13_n_0\
    );
\G_buff[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(3),
      O => \G_buff[3]_i_14_n_0\
    );
\G_buff[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => \G_buff[3]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[3]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[3]_i_2_n_0\
    );
\G_buff[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[3]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[3]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[3]_i_3_n_0\
    );
\G_buff[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \G_buff[3]_i_8_n_0\,
      I1 => \G_buff[3]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[3]_i_10_n_0\,
      O => \G_buff[3]_i_4_n_0\
    );
\G_buff[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[3]_i_11_n_0\,
      I1 => \G_buff[3]_i_12_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \G_buff[3]_i_13_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \G_buff[3]_i_14_n_0\,
      O => \G_buff[3]_i_5_n_0\
    );
\G_buff[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_10_n_0\,
      I1 => \R_buff[3]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[3]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[3]_i_11_n_0\,
      O => \G_buff[3]_i_6_n_0\
    );
\G_buff[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[3]_i_14_n_0\,
      I1 => \R_buff[3]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[3]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[3]_i_15_n_0\,
      O => \G_buff[3]_i_7_n_0\
    );
\G_buff[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_52_n_0\,
      I1 => \R_buff[3]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[3]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[3]_i_43_n_0\,
      O => \G_buff[3]_i_8_n_0\
    );
\G_buff[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_44_n_0\,
      I1 => \R_buff[3]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[3]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[3]_i_47_n_0\,
      O => \G_buff[3]_i_9_n_0\
    );
\G_buff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[4]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[4]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      O => \G_buff[4]_i_1_n_0\
    );
\G_buff[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_44_n_0\,
      I1 => \R_buff[4]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[4]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[4]_i_47_n_0\,
      O => \G_buff[4]_i_10_n_0\
    );
\G_buff[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_56_n_0\,
      I1 => \R_buff[4]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[4]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[4]_i_43_n_0\,
      O => \G_buff[4]_i_11_n_0\
    );
\G_buff[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[4]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[4]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[4]_i_3_n_0\
    );
\G_buff[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_10_n_0\,
      I1 => \R_buff[4]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[4]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[4]_i_11_n_0\,
      O => \G_buff[4]_i_6_n_0\
    );
\G_buff[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[4]_i_16_n_0\,
      I1 => \R_buff[4]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[4]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[4]_i_13_n_0\,
      O => \G_buff[4]_i_7_n_0\
    );
\G_buff[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_52_n_0\,
      I1 => \R_buff[4]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[4]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[4]_i_55_n_0\,
      O => \G_buff[4]_i_8_n_0\
    );
\G_buff[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_48_n_0\,
      I1 => \R_buff[4]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[4]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[4]_i_51_n_0\,
      O => \G_buff[4]_i_9_n_0\
    );
\G_buff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[5]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[5]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      O => \G_buff[5]_i_1_n_0\
    );
\G_buff[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_44_n_0\,
      I1 => \R_buff[5]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[5]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[5]_i_47_n_0\,
      O => \G_buff[5]_i_10_n_0\
    );
\G_buff[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_56_n_0\,
      I1 => \R_buff[5]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[5]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[5]_i_43_n_0\,
      O => \G_buff[5]_i_11_n_0\
    );
\G_buff[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[5]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[5]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[5]_i_3_n_0\
    );
\G_buff[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_10_n_0\,
      I1 => \R_buff[5]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[5]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[5]_i_11_n_0\,
      O => \G_buff[5]_i_6_n_0\
    );
\G_buff[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[5]_i_16_n_0\,
      I1 => \R_buff[5]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[5]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[5]_i_13_n_0\,
      O => \G_buff[5]_i_7_n_0\
    );
\G_buff[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_52_n_0\,
      I1 => \R_buff[5]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[5]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[5]_i_55_n_0\,
      O => \G_buff[5]_i_8_n_0\
    );
\G_buff[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_48_n_0\,
      I1 => \R_buff[5]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[5]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[5]_i_51_n_0\,
      O => \G_buff[5]_i_9_n_0\
    );
\G_buff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[6]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[6]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      O => \G_buff[6]_i_1_n_0\
    );
\G_buff[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_44_n_0\,
      I1 => \R_buff[6]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[6]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[6]_i_47_n_0\,
      O => \G_buff[6]_i_10_n_0\
    );
\G_buff[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_56_n_0\,
      I1 => \R_buff[6]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[6]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[6]_i_43_n_0\,
      O => \G_buff[6]_i_11_n_0\
    );
\G_buff[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[6]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[6]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[6]_i_3_n_0\
    );
\G_buff[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_10_n_0\,
      I1 => \R_buff[6]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[6]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[6]_i_11_n_0\,
      O => \G_buff[6]_i_6_n_0\
    );
\G_buff[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[6]_i_16_n_0\,
      I1 => \R_buff[6]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[6]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[6]_i_13_n_0\,
      O => \G_buff[6]_i_7_n_0\
    );
\G_buff[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_52_n_0\,
      I1 => \R_buff[6]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[6]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[6]_i_55_n_0\,
      O => \G_buff[6]_i_8_n_0\
    );
\G_buff[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_48_n_0\,
      I1 => \R_buff[6]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[6]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[6]_i_51_n_0\,
      O => \G_buff[6]_i_9_n_0\
    );
\G_buff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[7]_i_2_n_0\,
      I1 => \G_buff[7]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      O => \G_buff[7]_i_1_n_0\
    );
\G_buff[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_49_n_0\,
      I1 => \R_buff[7]_i_50_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[7]_i_51_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[7]_i_52_n_0\,
      O => \G_buff[7]_i_10_n_0\
    );
\G_buff[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(7),
      O => \G_buff[7]_i_11_n_0\
    );
\G_buff[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(7),
      O => \G_buff[7]_i_12_n_0\
    );
\G_buff[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(7),
      O => \G_buff[7]_i_13_n_0\
    );
\G_buff[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(7),
      O => \G_buff[7]_i_14_n_0\
    );
\G_buff[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[7]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[7]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[7]_i_2_n_0\
    );
\G_buff[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[7]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[7]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[7]_i_3_n_0\
    );
\G_buff[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \G_buff[7]_i_8_n_0\,
      I1 => \G_buff[7]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[7]_i_10_n_0\,
      O => \G_buff[7]_i_4_n_0\
    );
\G_buff[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[7]_i_11_n_0\,
      I1 => \G_buff[7]_i_12_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \G_buff[7]_i_13_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \G_buff[7]_i_14_n_0\,
      O => \G_buff[7]_i_5_n_0\
    );
\G_buff[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_10_n_0\,
      I1 => \R_buff[7]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[7]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[7]_i_11_n_0\,
      O => \G_buff[7]_i_6_n_0\
    );
\G_buff[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[7]_i_14_n_0\,
      I1 => \R_buff[7]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[7]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[7]_i_15_n_0\,
      O => \G_buff[7]_i_7_n_0\
    );
\G_buff[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_41_n_0\,
      I1 => \R_buff[7]_i_42_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[7]_i_43_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[7]_i_44_n_0\,
      O => \G_buff[7]_i_8_n_0\
    );
\G_buff[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_45_n_0\,
      I1 => \R_buff[7]_i_46_n_0\,
      I2 => \counter_rgb_reg_n_0_[3]\,
      I3 => \R_buff[7]_i_47_n_0\,
      I4 => \counter_rgb_reg[2]_rep__0_n_0\,
      I5 => \R_buff[7]_i_48_n_0\,
      O => \G_buff[7]_i_9_n_0\
    );
\G_buff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF40004"
    )
        port map (
      I0 => \G_buff[8]_i_2_n_0\,
      I1 => \G_buff[8]_i_3_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_4_n_0\,
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      O => \G_buff[8]_i_1_n_0\
    );
\G_buff[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_49_n_0\,
      I1 => \R_buff[8]_i_50_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[8]_i_51_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[8]_i_52_n_0\,
      O => \G_buff[8]_i_10_n_0\
    );
\G_buff[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(8),
      O => \G_buff[8]_i_11_n_0\
    );
\G_buff[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(8),
      O => \G_buff[8]_i_12_n_0\
    );
\G_buff[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(8),
      O => \G_buff[8]_i_13_n_0\
    );
\G_buff[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(8),
      O => \G_buff[8]_i_14_n_0\
    );
\G_buff[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \G_buff[8]_i_4_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[8]_i_5_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \G_buff[8]_i_2_n_0\
    );
\G_buff[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[8]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[8]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[8]_i_3_n_0\
    );
\G_buff[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F530F53F"
    )
        port map (
      I0 => \G_buff[8]_i_8_n_0\,
      I1 => \G_buff[8]_i_9_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \G_buff[8]_i_10_n_0\,
      O => \G_buff[8]_i_4_n_0\
    );
\G_buff[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \G_buff[8]_i_11_n_0\,
      I1 => \G_buff[8]_i_12_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \G_buff[8]_i_13_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \G_buff[8]_i_14_n_0\,
      O => \G_buff[8]_i_5_n_0\
    );
\G_buff[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_12_n_0\,
      I1 => \R_buff[8]_i_11_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[8]_i_10_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[8]_i_9_n_0\,
      O => \G_buff[8]_i_6_n_0\
    );
\G_buff[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[8]_i_14_n_0\,
      I1 => \R_buff[8]_i_13_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[8]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[8]_i_15_n_0\,
      O => \G_buff[8]_i_7_n_0\
    );
\G_buff[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_41_n_0\,
      I1 => \R_buff[8]_i_42_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[8]_i_43_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[8]_i_44_n_0\,
      O => \G_buff[8]_i_8_n_0\
    );
\G_buff[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_45_n_0\,
      I1 => \R_buff[8]_i_46_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[8]_i_47_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[8]_i_48_n_0\,
      O => \G_buff[8]_i_9_n_0\
    );
\G_buff[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0000000B0"
    )
        port map (
      I0 => \G_buff_reg[9]_i_2_n_0\,
      I1 => \G_buff_reg[31]_i_3_n_0\,
      I2 => \G_buff[9]_i_3_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff_reg[31]_i_4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      O => \G_buff[9]_i_1_n_0\
    );
\G_buff[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_44_n_0\,
      I1 => \R_buff[9]_i_45_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[9]_i_46_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[9]_i_47_n_0\,
      O => \G_buff[9]_i_10_n_0\
    );
\G_buff[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_56_n_0\,
      I1 => \R_buff[9]_i_41_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[9]_i_42_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[9]_i_43_n_0\,
      O => \G_buff[9]_i_11_n_0\
    );
\G_buff[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2EFF00"
    )
        port map (
      I0 => \G_buff[9]_i_6_n_0\,
      I1 => \G_buff[31]_i_14_n_0\,
      I2 => \G_buff[9]_i_7_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I4 => \G_buff[31]_i_16_n_0\,
      I5 => \G_buff_reg[31]_i_3_n_0\,
      O => \G_buff[9]_i_3_n_0\
    );
\G_buff[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_10_n_0\,
      I1 => \R_buff[9]_i_9_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[9]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[9]_i_11_n_0\,
      O => \G_buff[9]_i_6_n_0\
    );
\G_buff[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[9]_i_16_n_0\,
      I1 => \R_buff[9]_i_15_n_0\,
      I2 => \G_buff[31]_i_26_n_0\,
      I3 => \R_buff[9]_i_14_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[9]_i_13_n_0\,
      O => \G_buff[9]_i_7_n_0\
    );
\G_buff[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_52_n_0\,
      I1 => \R_buff[9]_i_53_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[9]_i_54_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[9]_i_55_n_0\,
      O => \G_buff[9]_i_8_n_0\
    );
\G_buff[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_48_n_0\,
      I1 => \R_buff[9]_i_49_n_0\,
      I2 => \counter_rgb_reg[3]_rep_n_0\,
      I3 => \R_buff[9]_i_50_n_0\,
      I4 => \counter_rgb_reg[2]_rep__1_n_0\,
      I5 => \R_buff[9]_i_51_n_0\,
      O => \G_buff[9]_i_9_n_0\
    );
\G_buff_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(0),
      Q => G_buff_out(0),
      R => '0'
    );
\G_buff_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(10),
      Q => G_buff_out(10),
      R => '0'
    );
\G_buff_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(11),
      Q => G_buff_out(11),
      R => '0'
    );
\G_buff_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(12),
      Q => G_buff_out(12),
      R => '0'
    );
\G_buff_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(13),
      Q => G_buff_out(13),
      R => '0'
    );
\G_buff_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(14),
      Q => G_buff_out(14),
      R => '0'
    );
\G_buff_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(15),
      Q => G_buff_out(15),
      R => '0'
    );
\G_buff_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(16),
      Q => G_buff_out(16),
      R => '0'
    );
\G_buff_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(17),
      Q => G_buff_out(17),
      R => '0'
    );
\G_buff_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(18),
      Q => G_buff_out(18),
      R => '0'
    );
\G_buff_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(19),
      Q => G_buff_out(19),
      R => '0'
    );
\G_buff_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(1),
      Q => G_buff_out(1),
      R => '0'
    );
\G_buff_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(20),
      Q => G_buff_out(20),
      R => '0'
    );
\G_buff_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(21),
      Q => G_buff_out(21),
      R => '0'
    );
\G_buff_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(22),
      Q => G_buff_out(22),
      R => '0'
    );
\G_buff_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(23),
      Q => G_buff_out(23),
      R => '0'
    );
\G_buff_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(24),
      Q => G_buff_out(24),
      R => '0'
    );
\G_buff_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(25),
      Q => G_buff_out(25),
      R => '0'
    );
\G_buff_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(26),
      Q => G_buff_out(26),
      R => '0'
    );
\G_buff_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(27),
      Q => G_buff_out(27),
      R => '0'
    );
\G_buff_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(28),
      Q => G_buff_out(28),
      R => '0'
    );
\G_buff_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(29),
      Q => G_buff_out(29),
      R => '0'
    );
\G_buff_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(2),
      Q => G_buff_out(2),
      R => '0'
    );
\G_buff_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(30),
      Q => G_buff_out(30),
      R => '0'
    );
\G_buff_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(31),
      Q => G_buff_out(31),
      R => '0'
    );
\G_buff_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(3),
      Q => G_buff_out(3),
      R => '0'
    );
\G_buff_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(4),
      Q => G_buff_out(4),
      R => '0'
    );
\G_buff_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(5),
      Q => G_buff_out(5),
      R => '0'
    );
\G_buff_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(6),
      Q => G_buff_out(6),
      R => '0'
    );
\G_buff_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(7),
      Q => G_buff_out(7),
      R => '0'
    );
\G_buff_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(8),
      Q => G_buff_out(8),
      R => '0'
    );
\G_buff_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \G_buff__0\(9),
      Q => G_buff_out(9),
      R => '0'
    );
\G_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[0]_i_1_n_0\,
      Q => \G_buff__0\(0),
      R => '0'
    );
\G_buff_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[0]_i_4_n_0\,
      I1 => \G_buff_reg[0]_i_5_n_0\,
      O => \G_buff_reg[0]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[0]_i_8_n_0\,
      I1 => \G_buff[0]_i_9_n_0\,
      O => \G_buff_reg[0]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[0]_i_10_n_0\,
      I1 => \G_buff[0]_i_11_n_0\,
      O => \G_buff_reg[0]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[10]_i_1_n_0\,
      Q => \G_buff__0\(10),
      R => '0'
    );
\G_buff_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[10]_i_4_n_0\,
      I1 => \G_buff_reg[10]_i_5_n_0\,
      O => \G_buff_reg[10]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[10]_i_8_n_0\,
      I1 => \G_buff[10]_i_9_n_0\,
      O => \G_buff_reg[10]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[10]_i_10_n_0\,
      I1 => \G_buff[10]_i_11_n_0\,
      O => \G_buff_reg[10]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[11]_i_1_n_0\,
      Q => \G_buff__0\(11),
      R => '0'
    );
\G_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[12]_i_1_n_0\,
      Q => \G_buff__0\(12),
      R => '0'
    );
\G_buff_reg[12]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[12]_i_4_n_0\,
      I1 => \G_buff_reg[12]_i_5_n_0\,
      O => \G_buff_reg[12]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[12]_i_8_n_0\,
      I1 => \G_buff[12]_i_9_n_0\,
      O => \G_buff_reg[12]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[12]_i_10_n_0\,
      I1 => \G_buff[12]_i_11_n_0\,
      O => \G_buff_reg[12]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[13]_i_1_n_0\,
      Q => \G_buff__0\(13),
      R => '0'
    );
\G_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[14]_i_1_n_0\,
      Q => \G_buff__0\(14),
      R => '0'
    );
\G_buff_reg[14]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[14]_i_4_n_0\,
      I1 => \G_buff_reg[14]_i_5_n_0\,
      O => \G_buff_reg[14]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[14]_i_8_n_0\,
      I1 => \G_buff[14]_i_9_n_0\,
      O => \G_buff_reg[14]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[14]_i_10_n_0\,
      I1 => \G_buff[14]_i_11_n_0\,
      O => \G_buff_reg[14]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[15]_i_1_n_0\,
      Q => \G_buff__0\(15),
      R => '0'
    );
\G_buff_reg[15]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[15]_i_4_n_0\,
      I1 => \G_buff_reg[15]_i_5_n_0\,
      O => \G_buff_reg[15]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[15]_i_8_n_0\,
      I1 => \G_buff[15]_i_9_n_0\,
      O => \G_buff_reg[15]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[15]_i_10_n_0\,
      I1 => \G_buff[15]_i_11_n_0\,
      O => \G_buff_reg[15]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[16]_i_1_n_0\,
      Q => \G_buff__0\(16),
      R => '0'
    );
\G_buff_reg[16]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[16]_i_4_n_0\,
      I1 => \G_buff_reg[16]_i_5_n_0\,
      O => \G_buff_reg[16]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[16]_i_8_n_0\,
      I1 => \G_buff[16]_i_9_n_0\,
      O => \G_buff_reg[16]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[16]_i_10_n_0\,
      I1 => \G_buff[16]_i_11_n_0\,
      O => \G_buff_reg[16]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[17]_i_1_n_0\,
      Q => \G_buff__0\(17),
      R => '0'
    );
\G_buff_reg[17]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[17]_i_4_n_0\,
      I1 => \G_buff_reg[17]_i_5_n_0\,
      O => \G_buff_reg[17]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[17]_i_8_n_0\,
      I1 => \G_buff[17]_i_9_n_0\,
      O => \G_buff_reg[17]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[17]_i_10_n_0\,
      I1 => \G_buff[17]_i_11_n_0\,
      O => \G_buff_reg[17]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[18]_i_1_n_0\,
      Q => \G_buff__0\(18),
      R => '0'
    );
\G_buff_reg[18]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[18]_i_4_n_0\,
      I1 => \G_buff_reg[18]_i_5_n_0\,
      O => \G_buff_reg[18]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[18]_i_8_n_0\,
      I1 => \G_buff[18]_i_9_n_0\,
      O => \G_buff_reg[18]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[18]_i_10_n_0\,
      I1 => \G_buff[18]_i_11_n_0\,
      O => \G_buff_reg[18]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[19]_i_1_n_0\,
      Q => \G_buff__0\(19),
      R => '0'
    );
\G_buff_reg[19]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[19]_i_4_n_0\,
      I1 => \G_buff_reg[19]_i_5_n_0\,
      O => \G_buff_reg[19]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[19]_i_8_n_0\,
      I1 => \G_buff[19]_i_9_n_0\,
      O => \G_buff_reg[19]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[19]_i_10_n_0\,
      I1 => \G_buff[19]_i_11_n_0\,
      O => \G_buff_reg[19]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[1]_i_1_n_0\,
      Q => \G_buff__0\(1),
      R => '0'
    );
\G_buff_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[1]_i_4_n_0\,
      I1 => \G_buff_reg[1]_i_5_n_0\,
      O => \G_buff_reg[1]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[1]_i_8_n_0\,
      I1 => \G_buff[1]_i_9_n_0\,
      O => \G_buff_reg[1]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[1]_i_10_n_0\,
      I1 => \G_buff[1]_i_11_n_0\,
      O => \G_buff_reg[1]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[20]_i_1_n_0\,
      Q => \G_buff__0\(20),
      R => '0'
    );
\G_buff_reg[20]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[20]_i_4_n_0\,
      I1 => \G_buff_reg[20]_i_5_n_0\,
      O => \G_buff_reg[20]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[20]_i_8_n_0\,
      I1 => \G_buff[20]_i_9_n_0\,
      O => \G_buff_reg[20]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[20]_i_10_n_0\,
      I1 => \G_buff[20]_i_11_n_0\,
      O => \G_buff_reg[20]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[21]_i_1_n_0\,
      Q => \G_buff__0\(21),
      R => '0'
    );
\G_buff_reg[21]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[21]_i_4_n_0\,
      I1 => \G_buff_reg[21]_i_5_n_0\,
      O => \G_buff_reg[21]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[21]_i_8_n_0\,
      I1 => \G_buff[21]_i_9_n_0\,
      O => \G_buff_reg[21]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[21]_i_10_n_0\,
      I1 => \G_buff[21]_i_11_n_0\,
      O => \G_buff_reg[21]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[22]_i_1_n_0\,
      Q => \G_buff__0\(22),
      R => '0'
    );
\G_buff_reg[22]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[22]_i_4_n_0\,
      I1 => \G_buff_reg[22]_i_5_n_0\,
      O => \G_buff_reg[22]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[22]_i_8_n_0\,
      I1 => \G_buff[22]_i_9_n_0\,
      O => \G_buff_reg[22]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[22]_i_10_n_0\,
      I1 => \G_buff[22]_i_11_n_0\,
      O => \G_buff_reg[22]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[23]_i_1_n_0\,
      Q => \G_buff__0\(23),
      R => '0'
    );
\G_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[24]_i_1_n_0\,
      Q => \G_buff__0\(24),
      R => '0'
    );
\G_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[25]_i_1_n_0\,
      Q => \G_buff__0\(25),
      R => '0'
    );
\G_buff_reg[25]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[25]_i_4_n_0\,
      I1 => \G_buff_reg[25]_i_5_n_0\,
      O => \G_buff_reg[25]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[25]_i_8_n_0\,
      I1 => \G_buff[25]_i_9_n_0\,
      O => \G_buff_reg[25]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[25]_i_10_n_0\,
      I1 => \G_buff[25]_i_11_n_0\,
      O => \G_buff_reg[25]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[26]_i_1_n_0\,
      Q => \G_buff__0\(26),
      R => '0'
    );
\G_buff_reg[26]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[26]_i_4_n_0\,
      I1 => \G_buff_reg[26]_i_5_n_0\,
      O => \G_buff_reg[26]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[26]_i_8_n_0\,
      I1 => \G_buff[26]_i_9_n_0\,
      O => \G_buff_reg[26]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[26]_i_10_n_0\,
      I1 => \G_buff[26]_i_11_n_0\,
      O => \G_buff_reg[26]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[27]_i_1_n_0\,
      Q => \G_buff__0\(27),
      R => '0'
    );
\G_buff_reg[27]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[27]_i_4_n_0\,
      I1 => \G_buff_reg[27]_i_5_n_0\,
      O => \G_buff_reg[27]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[27]_i_8_n_0\,
      I1 => \G_buff[27]_i_9_n_0\,
      O => \G_buff_reg[27]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[27]_i_10_n_0\,
      I1 => \G_buff[27]_i_11_n_0\,
      O => \G_buff_reg[27]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[28]_i_1_n_0\,
      Q => \G_buff__0\(28),
      R => '0'
    );
\G_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[29]_i_1_n_0\,
      Q => \G_buff__0\(29),
      R => '0'
    );
\G_buff_reg[29]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[29]_i_4_n_0\,
      I1 => \G_buff_reg[29]_i_5_n_0\,
      O => \G_buff_reg[29]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[29]_i_8_n_0\,
      I1 => \G_buff[29]_i_9_n_0\,
      O => \G_buff_reg[29]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[29]_i_10_n_0\,
      I1 => \G_buff[29]_i_11_n_0\,
      O => \G_buff_reg[29]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[2]_i_1_n_0\,
      Q => \G_buff__0\(2),
      R => '0'
    );
\G_buff_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[2]_i_4_n_0\,
      I1 => \G_buff_reg[2]_i_5_n_0\,
      O => \G_buff_reg[2]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[2]_i_8_n_0\,
      I1 => \G_buff[2]_i_9_n_0\,
      O => \G_buff_reg[2]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[2]_i_10_n_0\,
      I1 => \G_buff[2]_i_11_n_0\,
      O => \G_buff_reg[2]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[30]_i_1_n_0\,
      Q => \G_buff__0\(30),
      R => '0'
    );
\G_buff_reg[30]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[30]_i_4_n_0\,
      I1 => \G_buff_reg[30]_i_5_n_0\,
      O => \G_buff_reg[30]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[30]_i_8_n_0\,
      I1 => \G_buff[30]_i_9_n_0\,
      O => \G_buff_reg[30]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[30]_i_10_n_0\,
      I1 => \G_buff[30]_i_11_n_0\,
      O => \G_buff_reg[30]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[31]_i_2_n_0\,
      Q => \G_buff__0\(31),
      R => '0'
    );
\G_buff_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[31]_i_22_n_0\,
      I1 => \G_buff[31]_i_23_n_0\,
      O => \G_buff_reg[31]_i_11_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[31]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[31]_i_24_n_0\,
      I1 => \G_buff[31]_i_25_n_0\,
      O => \G_buff_reg[31]_i_12_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \G_buff_reg[31]_i_27_n_0\,
      CO(3) => \G_buff_reg[31]_i_17_n_0\,
      CO(2) => \G_buff_reg[31]_i_17_n_1\,
      CO(1) => \G_buff_reg[31]_i_17_n_2\,
      CO(0) => \G_buff_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_G_buff_reg[31]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \G_buff[31]_i_28_n_0\,
      S(2) => \G_buff[31]_i_29_n_0\,
      S(1) => \G_buff[31]_i_30_n_0\,
      S(0) => \G_buff[31]_i_31_n_0\
    );
\G_buff_reg[31]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \G_buff_reg[31]_i_27_n_0\,
      CO(2) => \G_buff_reg[31]_i_27_n_1\,
      CO(1) => \G_buff_reg[31]_i_27_n_2\,
      CO(0) => \G_buff_reg[31]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \G_buff[31]_i_32_n_0\,
      DI(2) => \G_buff[31]_i_33_n_0\,
      DI(1) => \G_buff[31]_i_34_n_0\,
      DI(0) => \G_buff[31]_i_35_n_0\,
      O(3 downto 0) => \NLW_G_buff_reg[31]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \G_buff[31]_i_36_n_0\,
      S(2) => \G_buff[31]_i_37_n_0\,
      S(1) => \G_buff[31]_i_38_n_0\,
      S(0) => \G_buff[31]_i_39_n_0\
    );
\G_buff_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \G_buff_reg[31]_i_6_n_0\,
      CO(3) => \G_buff_reg[31]_i_3_n_0\,
      CO(2) => \G_buff_reg[31]_i_3_n_1\,
      CO(1) => \G_buff_reg[31]_i_3_n_2\,
      CO(0) => \G_buff_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \counter_rgb_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_G_buff_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \G_buff[31]_i_7_n_0\,
      S(2) => \G_buff[31]_i_8_n_0\,
      S(1) => \G_buff[31]_i_9_n_0\,
      S(0) => \G_buff[31]_i_10_n_0\
    );
\G_buff_reg[31]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[31]_i_11_n_0\,
      I1 => \G_buff_reg[31]_i_12_n_0\,
      O => \G_buff_reg[31]_i_4_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \G_buff_reg[31]_i_17_n_0\,
      CO(3) => \G_buff_reg[31]_i_6_n_0\,
      CO(2) => \G_buff_reg[31]_i_6_n_1\,
      CO(1) => \G_buff_reg[31]_i_6_n_2\,
      CO(0) => \G_buff_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_G_buff_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \G_buff[31]_i_18_n_0\,
      S(2) => \G_buff[31]_i_19_n_0\,
      S(1) => \G_buff[31]_i_20_n_0\,
      S(0) => \G_buff[31]_i_21_n_0\
    );
\G_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[3]_i_1_n_0\,
      Q => \G_buff__0\(3),
      R => '0'
    );
\G_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[4]_i_1_n_0\,
      Q => \G_buff__0\(4),
      R => '0'
    );
\G_buff_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[4]_i_4_n_0\,
      I1 => \G_buff_reg[4]_i_5_n_0\,
      O => \G_buff_reg[4]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[4]_i_8_n_0\,
      I1 => \G_buff[4]_i_9_n_0\,
      O => \G_buff_reg[4]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[4]_i_10_n_0\,
      I1 => \G_buff[4]_i_11_n_0\,
      O => \G_buff_reg[4]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[5]_i_1_n_0\,
      Q => \G_buff__0\(5),
      R => '0'
    );
\G_buff_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[5]_i_4_n_0\,
      I1 => \G_buff_reg[5]_i_5_n_0\,
      O => \G_buff_reg[5]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[5]_i_8_n_0\,
      I1 => \G_buff[5]_i_9_n_0\,
      O => \G_buff_reg[5]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[5]_i_10_n_0\,
      I1 => \G_buff[5]_i_11_n_0\,
      O => \G_buff_reg[5]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[6]_i_1_n_0\,
      Q => \G_buff__0\(6),
      R => '0'
    );
\G_buff_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[6]_i_4_n_0\,
      I1 => \G_buff_reg[6]_i_5_n_0\,
      O => \G_buff_reg[6]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[6]_i_8_n_0\,
      I1 => \G_buff[6]_i_9_n_0\,
      O => \G_buff_reg[6]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[6]_i_10_n_0\,
      I1 => \G_buff[6]_i_11_n_0\,
      O => \G_buff_reg[6]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep_n_0\
    );
\G_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[7]_i_1_n_0\,
      Q => \G_buff__0\(7),
      R => '0'
    );
\G_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[8]_i_1_n_0\,
      Q => \G_buff__0\(8),
      R => '0'
    );
\G_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \G_buff[31]_i_1_n_0\,
      D => \G_buff[9]_i_1_n_0\,
      Q => \G_buff__0\(9),
      R => '0'
    );
\G_buff_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \G_buff_reg[9]_i_4_n_0\,
      I1 => \G_buff_reg[9]_i_5_n_0\,
      O => \G_buff_reg[9]_i_2_n_0\,
      S => \counter_rgb_reg_n_0_[5]\
    );
\G_buff_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[9]_i_8_n_0\,
      I1 => \G_buff[9]_i_9_n_0\,
      O => \G_buff_reg[9]_i_4_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\G_buff_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \G_buff[9]_i_10_n_0\,
      I1 => \G_buff[9]_i_11_n_0\,
      O => \G_buff_reg[9]_i_5_n_0\,
      S => \counter_rgb_reg[4]_rep__0_n_0\
    );
\R_buff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[0]_i_2_n_0\,
      I4 => \R_buff[0]_i_3_n_0\,
      I5 => \R_buff[0]_i_4_n_0\,
      O => p_1_in(0)
    );
\R_buff[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_28_n_0\,
      O => \R_buff[0]_i_10_n_0\
    );
\R_buff[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_30_n_0\,
      O => \R_buff[0]_i_11_n_0\
    );
\R_buff[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_32_n_0\,
      O => \R_buff[0]_i_12_n_0\
    );
\R_buff[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_34_n_0\,
      O => \R_buff[0]_i_13_n_0\
    );
\R_buff[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_36_n_0\,
      O => \R_buff[0]_i_14_n_0\
    );
\R_buff[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_38_n_0\,
      O => \R_buff[0]_i_15_n_0\
    );
\R_buff[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_40_n_0\,
      O => \R_buff[0]_i_16_n_0\
    );
\R_buff[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_42_n_0\,
      O => \R_buff[0]_i_17_n_0\
    );
\R_buff[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_44_n_0\,
      O => \R_buff[0]_i_18_n_0\
    );
\R_buff[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_46_n_0\,
      O => \R_buff[0]_i_19_n_0\
    );
\R_buff[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_48_n_0\,
      O => \R_buff[0]_i_20_n_0\
    );
\R_buff[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_50_n_0\,
      O => \R_buff[0]_i_21_n_0\
    );
\R_buff[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_52_n_0\,
      O => \R_buff[0]_i_22_n_0\
    );
\R_buff[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_54_n_0\,
      O => \R_buff[0]_i_23_n_0\
    );
\R_buff[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[0]_i_56_n_0\,
      O => \R_buff[0]_i_24_n_0\
    );
\R_buff[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      O => \R_buff[0]_i_25_n_0\
    );
\R_buff[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(0),
      O => \R_buff[0]_i_26_n_0\
    );
\R_buff[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(0),
      O => \R_buff[0]_i_27_n_0\
    );
\R_buff[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(0),
      O => \R_buff[0]_i_28_n_0\
    );
\R_buff[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(0),
      O => \R_buff[0]_i_29_n_0\
    );
\R_buff[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[0]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[0]_i_8_n_0\,
      O => \R_buff[0]_i_3_n_0\
    );
\R_buff[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(0),
      O => \R_buff[0]_i_30_n_0\
    );
\R_buff[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(0),
      O => \R_buff[0]_i_31_n_0\
    );
\R_buff[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(0),
      O => \R_buff[0]_i_32_n_0\
    );
\R_buff[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_33_n_0\
    );
\R_buff[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(0),
      O => \R_buff[0]_i_34_n_0\
    );
\R_buff[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(0),
      O => \R_buff[0]_i_35_n_0\
    );
\R_buff[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(0),
      O => \R_buff[0]_i_36_n_0\
    );
\R_buff[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(0),
      O => \R_buff[0]_i_37_n_0\
    );
\R_buff[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(0),
      O => \R_buff[0]_i_38_n_0\
    );
\R_buff[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(0),
      O => \R_buff[0]_i_39_n_0\
    );
\R_buff[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[0]_i_4_n_0\
    );
\R_buff[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(0),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_40_n_0\
    );
\R_buff[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(0),
      O => \R_buff[0]_i_41_n_0\
    );
\R_buff[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(0),
      O => \R_buff[0]_i_42_n_0\
    );
\R_buff[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(0),
      O => \R_buff[0]_i_43_n_0\
    );
\R_buff[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(0),
      O => \R_buff[0]_i_44_n_0\
    );
\R_buff[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(0),
      O => \R_buff[0]_i_45_n_0\
    );
\R_buff[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      O => \R_buff[0]_i_46_n_0\
    );
\R_buff[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(0),
      O => \R_buff[0]_i_47_n_0\
    );
\R_buff[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(0),
      O => \R_buff[0]_i_48_n_0\
    );
\R_buff[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(0),
      O => \R_buff[0]_i_49_n_0\
    );
\R_buff[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_9_n_0\,
      I1 => \R_buff[0]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[0]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[0]_i_12_n_0\,
      O => \R_buff[0]_i_5_n_0\
    );
\R_buff[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(0),
      O => \R_buff[0]_i_50_n_0\
    );
\R_buff[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_51_n_0\
    );
\R_buff[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_52_n_0\
    );
\R_buff[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_53_n_0\
    );
\R_buff[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_54_n_0\
    );
\R_buff[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(0),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(0),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[0]_i_55_n_0\
    );
\R_buff[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(0),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(0),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(0),
      O => \R_buff[0]_i_56_n_0\
    );
\R_buff[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_13_n_0\,
      I1 => \R_buff[0]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[0]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[0]_i_16_n_0\,
      O => \R_buff[0]_i_6_n_0\
    );
\R_buff[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_17_n_0\,
      I1 => \R_buff[0]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[0]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[0]_i_20_n_0\,
      O => \R_buff[0]_i_7_n_0\
    );
\R_buff[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[0]_i_21_n_0\,
      I1 => \R_buff[0]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[0]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[0]_i_24_n_0\,
      O => \R_buff[0]_i_8_n_0\
    );
\R_buff[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[0]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[0]_i_26_n_0\,
      O => \R_buff[0]_i_9_n_0\
    );
\R_buff[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[10]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[10]_i_3_n_0\,
      I5 => \R_buff[10]_i_4_n_0\,
      O => p_1_in(10)
    );
\R_buff[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_28_n_0\,
      O => \R_buff[10]_i_10_n_0\
    );
\R_buff[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_30_n_0\,
      O => \R_buff[10]_i_11_n_0\
    );
\R_buff[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_32_n_0\,
      O => \R_buff[10]_i_12_n_0\
    );
\R_buff[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_34_n_0\,
      O => \R_buff[10]_i_13_n_0\
    );
\R_buff[10]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_36_n_0\,
      O => \R_buff[10]_i_14_n_0\
    );
\R_buff[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_38_n_0\,
      O => \R_buff[10]_i_15_n_0\
    );
\R_buff[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_40_n_0\,
      O => \R_buff[10]_i_16_n_0\
    );
\R_buff[10]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_42_n_0\,
      O => \R_buff[10]_i_17_n_0\
    );
\R_buff[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_44_n_0\,
      O => \R_buff[10]_i_18_n_0\
    );
\R_buff[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_46_n_0\,
      O => \R_buff[10]_i_19_n_0\
    );
\R_buff[10]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_48_n_0\,
      O => \R_buff[10]_i_20_n_0\
    );
\R_buff[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_50_n_0\,
      O => \R_buff[10]_i_21_n_0\
    );
\R_buff[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_52_n_0\,
      O => \R_buff[10]_i_22_n_0\
    );
\R_buff[10]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_54_n_0\,
      O => \R_buff[10]_i_23_n_0\
    );
\R_buff[10]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[10]_i_56_n_0\,
      O => \R_buff[10]_i_24_n_0\
    );
\R_buff[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(10),
      O => \R_buff[10]_i_25_n_0\
    );
\R_buff[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(10),
      O => \R_buff[10]_i_26_n_0\
    );
\R_buff[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(10),
      O => \R_buff[10]_i_27_n_0\
    );
\R_buff[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(10),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(10),
      O => \R_buff[10]_i_28_n_0\
    );
\R_buff[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(10),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      O => \R_buff[10]_i_29_n_0\
    );
\R_buff[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[10]_i_3_n_0\
    );
\R_buff[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(10),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(10),
      O => \R_buff[10]_i_30_n_0\
    );
\R_buff[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(10),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(10),
      O => \R_buff[10]_i_31_n_0\
    );
\R_buff[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(10),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(10),
      O => \R_buff[10]_i_32_n_0\
    );
\R_buff[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(10),
      O => \R_buff[10]_i_33_n_0\
    );
\R_buff[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(10),
      O => \R_buff[10]_i_34_n_0\
    );
\R_buff[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(10),
      O => \R_buff[10]_i_35_n_0\
    );
\R_buff[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(10),
      O => \R_buff[10]_i_36_n_0\
    );
\R_buff[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(10),
      O => \R_buff[10]_i_37_n_0\
    );
\R_buff[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(10),
      O => \R_buff[10]_i_38_n_0\
    );
\R_buff[10]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(10),
      O => \R_buff[10]_i_39_n_0\
    );
\R_buff[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[10]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[10]_i_8_n_0\,
      O => \R_buff[10]_i_4_n_0\
    );
\R_buff[10]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(10),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(10),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(10),
      O => \R_buff[10]_i_40_n_0\
    );
\R_buff[10]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(10),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(10),
      O => \R_buff[10]_i_41_n_0\
    );
\R_buff[10]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(10),
      O => \R_buff[10]_i_42_n_0\
    );
\R_buff[10]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(10),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(10),
      O => \R_buff[10]_i_43_n_0\
    );
\R_buff[10]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(10),
      O => \R_buff[10]_i_44_n_0\
    );
\R_buff[10]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(10),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(10),
      O => \R_buff[10]_i_45_n_0\
    );
\R_buff[10]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(10),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      O => \R_buff[10]_i_46_n_0\
    );
\R_buff[10]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(10),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(10),
      O => \R_buff[10]_i_47_n_0\
    );
\R_buff[10]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(10),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(10),
      O => \R_buff[10]_i_48_n_0\
    );
\R_buff[10]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(10),
      O => \R_buff[10]_i_49_n_0\
    );
\R_buff[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[10]_i_9_n_0\,
      I1 => \R_buff[10]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[10]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[10]_i_12_n_0\,
      O => \R_buff[10]_i_5_n_0\
    );
\R_buff[10]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(10),
      O => \R_buff[10]_i_50_n_0\
    );
\R_buff[10]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(10),
      O => \R_buff[10]_i_51_n_0\
    );
\R_buff[10]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(10),
      O => \R_buff[10]_i_52_n_0\
    );
\R_buff[10]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(10),
      O => \R_buff[10]_i_53_n_0\
    );
\R_buff[10]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(10),
      O => \R_buff[10]_i_54_n_0\
    );
\R_buff[10]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(10),
      O => \R_buff[10]_i_55_n_0\
    );
\R_buff[10]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(10),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(10),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(10),
      O => \R_buff[10]_i_56_n_0\
    );
\R_buff[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[10]_i_13_n_0\,
      I1 => \R_buff[10]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[10]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[10]_i_16_n_0\,
      O => \R_buff[10]_i_6_n_0\
    );
\R_buff[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_17_n_0\,
      I1 => \R_buff[10]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[10]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[10]_i_20_n_0\,
      O => \R_buff[10]_i_7_n_0\
    );
\R_buff[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[10]_i_21_n_0\,
      I1 => \R_buff[10]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[10]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[10]_i_24_n_0\,
      O => \R_buff[10]_i_8_n_0\
    );
\R_buff[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[10]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[10]_i_26_n_0\,
      O => \R_buff[10]_i_9_n_0\
    );
\R_buff[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[11]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[11]_i_3_n_0\,
      I5 => \R_buff[11]_i_4_n_0\,
      O => p_1_in(11)
    );
\R_buff[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_28_n_0\,
      O => \R_buff[11]_i_10_n_0\
    );
\R_buff[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_30_n_0\,
      O => \R_buff[11]_i_11_n_0\
    );
\R_buff[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_32_n_0\,
      O => \R_buff[11]_i_12_n_0\
    );
\R_buff[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_34_n_0\,
      O => \R_buff[11]_i_13_n_0\
    );
\R_buff[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_36_n_0\,
      O => \R_buff[11]_i_14_n_0\
    );
\R_buff[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_38_n_0\,
      O => \R_buff[11]_i_15_n_0\
    );
\R_buff[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_40_n_0\,
      O => \R_buff[11]_i_16_n_0\
    );
\R_buff[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[11]_i_12_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \G_buff[11]_i_13_n_0\,
      O => \R_buff[11]_i_17_n_0\
    );
\R_buff[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[11]_i_14_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[11]_i_41_n_0\,
      O => \R_buff[11]_i_18_n_0\
    );
\R_buff[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_42_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[11]_i_43_n_0\,
      O => \R_buff[11]_i_19_n_0\
    );
\R_buff[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_44_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[11]_i_45_n_0\,
      O => \R_buff[11]_i_20_n_0\
    );
\R_buff[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_46_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[11]_i_47_n_0\,
      O => \R_buff[11]_i_21_n_0\
    );
\R_buff[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_48_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[11]_i_49_n_0\,
      O => \R_buff[11]_i_22_n_0\
    );
\R_buff[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_50_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[11]_i_51_n_0\,
      O => \R_buff[11]_i_23_n_0\
    );
\R_buff[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_52_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \G_buff[11]_i_11_n_0\,
      O => \R_buff[11]_i_24_n_0\
    );
\R_buff[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      O => \R_buff[11]_i_25_n_0\
    );
\R_buff[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(11),
      O => \R_buff[11]_i_26_n_0\
    );
\R_buff[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(11),
      O => \R_buff[11]_i_27_n_0\
    );
\R_buff[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(11),
      O => \R_buff[11]_i_28_n_0\
    );
\R_buff[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(11),
      O => \R_buff[11]_i_29_n_0\
    );
\R_buff[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[11]_i_3_n_0\
    );
\R_buff[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(11),
      O => \R_buff[11]_i_30_n_0\
    );
\R_buff[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(11),
      O => \R_buff[11]_i_31_n_0\
    );
\R_buff[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(11),
      O => \R_buff[11]_i_32_n_0\
    );
\R_buff[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(11),
      O => \R_buff[11]_i_33_n_0\
    );
\R_buff[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(11),
      O => \R_buff[11]_i_34_n_0\
    );
\R_buff[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(11),
      O => \R_buff[11]_i_35_n_0\
    );
\R_buff[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(11),
      O => \R_buff[11]_i_36_n_0\
    );
\R_buff[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(11),
      O => \R_buff[11]_i_37_n_0\
    );
\R_buff[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(11),
      O => \R_buff[11]_i_38_n_0\
    );
\R_buff[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(11),
      O => \R_buff[11]_i_39_n_0\
    );
\R_buff[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[11]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[11]_i_8_n_0\,
      O => \R_buff[11]_i_4_n_0\
    );
\R_buff[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(11),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(11),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(11),
      O => \R_buff[11]_i_40_n_0\
    );
\R_buff[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(11),
      O => \R_buff[11]_i_41_n_0\
    );
\R_buff[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(11),
      O => \R_buff[11]_i_42_n_0\
    );
\R_buff[11]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      O => \R_buff[11]_i_43_n_0\
    );
\R_buff[11]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(11),
      O => \R_buff[11]_i_44_n_0\
    );
\R_buff[11]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(11),
      O => \R_buff[11]_i_45_n_0\
    );
\R_buff[11]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(11),
      O => \R_buff[11]_i_46_n_0\
    );
\R_buff[11]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(11),
      O => \R_buff[11]_i_47_n_0\
    );
\R_buff[11]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(11),
      O => \R_buff[11]_i_48_n_0\
    );
\R_buff[11]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(11),
      O => \R_buff[11]_i_49_n_0\
    );
\R_buff[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[11]_i_9_n_0\,
      I1 => \R_buff[11]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[11]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[11]_i_12_n_0\,
      O => \R_buff[11]_i_5_n_0\
    );
\R_buff[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(11),
      O => \R_buff[11]_i_50_n_0\
    );
\R_buff[11]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(11),
      O => \R_buff[11]_i_51_n_0\
    );
\R_buff[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(11),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(11),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(11),
      O => \R_buff[11]_i_52_n_0\
    );
\R_buff[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[11]_i_13_n_0\,
      I1 => \R_buff[11]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[11]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[11]_i_16_n_0\,
      O => \R_buff[11]_i_6_n_0\
    );
\R_buff[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_17_n_0\,
      I1 => \R_buff[11]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[11]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[11]_i_20_n_0\,
      O => \R_buff[11]_i_7_n_0\
    );
\R_buff[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[11]_i_21_n_0\,
      I1 => \R_buff[11]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[11]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[11]_i_24_n_0\,
      O => \R_buff[11]_i_8_n_0\
    );
\R_buff[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[11]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[11]_i_26_n_0\,
      O => \R_buff[11]_i_9_n_0\
    );
\R_buff[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[12]_i_2_n_0\,
      I4 => \R_buff[12]_i_3_n_0\,
      I5 => \R_buff[12]_i_4_n_0\,
      O => p_1_in(12)
    );
\R_buff[12]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_28_n_0\,
      O => \R_buff[12]_i_10_n_0\
    );
\R_buff[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_30_n_0\,
      O => \R_buff[12]_i_11_n_0\
    );
\R_buff[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_32_n_0\,
      O => \R_buff[12]_i_12_n_0\
    );
\R_buff[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_34_n_0\,
      O => \R_buff[12]_i_13_n_0\
    );
\R_buff[12]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_36_n_0\,
      O => \R_buff[12]_i_14_n_0\
    );
\R_buff[12]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_38_n_0\,
      O => \R_buff[12]_i_15_n_0\
    );
\R_buff[12]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_40_n_0\,
      O => \R_buff[12]_i_16_n_0\
    );
\R_buff[12]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_42_n_0\,
      O => \R_buff[12]_i_17_n_0\
    );
\R_buff[12]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_44_n_0\,
      O => \R_buff[12]_i_18_n_0\
    );
\R_buff[12]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_46_n_0\,
      O => \R_buff[12]_i_19_n_0\
    );
\R_buff[12]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_48_n_0\,
      O => \R_buff[12]_i_20_n_0\
    );
\R_buff[12]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_50_n_0\,
      O => \R_buff[12]_i_21_n_0\
    );
\R_buff[12]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_52_n_0\,
      O => \R_buff[12]_i_22_n_0\
    );
\R_buff[12]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_54_n_0\,
      O => \R_buff[12]_i_23_n_0\
    );
\R_buff[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[12]_i_56_n_0\,
      O => \R_buff[12]_i_24_n_0\
    );
\R_buff[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      O => \R_buff[12]_i_25_n_0\
    );
\R_buff[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(12),
      O => \R_buff[12]_i_26_n_0\
    );
\R_buff[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(12),
      O => \R_buff[12]_i_27_n_0\
    );
\R_buff[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(12),
      O => \R_buff[12]_i_28_n_0\
    );
\R_buff[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(12),
      O => \R_buff[12]_i_29_n_0\
    );
\R_buff[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[12]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[12]_i_8_n_0\,
      O => \R_buff[12]_i_3_n_0\
    );
\R_buff[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(12),
      O => \R_buff[12]_i_30_n_0\
    );
\R_buff[12]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(12),
      O => \R_buff[12]_i_31_n_0\
    );
\R_buff[12]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(12),
      O => \R_buff[12]_i_32_n_0\
    );
\R_buff[12]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(12),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(12),
      I5 => \counter_rgb_reg[0]_rep__0_n_0\,
      O => \R_buff[12]_i_33_n_0\
    );
\R_buff[12]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(12),
      O => \R_buff[12]_i_34_n_0\
    );
\R_buff[12]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(12),
      O => \R_buff[12]_i_35_n_0\
    );
\R_buff[12]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(12),
      O => \R_buff[12]_i_36_n_0\
    );
\R_buff[12]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(12),
      O => \R_buff[12]_i_37_n_0\
    );
\R_buff[12]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(12),
      O => \R_buff[12]_i_38_n_0\
    );
\R_buff[12]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(12),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(12),
      O => \R_buff[12]_i_39_n_0\
    );
\R_buff[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[12]_i_4_n_0\
    );
\R_buff[12]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(12),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(12),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(12),
      I5 => \counter_rgb_reg[0]_rep__0_n_0\,
      O => \R_buff[12]_i_40_n_0\
    );
\R_buff[12]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(12),
      O => \R_buff[12]_i_41_n_0\
    );
\R_buff[12]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(12),
      O => \R_buff[12]_i_42_n_0\
    );
\R_buff[12]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(12),
      O => \R_buff[12]_i_43_n_0\
    );
\R_buff[12]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(12),
      O => \R_buff[12]_i_44_n_0\
    );
\R_buff[12]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(12),
      O => \R_buff[12]_i_45_n_0\
    );
\R_buff[12]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      O => \R_buff[12]_i_46_n_0\
    );
\R_buff[12]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(12),
      O => \R_buff[12]_i_47_n_0\
    );
\R_buff[12]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(12),
      O => \R_buff[12]_i_48_n_0\
    );
\R_buff[12]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(12),
      O => \R_buff[12]_i_49_n_0\
    );
\R_buff[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_9_n_0\,
      I1 => \R_buff[12]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[12]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[12]_i_12_n_0\,
      O => \R_buff[12]_i_5_n_0\
    );
\R_buff[12]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(12),
      O => \R_buff[12]_i_50_n_0\
    );
\R_buff[12]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(12),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(12),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[12]_i_51_n_0\
    );
\R_buff[12]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(12),
      O => \R_buff[12]_i_52_n_0\
    );
\R_buff[12]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(12),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(12),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[12]_i_53_n_0\
    );
\R_buff[12]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(12),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(12),
      O => \R_buff[12]_i_54_n_0\
    );
\R_buff[12]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(12),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(12),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[12]_i_55_n_0\
    );
\R_buff[12]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(12),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(12),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(12),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[12]_i_56_n_0\
    );
\R_buff[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_13_n_0\,
      I1 => \R_buff[12]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[12]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[12]_i_16_n_0\,
      O => \R_buff[12]_i_6_n_0\
    );
\R_buff[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_17_n_0\,
      I1 => \R_buff[12]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[12]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[12]_i_20_n_0\,
      O => \R_buff[12]_i_7_n_0\
    );
\R_buff[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[12]_i_21_n_0\,
      I1 => \R_buff[12]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[12]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[12]_i_24_n_0\,
      O => \R_buff[12]_i_8_n_0\
    );
\R_buff[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[12]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[12]_i_26_n_0\,
      O => \R_buff[12]_i_9_n_0\
    );
\R_buff[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[13]_i_2_n_0\,
      I4 => \R_buff[13]_i_3_n_0\,
      I5 => \R_buff[13]_i_4_n_0\,
      O => p_1_in(13)
    );
\R_buff[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_28_n_0\,
      O => \R_buff[13]_i_10_n_0\
    );
\R_buff[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_30_n_0\,
      O => \R_buff[13]_i_11_n_0\
    );
\R_buff[13]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_32_n_0\,
      O => \R_buff[13]_i_12_n_0\
    );
\R_buff[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_34_n_0\,
      O => \R_buff[13]_i_13_n_0\
    );
\R_buff[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_36_n_0\,
      O => \R_buff[13]_i_14_n_0\
    );
\R_buff[13]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_38_n_0\,
      O => \R_buff[13]_i_15_n_0\
    );
\R_buff[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_40_n_0\,
      O => \R_buff[13]_i_16_n_0\
    );
\R_buff[13]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[13]_i_12_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \G_buff[13]_i_13_n_0\,
      O => \R_buff[13]_i_17_n_0\
    );
\R_buff[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[13]_i_14_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[13]_i_41_n_0\,
      O => \R_buff[13]_i_18_n_0\
    );
\R_buff[13]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_42_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[13]_i_43_n_0\,
      O => \R_buff[13]_i_19_n_0\
    );
\R_buff[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_44_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[13]_i_45_n_0\,
      O => \R_buff[13]_i_20_n_0\
    );
\R_buff[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_46_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[13]_i_47_n_0\,
      O => \R_buff[13]_i_21_n_0\
    );
\R_buff[13]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_48_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[13]_i_49_n_0\,
      O => \R_buff[13]_i_22_n_0\
    );
\R_buff[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_50_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[13]_i_51_n_0\,
      O => \R_buff[13]_i_23_n_0\
    );
\R_buff[13]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_52_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \G_buff[13]_i_11_n_0\,
      O => \R_buff[13]_i_24_n_0\
    );
\R_buff[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      O => \R_buff[13]_i_25_n_0\
    );
\R_buff[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(13),
      O => \R_buff[13]_i_26_n_0\
    );
\R_buff[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(13),
      O => \R_buff[13]_i_27_n_0\
    );
\R_buff[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(13),
      O => \R_buff[13]_i_28_n_0\
    );
\R_buff[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(13),
      O => \R_buff[13]_i_29_n_0\
    );
\R_buff[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[13]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[13]_i_8_n_0\,
      O => \R_buff[13]_i_3_n_0\
    );
\R_buff[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(13),
      O => \R_buff[13]_i_30_n_0\
    );
\R_buff[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(13),
      O => \R_buff[13]_i_31_n_0\
    );
\R_buff[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(13),
      O => \R_buff[13]_i_32_n_0\
    );
\R_buff[13]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(13),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(13),
      I5 => \counter_rgb_reg[0]_rep__0_n_0\,
      O => \R_buff[13]_i_33_n_0\
    );
\R_buff[13]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(13),
      O => \R_buff[13]_i_34_n_0\
    );
\R_buff[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(13),
      O => \R_buff[13]_i_35_n_0\
    );
\R_buff[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(13),
      O => \R_buff[13]_i_36_n_0\
    );
\R_buff[13]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(13),
      O => \R_buff[13]_i_37_n_0\
    );
\R_buff[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(13),
      O => \R_buff[13]_i_38_n_0\
    );
\R_buff[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(13),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(13),
      O => \R_buff[13]_i_39_n_0\
    );
\R_buff[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[13]_i_4_n_0\
    );
\R_buff[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(13),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(13),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(13),
      I5 => \counter_rgb_reg[0]_rep__0_n_0\,
      O => \R_buff[13]_i_40_n_0\
    );
\R_buff[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(13),
      O => \R_buff[13]_i_41_n_0\
    );
\R_buff[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(13),
      O => \R_buff[13]_i_42_n_0\
    );
\R_buff[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      O => \R_buff[13]_i_43_n_0\
    );
\R_buff[13]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(13),
      O => \R_buff[13]_i_44_n_0\
    );
\R_buff[13]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(13),
      O => \R_buff[13]_i_45_n_0\
    );
\R_buff[13]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(13),
      O => \R_buff[13]_i_46_n_0\
    );
\R_buff[13]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(13),
      O => \R_buff[13]_i_47_n_0\
    );
\R_buff[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(13),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(13),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[13]_i_48_n_0\
    );
\R_buff[13]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(13),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(13),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[13]_i_49_n_0\
    );
\R_buff[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_9_n_0\,
      I1 => \R_buff[13]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[13]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[13]_i_12_n_0\,
      O => \R_buff[13]_i_5_n_0\
    );
\R_buff[13]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(13),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(13),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[13]_i_50_n_0\
    );
\R_buff[13]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(13),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(13),
      O => \R_buff[13]_i_51_n_0\
    );
\R_buff[13]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(13),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(13),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(13),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[13]_i_52_n_0\
    );
\R_buff[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_13_n_0\,
      I1 => \R_buff[13]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[13]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[13]_i_16_n_0\,
      O => \R_buff[13]_i_6_n_0\
    );
\R_buff[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_17_n_0\,
      I1 => \R_buff[13]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[13]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[13]_i_20_n_0\,
      O => \R_buff[13]_i_7_n_0\
    );
\R_buff[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[13]_i_21_n_0\,
      I1 => \R_buff[13]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[13]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[13]_i_24_n_0\,
      O => \R_buff[13]_i_8_n_0\
    );
\R_buff[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[13]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[13]_i_26_n_0\,
      O => \R_buff[13]_i_9_n_0\
    );
\R_buff[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[14]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[14]_i_3_n_0\,
      I5 => \R_buff[14]_i_4_n_0\,
      O => p_1_in(14)
    );
\R_buff[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_28_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_29_n_0\,
      O => \R_buff[14]_i_10_n_0\
    );
\R_buff[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_30_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_31_n_0\,
      O => \R_buff[14]_i_11_n_0\
    );
\R_buff[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_32_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_33_n_0\,
      O => \R_buff[14]_i_12_n_0\
    );
\R_buff[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_34_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_35_n_0\,
      O => \R_buff[14]_i_13_n_0\
    );
\R_buff[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_36_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_37_n_0\,
      O => \R_buff[14]_i_14_n_0\
    );
\R_buff[14]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_38_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_39_n_0\,
      O => \R_buff[14]_i_15_n_0\
    );
\R_buff[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_40_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_41_n_0\,
      O => \R_buff[14]_i_16_n_0\
    );
\R_buff[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_42_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_43_n_0\,
      O => \R_buff[14]_i_17_n_0\
    );
\R_buff[14]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_44_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_45_n_0\,
      O => \R_buff[14]_i_18_n_0\
    );
\R_buff[14]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_46_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_47_n_0\,
      O => \R_buff[14]_i_19_n_0\
    );
\R_buff[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_48_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_49_n_0\,
      O => \R_buff[14]_i_20_n_0\
    );
\R_buff[14]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_50_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_51_n_0\,
      O => \R_buff[14]_i_21_n_0\
    );
\R_buff[14]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_52_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_53_n_0\,
      O => \R_buff[14]_i_22_n_0\
    );
\R_buff[14]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_54_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_55_n_0\,
      O => \R_buff[14]_i_23_n_0\
    );
\R_buff[14]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_56_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[14]_i_57_n_0\,
      O => \R_buff[14]_i_24_n_0\
    );
\R_buff[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(14),
      O => \R_buff[14]_i_25_n_0\
    );
\R_buff[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      O => \R_buff[14]_i_26_n_0\
    );
\R_buff[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(14),
      O => \R_buff[14]_i_27_n_0\
    );
\R_buff[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(14),
      O => \R_buff[14]_i_28_n_0\
    );
\R_buff[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(14),
      O => \R_buff[14]_i_29_n_0\
    );
\R_buff[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[14]_i_3_n_0\
    );
\R_buff[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      O => \R_buff[14]_i_30_n_0\
    );
\R_buff[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(14),
      O => \R_buff[14]_i_31_n_0\
    );
\R_buff[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(14),
      O => \R_buff[14]_i_32_n_0\
    );
\R_buff[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(14),
      O => \R_buff[14]_i_33_n_0\
    );
\R_buff[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(14),
      O => \R_buff[14]_i_34_n_0\
    );
\R_buff[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(14),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(14),
      O => \R_buff[14]_i_35_n_0\
    );
\R_buff[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(14),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(14),
      O => \R_buff[14]_i_36_n_0\
    );
\R_buff[14]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(14),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(14),
      O => \R_buff[14]_i_37_n_0\
    );
\R_buff[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(14),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(14),
      O => \R_buff[14]_i_38_n_0\
    );
\R_buff[14]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(14),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(14),
      O => \R_buff[14]_i_39_n_0\
    );
\R_buff[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[14]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[14]_i_8_n_0\,
      O => \R_buff[14]_i_4_n_0\
    );
\R_buff[14]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(14),
      O => \R_buff[14]_i_40_n_0\
    );
\R_buff[14]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(14),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(14),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(14),
      O => \R_buff[14]_i_41_n_0\
    );
\R_buff[14]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(14),
      O => \R_buff[14]_i_42_n_0\
    );
\R_buff[14]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(14),
      O => \R_buff[14]_i_43_n_0\
    );
\R_buff[14]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(14),
      O => \R_buff[14]_i_44_n_0\
    );
\R_buff[14]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(14),
      O => \R_buff[14]_i_45_n_0\
    );
\R_buff[14]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(14),
      O => \R_buff[14]_i_46_n_0\
    );
\R_buff[14]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      O => \R_buff[14]_i_47_n_0\
    );
\R_buff[14]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(14),
      O => \R_buff[14]_i_48_n_0\
    );
\R_buff[14]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(14),
      O => \R_buff[14]_i_49_n_0\
    );
\R_buff[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[14]_i_9_n_0\,
      I1 => \R_buff[14]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[14]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[14]_i_12_n_0\,
      O => \R_buff[14]_i_5_n_0\
    );
\R_buff[14]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(14),
      O => \R_buff[14]_i_50_n_0\
    );
\R_buff[14]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(14),
      O => \R_buff[14]_i_51_n_0\
    );
\R_buff[14]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(14),
      O => \R_buff[14]_i_52_n_0\
    );
\R_buff[14]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(14),
      O => \R_buff[14]_i_53_n_0\
    );
\R_buff[14]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(14),
      O => \R_buff[14]_i_54_n_0\
    );
\R_buff[14]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(14),
      O => \R_buff[14]_i_55_n_0\
    );
\R_buff[14]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(14),
      O => \R_buff[14]_i_56_n_0\
    );
\R_buff[14]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(14),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(14),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(14),
      O => \R_buff[14]_i_57_n_0\
    );
\R_buff[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[14]_i_13_n_0\,
      I1 => \R_buff[14]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[14]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[14]_i_16_n_0\,
      O => \R_buff[14]_i_6_n_0\
    );
\R_buff[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_17_n_0\,
      I1 => \R_buff[14]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[14]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[14]_i_20_n_0\,
      O => \R_buff[14]_i_7_n_0\
    );
\R_buff[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[14]_i_21_n_0\,
      I1 => \R_buff[14]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[14]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[14]_i_24_n_0\,
      O => \R_buff[14]_i_8_n_0\
    );
\R_buff[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[14]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[14]_i_27_n_0\,
      O => \R_buff[14]_i_9_n_0\
    );
\R_buff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[15]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[15]_i_3_n_0\,
      I5 => \R_buff[15]_i_4_n_0\,
      O => p_1_in(15)
    );
\R_buff[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_28_n_0\,
      O => \R_buff[15]_i_10_n_0\
    );
\R_buff[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_30_n_0\,
      O => \R_buff[15]_i_11_n_0\
    );
\R_buff[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_32_n_0\,
      O => \R_buff[15]_i_12_n_0\
    );
\R_buff[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_34_n_0\,
      O => \R_buff[15]_i_13_n_0\
    );
\R_buff[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_36_n_0\,
      O => \R_buff[15]_i_14_n_0\
    );
\R_buff[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_38_n_0\,
      O => \R_buff[15]_i_15_n_0\
    );
\R_buff[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_40_n_0\,
      O => \R_buff[15]_i_16_n_0\
    );
\R_buff[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_42_n_0\,
      O => \R_buff[15]_i_17_n_0\
    );
\R_buff[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_44_n_0\,
      O => \R_buff[15]_i_18_n_0\
    );
\R_buff[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_46_n_0\,
      O => \R_buff[15]_i_19_n_0\
    );
\R_buff[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_48_n_0\,
      O => \R_buff[15]_i_20_n_0\
    );
\R_buff[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_50_n_0\,
      O => \R_buff[15]_i_21_n_0\
    );
\R_buff[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_52_n_0\,
      O => \R_buff[15]_i_22_n_0\
    );
\R_buff[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_54_n_0\,
      O => \R_buff[15]_i_23_n_0\
    );
\R_buff[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[15]_i_56_n_0\,
      O => \R_buff[15]_i_24_n_0\
    );
\R_buff[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      O => \R_buff[15]_i_25_n_0\
    );
\R_buff[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(15),
      O => \R_buff[15]_i_26_n_0\
    );
\R_buff[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(15),
      O => \R_buff[15]_i_27_n_0\
    );
\R_buff[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(15),
      O => \R_buff[15]_i_28_n_0\
    );
\R_buff[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(15),
      O => \R_buff[15]_i_29_n_0\
    );
\R_buff[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[15]_i_3_n_0\
    );
\R_buff[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(15),
      O => \R_buff[15]_i_30_n_0\
    );
\R_buff[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(15),
      O => \R_buff[15]_i_31_n_0\
    );
\R_buff[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(15),
      O => \R_buff[15]_i_32_n_0\
    );
\R_buff[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(15),
      O => \R_buff[15]_i_33_n_0\
    );
\R_buff[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(15),
      O => \R_buff[15]_i_34_n_0\
    );
\R_buff[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(15),
      O => \R_buff[15]_i_35_n_0\
    );
\R_buff[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(15),
      O => \R_buff[15]_i_36_n_0\
    );
\R_buff[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(15),
      O => \R_buff[15]_i_37_n_0\
    );
\R_buff[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(15),
      O => \R_buff[15]_i_38_n_0\
    );
\R_buff[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(15),
      O => \R_buff[15]_i_39_n_0\
    );
\R_buff[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[15]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[15]_i_8_n_0\,
      O => \R_buff[15]_i_4_n_0\
    );
\R_buff[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(15),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(15),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(15),
      O => \R_buff[15]_i_40_n_0\
    );
\R_buff[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(15),
      O => \R_buff[15]_i_41_n_0\
    );
\R_buff[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(15),
      O => \R_buff[15]_i_42_n_0\
    );
\R_buff[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(15),
      O => \R_buff[15]_i_43_n_0\
    );
\R_buff[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(15),
      O => \R_buff[15]_i_44_n_0\
    );
\R_buff[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(15),
      O => \R_buff[15]_i_45_n_0\
    );
\R_buff[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      O => \R_buff[15]_i_46_n_0\
    );
\R_buff[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(15),
      O => \R_buff[15]_i_47_n_0\
    );
\R_buff[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(15),
      O => \R_buff[15]_i_48_n_0\
    );
\R_buff[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(15),
      O => \R_buff[15]_i_49_n_0\
    );
\R_buff[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[15]_i_9_n_0\,
      I1 => \R_buff[15]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[15]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[15]_i_12_n_0\,
      O => \R_buff[15]_i_5_n_0\
    );
\R_buff[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(15),
      O => \R_buff[15]_i_50_n_0\
    );
\R_buff[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(15),
      O => \R_buff[15]_i_51_n_0\
    );
\R_buff[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(15),
      O => \R_buff[15]_i_52_n_0\
    );
\R_buff[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(15),
      O => \R_buff[15]_i_53_n_0\
    );
\R_buff[15]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(15),
      O => \R_buff[15]_i_54_n_0\
    );
\R_buff[15]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(15),
      O => \R_buff[15]_i_55_n_0\
    );
\R_buff[15]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(15),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(15),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(15),
      O => \R_buff[15]_i_56_n_0\
    );
\R_buff[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[15]_i_13_n_0\,
      I1 => \R_buff[15]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[15]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[15]_i_16_n_0\,
      O => \R_buff[15]_i_6_n_0\
    );
\R_buff[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_17_n_0\,
      I1 => \R_buff[15]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[15]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[15]_i_20_n_0\,
      O => \R_buff[15]_i_7_n_0\
    );
\R_buff[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[15]_i_21_n_0\,
      I1 => \R_buff[15]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[15]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[15]_i_24_n_0\,
      O => \R_buff[15]_i_8_n_0\
    );
\R_buff[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[15]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[15]_i_26_n_0\,
      O => \R_buff[15]_i_9_n_0\
    );
\R_buff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[16]_i_2_n_0\,
      I4 => \R_buff[16]_i_3_n_0\,
      I5 => \R_buff[16]_i_4_n_0\,
      O => p_1_in(16)
    );
\R_buff[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_28_n_0\,
      O => \R_buff[16]_i_10_n_0\
    );
\R_buff[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_30_n_0\,
      O => \R_buff[16]_i_11_n_0\
    );
\R_buff[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_32_n_0\,
      O => \R_buff[16]_i_12_n_0\
    );
\R_buff[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_34_n_0\,
      O => \R_buff[16]_i_13_n_0\
    );
\R_buff[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_36_n_0\,
      O => \R_buff[16]_i_14_n_0\
    );
\R_buff[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_38_n_0\,
      O => \R_buff[16]_i_15_n_0\
    );
\R_buff[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_40_n_0\,
      O => \R_buff[16]_i_16_n_0\
    );
\R_buff[16]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_42_n_0\,
      O => \R_buff[16]_i_17_n_0\
    );
\R_buff[16]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_44_n_0\,
      O => \R_buff[16]_i_18_n_0\
    );
\R_buff[16]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_46_n_0\,
      O => \R_buff[16]_i_19_n_0\
    );
\R_buff[16]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_48_n_0\,
      O => \R_buff[16]_i_20_n_0\
    );
\R_buff[16]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_50_n_0\,
      O => \R_buff[16]_i_21_n_0\
    );
\R_buff[16]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_52_n_0\,
      O => \R_buff[16]_i_22_n_0\
    );
\R_buff[16]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_54_n_0\,
      O => \R_buff[16]_i_23_n_0\
    );
\R_buff[16]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[16]_i_56_n_0\,
      O => \R_buff[16]_i_24_n_0\
    );
\R_buff[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      O => \R_buff[16]_i_25_n_0\
    );
\R_buff[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(16),
      O => \R_buff[16]_i_26_n_0\
    );
\R_buff[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(16),
      O => \R_buff[16]_i_27_n_0\
    );
\R_buff[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(16),
      O => \R_buff[16]_i_28_n_0\
    );
\R_buff[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(16),
      O => \R_buff[16]_i_29_n_0\
    );
\R_buff[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[16]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[16]_i_8_n_0\,
      O => \R_buff[16]_i_3_n_0\
    );
\R_buff[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(16),
      O => \R_buff[16]_i_30_n_0\
    );
\R_buff[16]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(16),
      O => \R_buff[16]_i_31_n_0\
    );
\R_buff[16]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(16),
      O => \R_buff[16]_i_32_n_0\
    );
\R_buff[16]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(16),
      I5 => \counter_rgb_reg[0]_rep__0_n_0\,
      O => \R_buff[16]_i_33_n_0\
    );
\R_buff[16]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(16),
      O => \R_buff[16]_i_34_n_0\
    );
\R_buff[16]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(16),
      O => \R_buff[16]_i_35_n_0\
    );
\R_buff[16]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(16),
      O => \R_buff[16]_i_36_n_0\
    );
\R_buff[16]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(16),
      O => \R_buff[16]_i_37_n_0\
    );
\R_buff[16]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(16),
      O => \R_buff[16]_i_38_n_0\
    );
\R_buff[16]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(16),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(16),
      O => \R_buff[16]_i_39_n_0\
    );
\R_buff[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[16]_i_4_n_0\
    );
\R_buff[16]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(16),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(16),
      I5 => \counter_rgb_reg[0]_rep__0_n_0\,
      O => \R_buff[16]_i_40_n_0\
    );
\R_buff[16]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(16),
      O => \R_buff[16]_i_41_n_0\
    );
\R_buff[16]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(16),
      O => \R_buff[16]_i_42_n_0\
    );
\R_buff[16]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(16),
      O => \R_buff[16]_i_43_n_0\
    );
\R_buff[16]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(16),
      O => \R_buff[16]_i_44_n_0\
    );
\R_buff[16]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(16),
      O => \R_buff[16]_i_45_n_0\
    );
\R_buff[16]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      O => \R_buff[16]_i_46_n_0\
    );
\R_buff[16]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(16),
      O => \R_buff[16]_i_47_n_0\
    );
\R_buff[16]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(16),
      O => \R_buff[16]_i_48_n_0\
    );
\R_buff[16]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(16),
      O => \R_buff[16]_i_49_n_0\
    );
\R_buff[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_9_n_0\,
      I1 => \R_buff[16]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[16]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[16]_i_12_n_0\,
      O => \R_buff[16]_i_5_n_0\
    );
\R_buff[16]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(16),
      O => \R_buff[16]_i_50_n_0\
    );
\R_buff[16]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(16),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[16]_i_51_n_0\
    );
\R_buff[16]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(16),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[16]_i_52_n_0\
    );
\R_buff[16]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(16),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[16]_i_53_n_0\
    );
\R_buff[16]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(16),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[16]_i_54_n_0\
    );
\R_buff[16]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(16),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(16),
      I5 => \counter_rgb_reg[0]_rep__4_n_0\,
      O => \R_buff[16]_i_55_n_0\
    );
\R_buff[16]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(16),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(16),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(16),
      O => \R_buff[16]_i_56_n_0\
    );
\R_buff[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_13_n_0\,
      I1 => \R_buff[16]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[16]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[16]_i_16_n_0\,
      O => \R_buff[16]_i_6_n_0\
    );
\R_buff[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_17_n_0\,
      I1 => \R_buff[16]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[16]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[16]_i_20_n_0\,
      O => \R_buff[16]_i_7_n_0\
    );
\R_buff[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[16]_i_21_n_0\,
      I1 => \R_buff[16]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[16]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[16]_i_24_n_0\,
      O => \R_buff[16]_i_8_n_0\
    );
\R_buff[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[16]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[16]_i_26_n_0\,
      O => \R_buff[16]_i_9_n_0\
    );
\R_buff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[17]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[17]_i_3_n_0\,
      I5 => \R_buff[17]_i_4_n_0\,
      O => p_1_in(17)
    );
\R_buff[17]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_28_n_0\,
      O => \R_buff[17]_i_10_n_0\
    );
\R_buff[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_30_n_0\,
      O => \R_buff[17]_i_11_n_0\
    );
\R_buff[17]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_32_n_0\,
      O => \R_buff[17]_i_12_n_0\
    );
\R_buff[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_34_n_0\,
      O => \R_buff[17]_i_13_n_0\
    );
\R_buff[17]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_36_n_0\,
      O => \R_buff[17]_i_14_n_0\
    );
\R_buff[17]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_38_n_0\,
      O => \R_buff[17]_i_15_n_0\
    );
\R_buff[17]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_40_n_0\,
      O => \R_buff[17]_i_16_n_0\
    );
\R_buff[17]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_42_n_0\,
      O => \R_buff[17]_i_17_n_0\
    );
\R_buff[17]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_44_n_0\,
      O => \R_buff[17]_i_18_n_0\
    );
\R_buff[17]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_46_n_0\,
      O => \R_buff[17]_i_19_n_0\
    );
\R_buff[17]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_48_n_0\,
      O => \R_buff[17]_i_20_n_0\
    );
\R_buff[17]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_50_n_0\,
      O => \R_buff[17]_i_21_n_0\
    );
\R_buff[17]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_52_n_0\,
      O => \R_buff[17]_i_22_n_0\
    );
\R_buff[17]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_54_n_0\,
      O => \R_buff[17]_i_23_n_0\
    );
\R_buff[17]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[17]_i_56_n_0\,
      O => \R_buff[17]_i_24_n_0\
    );
\R_buff[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(17),
      O => \R_buff[17]_i_25_n_0\
    );
\R_buff[17]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(17),
      O => \R_buff[17]_i_26_n_0\
    );
\R_buff[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(17),
      O => \R_buff[17]_i_27_n_0\
    );
\R_buff[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(17),
      O => \R_buff[17]_i_28_n_0\
    );
\R_buff[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      O => \R_buff[17]_i_29_n_0\
    );
\R_buff[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[17]_i_3_n_0\
    );
\R_buff[17]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(17),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(17),
      O => \R_buff[17]_i_30_n_0\
    );
\R_buff[17]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(17),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(17),
      O => \R_buff[17]_i_31_n_0\
    );
\R_buff[17]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(17),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(17),
      O => \R_buff[17]_i_32_n_0\
    );
\R_buff[17]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(17),
      O => \R_buff[17]_i_33_n_0\
    );
\R_buff[17]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(17),
      O => \R_buff[17]_i_34_n_0\
    );
\R_buff[17]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(17),
      O => \R_buff[17]_i_35_n_0\
    );
\R_buff[17]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(17),
      O => \R_buff[17]_i_36_n_0\
    );
\R_buff[17]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(17),
      O => \R_buff[17]_i_37_n_0\
    );
\R_buff[17]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(17),
      O => \R_buff[17]_i_38_n_0\
    );
\R_buff[17]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(17),
      O => \R_buff[17]_i_39_n_0\
    );
\R_buff[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[17]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[17]_i_8_n_0\,
      O => \R_buff[17]_i_4_n_0\
    );
\R_buff[17]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(17),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(17),
      I4 => \counter_rgb_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(17),
      O => \R_buff[17]_i_40_n_0\
    );
\R_buff[17]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(17),
      O => \R_buff[17]_i_41_n_0\
    );
\R_buff[17]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(17),
      O => \R_buff[17]_i_42_n_0\
    );
\R_buff[17]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(17),
      O => \R_buff[17]_i_43_n_0\
    );
\R_buff[17]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(17),
      O => \R_buff[17]_i_44_n_0\
    );
\R_buff[17]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(17),
      O => \R_buff[17]_i_45_n_0\
    );
\R_buff[17]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      O => \R_buff[17]_i_46_n_0\
    );
\R_buff[17]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(17),
      O => \R_buff[17]_i_47_n_0\
    );
\R_buff[17]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(17),
      O => \R_buff[17]_i_48_n_0\
    );
\R_buff[17]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(17),
      O => \R_buff[17]_i_49_n_0\
    );
\R_buff[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[17]_i_9_n_0\,
      I1 => \R_buff[17]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[17]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[17]_i_12_n_0\,
      O => \R_buff[17]_i_5_n_0\
    );
\R_buff[17]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(17),
      O => \R_buff[17]_i_50_n_0\
    );
\R_buff[17]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(17),
      O => \R_buff[17]_i_51_n_0\
    );
\R_buff[17]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(17),
      O => \R_buff[17]_i_52_n_0\
    );
\R_buff[17]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(17),
      O => \R_buff[17]_i_53_n_0\
    );
\R_buff[17]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(17),
      O => \R_buff[17]_i_54_n_0\
    );
\R_buff[17]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(17),
      I4 => \counter_rgb_reg[0]_rep__4_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(17),
      O => \R_buff[17]_i_55_n_0\
    );
\R_buff[17]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(17),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(17),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(17),
      O => \R_buff[17]_i_56_n_0\
    );
\R_buff[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[17]_i_13_n_0\,
      I1 => \R_buff[17]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[17]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[17]_i_16_n_0\,
      O => \R_buff[17]_i_6_n_0\
    );
\R_buff[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_17_n_0\,
      I1 => \R_buff[17]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[17]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[17]_i_20_n_0\,
      O => \R_buff[17]_i_7_n_0\
    );
\R_buff[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[17]_i_21_n_0\,
      I1 => \R_buff[17]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[17]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[17]_i_24_n_0\,
      O => \R_buff[17]_i_8_n_0\
    );
\R_buff[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[17]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[17]_i_26_n_0\,
      O => \R_buff[17]_i_9_n_0\
    );
\R_buff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[18]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[18]_i_3_n_0\,
      I5 => \R_buff[18]_i_4_n_0\,
      O => p_1_in(18)
    );
\R_buff[18]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_28_n_0\,
      O => \R_buff[18]_i_10_n_0\
    );
\R_buff[18]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_30_n_0\,
      O => \R_buff[18]_i_11_n_0\
    );
\R_buff[18]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_32_n_0\,
      O => \R_buff[18]_i_12_n_0\
    );
\R_buff[18]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_34_n_0\,
      O => \R_buff[18]_i_13_n_0\
    );
\R_buff[18]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_36_n_0\,
      O => \R_buff[18]_i_14_n_0\
    );
\R_buff[18]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_38_n_0\,
      O => \R_buff[18]_i_15_n_0\
    );
\R_buff[18]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_40_n_0\,
      O => \R_buff[18]_i_16_n_0\
    );
\R_buff[18]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_42_n_0\,
      O => \R_buff[18]_i_17_n_0\
    );
\R_buff[18]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_44_n_0\,
      O => \R_buff[18]_i_18_n_0\
    );
\R_buff[18]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_46_n_0\,
      O => \R_buff[18]_i_19_n_0\
    );
\R_buff[18]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_48_n_0\,
      O => \R_buff[18]_i_20_n_0\
    );
\R_buff[18]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_50_n_0\,
      O => \R_buff[18]_i_21_n_0\
    );
\R_buff[18]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_52_n_0\,
      O => \R_buff[18]_i_22_n_0\
    );
\R_buff[18]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_54_n_0\,
      O => \R_buff[18]_i_23_n_0\
    );
\R_buff[18]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[18]_i_56_n_0\,
      O => \R_buff[18]_i_24_n_0\
    );
\R_buff[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(18),
      O => \R_buff[18]_i_25_n_0\
    );
\R_buff[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(18),
      O => \R_buff[18]_i_26_n_0\
    );
\R_buff[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(18),
      O => \R_buff[18]_i_27_n_0\
    );
\R_buff[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(18),
      O => \R_buff[18]_i_28_n_0\
    );
\R_buff[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      O => \R_buff[18]_i_29_n_0\
    );
\R_buff[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[18]_i_3_n_0\
    );
\R_buff[18]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(18),
      O => \R_buff[18]_i_30_n_0\
    );
\R_buff[18]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(18),
      O => \R_buff[18]_i_31_n_0\
    );
\R_buff[18]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(18),
      O => \R_buff[18]_i_32_n_0\
    );
\R_buff[18]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(18),
      O => \R_buff[18]_i_33_n_0\
    );
\R_buff[18]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(18),
      O => \R_buff[18]_i_34_n_0\
    );
\R_buff[18]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(18),
      O => \R_buff[18]_i_35_n_0\
    );
\R_buff[18]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(18),
      O => \R_buff[18]_i_36_n_0\
    );
\R_buff[18]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(18),
      O => \R_buff[18]_i_37_n_0\
    );
\R_buff[18]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(18),
      O => \R_buff[18]_i_38_n_0\
    );
\R_buff[18]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(18),
      O => \R_buff[18]_i_39_n_0\
    );
\R_buff[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[18]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[18]_i_8_n_0\,
      O => \R_buff[18]_i_4_n_0\
    );
\R_buff[18]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(18),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(18),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(18),
      O => \R_buff[18]_i_40_n_0\
    );
\R_buff[18]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(18),
      O => \R_buff[18]_i_41_n_0\
    );
\R_buff[18]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(18),
      O => \R_buff[18]_i_42_n_0\
    );
\R_buff[18]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(18),
      O => \R_buff[18]_i_43_n_0\
    );
\R_buff[18]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(18),
      O => \R_buff[18]_i_44_n_0\
    );
\R_buff[18]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(18),
      O => \R_buff[18]_i_45_n_0\
    );
\R_buff[18]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      O => \R_buff[18]_i_46_n_0\
    );
\R_buff[18]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(18),
      O => \R_buff[18]_i_47_n_0\
    );
\R_buff[18]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(18),
      O => \R_buff[18]_i_48_n_0\
    );
\R_buff[18]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(18),
      O => \R_buff[18]_i_49_n_0\
    );
\R_buff[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[18]_i_9_n_0\,
      I1 => \R_buff[18]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[18]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[18]_i_12_n_0\,
      O => \R_buff[18]_i_5_n_0\
    );
\R_buff[18]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(18),
      O => \R_buff[18]_i_50_n_0\
    );
\R_buff[18]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(18),
      O => \R_buff[18]_i_51_n_0\
    );
\R_buff[18]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(18),
      O => \R_buff[18]_i_52_n_0\
    );
\R_buff[18]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(18),
      O => \R_buff[18]_i_53_n_0\
    );
\R_buff[18]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(18),
      O => \R_buff[18]_i_54_n_0\
    );
\R_buff[18]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(18),
      O => \R_buff[18]_i_55_n_0\
    );
\R_buff[18]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(18),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(18),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(18),
      O => \R_buff[18]_i_56_n_0\
    );
\R_buff[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[18]_i_13_n_0\,
      I1 => \R_buff[18]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[18]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[18]_i_16_n_0\,
      O => \R_buff[18]_i_6_n_0\
    );
\R_buff[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_17_n_0\,
      I1 => \R_buff[18]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[18]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[18]_i_20_n_0\,
      O => \R_buff[18]_i_7_n_0\
    );
\R_buff[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[18]_i_21_n_0\,
      I1 => \R_buff[18]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[18]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[18]_i_24_n_0\,
      O => \R_buff[18]_i_8_n_0\
    );
\R_buff[18]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[18]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[18]_i_26_n_0\,
      O => \R_buff[18]_i_9_n_0\
    );
\R_buff[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[19]_i_2_n_0\,
      I4 => \R_buff[19]_i_3_n_0\,
      I5 => \R_buff[19]_i_4_n_0\,
      O => p_1_in(19)
    );
\R_buff[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_28_n_0\,
      O => \R_buff[19]_i_10_n_0\
    );
\R_buff[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_30_n_0\,
      O => \R_buff[19]_i_11_n_0\
    );
\R_buff[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_32_n_0\,
      O => \R_buff[19]_i_12_n_0\
    );
\R_buff[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_34_n_0\,
      O => \R_buff[19]_i_13_n_0\
    );
\R_buff[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_36_n_0\,
      O => \R_buff[19]_i_14_n_0\
    );
\R_buff[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_38_n_0\,
      O => \R_buff[19]_i_15_n_0\
    );
\R_buff[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_40_n_0\,
      O => \R_buff[19]_i_16_n_0\
    );
\R_buff[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_42_n_0\,
      O => \R_buff[19]_i_17_n_0\
    );
\R_buff[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_44_n_0\,
      O => \R_buff[19]_i_18_n_0\
    );
\R_buff[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_46_n_0\,
      O => \R_buff[19]_i_19_n_0\
    );
\R_buff[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_48_n_0\,
      O => \R_buff[19]_i_20_n_0\
    );
\R_buff[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_50_n_0\,
      O => \R_buff[19]_i_21_n_0\
    );
\R_buff[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_52_n_0\,
      O => \R_buff[19]_i_22_n_0\
    );
\R_buff[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_54_n_0\,
      O => \R_buff[19]_i_23_n_0\
    );
\R_buff[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[19]_i_56_n_0\,
      O => \R_buff[19]_i_24_n_0\
    );
\R_buff[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(19),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[19]_i_25_n_0\
    );
\R_buff[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(19),
      O => \R_buff[19]_i_26_n_0\
    );
\R_buff[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(19),
      O => \R_buff[19]_i_27_n_0\
    );
\R_buff[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(19),
      O => \R_buff[19]_i_28_n_0\
    );
\R_buff[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(19),
      O => \R_buff[19]_i_29_n_0\
    );
\R_buff[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[19]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[19]_i_8_n_0\,
      O => \R_buff[19]_i_3_n_0\
    );
\R_buff[19]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(19),
      O => \R_buff[19]_i_30_n_0\
    );
\R_buff[19]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(19),
      O => \R_buff[19]_i_31_n_0\
    );
\R_buff[19]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(19),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(19),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[19]_i_32_n_0\
    );
\R_buff[19]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(19),
      O => \R_buff[19]_i_33_n_0\
    );
\R_buff[19]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(19),
      O => \R_buff[19]_i_34_n_0\
    );
\R_buff[19]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(19),
      O => \R_buff[19]_i_35_n_0\
    );
\R_buff[19]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(19),
      O => \R_buff[19]_i_36_n_0\
    );
\R_buff[19]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(19),
      O => \R_buff[19]_i_37_n_0\
    );
\R_buff[19]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(19),
      O => \R_buff[19]_i_38_n_0\
    );
\R_buff[19]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(19),
      O => \R_buff[19]_i_39_n_0\
    );
\R_buff[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[19]_i_4_n_0\
    );
\R_buff[19]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(19),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(19),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(19),
      O => \R_buff[19]_i_40_n_0\
    );
\R_buff[19]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(19),
      O => \R_buff[19]_i_41_n_0\
    );
\R_buff[19]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(19),
      O => \R_buff[19]_i_42_n_0\
    );
\R_buff[19]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(19),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(19),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[19]_i_43_n_0\
    );
\R_buff[19]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(19),
      O => \R_buff[19]_i_44_n_0\
    );
\R_buff[19]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(19),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(19),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[19]_i_45_n_0\
    );
\R_buff[19]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      O => \R_buff[19]_i_46_n_0\
    );
\R_buff[19]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(19),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(19),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[19]_i_47_n_0\
    );
\R_buff[19]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(19),
      O => \R_buff[19]_i_48_n_0\
    );
\R_buff[19]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(19),
      O => \R_buff[19]_i_49_n_0\
    );
\R_buff[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_9_n_0\,
      I1 => \R_buff[19]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[19]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[19]_i_12_n_0\,
      O => \R_buff[19]_i_5_n_0\
    );
\R_buff[19]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(19),
      O => \R_buff[19]_i_50_n_0\
    );
\R_buff[19]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(19),
      O => \R_buff[19]_i_51_n_0\
    );
\R_buff[19]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(19),
      O => \R_buff[19]_i_52_n_0\
    );
\R_buff[19]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(19),
      O => \R_buff[19]_i_53_n_0\
    );
\R_buff[19]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(19),
      O => \R_buff[19]_i_54_n_0\
    );
\R_buff[19]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(19),
      O => \R_buff[19]_i_55_n_0\
    );
\R_buff[19]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(19),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(19),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(19),
      O => \R_buff[19]_i_56_n_0\
    );
\R_buff[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_13_n_0\,
      I1 => \R_buff[19]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[19]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[19]_i_16_n_0\,
      O => \R_buff[19]_i_6_n_0\
    );
\R_buff[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_17_n_0\,
      I1 => \R_buff[19]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[19]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[19]_i_20_n_0\,
      O => \R_buff[19]_i_7_n_0\
    );
\R_buff[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[19]_i_21_n_0\,
      I1 => \R_buff[19]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[19]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[19]_i_24_n_0\,
      O => \R_buff[19]_i_8_n_0\
    );
\R_buff[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[19]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[19]_i_26_n_0\,
      O => \R_buff[19]_i_9_n_0\
    );
\R_buff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[1]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[1]_i_3_n_0\,
      I5 => \R_buff[1]_i_4_n_0\,
      O => p_1_in(1)
    );
\R_buff[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_28_n_0\,
      O => \R_buff[1]_i_10_n_0\
    );
\R_buff[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_30_n_0\,
      O => \R_buff[1]_i_11_n_0\
    );
\R_buff[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_32_n_0\,
      O => \R_buff[1]_i_12_n_0\
    );
\R_buff[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_34_n_0\,
      O => \R_buff[1]_i_13_n_0\
    );
\R_buff[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_36_n_0\,
      O => \R_buff[1]_i_14_n_0\
    );
\R_buff[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_38_n_0\,
      O => \R_buff[1]_i_15_n_0\
    );
\R_buff[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_40_n_0\,
      O => \R_buff[1]_i_16_n_0\
    );
\R_buff[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_42_n_0\,
      O => \R_buff[1]_i_17_n_0\
    );
\R_buff[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_44_n_0\,
      O => \R_buff[1]_i_18_n_0\
    );
\R_buff[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_46_n_0\,
      O => \R_buff[1]_i_19_n_0\
    );
\R_buff[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_48_n_0\,
      O => \R_buff[1]_i_20_n_0\
    );
\R_buff[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_50_n_0\,
      O => \R_buff[1]_i_21_n_0\
    );
\R_buff[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_52_n_0\,
      O => \R_buff[1]_i_22_n_0\
    );
\R_buff[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_54_n_0\,
      O => \R_buff[1]_i_23_n_0\
    );
\R_buff[1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[1]_i_56_n_0\,
      O => \R_buff[1]_i_24_n_0\
    );
\R_buff[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(1),
      O => \R_buff[1]_i_25_n_0\
    );
\R_buff[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(1),
      O => \R_buff[1]_i_26_n_0\
    );
\R_buff[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(1),
      O => \R_buff[1]_i_27_n_0\
    );
\R_buff[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(1),
      O => \R_buff[1]_i_28_n_0\
    );
\R_buff[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      O => \R_buff[1]_i_29_n_0\
    );
\R_buff[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[1]_i_3_n_0\
    );
\R_buff[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(1),
      O => \R_buff[1]_i_30_n_0\
    );
\R_buff[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(1),
      O => \R_buff[1]_i_31_n_0\
    );
\R_buff[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(1),
      O => \R_buff[1]_i_32_n_0\
    );
\R_buff[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(1),
      O => \R_buff[1]_i_33_n_0\
    );
\R_buff[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(1),
      O => \R_buff[1]_i_34_n_0\
    );
\R_buff[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(1),
      O => \R_buff[1]_i_35_n_0\
    );
\R_buff[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(1),
      O => \R_buff[1]_i_36_n_0\
    );
\R_buff[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(1),
      O => \R_buff[1]_i_37_n_0\
    );
\R_buff[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(1),
      O => \R_buff[1]_i_38_n_0\
    );
\R_buff[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(1),
      O => \R_buff[1]_i_39_n_0\
    );
\R_buff[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[1]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[1]_i_8_n_0\,
      O => \R_buff[1]_i_4_n_0\
    );
\R_buff[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(1),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(1),
      O => \R_buff[1]_i_40_n_0\
    );
\R_buff[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(1),
      O => \R_buff[1]_i_41_n_0\
    );
\R_buff[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(1),
      O => \R_buff[1]_i_42_n_0\
    );
\R_buff[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(1),
      O => \R_buff[1]_i_43_n_0\
    );
\R_buff[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(1),
      O => \R_buff[1]_i_44_n_0\
    );
\R_buff[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(1),
      O => \R_buff[1]_i_45_n_0\
    );
\R_buff[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      O => \R_buff[1]_i_46_n_0\
    );
\R_buff[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(1),
      O => \R_buff[1]_i_47_n_0\
    );
\R_buff[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(1),
      O => \R_buff[1]_i_48_n_0\
    );
\R_buff[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(1),
      O => \R_buff[1]_i_49_n_0\
    );
\R_buff[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[1]_i_9_n_0\,
      I1 => \R_buff[1]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[1]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[1]_i_12_n_0\,
      O => \R_buff[1]_i_5_n_0\
    );
\R_buff[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(1),
      O => \R_buff[1]_i_50_n_0\
    );
\R_buff[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(1),
      O => \R_buff[1]_i_51_n_0\
    );
\R_buff[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(1),
      O => \R_buff[1]_i_52_n_0\
    );
\R_buff[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(1),
      O => \R_buff[1]_i_53_n_0\
    );
\R_buff[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(1),
      O => \R_buff[1]_i_54_n_0\
    );
\R_buff[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(1),
      O => \R_buff[1]_i_55_n_0\
    );
\R_buff[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(1),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(1),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(1),
      O => \R_buff[1]_i_56_n_0\
    );
\R_buff[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[1]_i_13_n_0\,
      I1 => \R_buff[1]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[1]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[1]_i_16_n_0\,
      O => \R_buff[1]_i_6_n_0\
    );
\R_buff[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_17_n_0\,
      I1 => \R_buff[1]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[1]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[1]_i_20_n_0\,
      O => \R_buff[1]_i_7_n_0\
    );
\R_buff[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[1]_i_21_n_0\,
      I1 => \R_buff[1]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[1]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[1]_i_24_n_0\,
      O => \R_buff[1]_i_8_n_0\
    );
\R_buff[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[1]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[1]_i_26_n_0\,
      O => \R_buff[1]_i_9_n_0\
    );
\R_buff[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[20]_i_2_n_0\,
      I4 => \R_buff[20]_i_3_n_0\,
      I5 => \R_buff[20]_i_4_n_0\,
      O => p_1_in(20)
    );
\R_buff[20]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_28_n_0\,
      O => \R_buff[20]_i_10_n_0\
    );
\R_buff[20]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_30_n_0\,
      O => \R_buff[20]_i_11_n_0\
    );
\R_buff[20]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_32_n_0\,
      O => \R_buff[20]_i_12_n_0\
    );
\R_buff[20]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_34_n_0\,
      O => \R_buff[20]_i_13_n_0\
    );
\R_buff[20]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_36_n_0\,
      O => \R_buff[20]_i_14_n_0\
    );
\R_buff[20]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_38_n_0\,
      O => \R_buff[20]_i_15_n_0\
    );
\R_buff[20]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_40_n_0\,
      O => \R_buff[20]_i_16_n_0\
    );
\R_buff[20]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_42_n_0\,
      O => \R_buff[20]_i_17_n_0\
    );
\R_buff[20]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_44_n_0\,
      O => \R_buff[20]_i_18_n_0\
    );
\R_buff[20]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_46_n_0\,
      O => \R_buff[20]_i_19_n_0\
    );
\R_buff[20]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_48_n_0\,
      O => \R_buff[20]_i_20_n_0\
    );
\R_buff[20]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_50_n_0\,
      O => \R_buff[20]_i_21_n_0\
    );
\R_buff[20]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_52_n_0\,
      O => \R_buff[20]_i_22_n_0\
    );
\R_buff[20]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_54_n_0\,
      O => \R_buff[20]_i_23_n_0\
    );
\R_buff[20]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[20]_i_56_n_0\,
      O => \R_buff[20]_i_24_n_0\
    );
\R_buff[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      O => \R_buff[20]_i_25_n_0\
    );
\R_buff[20]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(20),
      O => \R_buff[20]_i_26_n_0\
    );
\R_buff[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(20),
      O => \R_buff[20]_i_27_n_0\
    );
\R_buff[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(20),
      O => \R_buff[20]_i_28_n_0\
    );
\R_buff[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(20),
      O => \R_buff[20]_i_29_n_0\
    );
\R_buff[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[20]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[20]_i_8_n_0\,
      O => \R_buff[20]_i_3_n_0\
    );
\R_buff[20]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(20),
      O => \R_buff[20]_i_30_n_0\
    );
\R_buff[20]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(20),
      O => \R_buff[20]_i_31_n_0\
    );
\R_buff[20]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(20),
      O => \R_buff[20]_i_32_n_0\
    );
\R_buff[20]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(20),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[20]_i_33_n_0\
    );
\R_buff[20]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(20),
      O => \R_buff[20]_i_34_n_0\
    );
\R_buff[20]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(20),
      O => \R_buff[20]_i_35_n_0\
    );
\R_buff[20]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(20),
      O => \R_buff[20]_i_36_n_0\
    );
\R_buff[20]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(20),
      O => \R_buff[20]_i_37_n_0\
    );
\R_buff[20]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(20),
      O => \R_buff[20]_i_38_n_0\
    );
\R_buff[20]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(20),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(20),
      O => \R_buff[20]_i_39_n_0\
    );
\R_buff[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[20]_i_4_n_0\
    );
\R_buff[20]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(20),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(20),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[20]_i_40_n_0\
    );
\R_buff[20]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(20),
      O => \R_buff[20]_i_41_n_0\
    );
\R_buff[20]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(20),
      O => \R_buff[20]_i_42_n_0\
    );
\R_buff[20]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(20),
      O => \R_buff[20]_i_43_n_0\
    );
\R_buff[20]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(20),
      O => \R_buff[20]_i_44_n_0\
    );
\R_buff[20]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(20),
      O => \R_buff[20]_i_45_n_0\
    );
\R_buff[20]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      O => \R_buff[20]_i_46_n_0\
    );
\R_buff[20]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(20),
      O => \R_buff[20]_i_47_n_0\
    );
\R_buff[20]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(20),
      O => \R_buff[20]_i_48_n_0\
    );
\R_buff[20]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(20),
      O => \R_buff[20]_i_49_n_0\
    );
\R_buff[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_9_n_0\,
      I1 => \R_buff[20]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[20]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[20]_i_12_n_0\,
      O => \R_buff[20]_i_5_n_0\
    );
\R_buff[20]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(20),
      O => \R_buff[20]_i_50_n_0\
    );
\R_buff[20]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(20),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[20]_i_51_n_0\
    );
\R_buff[20]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(20),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[20]_i_52_n_0\
    );
\R_buff[20]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(20),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[20]_i_53_n_0\
    );
\R_buff[20]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(20),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[20]_i_54_n_0\
    );
\R_buff[20]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(20),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(20),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[20]_i_55_n_0\
    );
\R_buff[20]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(20),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(20),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(20),
      O => \R_buff[20]_i_56_n_0\
    );
\R_buff[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_13_n_0\,
      I1 => \R_buff[20]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[20]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[20]_i_16_n_0\,
      O => \R_buff[20]_i_6_n_0\
    );
\R_buff[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_17_n_0\,
      I1 => \R_buff[20]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[20]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[20]_i_20_n_0\,
      O => \R_buff[20]_i_7_n_0\
    );
\R_buff[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[20]_i_21_n_0\,
      I1 => \R_buff[20]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[20]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[20]_i_24_n_0\,
      O => \R_buff[20]_i_8_n_0\
    );
\R_buff[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[20]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[20]_i_26_n_0\,
      O => \R_buff[20]_i_9_n_0\
    );
\R_buff[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[21]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[21]_i_3_n_0\,
      I5 => \R_buff[21]_i_4_n_0\,
      O => p_1_in(21)
    );
\R_buff[21]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_28_n_0\,
      O => \R_buff[21]_i_10_n_0\
    );
\R_buff[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_30_n_0\,
      O => \R_buff[21]_i_11_n_0\
    );
\R_buff[21]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_32_n_0\,
      O => \R_buff[21]_i_12_n_0\
    );
\R_buff[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_34_n_0\,
      O => \R_buff[21]_i_13_n_0\
    );
\R_buff[21]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_36_n_0\,
      O => \R_buff[21]_i_14_n_0\
    );
\R_buff[21]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_38_n_0\,
      O => \R_buff[21]_i_15_n_0\
    );
\R_buff[21]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_40_n_0\,
      O => \R_buff[21]_i_16_n_0\
    );
\R_buff[21]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_42_n_0\,
      O => \R_buff[21]_i_17_n_0\
    );
\R_buff[21]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_44_n_0\,
      O => \R_buff[21]_i_18_n_0\
    );
\R_buff[21]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_46_n_0\,
      O => \R_buff[21]_i_19_n_0\
    );
\R_buff[21]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_48_n_0\,
      O => \R_buff[21]_i_20_n_0\
    );
\R_buff[21]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[21]_i_50_n_0\,
      O => \R_buff[21]_i_21_n_0\
    );
\R_buff[21]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_52_n_0\,
      O => \R_buff[21]_i_22_n_0\
    );
\R_buff[21]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_54_n_0\,
      O => \R_buff[21]_i_23_n_0\
    );
\R_buff[21]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[21]_i_56_n_0\,
      O => \R_buff[21]_i_24_n_0\
    );
\R_buff[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(21),
      O => \R_buff[21]_i_25_n_0\
    );
\R_buff[21]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(21),
      O => \R_buff[21]_i_26_n_0\
    );
\R_buff[21]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(21),
      O => \R_buff[21]_i_27_n_0\
    );
\R_buff[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(21),
      O => \R_buff[21]_i_28_n_0\
    );
\R_buff[21]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      O => \R_buff[21]_i_29_n_0\
    );
\R_buff[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[21]_i_3_n_0\
    );
\R_buff[21]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(21),
      O => \R_buff[21]_i_30_n_0\
    );
\R_buff[21]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(21),
      O => \R_buff[21]_i_31_n_0\
    );
\R_buff[21]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(21),
      O => \R_buff[21]_i_32_n_0\
    );
\R_buff[21]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(21),
      O => \R_buff[21]_i_33_n_0\
    );
\R_buff[21]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(21),
      O => \R_buff[21]_i_34_n_0\
    );
\R_buff[21]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(21),
      O => \R_buff[21]_i_35_n_0\
    );
\R_buff[21]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(21),
      O => \R_buff[21]_i_36_n_0\
    );
\R_buff[21]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(21),
      O => \R_buff[21]_i_37_n_0\
    );
\R_buff[21]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(21),
      O => \R_buff[21]_i_38_n_0\
    );
\R_buff[21]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(21),
      O => \R_buff[21]_i_39_n_0\
    );
\R_buff[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[21]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[21]_i_8_n_0\,
      O => \R_buff[21]_i_4_n_0\
    );
\R_buff[21]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(21),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(21),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(21),
      O => \R_buff[21]_i_40_n_0\
    );
\R_buff[21]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(21),
      O => \R_buff[21]_i_41_n_0\
    );
\R_buff[21]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(21),
      O => \R_buff[21]_i_42_n_0\
    );
\R_buff[21]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(21),
      O => \R_buff[21]_i_43_n_0\
    );
\R_buff[21]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(21),
      I2 => \counter_rgb_reg[1]_rep_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(21),
      O => \R_buff[21]_i_44_n_0\
    );
\R_buff[21]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(21),
      O => \R_buff[21]_i_45_n_0\
    );
\R_buff[21]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      O => \R_buff[21]_i_46_n_0\
    );
\R_buff[21]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(21),
      O => \R_buff[21]_i_47_n_0\
    );
\R_buff[21]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(21),
      O => \R_buff[21]_i_48_n_0\
    );
\R_buff[21]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(21),
      O => \R_buff[21]_i_49_n_0\
    );
\R_buff[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[21]_i_9_n_0\,
      I1 => \R_buff[21]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[21]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[21]_i_12_n_0\,
      O => \R_buff[21]_i_5_n_0\
    );
\R_buff[21]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I2 => \counter_rgb_reg[1]_rep_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(21),
      O => \R_buff[21]_i_50_n_0\
    );
\R_buff[21]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(21),
      O => \R_buff[21]_i_51_n_0\
    );
\R_buff[21]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(21),
      O => \R_buff[21]_i_52_n_0\
    );
\R_buff[21]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(21),
      O => \R_buff[21]_i_53_n_0\
    );
\R_buff[21]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(21),
      O => \R_buff[21]_i_54_n_0\
    );
\R_buff[21]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(21),
      I2 => \counter_rgb_reg[1]_rep__6_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(21),
      O => \R_buff[21]_i_55_n_0\
    );
\R_buff[21]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(21),
      I2 => \counter_rgb_reg[1]_rep_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(21),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(21),
      O => \R_buff[21]_i_56_n_0\
    );
\R_buff[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[21]_i_13_n_0\,
      I1 => \R_buff[21]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[21]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[21]_i_16_n_0\,
      O => \R_buff[21]_i_6_n_0\
    );
\R_buff[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_17_n_0\,
      I1 => \R_buff[21]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[21]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[21]_i_20_n_0\,
      O => \R_buff[21]_i_7_n_0\
    );
\R_buff[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[21]_i_21_n_0\,
      I1 => \R_buff[21]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[21]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[21]_i_24_n_0\,
      O => \R_buff[21]_i_8_n_0\
    );
\R_buff[21]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[21]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[21]_i_26_n_0\,
      O => \R_buff[21]_i_9_n_0\
    );
\R_buff[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[22]_i_2_n_0\,
      I4 => \R_buff[22]_i_3_n_0\,
      I5 => \R_buff[22]_i_4_n_0\,
      O => p_1_in(22)
    );
\R_buff[22]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_28_n_0\,
      O => \R_buff[22]_i_10_n_0\
    );
\R_buff[22]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_30_n_0\,
      O => \R_buff[22]_i_11_n_0\
    );
\R_buff[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_32_n_0\,
      O => \R_buff[22]_i_12_n_0\
    );
\R_buff[22]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_34_n_0\,
      O => \R_buff[22]_i_13_n_0\
    );
\R_buff[22]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_36_n_0\,
      O => \R_buff[22]_i_14_n_0\
    );
\R_buff[22]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_38_n_0\,
      O => \R_buff[22]_i_15_n_0\
    );
\R_buff[22]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_40_n_0\,
      O => \R_buff[22]_i_16_n_0\
    );
\R_buff[22]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_42_n_0\,
      O => \R_buff[22]_i_17_n_0\
    );
\R_buff[22]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_44_n_0\,
      O => \R_buff[22]_i_18_n_0\
    );
\R_buff[22]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_46_n_0\,
      O => \R_buff[22]_i_19_n_0\
    );
\R_buff[22]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_48_n_0\,
      O => \R_buff[22]_i_20_n_0\
    );
\R_buff[22]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_49_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_50_n_0\,
      O => \R_buff[22]_i_21_n_0\
    );
\R_buff[22]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_52_n_0\,
      O => \R_buff[22]_i_22_n_0\
    );
\R_buff[22]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_54_n_0\,
      O => \R_buff[22]_i_23_n_0\
    );
\R_buff[22]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[22]_i_56_n_0\,
      O => \R_buff[22]_i_24_n_0\
    );
\R_buff[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      O => \R_buff[22]_i_25_n_0\
    );
\R_buff[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(22),
      O => \R_buff[22]_i_26_n_0\
    );
\R_buff[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(22),
      O => \R_buff[22]_i_27_n_0\
    );
\R_buff[22]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(22),
      O => \R_buff[22]_i_28_n_0\
    );
\R_buff[22]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(22),
      O => \R_buff[22]_i_29_n_0\
    );
\R_buff[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[22]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[22]_i_8_n_0\,
      O => \R_buff[22]_i_3_n_0\
    );
\R_buff[22]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(22),
      O => \R_buff[22]_i_30_n_0\
    );
\R_buff[22]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(22),
      O => \R_buff[22]_i_31_n_0\
    );
\R_buff[22]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(22),
      O => \R_buff[22]_i_32_n_0\
    );
\R_buff[22]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(22),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(22),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[22]_i_33_n_0\
    );
\R_buff[22]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(22),
      O => \R_buff[22]_i_34_n_0\
    );
\R_buff[22]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(22),
      O => \R_buff[22]_i_35_n_0\
    );
\R_buff[22]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(22),
      O => \R_buff[22]_i_36_n_0\
    );
\R_buff[22]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(22),
      O => \R_buff[22]_i_37_n_0\
    );
\R_buff[22]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(22),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(22),
      O => \R_buff[22]_i_38_n_0\
    );
\R_buff[22]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(22),
      I2 => \counter_rgb_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(22),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(22),
      O => \R_buff[22]_i_39_n_0\
    );
\R_buff[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[22]_i_4_n_0\
    );
\R_buff[22]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(22),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(22),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(22),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[22]_i_40_n_0\
    );
\R_buff[22]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(22),
      O => \R_buff[22]_i_41_n_0\
    );
\R_buff[22]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(22),
      O => \R_buff[22]_i_42_n_0\
    );
\R_buff[22]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(22),
      O => \R_buff[22]_i_43_n_0\
    );
\R_buff[22]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(22),
      O => \R_buff[22]_i_44_n_0\
    );
\R_buff[22]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(22),
      O => \R_buff[22]_i_45_n_0\
    );
\R_buff[22]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      O => \R_buff[22]_i_46_n_0\
    );
\R_buff[22]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(22),
      O => \R_buff[22]_i_47_n_0\
    );
\R_buff[22]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(22),
      O => \R_buff[22]_i_48_n_0\
    );
\R_buff[22]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(22),
      O => \R_buff[22]_i_49_n_0\
    );
\R_buff[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_9_n_0\,
      I1 => \R_buff[22]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[22]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[22]_i_12_n_0\,
      O => \R_buff[22]_i_5_n_0\
    );
\R_buff[22]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(22),
      O => \R_buff[22]_i_50_n_0\
    );
\R_buff[22]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(22),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(22),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[22]_i_51_n_0\
    );
\R_buff[22]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(22),
      O => \R_buff[22]_i_52_n_0\
    );
\R_buff[22]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(22),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(22),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[22]_i_53_n_0\
    );
\R_buff[22]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(22),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(22),
      O => \R_buff[22]_i_54_n_0\
    );
\R_buff[22]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(22),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(22),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[22]_i_55_n_0\
    );
\R_buff[22]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(22),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(22),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(22),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[22]_i_56_n_0\
    );
\R_buff[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_13_n_0\,
      I1 => \R_buff[22]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[22]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[22]_i_16_n_0\,
      O => \R_buff[22]_i_6_n_0\
    );
\R_buff[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_17_n_0\,
      I1 => \R_buff[22]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[22]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[22]_i_20_n_0\,
      O => \R_buff[22]_i_7_n_0\
    );
\R_buff[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[22]_i_21_n_0\,
      I1 => \R_buff[22]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[22]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[22]_i_24_n_0\,
      O => \R_buff[22]_i_8_n_0\
    );
\R_buff[22]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[22]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[22]_i_26_n_0\,
      O => \R_buff[22]_i_9_n_0\
    );
\R_buff[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[23]_i_2_n_0\,
      I4 => \R_buff[23]_i_3_n_0\,
      I5 => \R_buff[23]_i_4_n_0\,
      O => p_1_in(23)
    );
\R_buff[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_28_n_0\,
      O => \R_buff[23]_i_10_n_0\
    );
\R_buff[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_30_n_0\,
      O => \R_buff[23]_i_11_n_0\
    );
\R_buff[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_32_n_0\,
      O => \R_buff[23]_i_12_n_0\
    );
\R_buff[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_34_n_0\,
      O => \R_buff[23]_i_13_n_0\
    );
\R_buff[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_36_n_0\,
      O => \R_buff[23]_i_14_n_0\
    );
\R_buff[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_38_n_0\,
      O => \R_buff[23]_i_15_n_0\
    );
\R_buff[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_40_n_0\,
      O => \R_buff[23]_i_16_n_0\
    );
\R_buff[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[23]_i_12_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \G_buff[23]_i_13_n_0\,
      O => \R_buff[23]_i_17_n_0\
    );
\R_buff[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[23]_i_14_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[23]_i_41_n_0\,
      O => \R_buff[23]_i_18_n_0\
    );
\R_buff[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_42_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[23]_i_43_n_0\,
      O => \R_buff[23]_i_19_n_0\
    );
\R_buff[23]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_44_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[23]_i_45_n_0\,
      O => \R_buff[23]_i_20_n_0\
    );
\R_buff[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_46_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[23]_i_47_n_0\,
      O => \R_buff[23]_i_21_n_0\
    );
\R_buff[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_48_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[23]_i_49_n_0\,
      O => \R_buff[23]_i_22_n_0\
    );
\R_buff[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_50_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[23]_i_51_n_0\,
      O => \R_buff[23]_i_23_n_0\
    );
\R_buff[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_52_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \G_buff[23]_i_11_n_0\,
      O => \R_buff[23]_i_24_n_0\
    );
\R_buff[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      O => \R_buff[23]_i_25_n_0\
    );
\R_buff[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(23),
      O => \R_buff[23]_i_26_n_0\
    );
\R_buff[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(23),
      O => \R_buff[23]_i_27_n_0\
    );
\R_buff[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(23),
      O => \R_buff[23]_i_28_n_0\
    );
\R_buff[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(23),
      O => \R_buff[23]_i_29_n_0\
    );
\R_buff[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[23]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[23]_i_8_n_0\,
      O => \R_buff[23]_i_3_n_0\
    );
\R_buff[23]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(23),
      O => \R_buff[23]_i_30_n_0\
    );
\R_buff[23]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(23),
      O => \R_buff[23]_i_31_n_0\
    );
\R_buff[23]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(23),
      O => \R_buff[23]_i_32_n_0\
    );
\R_buff[23]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(23),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[23]_i_33_n_0\
    );
\R_buff[23]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(23),
      O => \R_buff[23]_i_34_n_0\
    );
\R_buff[23]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(23),
      O => \R_buff[23]_i_35_n_0\
    );
\R_buff[23]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(23),
      O => \R_buff[23]_i_36_n_0\
    );
\R_buff[23]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(23),
      O => \R_buff[23]_i_37_n_0\
    );
\R_buff[23]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(23),
      O => \R_buff[23]_i_38_n_0\
    );
\R_buff[23]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(23),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(23),
      O => \R_buff[23]_i_39_n_0\
    );
\R_buff[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[23]_i_4_n_0\
    );
\R_buff[23]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(23),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(23),
      I5 => \counter_rgb_reg[0]_rep_n_0\,
      O => \R_buff[23]_i_40_n_0\
    );
\R_buff[23]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(23),
      O => \R_buff[23]_i_41_n_0\
    );
\R_buff[23]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(23),
      O => \R_buff[23]_i_42_n_0\
    );
\R_buff[23]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      O => \R_buff[23]_i_43_n_0\
    );
\R_buff[23]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(23),
      O => \R_buff[23]_i_44_n_0\
    );
\R_buff[23]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(23),
      O => \R_buff[23]_i_45_n_0\
    );
\R_buff[23]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(23),
      O => \R_buff[23]_i_46_n_0\
    );
\R_buff[23]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(23),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(23),
      O => \R_buff[23]_i_47_n_0\
    );
\R_buff[23]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(23),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[23]_i_48_n_0\
    );
\R_buff[23]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(23),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[23]_i_49_n_0\
    );
\R_buff[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_9_n_0\,
      I1 => \R_buff[23]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[23]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[23]_i_12_n_0\,
      O => \R_buff[23]_i_5_n_0\
    );
\R_buff[23]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(23),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[23]_i_50_n_0\
    );
\R_buff[23]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(23),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[23]_i_51_n_0\
    );
\R_buff[23]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(23),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(23),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(23),
      I5 => \counter_rgb_reg[0]_rep__5_n_0\,
      O => \R_buff[23]_i_52_n_0\
    );
\R_buff[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_13_n_0\,
      I1 => \R_buff[23]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[23]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[23]_i_16_n_0\,
      O => \R_buff[23]_i_6_n_0\
    );
\R_buff[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_17_n_0\,
      I1 => \R_buff[23]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[23]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[23]_i_20_n_0\,
      O => \R_buff[23]_i_7_n_0\
    );
\R_buff[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[23]_i_21_n_0\,
      I1 => \R_buff[23]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[23]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[23]_i_24_n_0\,
      O => \R_buff[23]_i_8_n_0\
    );
\R_buff[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[23]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[23]_i_26_n_0\,
      O => \R_buff[23]_i_9_n_0\
    );
\R_buff[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[24]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[24]_i_3_n_0\,
      I5 => \R_buff[24]_i_4_n_0\,
      O => p_1_in(24)
    );
\R_buff[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_28_n_0\,
      O => \R_buff[24]_i_10_n_0\
    );
\R_buff[24]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_30_n_0\,
      O => \R_buff[24]_i_11_n_0\
    );
\R_buff[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_32_n_0\,
      O => \R_buff[24]_i_12_n_0\
    );
\R_buff[24]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_34_n_0\,
      O => \R_buff[24]_i_13_n_0\
    );
\R_buff[24]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_36_n_0\,
      O => \R_buff[24]_i_14_n_0\
    );
\R_buff[24]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_38_n_0\,
      O => \R_buff[24]_i_15_n_0\
    );
\R_buff[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_40_n_0\,
      O => \R_buff[24]_i_16_n_0\
    );
\R_buff[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[24]_i_12_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \G_buff[24]_i_13_n_0\,
      O => \R_buff[24]_i_17_n_0\
    );
\R_buff[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[24]_i_14_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[24]_i_41_n_0\,
      O => \R_buff[24]_i_18_n_0\
    );
\R_buff[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_42_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[24]_i_43_n_0\,
      O => \R_buff[24]_i_19_n_0\
    );
\R_buff[24]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_44_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[24]_i_45_n_0\,
      O => \R_buff[24]_i_20_n_0\
    );
\R_buff[24]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_46_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[24]_i_47_n_0\,
      O => \R_buff[24]_i_21_n_0\
    );
\R_buff[24]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_48_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[24]_i_49_n_0\,
      O => \R_buff[24]_i_22_n_0\
    );
\R_buff[24]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_50_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[24]_i_51_n_0\,
      O => \R_buff[24]_i_23_n_0\
    );
\R_buff[24]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_52_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \G_buff[24]_i_11_n_0\,
      O => \R_buff[24]_i_24_n_0\
    );
\R_buff[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      O => \R_buff[24]_i_25_n_0\
    );
\R_buff[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(24),
      O => \R_buff[24]_i_26_n_0\
    );
\R_buff[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(24),
      O => \R_buff[24]_i_27_n_0\
    );
\R_buff[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(24),
      O => \R_buff[24]_i_28_n_0\
    );
\R_buff[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(24),
      O => \R_buff[24]_i_29_n_0\
    );
\R_buff[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[24]_i_3_n_0\
    );
\R_buff[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(24),
      O => \R_buff[24]_i_30_n_0\
    );
\R_buff[24]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(24),
      O => \R_buff[24]_i_31_n_0\
    );
\R_buff[24]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(24),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(24),
      O => \R_buff[24]_i_32_n_0\
    );
\R_buff[24]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(24),
      O => \R_buff[24]_i_33_n_0\
    );
\R_buff[24]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(24),
      O => \R_buff[24]_i_34_n_0\
    );
\R_buff[24]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(24),
      O => \R_buff[24]_i_35_n_0\
    );
\R_buff[24]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(24),
      O => \R_buff[24]_i_36_n_0\
    );
\R_buff[24]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(24),
      O => \R_buff[24]_i_37_n_0\
    );
\R_buff[24]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(24),
      O => \R_buff[24]_i_38_n_0\
    );
\R_buff[24]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(24),
      O => \R_buff[24]_i_39_n_0\
    );
\R_buff[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[24]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[24]_i_8_n_0\,
      O => \R_buff[24]_i_4_n_0\
    );
\R_buff[24]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(24),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(24),
      I4 => \counter_rgb_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(24),
      O => \R_buff[24]_i_40_n_0\
    );
\R_buff[24]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(24),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(24),
      O => \R_buff[24]_i_41_n_0\
    );
\R_buff[24]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(24),
      O => \R_buff[24]_i_42_n_0\
    );
\R_buff[24]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      O => \R_buff[24]_i_43_n_0\
    );
\R_buff[24]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(24),
      O => \R_buff[24]_i_44_n_0\
    );
\R_buff[24]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(24),
      O => \R_buff[24]_i_45_n_0\
    );
\R_buff[24]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(24),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(24),
      O => \R_buff[24]_i_46_n_0\
    );
\R_buff[24]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(24),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(24),
      O => \R_buff[24]_i_47_n_0\
    );
\R_buff[24]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(24),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(24),
      O => \R_buff[24]_i_48_n_0\
    );
\R_buff[24]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(24),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(24),
      O => \R_buff[24]_i_49_n_0\
    );
\R_buff[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[24]_i_9_n_0\,
      I1 => \R_buff[24]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[24]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[24]_i_12_n_0\,
      O => \R_buff[24]_i_5_n_0\
    );
\R_buff[24]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(24),
      O => \R_buff[24]_i_50_n_0\
    );
\R_buff[24]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(24),
      O => \R_buff[24]_i_51_n_0\
    );
\R_buff[24]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(24),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(24),
      I4 => \counter_rgb_reg[0]_rep__5_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(24),
      O => \R_buff[24]_i_52_n_0\
    );
\R_buff[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[24]_i_13_n_0\,
      I1 => \R_buff[24]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[24]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[24]_i_16_n_0\,
      O => \R_buff[24]_i_6_n_0\
    );
\R_buff[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_17_n_0\,
      I1 => \R_buff[24]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[24]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[24]_i_20_n_0\,
      O => \R_buff[24]_i_7_n_0\
    );
\R_buff[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[24]_i_21_n_0\,
      I1 => \R_buff[24]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[24]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[24]_i_24_n_0\,
      O => \R_buff[24]_i_8_n_0\
    );
\R_buff[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[24]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[24]_i_26_n_0\,
      O => \R_buff[24]_i_9_n_0\
    );
\R_buff[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[25]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[25]_i_3_n_0\,
      I5 => \R_buff[25]_i_4_n_0\,
      O => p_1_in(25)
    );
\R_buff[25]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_28_n_0\,
      O => \R_buff[25]_i_10_n_0\
    );
\R_buff[25]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_30_n_0\,
      O => \R_buff[25]_i_11_n_0\
    );
\R_buff[25]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_32_n_0\,
      O => \R_buff[25]_i_12_n_0\
    );
\R_buff[25]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_34_n_0\,
      O => \R_buff[25]_i_13_n_0\
    );
\R_buff[25]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_36_n_0\,
      O => \R_buff[25]_i_14_n_0\
    );
\R_buff[25]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_38_n_0\,
      O => \R_buff[25]_i_15_n_0\
    );
\R_buff[25]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_40_n_0\,
      O => \R_buff[25]_i_16_n_0\
    );
\R_buff[25]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_42_n_0\,
      O => \R_buff[25]_i_17_n_0\
    );
\R_buff[25]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_44_n_0\,
      O => \R_buff[25]_i_18_n_0\
    );
\R_buff[25]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_46_n_0\,
      O => \R_buff[25]_i_19_n_0\
    );
\R_buff[25]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_48_n_0\,
      O => \R_buff[25]_i_20_n_0\
    );
\R_buff[25]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_49_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_50_n_0\,
      O => \R_buff[25]_i_21_n_0\
    );
\R_buff[25]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_52_n_0\,
      O => \R_buff[25]_i_22_n_0\
    );
\R_buff[25]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_54_n_0\,
      O => \R_buff[25]_i_23_n_0\
    );
\R_buff[25]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[25]_i_56_n_0\,
      O => \R_buff[25]_i_24_n_0\
    );
\R_buff[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      O => \R_buff[25]_i_25_n_0\
    );
\R_buff[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(25),
      O => \R_buff[25]_i_26_n_0\
    );
\R_buff[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(25),
      O => \R_buff[25]_i_27_n_0\
    );
\R_buff[25]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(25),
      O => \R_buff[25]_i_28_n_0\
    );
\R_buff[25]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(25),
      O => \R_buff[25]_i_29_n_0\
    );
\R_buff[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[25]_i_3_n_0\
    );
\R_buff[25]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(25),
      O => \R_buff[25]_i_30_n_0\
    );
\R_buff[25]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(25),
      O => \R_buff[25]_i_31_n_0\
    );
\R_buff[25]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(25),
      O => \R_buff[25]_i_32_n_0\
    );
\R_buff[25]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(25),
      O => \R_buff[25]_i_33_n_0\
    );
\R_buff[25]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(25),
      O => \R_buff[25]_i_34_n_0\
    );
\R_buff[25]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(25),
      O => \R_buff[25]_i_35_n_0\
    );
\R_buff[25]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(25),
      O => \R_buff[25]_i_36_n_0\
    );
\R_buff[25]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(25),
      O => \R_buff[25]_i_37_n_0\
    );
\R_buff[25]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(25),
      O => \R_buff[25]_i_38_n_0\
    );
\R_buff[25]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(25),
      O => \R_buff[25]_i_39_n_0\
    );
\R_buff[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[25]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[25]_i_8_n_0\,
      O => \R_buff[25]_i_4_n_0\
    );
\R_buff[25]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(25),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(25),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(25),
      O => \R_buff[25]_i_40_n_0\
    );
\R_buff[25]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(25),
      O => \R_buff[25]_i_41_n_0\
    );
\R_buff[25]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(25),
      O => \R_buff[25]_i_42_n_0\
    );
\R_buff[25]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(25),
      O => \R_buff[25]_i_43_n_0\
    );
\R_buff[25]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(25),
      O => \R_buff[25]_i_44_n_0\
    );
\R_buff[25]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(25),
      O => \R_buff[25]_i_45_n_0\
    );
\R_buff[25]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      O => \R_buff[25]_i_46_n_0\
    );
\R_buff[25]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(25),
      O => \R_buff[25]_i_47_n_0\
    );
\R_buff[25]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(25),
      O => \R_buff[25]_i_48_n_0\
    );
\R_buff[25]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(25),
      O => \R_buff[25]_i_49_n_0\
    );
\R_buff[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[25]_i_9_n_0\,
      I1 => \R_buff[25]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[25]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[25]_i_12_n_0\,
      O => \R_buff[25]_i_5_n_0\
    );
\R_buff[25]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(25),
      O => \R_buff[25]_i_50_n_0\
    );
\R_buff[25]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(25),
      O => \R_buff[25]_i_51_n_0\
    );
\R_buff[25]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(25),
      O => \R_buff[25]_i_52_n_0\
    );
\R_buff[25]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(25),
      O => \R_buff[25]_i_53_n_0\
    );
\R_buff[25]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(25),
      O => \R_buff[25]_i_54_n_0\
    );
\R_buff[25]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(25),
      O => \R_buff[25]_i_55_n_0\
    );
\R_buff[25]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(25),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(25),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(25),
      O => \R_buff[25]_i_56_n_0\
    );
\R_buff[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[25]_i_13_n_0\,
      I1 => \R_buff[25]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[25]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[25]_i_16_n_0\,
      O => \R_buff[25]_i_6_n_0\
    );
\R_buff[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_17_n_0\,
      I1 => \R_buff[25]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[25]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[25]_i_20_n_0\,
      O => \R_buff[25]_i_7_n_0\
    );
\R_buff[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[25]_i_21_n_0\,
      I1 => \R_buff[25]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[25]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[25]_i_24_n_0\,
      O => \R_buff[25]_i_8_n_0\
    );
\R_buff[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[25]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[25]_i_26_n_0\,
      O => \R_buff[25]_i_9_n_0\
    );
\R_buff[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[26]_i_2_n_0\,
      I4 => \R_buff[26]_i_3_n_0\,
      I5 => \R_buff[26]_i_4_n_0\,
      O => p_1_in(26)
    );
\R_buff[26]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_28_n_0\,
      O => \R_buff[26]_i_10_n_0\
    );
\R_buff[26]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_30_n_0\,
      O => \R_buff[26]_i_11_n_0\
    );
\R_buff[26]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_32_n_0\,
      O => \R_buff[26]_i_12_n_0\
    );
\R_buff[26]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_34_n_0\,
      O => \R_buff[26]_i_13_n_0\
    );
\R_buff[26]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_36_n_0\,
      O => \R_buff[26]_i_14_n_0\
    );
\R_buff[26]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_38_n_0\,
      O => \R_buff[26]_i_15_n_0\
    );
\R_buff[26]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_40_n_0\,
      O => \R_buff[26]_i_16_n_0\
    );
\R_buff[26]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_42_n_0\,
      O => \R_buff[26]_i_17_n_0\
    );
\R_buff[26]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_44_n_0\,
      O => \R_buff[26]_i_18_n_0\
    );
\R_buff[26]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_46_n_0\,
      O => \R_buff[26]_i_19_n_0\
    );
\R_buff[26]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_48_n_0\,
      O => \R_buff[26]_i_20_n_0\
    );
\R_buff[26]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_49_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_50_n_0\,
      O => \R_buff[26]_i_21_n_0\
    );
\R_buff[26]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_52_n_0\,
      O => \R_buff[26]_i_22_n_0\
    );
\R_buff[26]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_54_n_0\,
      O => \R_buff[26]_i_23_n_0\
    );
\R_buff[26]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[26]_i_56_n_0\,
      O => \R_buff[26]_i_24_n_0\
    );
\R_buff[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      O => \R_buff[26]_i_25_n_0\
    );
\R_buff[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(26),
      O => \R_buff[26]_i_26_n_0\
    );
\R_buff[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(26),
      O => \R_buff[26]_i_27_n_0\
    );
\R_buff[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(26),
      O => \R_buff[26]_i_28_n_0\
    );
\R_buff[26]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(26),
      O => \R_buff[26]_i_29_n_0\
    );
\R_buff[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[26]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[26]_i_8_n_0\,
      O => \R_buff[26]_i_3_n_0\
    );
\R_buff[26]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(26),
      O => \R_buff[26]_i_30_n_0\
    );
\R_buff[26]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(26),
      O => \R_buff[26]_i_31_n_0\
    );
\R_buff[26]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(26),
      O => \R_buff[26]_i_32_n_0\
    );
\R_buff[26]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(26),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(26),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[26]_i_33_n_0\
    );
\R_buff[26]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(26),
      O => \R_buff[26]_i_34_n_0\
    );
\R_buff[26]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(26),
      O => \R_buff[26]_i_35_n_0\
    );
\R_buff[26]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(26),
      O => \R_buff[26]_i_36_n_0\
    );
\R_buff[26]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(26),
      O => \R_buff[26]_i_37_n_0\
    );
\R_buff[26]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(26),
      O => \R_buff[26]_i_38_n_0\
    );
\R_buff[26]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(26),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(26),
      O => \R_buff[26]_i_39_n_0\
    );
\R_buff[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[26]_i_4_n_0\
    );
\R_buff[26]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(26),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(26),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(26),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[26]_i_40_n_0\
    );
\R_buff[26]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(26),
      O => \R_buff[26]_i_41_n_0\
    );
\R_buff[26]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(26),
      O => \R_buff[26]_i_42_n_0\
    );
\R_buff[26]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(26),
      O => \R_buff[26]_i_43_n_0\
    );
\R_buff[26]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(26),
      O => \R_buff[26]_i_44_n_0\
    );
\R_buff[26]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(26),
      O => \R_buff[26]_i_45_n_0\
    );
\R_buff[26]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      O => \R_buff[26]_i_46_n_0\
    );
\R_buff[26]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(26),
      O => \R_buff[26]_i_47_n_0\
    );
\R_buff[26]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(26),
      O => \R_buff[26]_i_48_n_0\
    );
\R_buff[26]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(26),
      O => \R_buff[26]_i_49_n_0\
    );
\R_buff[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_9_n_0\,
      I1 => \R_buff[26]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[26]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[26]_i_12_n_0\,
      O => \R_buff[26]_i_5_n_0\
    );
\R_buff[26]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(26),
      O => \R_buff[26]_i_50_n_0\
    );
\R_buff[26]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(26),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(26),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[26]_i_51_n_0\
    );
\R_buff[26]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(26),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(26),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[26]_i_52_n_0\
    );
\R_buff[26]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(26),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(26),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[26]_i_53_n_0\
    );
\R_buff[26]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(26),
      O => \R_buff[26]_i_54_n_0\
    );
\R_buff[26]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(26),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(26),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[26]_i_55_n_0\
    );
\R_buff[26]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(26),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(26),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(26),
      O => \R_buff[26]_i_56_n_0\
    );
\R_buff[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_13_n_0\,
      I1 => \R_buff[26]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[26]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[26]_i_16_n_0\,
      O => \R_buff[26]_i_6_n_0\
    );
\R_buff[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_17_n_0\,
      I1 => \R_buff[26]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[26]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[26]_i_20_n_0\,
      O => \R_buff[26]_i_7_n_0\
    );
\R_buff[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[26]_i_21_n_0\,
      I1 => \R_buff[26]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[26]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[26]_i_24_n_0\,
      O => \R_buff[26]_i_8_n_0\
    );
\R_buff[26]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[26]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[26]_i_26_n_0\,
      O => \R_buff[26]_i_9_n_0\
    );
\R_buff[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[27]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[27]_i_3_n_0\,
      I5 => \R_buff[27]_i_4_n_0\,
      O => p_1_in(27)
    );
\R_buff[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_28_n_0\,
      O => \R_buff[27]_i_10_n_0\
    );
\R_buff[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_30_n_0\,
      O => \R_buff[27]_i_11_n_0\
    );
\R_buff[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_32_n_0\,
      O => \R_buff[27]_i_12_n_0\
    );
\R_buff[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_34_n_0\,
      O => \R_buff[27]_i_13_n_0\
    );
\R_buff[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_36_n_0\,
      O => \R_buff[27]_i_14_n_0\
    );
\R_buff[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_38_n_0\,
      O => \R_buff[27]_i_15_n_0\
    );
\R_buff[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_40_n_0\,
      O => \R_buff[27]_i_16_n_0\
    );
\R_buff[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_42_n_0\,
      O => \R_buff[27]_i_17_n_0\
    );
\R_buff[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_44_n_0\,
      O => \R_buff[27]_i_18_n_0\
    );
\R_buff[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_46_n_0\,
      O => \R_buff[27]_i_19_n_0\
    );
\R_buff[27]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_48_n_0\,
      O => \R_buff[27]_i_20_n_0\
    );
\R_buff[27]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_49_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_50_n_0\,
      O => \R_buff[27]_i_21_n_0\
    );
\R_buff[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_52_n_0\,
      O => \R_buff[27]_i_22_n_0\
    );
\R_buff[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_54_n_0\,
      O => \R_buff[27]_i_23_n_0\
    );
\R_buff[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[27]_i_56_n_0\,
      O => \R_buff[27]_i_24_n_0\
    );
\R_buff[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      O => \R_buff[27]_i_25_n_0\
    );
\R_buff[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(27),
      O => \R_buff[27]_i_26_n_0\
    );
\R_buff[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(27),
      O => \R_buff[27]_i_27_n_0\
    );
\R_buff[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(27),
      O => \R_buff[27]_i_28_n_0\
    );
\R_buff[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(27),
      O => \R_buff[27]_i_29_n_0\
    );
\R_buff[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[27]_i_3_n_0\
    );
\R_buff[27]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(27),
      O => \R_buff[27]_i_30_n_0\
    );
\R_buff[27]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(27),
      O => \R_buff[27]_i_31_n_0\
    );
\R_buff[27]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(27),
      O => \R_buff[27]_i_32_n_0\
    );
\R_buff[27]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(27),
      O => \R_buff[27]_i_33_n_0\
    );
\R_buff[27]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(27),
      O => \R_buff[27]_i_34_n_0\
    );
\R_buff[27]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(27),
      O => \R_buff[27]_i_35_n_0\
    );
\R_buff[27]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(27),
      O => \R_buff[27]_i_36_n_0\
    );
\R_buff[27]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(27),
      O => \R_buff[27]_i_37_n_0\
    );
\R_buff[27]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(27),
      O => \R_buff[27]_i_38_n_0\
    );
\R_buff[27]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(27),
      O => \R_buff[27]_i_39_n_0\
    );
\R_buff[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[27]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[27]_i_8_n_0\,
      O => \R_buff[27]_i_4_n_0\
    );
\R_buff[27]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(27),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(27),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(27),
      O => \R_buff[27]_i_40_n_0\
    );
\R_buff[27]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(27),
      O => \R_buff[27]_i_41_n_0\
    );
\R_buff[27]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(27),
      O => \R_buff[27]_i_42_n_0\
    );
\R_buff[27]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(27),
      O => \R_buff[27]_i_43_n_0\
    );
\R_buff[27]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(27),
      O => \R_buff[27]_i_44_n_0\
    );
\R_buff[27]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(27),
      O => \R_buff[27]_i_45_n_0\
    );
\R_buff[27]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      O => \R_buff[27]_i_46_n_0\
    );
\R_buff[27]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(27),
      O => \R_buff[27]_i_47_n_0\
    );
\R_buff[27]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(27),
      O => \R_buff[27]_i_48_n_0\
    );
\R_buff[27]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(27),
      O => \R_buff[27]_i_49_n_0\
    );
\R_buff[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[27]_i_9_n_0\,
      I1 => \R_buff[27]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[27]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[27]_i_12_n_0\,
      O => \R_buff[27]_i_5_n_0\
    );
\R_buff[27]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(27),
      O => \R_buff[27]_i_50_n_0\
    );
\R_buff[27]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(27),
      O => \R_buff[27]_i_51_n_0\
    );
\R_buff[27]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(27),
      O => \R_buff[27]_i_52_n_0\
    );
\R_buff[27]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(27),
      O => \R_buff[27]_i_53_n_0\
    );
\R_buff[27]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(27),
      O => \R_buff[27]_i_54_n_0\
    );
\R_buff[27]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(27),
      O => \R_buff[27]_i_55_n_0\
    );
\R_buff[27]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(27),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(27),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(27),
      O => \R_buff[27]_i_56_n_0\
    );
\R_buff[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[27]_i_13_n_0\,
      I1 => \R_buff[27]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[27]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[27]_i_16_n_0\,
      O => \R_buff[27]_i_6_n_0\
    );
\R_buff[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_17_n_0\,
      I1 => \R_buff[27]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[27]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[27]_i_20_n_0\,
      O => \R_buff[27]_i_7_n_0\
    );
\R_buff[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[27]_i_21_n_0\,
      I1 => \R_buff[27]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[27]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[27]_i_24_n_0\,
      O => \R_buff[27]_i_8_n_0\
    );
\R_buff[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[27]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[27]_i_26_n_0\,
      O => \R_buff[27]_i_9_n_0\
    );
\R_buff[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[28]_i_2_n_0\,
      I4 => \R_buff[28]_i_3_n_0\,
      I5 => \R_buff[28]_i_4_n_0\,
      O => p_1_in(28)
    );
\R_buff[28]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_28_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_30_n_0\,
      O => \R_buff[28]_i_10_n_0\
    );
\R_buff[28]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_31_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_32_n_0\,
      O => \R_buff[28]_i_11_n_0\
    );
\R_buff[28]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_33_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_34_n_0\,
      O => \R_buff[28]_i_12_n_0\
    );
\R_buff[28]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_35_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_36_n_0\,
      O => \R_buff[28]_i_13_n_0\
    );
\R_buff[28]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_37_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_38_n_0\,
      O => \R_buff[28]_i_14_n_0\
    );
\R_buff[28]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_39_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_40_n_0\,
      O => \R_buff[28]_i_15_n_0\
    );
\R_buff[28]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_41_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_42_n_0\,
      O => \R_buff[28]_i_16_n_0\
    );
\R_buff[28]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_43_n_0\,
      I1 => \R_buff[28]_i_29_n_0\,
      I2 => \R_buff[28]_i_44_n_0\,
      O => \R_buff[28]_i_17_n_0\
    );
\R_buff[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(28),
      O => \R_buff[28]_i_18_n_0\
    );
\R_buff[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(28),
      O => \R_buff[28]_i_19_n_0\
    );
\R_buff[28]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \R_buff[28]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[28]_i_46_n_0\,
      I3 => \counter_rgb_reg[4]_rep_n_0\,
      I4 => \counter_rgb_reg_n_0_[5]\,
      O => \R_buff[28]_i_20_n_0\
    );
\R_buff[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(28),
      O => \R_buff[28]_i_21_n_0\
    );
\R_buff[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(28),
      O => \R_buff[28]_i_22_n_0\
    );
\R_buff[28]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B80000"
    )
        port map (
      I0 => \R_buff[28]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[28]_i_48_n_0\,
      I3 => \counter_rgb_reg[4]_rep_n_0\,
      I4 => \counter_rgb_reg_n_0_[5]\,
      O => \R_buff[28]_i_23_n_0\
    );
\R_buff[28]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[28]_i_12_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[28]_i_49_n_0\,
      O => \R_buff[28]_i_24_n_0\
    );
\R_buff[28]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_50_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[28]_i_51_n_0\,
      O => \R_buff[28]_i_25_n_0\
    );
\R_buff[28]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_52_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \G_buff[28]_i_11_n_0\,
      O => \R_buff[28]_i_26_n_0\
    );
\R_buff[28]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[28]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[28]_i_54_n_0\,
      O => \R_buff[28]_i_27_n_0\
    );
\R_buff[28]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      O => \R_buff[28]_i_28_n_0\
    );
\R_buff[28]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      O => \R_buff[28]_i_29_n_0\
    );
\R_buff[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F200000"
    )
        port map (
      I0 => \R_buff[28]_i_7_n_0\,
      I1 => \R_buff[28]_i_8_n_0\,
      I2 => \counter_rgb_reg[3]_rep__0_n_0\,
      I3 => \R_buff[28]_i_9_n_0\,
      I4 => \R_buff_reg[31]_i_7_n_0\,
      I5 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[28]_i_3_n_0\
    );
\R_buff[28]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(28),
      O => \R_buff[28]_i_30_n_0\
    );
\R_buff[28]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(28),
      O => \R_buff[28]_i_31_n_0\
    );
\R_buff[28]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(28),
      O => \R_buff[28]_i_32_n_0\
    );
\R_buff[28]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(28),
      O => \R_buff[28]_i_33_n_0\
    );
\R_buff[28]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(28),
      O => \R_buff[28]_i_34_n_0\
    );
\R_buff[28]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(28),
      O => \R_buff[28]_i_35_n_0\
    );
\R_buff[28]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(28),
      O => \R_buff[28]_i_36_n_0\
    );
\R_buff[28]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(28),
      O => \R_buff[28]_i_37_n_0\
    );
\R_buff[28]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(28),
      O => \R_buff[28]_i_38_n_0\
    );
\R_buff[28]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(28),
      O => \R_buff[28]_i_39_n_0\
    );
\R_buff[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[28]_i_4_n_0\
    );
\R_buff[28]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(28),
      O => \R_buff[28]_i_40_n_0\
    );
\R_buff[28]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(28),
      O => \R_buff[28]_i_41_n_0\
    );
\R_buff[28]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(28),
      O => \R_buff[28]_i_42_n_0\
    );
\R_buff[28]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(28),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(28),
      O => \R_buff[28]_i_43_n_0\
    );
\R_buff[28]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(28),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(28),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(28),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[28]_i_44_n_0\
    );
\R_buff[28]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(28),
      O => \R_buff[28]_i_45_n_0\
    );
\R_buff[28]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      O => \R_buff[28]_i_46_n_0\
    );
\R_buff[28]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(28),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(28),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[28]_i_47_n_0\
    );
\R_buff[28]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(28),
      O => \R_buff[28]_i_48_n_0\
    );
\R_buff[28]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(28),
      O => \R_buff[28]_i_49_n_0\
    );
\R_buff[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_10_n_0\,
      I1 => \R_buff[28]_i_11_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[28]_i_12_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[28]_i_13_n_0\,
      O => \R_buff[28]_i_5_n_0\
    );
\R_buff[28]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(28),
      O => \R_buff[28]_i_50_n_0\
    );
\R_buff[28]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(28),
      O => \R_buff[28]_i_51_n_0\
    );
\R_buff[28]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(28),
      O => \R_buff[28]_i_52_n_0\
    );
\R_buff[28]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(28),
      O => \R_buff[28]_i_53_n_0\
    );
\R_buff[28]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(28),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(28),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(28),
      O => \R_buff[28]_i_54_n_0\
    );
\R_buff[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[28]_i_14_n_0\,
      I1 => \R_buff[28]_i_15_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[28]_i_16_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[28]_i_17_n_0\,
      O => \R_buff[28]_i_6_n_0\
    );
\R_buff[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000777FFF7F"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg[4]_rep_n_0\,
      I2 => \R_buff[28]_i_18_n_0\,
      I3 => \counter_rgb_reg_n_0_[2]\,
      I4 => \R_buff[28]_i_19_n_0\,
      I5 => \R_buff[28]_i_20_n_0\,
      O => \R_buff[28]_i_7_n_0\
    );
\R_buff[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => \counter_rgb_reg[4]_rep_n_0\,
      I1 => \counter_rgb_reg_n_0_[5]\,
      I2 => \R_buff[28]_i_21_n_0\,
      I3 => \counter_rgb_reg_n_0_[2]\,
      I4 => \R_buff[28]_i_22_n_0\,
      I5 => \R_buff[28]_i_23_n_0\,
      O => \R_buff[28]_i_8_n_0\
    );
\R_buff[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \R_buff[28]_i_24_n_0\,
      I1 => \R_buff[28]_i_25_n_0\,
      I2 => \R_buff[28]_i_26_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      I5 => \R_buff[28]_i_27_n_0\,
      O => \R_buff[28]_i_9_n_0\
    );
\R_buff[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[29]_i_2_n_0\,
      I4 => \R_buff[29]_i_3_n_0\,
      I5 => \R_buff[29]_i_4_n_0\,
      O => p_1_in(29)
    );
\R_buff[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_28_n_0\,
      O => \R_buff[29]_i_10_n_0\
    );
\R_buff[29]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_30_n_0\,
      O => \R_buff[29]_i_11_n_0\
    );
\R_buff[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_32_n_0\,
      O => \R_buff[29]_i_12_n_0\
    );
\R_buff[29]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_34_n_0\,
      O => \R_buff[29]_i_13_n_0\
    );
\R_buff[29]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_36_n_0\,
      O => \R_buff[29]_i_14_n_0\
    );
\R_buff[29]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_38_n_0\,
      O => \R_buff[29]_i_15_n_0\
    );
\R_buff[29]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_40_n_0\,
      O => \R_buff[29]_i_16_n_0\
    );
\R_buff[29]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_42_n_0\,
      O => \R_buff[29]_i_17_n_0\
    );
\R_buff[29]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_44_n_0\,
      O => \R_buff[29]_i_18_n_0\
    );
\R_buff[29]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_46_n_0\,
      O => \R_buff[29]_i_19_n_0\
    );
\R_buff[29]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_48_n_0\,
      O => \R_buff[29]_i_20_n_0\
    );
\R_buff[29]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_49_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_50_n_0\,
      O => \R_buff[29]_i_21_n_0\
    );
\R_buff[29]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_52_n_0\,
      O => \R_buff[29]_i_22_n_0\
    );
\R_buff[29]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_54_n_0\,
      O => \R_buff[29]_i_23_n_0\
    );
\R_buff[29]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[29]_i_56_n_0\,
      O => \R_buff[29]_i_24_n_0\
    );
\R_buff[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      O => \R_buff[29]_i_25_n_0\
    );
\R_buff[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(29),
      O => \R_buff[29]_i_26_n_0\
    );
\R_buff[29]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(29),
      O => \R_buff[29]_i_27_n_0\
    );
\R_buff[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(29),
      O => \R_buff[29]_i_28_n_0\
    );
\R_buff[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(29),
      O => \R_buff[29]_i_29_n_0\
    );
\R_buff[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[29]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[29]_i_8_n_0\,
      O => \R_buff[29]_i_3_n_0\
    );
\R_buff[29]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(29),
      O => \R_buff[29]_i_30_n_0\
    );
\R_buff[29]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(29),
      O => \R_buff[29]_i_31_n_0\
    );
\R_buff[29]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(29),
      O => \R_buff[29]_i_32_n_0\
    );
\R_buff[29]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(29),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(29),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[29]_i_33_n_0\
    );
\R_buff[29]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(29),
      O => \R_buff[29]_i_34_n_0\
    );
\R_buff[29]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(29),
      O => \R_buff[29]_i_35_n_0\
    );
\R_buff[29]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(29),
      O => \R_buff[29]_i_36_n_0\
    );
\R_buff[29]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(29),
      O => \R_buff[29]_i_37_n_0\
    );
\R_buff[29]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(29),
      O => \R_buff[29]_i_38_n_0\
    );
\R_buff[29]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(29),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(29),
      O => \R_buff[29]_i_39_n_0\
    );
\R_buff[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[29]_i_4_n_0\
    );
\R_buff[29]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(29),
      I2 => \counter_rgb_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(29),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(29),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[29]_i_40_n_0\
    );
\R_buff[29]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(29),
      O => \R_buff[29]_i_41_n_0\
    );
\R_buff[29]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(29),
      O => \R_buff[29]_i_42_n_0\
    );
\R_buff[29]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(29),
      O => \R_buff[29]_i_43_n_0\
    );
\R_buff[29]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(29),
      O => \R_buff[29]_i_44_n_0\
    );
\R_buff[29]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(29),
      O => \R_buff[29]_i_45_n_0\
    );
\R_buff[29]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      O => \R_buff[29]_i_46_n_0\
    );
\R_buff[29]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(29),
      O => \R_buff[29]_i_47_n_0\
    );
\R_buff[29]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(29),
      O => \R_buff[29]_i_48_n_0\
    );
\R_buff[29]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(29),
      O => \R_buff[29]_i_49_n_0\
    );
\R_buff[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_9_n_0\,
      I1 => \R_buff[29]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[29]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[29]_i_12_n_0\,
      O => \R_buff[29]_i_5_n_0\
    );
\R_buff[29]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(29),
      O => \R_buff[29]_i_50_n_0\
    );
\R_buff[29]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(29),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(29),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[29]_i_51_n_0\
    );
\R_buff[29]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(29),
      O => \R_buff[29]_i_52_n_0\
    );
\R_buff[29]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(29),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(29),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[29]_i_53_n_0\
    );
\R_buff[29]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(29),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(29),
      O => \R_buff[29]_i_54_n_0\
    );
\R_buff[29]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(29),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(29),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[29]_i_55_n_0\
    );
\R_buff[29]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(29),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(29),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(29),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[29]_i_56_n_0\
    );
\R_buff[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_13_n_0\,
      I1 => \R_buff[29]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[29]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[29]_i_16_n_0\,
      O => \R_buff[29]_i_6_n_0\
    );
\R_buff[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_17_n_0\,
      I1 => \R_buff[29]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[29]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[29]_i_20_n_0\,
      O => \R_buff[29]_i_7_n_0\
    );
\R_buff[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[29]_i_21_n_0\,
      I1 => \R_buff[29]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[29]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[29]_i_24_n_0\,
      O => \R_buff[29]_i_8_n_0\
    );
\R_buff[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[29]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[29]_i_26_n_0\,
      O => \R_buff[29]_i_9_n_0\
    );
\R_buff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[2]_i_2_n_0\,
      I4 => \R_buff[2]_i_3_n_0\,
      I5 => \R_buff[2]_i_4_n_0\,
      O => p_1_in(2)
    );
\R_buff[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_28_n_0\,
      O => \R_buff[2]_i_10_n_0\
    );
\R_buff[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_30_n_0\,
      O => \R_buff[2]_i_11_n_0\
    );
\R_buff[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_32_n_0\,
      O => \R_buff[2]_i_12_n_0\
    );
\R_buff[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_34_n_0\,
      O => \R_buff[2]_i_13_n_0\
    );
\R_buff[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_36_n_0\,
      O => \R_buff[2]_i_14_n_0\
    );
\R_buff[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_38_n_0\,
      O => \R_buff[2]_i_15_n_0\
    );
\R_buff[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_40_n_0\,
      O => \R_buff[2]_i_16_n_0\
    );
\R_buff[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_42_n_0\,
      O => \R_buff[2]_i_17_n_0\
    );
\R_buff[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_44_n_0\,
      O => \R_buff[2]_i_18_n_0\
    );
\R_buff[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_46_n_0\,
      O => \R_buff[2]_i_19_n_0\
    );
\R_buff[2]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_48_n_0\,
      O => \R_buff[2]_i_20_n_0\
    );
\R_buff[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_50_n_0\,
      O => \R_buff[2]_i_21_n_0\
    );
\R_buff[2]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_52_n_0\,
      O => \R_buff[2]_i_22_n_0\
    );
\R_buff[2]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_54_n_0\,
      O => \R_buff[2]_i_23_n_0\
    );
\R_buff[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[2]_i_56_n_0\,
      O => \R_buff[2]_i_24_n_0\
    );
\R_buff[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      O => \R_buff[2]_i_25_n_0\
    );
\R_buff[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(2),
      O => \R_buff[2]_i_26_n_0\
    );
\R_buff[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(2),
      O => \R_buff[2]_i_27_n_0\
    );
\R_buff[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(2),
      O => \R_buff[2]_i_28_n_0\
    );
\R_buff[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(2),
      O => \R_buff[2]_i_29_n_0\
    );
\R_buff[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[2]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[2]_i_8_n_0\,
      O => \R_buff[2]_i_3_n_0\
    );
\R_buff[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(2),
      O => \R_buff[2]_i_30_n_0\
    );
\R_buff[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(2),
      O => \R_buff[2]_i_31_n_0\
    );
\R_buff[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(2),
      O => \R_buff[2]_i_32_n_0\
    );
\R_buff[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(2),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[2]_i_33_n_0\
    );
\R_buff[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(2),
      O => \R_buff[2]_i_34_n_0\
    );
\R_buff[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(2),
      O => \R_buff[2]_i_35_n_0\
    );
\R_buff[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(2),
      O => \R_buff[2]_i_36_n_0\
    );
\R_buff[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(2),
      O => \R_buff[2]_i_37_n_0\
    );
\R_buff[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(2),
      O => \R_buff[2]_i_38_n_0\
    );
\R_buff[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(2),
      O => \R_buff[2]_i_39_n_0\
    );
\R_buff[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[2]_i_4_n_0\
    );
\R_buff[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(2),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(2),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[2]_i_40_n_0\
    );
\R_buff[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(2),
      O => \R_buff[2]_i_41_n_0\
    );
\R_buff[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(2),
      O => \R_buff[2]_i_42_n_0\
    );
\R_buff[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(2),
      O => \R_buff[2]_i_43_n_0\
    );
\R_buff[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(2),
      O => \R_buff[2]_i_44_n_0\
    );
\R_buff[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(2),
      O => \R_buff[2]_i_45_n_0\
    );
\R_buff[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      O => \R_buff[2]_i_46_n_0\
    );
\R_buff[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(2),
      O => \R_buff[2]_i_47_n_0\
    );
\R_buff[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(2),
      O => \R_buff[2]_i_48_n_0\
    );
\R_buff[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(2),
      O => \R_buff[2]_i_49_n_0\
    );
\R_buff[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_9_n_0\,
      I1 => \R_buff[2]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[2]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[2]_i_12_n_0\,
      O => \R_buff[2]_i_5_n_0\
    );
\R_buff[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(2),
      O => \R_buff[2]_i_50_n_0\
    );
\R_buff[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(2),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[2]_i_51_n_0\
    );
\R_buff[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(2),
      O => \R_buff[2]_i_52_n_0\
    );
\R_buff[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(2),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[2]_i_53_n_0\
    );
\R_buff[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(2),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(2),
      O => \R_buff[2]_i_54_n_0\
    );
\R_buff[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(2),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[2]_i_55_n_0\
    );
\R_buff[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(2),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(2),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(2),
      I5 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[2]_i_56_n_0\
    );
\R_buff[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_13_n_0\,
      I1 => \R_buff[2]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[2]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[2]_i_16_n_0\,
      O => \R_buff[2]_i_6_n_0\
    );
\R_buff[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_17_n_0\,
      I1 => \R_buff[2]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[2]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[2]_i_20_n_0\,
      O => \R_buff[2]_i_7_n_0\
    );
\R_buff[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[2]_i_21_n_0\,
      I1 => \R_buff[2]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[2]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[2]_i_24_n_0\,
      O => \R_buff[2]_i_8_n_0\
    );
\R_buff[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[2]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[2]_i_26_n_0\,
      O => \R_buff[2]_i_9_n_0\
    );
\R_buff[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[30]_i_2_n_0\,
      I4 => \R_buff[30]_i_3_n_0\,
      I5 => \R_buff[30]_i_4_n_0\,
      O => p_1_in(30)
    );
\R_buff[30]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_27_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_28_n_0\,
      O => \R_buff[30]_i_10_n_0\
    );
\R_buff[30]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_29_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_30_n_0\,
      O => \R_buff[30]_i_11_n_0\
    );
\R_buff[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_31_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_32_n_0\,
      O => \R_buff[30]_i_12_n_0\
    );
\R_buff[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_33_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_34_n_0\,
      O => \R_buff[30]_i_13_n_0\
    );
\R_buff[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_35_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_36_n_0\,
      O => \R_buff[30]_i_14_n_0\
    );
\R_buff[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_37_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_38_n_0\,
      O => \R_buff[30]_i_15_n_0\
    );
\R_buff[30]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_39_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_40_n_0\,
      O => \R_buff[30]_i_16_n_0\
    );
\R_buff[30]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_41_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_42_n_0\,
      O => \R_buff[30]_i_17_n_0\
    );
\R_buff[30]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_43_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_44_n_0\,
      O => \R_buff[30]_i_18_n_0\
    );
\R_buff[30]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_45_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_46_n_0\,
      O => \R_buff[30]_i_19_n_0\
    );
\R_buff[30]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_47_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_48_n_0\,
      O => \R_buff[30]_i_20_n_0\
    );
\R_buff[30]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_49_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_50_n_0\,
      O => \R_buff[30]_i_21_n_0\
    );
\R_buff[30]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_51_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_52_n_0\,
      O => \R_buff[30]_i_22_n_0\
    );
\R_buff[30]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_53_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_54_n_0\,
      O => \R_buff[30]_i_23_n_0\
    );
\R_buff[30]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_55_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[30]_i_56_n_0\,
      O => \R_buff[30]_i_24_n_0\
    );
\R_buff[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      O => \R_buff[30]_i_25_n_0\
    );
\R_buff[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(30),
      O => \R_buff[30]_i_26_n_0\
    );
\R_buff[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(30),
      O => \R_buff[30]_i_27_n_0\
    );
\R_buff[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(30),
      O => \R_buff[30]_i_28_n_0\
    );
\R_buff[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(30),
      O => \R_buff[30]_i_29_n_0\
    );
\R_buff[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[30]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[30]_i_8_n_0\,
      O => \R_buff[30]_i_3_n_0\
    );
\R_buff[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(30),
      O => \R_buff[30]_i_30_n_0\
    );
\R_buff[30]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(30),
      O => \R_buff[30]_i_31_n_0\
    );
\R_buff[30]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(30),
      O => \R_buff[30]_i_32_n_0\
    );
\R_buff[30]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(30),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[30]_i_33_n_0\
    );
\R_buff[30]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(30),
      O => \R_buff[30]_i_34_n_0\
    );
\R_buff[30]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(30),
      O => \R_buff[30]_i_35_n_0\
    );
\R_buff[30]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(30),
      O => \R_buff[30]_i_36_n_0\
    );
\R_buff[30]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(30),
      O => \R_buff[30]_i_37_n_0\
    );
\R_buff[30]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(30),
      O => \R_buff[30]_i_38_n_0\
    );
\R_buff[30]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(30),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(30),
      O => \R_buff[30]_i_39_n_0\
    );
\R_buff[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[30]_i_4_n_0\
    );
\R_buff[30]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(30),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(30),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[30]_i_40_n_0\
    );
\R_buff[30]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(30),
      O => \R_buff[30]_i_41_n_0\
    );
\R_buff[30]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(30),
      O => \R_buff[30]_i_42_n_0\
    );
\R_buff[30]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(30),
      O => \R_buff[30]_i_43_n_0\
    );
\R_buff[30]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(30),
      O => \R_buff[30]_i_44_n_0\
    );
\R_buff[30]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(30),
      O => \R_buff[30]_i_45_n_0\
    );
\R_buff[30]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      O => \R_buff[30]_i_46_n_0\
    );
\R_buff[30]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(30),
      O => \R_buff[30]_i_47_n_0\
    );
\R_buff[30]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(30),
      O => \R_buff[30]_i_48_n_0\
    );
\R_buff[30]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(30),
      O => \R_buff[30]_i_49_n_0\
    );
\R_buff[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_9_n_0\,
      I1 => \R_buff[30]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[30]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[30]_i_12_n_0\,
      O => \R_buff[30]_i_5_n_0\
    );
\R_buff[30]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(30),
      O => \R_buff[30]_i_50_n_0\
    );
\R_buff[30]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(30),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[30]_i_51_n_0\
    );
\R_buff[30]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(30),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[30]_i_52_n_0\
    );
\R_buff[30]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(30),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[30]_i_53_n_0\
    );
\R_buff[30]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(30),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[30]_i_54_n_0\
    );
\R_buff[30]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(30),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(30),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[30]_i_55_n_0\
    );
\R_buff[30]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(30),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(30),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(30),
      O => \R_buff[30]_i_56_n_0\
    );
\R_buff[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_13_n_0\,
      I1 => \R_buff[30]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[30]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[30]_i_16_n_0\,
      O => \R_buff[30]_i_6_n_0\
    );
\R_buff[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_17_n_0\,
      I1 => \R_buff[30]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[30]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[30]_i_20_n_0\,
      O => \R_buff[30]_i_7_n_0\
    );
\R_buff[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[30]_i_21_n_0\,
      I1 => \R_buff[30]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[30]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[30]_i_24_n_0\,
      O => \R_buff[30]_i_8_n_0\
    );
\R_buff[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[30]_i_25_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[30]_i_26_n_0\,
      O => \R_buff[30]_i_9_n_0\
    );
\R_buff[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \R_buff_reg[31]_i_3_n_1\,
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_5_n_1\,
      I3 => \R_buff_reg[31]_i_6_n_1\,
      I4 => \R_buff_reg[31]_i_7_n_0\,
      O => \R_buff[31]_i_1_n_0\
    );
\R_buff[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[31]_i_10_n_0\
    );
\R_buff[31]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \R_buff[31]_i_100_n_0\
    );
\R_buff[31]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \R_buff[31]_i_102_n_0\
    );
\R_buff[31]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \R_buff[31]_i_103_n_0\
    );
\R_buff[31]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \R_buff[31]_i_104_n_0\
    );
\R_buff[31]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \R_buff[31]_i_105_n_0\
    );
\R_buff[31]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(31),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[31]_i_106_n_0\
    );
\R_buff[31]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      O => \R_buff[31]_i_107_n_0\
    );
\R_buff[31]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(31),
      O => \R_buff[31]_i_108_n_0\
    );
\R_buff[31]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(31),
      O => \R_buff[31]_i_109_n_0\
    );
\R_buff[31]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(31),
      O => \R_buff[31]_i_110_n_0\
    );
\R_buff[31]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(31),
      O => \R_buff[31]_i_111_n_0\
    );
\R_buff[31]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(31),
      O => \R_buff[31]_i_112_n_0\
    );
\R_buff[31]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(31),
      O => \R_buff[31]_i_113_n_0\
    );
\R_buff[31]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(31),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(31),
      I5 => \counter_rgb_reg_n_0_[0]\,
      O => \R_buff[31]_i_114_n_0\
    );
\R_buff[31]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(31),
      O => \R_buff[31]_i_115_n_0\
    );
\R_buff[31]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(31),
      O => \R_buff[31]_i_116_n_0\
    );
\R_buff[31]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(31),
      O => \R_buff[31]_i_117_n_0\
    );
\R_buff[31]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(31),
      O => \R_buff[31]_i_118_n_0\
    );
\R_buff[31]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(31),
      O => \R_buff[31]_i_119_n_0\
    );
\R_buff[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[31]\,
      I1 => \counter_rgb_reg_n_0_[30]\,
      O => \R_buff[31]_i_12_n_0\
    );
\R_buff[31]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(31),
      O => \R_buff[31]_i_120_n_0\
    );
\R_buff[31]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(31),
      O => \R_buff[31]_i_121_n_0\
    );
\R_buff[31]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(31),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(31),
      I4 => \counter_rgb_reg_n_0_[0]\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(31),
      O => \R_buff[31]_i_122_n_0\
    );
\R_buff[31]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(31),
      O => \R_buff[31]_i_123_n_0\
    );
\R_buff[31]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(31),
      O => \R_buff[31]_i_124_n_0\
    );
\R_buff[31]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(31),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(31),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[31]_i_125_n_0\
    );
\R_buff[31]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(31),
      O => \R_buff[31]_i_126_n_0\
    );
\R_buff[31]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(31),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(31),
      I5 => \counter_rgb_reg[0]_rep__6_n_0\,
      O => \R_buff[31]_i_127_n_0\
    );
\R_buff[31]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      O => \R_buff[31]_i_128_n_0\
    );
\R_buff[31]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(31),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(31),
      I5 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \R_buff[31]_i_129_n_0\
    );
\R_buff[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \R_buff[31]_i_13_n_0\
    );
\R_buff[31]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(31),
      O => \R_buff[31]_i_130_n_0\
    );
\R_buff[31]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(31),
      O => \R_buff[31]_i_131_n_0\
    );
\R_buff[31]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(31),
      I4 => \counter_rgb_reg[0]_rep__7_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(31),
      O => \R_buff[31]_i_132_n_0\
    );
\R_buff[31]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(31),
      I4 => \counter_rgb_reg[0]_rep__7_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(31),
      O => \R_buff[31]_i_133_n_0\
    );
\R_buff[31]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(31),
      I4 => \counter_rgb_reg[0]_rep__7_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(31),
      O => \R_buff[31]_i_134_n_0\
    );
\R_buff[31]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(31),
      O => \R_buff[31]_i_135_n_0\
    );
\R_buff[31]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(31),
      O => \R_buff[31]_i_136_n_0\
    );
\R_buff[31]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(31),
      O => \R_buff[31]_i_137_n_0\
    );
\R_buff[31]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(31),
      I2 => \counter_rgb_reg_n_0_[1]\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(31),
      I4 => \counter_rgb_reg[0]_rep__6_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(31),
      O => \R_buff[31]_i_138_n_0\
    );
\R_buff[31]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      O => \R_buff[31]_i_139_n_0\
    );
\R_buff[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \R_buff[31]_i_14_n_0\
    );
\R_buff[31]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      O => \R_buff[31]_i_140_n_0\
    );
\R_buff[31]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      O => \R_buff[31]_i_141_n_0\
    );
\R_buff[31]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \R_buff[31]_i_142_n_0\
    );
\R_buff[31]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      O => \R_buff[31]_i_143_n_0\
    );
\R_buff[31]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[4]\,
      O => \R_buff[31]_i_144_n_0\
    );
\R_buff[31]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      O => \R_buff[31]_i_145_n_0\
    );
\R_buff[31]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[4]\,
      O => \R_buff[31]_i_146_n_0\
    );
\R_buff[31]_i_147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      O => \R_buff[31]_i_147_n_0\
    );
\R_buff[31]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      O => \R_buff[31]_i_148_n_0\
    );
\R_buff[31]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[4]\,
      I1 => \counter_rgb_reg_n_0_[5]\,
      O => \R_buff[31]_i_149_n_0\
    );
\R_buff[31]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      O => \R_buff[31]_i_150_n_0\
    );
\R_buff[31]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      I1 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[31]_i_151_n_0\
    );
\R_buff[31]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \R_buff[31]_i_152_n_0\
    );
\R_buff[31]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      O => \R_buff[31]_i_153_n_0\
    );
\R_buff[31]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg_n_0_[3]\,
      O => \R_buff[31]_i_154_n_0\
    );
\R_buff[31]_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \R_buff[31]_i_155_n_0\
    );
\R_buff[31]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      O => \R_buff[31]_i_156_n_0\
    );
\R_buff[31]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[4]\,
      O => \R_buff[31]_i_157_n_0\
    );
\R_buff[31]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[3]\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      O => \R_buff[31]_i_158_n_0\
    );
\R_buff[31]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[7]\,
      I1 => \counter_rgb_reg_n_0_[6]\,
      O => \R_buff[31]_i_159_n_0\
    );
\R_buff[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[31]\,
      I1 => \counter_rgb_reg_n_0_[30]\,
      O => \R_buff[31]_i_16_n_0\
    );
\R_buff[31]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[3]\,
      O => \R_buff[31]_i_160_n_0\
    );
\R_buff[31]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \R_buff[31]_i_161_n_0\
    );
\R_buff[31]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      O => \R_buff[31]_i_162_n_0\
    );
\R_buff[31]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[4]\,
      O => \R_buff[31]_i_163_n_0\
    );
\R_buff[31]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[3]\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      O => \R_buff[31]_i_164_n_0\
    );
\R_buff[31]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[7]\,
      I1 => \counter_rgb_reg_n_0_[6]\,
      O => \R_buff[31]_i_165_n_0\
    );
\R_buff[31]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[4]\,
      O => \R_buff[31]_i_166_n_0\
    );
\R_buff[31]_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[3]\,
      O => \R_buff[31]_i_167_n_0\
    );
\R_buff[31]_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      O => \R_buff[31]_i_168_n_0\
    );
\R_buff[31]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      O => \R_buff[31]_i_169_n_0\
    );
\R_buff[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \R_buff[31]_i_17_n_0\
    );
\R_buff[31]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[4]\,
      I1 => \counter_rgb_reg_n_0_[5]\,
      O => \R_buff[31]_i_170_n_0\
    );
\R_buff[31]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[3]\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      O => \R_buff[31]_i_171_n_0\
    );
\R_buff[31]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_rgb_reg[1]_rep__0_n_0\,
      I1 => \counter_rgb_reg[0]_rep__2_n_0\,
      O => \R_buff[31]_i_172_n_0\
    );
\R_buff[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \R_buff[31]_i_18_n_0\
    );
\R_buff[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \R_buff[31]_i_19_n_0\
    );
\R_buff[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[31]_i_8_n_0\,
      I4 => \R_buff[31]_i_9_n_0\,
      I5 => \R_buff[31]_i_10_n_0\,
      O => p_1_in(31)
    );
\R_buff[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[31]\,
      I1 => \counter_rgb_reg_n_0_[30]\,
      O => \R_buff[31]_i_21_n_0\
    );
\R_buff[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \R_buff[31]_i_22_n_0\
    );
\R_buff[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \R_buff[31]_i_23_n_0\
    );
\R_buff[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[31]\,
      I1 => \counter_rgb_reg_n_0_[30]\,
      O => \R_buff[31]_i_25_n_0\
    );
\R_buff[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \R_buff[31]_i_26_n_0\
    );
\R_buff[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \R_buff[31]_i_27_n_0\
    );
\R_buff[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[31]\,
      I1 => \counter_rgb_reg_n_0_[30]\,
      O => \R_buff[31]_i_29_n_0\
    );
\R_buff[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \R_buff[31]_i_30_n_0\
    );
\R_buff[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \R_buff[31]_i_31_n_0\
    );
\R_buff[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \R_buff[31]_i_32_n_0\
    );
\R_buff[31]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[5]\,
      I1 => \counter_rgb_reg_n_0_[1]\,
      I2 => \counter_rgb_reg[2]_rep__1_n_0\,
      I3 => \counter_rgb_reg[3]_rep__0_n_0\,
      I4 => \counter_rgb_reg[4]_rep_n_0\,
      O => \R_buff[31]_i_33_n_0\
    );
\R_buff[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_63_n_0\,
      I1 => \R_buff[31]_i_64_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[31]_i_66_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[31]_i_68_n_0\,
      O => \R_buff[31]_i_34_n_0\
    );
\R_buff[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_69_n_0\,
      I1 => \R_buff[31]_i_70_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[31]_i_71_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[31]_i_72_n_0\,
      O => \R_buff[31]_i_35_n_0\
    );
\R_buff[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_73_n_0\,
      I1 => \R_buff[31]_i_74_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[31]_i_75_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[31]_i_76_n_0\,
      O => \R_buff[31]_i_36_n_0\
    );
\R_buff[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[31]_i_77_n_0\,
      I1 => \R_buff[31]_i_78_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[31]_i_79_n_0\,
      I4 => \counter_rgb_reg_n_0_[3]\,
      I5 => \R_buff[31]_i_80_n_0\,
      O => \R_buff[31]_i_37_n_0\
    );
\R_buff[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \R_buff[31]_i_39_n_0\
    );
\R_buff[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \R_buff[31]_i_40_n_0\
    );
\R_buff[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \R_buff[31]_i_41_n_0\
    );
\R_buff[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \R_buff[31]_i_42_n_0\
    );
\R_buff[31]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \R_buff[31]_i_44_n_0\
    );
\R_buff[31]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \R_buff[31]_i_45_n_0\
    );
\R_buff[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \R_buff[31]_i_46_n_0\
    );
\R_buff[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \R_buff[31]_i_47_n_0\
    );
\R_buff[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \R_buff[31]_i_49_n_0\
    );
\R_buff[31]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \R_buff[31]_i_50_n_0\
    );
\R_buff[31]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \R_buff[31]_i_51_n_0\
    );
\R_buff[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \R_buff[31]_i_52_n_0\
    );
\R_buff[31]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \R_buff[31]_i_54_n_0\
    );
\R_buff[31]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \R_buff[31]_i_55_n_0\
    );
\R_buff[31]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \R_buff[31]_i_56_n_0\
    );
\R_buff[31]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \R_buff[31]_i_57_n_0\
    );
\R_buff[31]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \R_buff[31]_i_59_n_0\
    );
\R_buff[31]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \R_buff[31]_i_60_n_0\
    );
\R_buff[31]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \R_buff[31]_i_61_n_0\
    );
\R_buff[31]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \R_buff[31]_i_62_n_0\
    );
\R_buff[31]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_106_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_108_n_0\,
      O => \R_buff[31]_i_63_n_0\
    );
\R_buff[31]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_109_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_110_n_0\,
      O => \R_buff[31]_i_64_n_0\
    );
\R_buff[31]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \counter_rgb_reg[4]_rep_n_0\,
      I1 => \counter_rgb_reg[3]_rep_n_0\,
      I2 => \counter_rgb_reg[2]_rep__0_n_0\,
      I3 => \counter_rgb_reg[1]_rep__0_n_0\,
      O => \R_buff[31]_i_65_n_0\
    );
\R_buff[31]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_111_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_112_n_0\,
      O => \R_buff[31]_i_66_n_0\
    );
\R_buff[31]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \counter_rgb_reg[3]_rep_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      O => \R_buff[31]_i_67_n_0\
    );
\R_buff[31]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_113_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_114_n_0\,
      O => \R_buff[31]_i_68_n_0\
    );
\R_buff[31]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_115_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_116_n_0\,
      O => \R_buff[31]_i_69_n_0\
    );
\R_buff[31]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_117_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_118_n_0\,
      O => \R_buff[31]_i_70_n_0\
    );
\R_buff[31]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_119_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_120_n_0\,
      O => \R_buff[31]_i_71_n_0\
    );
\R_buff[31]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_121_n_0\,
      I1 => \R_buff[31]_i_107_n_0\,
      I2 => \R_buff[31]_i_122_n_0\,
      O => \R_buff[31]_i_72_n_0\
    );
\R_buff[31]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_123_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_124_n_0\,
      O => \R_buff[31]_i_73_n_0\
    );
\R_buff[31]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_125_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_126_n_0\,
      O => \R_buff[31]_i_74_n_0\
    );
\R_buff[31]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_127_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_128_n_0\,
      O => \R_buff[31]_i_75_n_0\
    );
\R_buff[31]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_129_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_130_n_0\,
      O => \R_buff[31]_i_76_n_0\
    );
\R_buff[31]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_131_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_132_n_0\,
      O => \R_buff[31]_i_77_n_0\
    );
\R_buff[31]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_133_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_134_n_0\,
      O => \R_buff[31]_i_78_n_0\
    );
\R_buff[31]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_135_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_136_n_0\,
      O => \R_buff[31]_i_79_n_0\
    );
\R_buff[31]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[31]_i_137_n_0\,
      I1 => \counter_rgb_reg_n_0_[2]\,
      I2 => \R_buff[31]_i_138_n_0\,
      O => \R_buff[31]_i_80_n_0\
    );
\R_buff[31]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \R_buff[31]_i_82_n_0\
    );
\R_buff[31]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \R_buff[31]_i_83_n_0\
    );
\R_buff[31]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \R_buff[31]_i_84_n_0\
    );
\R_buff[31]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \R_buff[31]_i_85_n_0\
    );
\R_buff[31]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \R_buff[31]_i_87_n_0\
    );
\R_buff[31]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \R_buff[31]_i_88_n_0\
    );
\R_buff[31]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \R_buff[31]_i_89_n_0\
    );
\R_buff[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[31]_i_36_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[31]_i_37_n_0\,
      O => \R_buff[31]_i_9_n_0\
    );
\R_buff[31]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[8]\,
      I1 => \counter_rgb_reg_n_0_[9]\,
      O => \R_buff[31]_i_90_n_0\
    );
\R_buff[31]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \R_buff[31]_i_92_n_0\
    );
\R_buff[31]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \R_buff[31]_i_93_n_0\
    );
\R_buff[31]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \R_buff[31]_i_94_n_0\
    );
\R_buff[31]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \R_buff[31]_i_95_n_0\
    );
\R_buff[31]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \R_buff[31]_i_97_n_0\
    );
\R_buff[31]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \R_buff[31]_i_98_n_0\
    );
\R_buff[31]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \R_buff[31]_i_99_n_0\
    );
\R_buff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[3]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[3]_i_3_n_0\,
      I5 => \R_buff[3]_i_4_n_0\,
      O => p_1_in(3)
    );
\R_buff[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_28_n_0\,
      O => \R_buff[3]_i_10_n_0\
    );
\R_buff[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_30_n_0\,
      O => \R_buff[3]_i_11_n_0\
    );
\R_buff[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_32_n_0\,
      O => \R_buff[3]_i_12_n_0\
    );
\R_buff[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_34_n_0\,
      O => \R_buff[3]_i_13_n_0\
    );
\R_buff[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_36_n_0\,
      O => \R_buff[3]_i_14_n_0\
    );
\R_buff[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_38_n_0\,
      O => \R_buff[3]_i_15_n_0\
    );
\R_buff[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_40_n_0\,
      O => \R_buff[3]_i_16_n_0\
    );
\R_buff[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[3]_i_42_n_0\,
      O => \R_buff[3]_i_17_n_0\
    );
\R_buff[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \G_buff[3]_i_11_n_0\,
      O => \R_buff[3]_i_18_n_0\
    );
\R_buff[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[3]_i_12_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \G_buff[3]_i_13_n_0\,
      O => \R_buff[3]_i_19_n_0\
    );
\R_buff[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[3]_i_14_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[3]_i_44_n_0\,
      O => \R_buff[3]_i_20_n_0\
    );
\R_buff[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[3]_i_46_n_0\,
      O => \R_buff[3]_i_21_n_0\
    );
\R_buff[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[3]_i_48_n_0\,
      O => \R_buff[3]_i_22_n_0\
    );
\R_buff[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[3]_i_50_n_0\,
      O => \R_buff[3]_i_23_n_0\
    );
\R_buff[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[3]_i_52_n_0\,
      O => \R_buff[3]_i_24_n_0\
    );
\R_buff[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      O => \R_buff[3]_i_25_n_0\
    );
\R_buff[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(3),
      O => \R_buff[3]_i_26_n_0\
    );
\R_buff[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(3),
      O => \R_buff[3]_i_27_n_0\
    );
\R_buff[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(3),
      O => \R_buff[3]_i_28_n_0\
    );
\R_buff[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(3),
      O => \R_buff[3]_i_29_n_0\
    );
\R_buff[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[3]_i_3_n_0\
    );
\R_buff[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(3),
      O => \R_buff[3]_i_30_n_0\
    );
\R_buff[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(3),
      O => \R_buff[3]_i_31_n_0\
    );
\R_buff[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(3),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(3),
      O => \R_buff[3]_i_32_n_0\
    );
\R_buff[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(3),
      O => \R_buff[3]_i_33_n_0\
    );
\R_buff[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(3),
      O => \R_buff[3]_i_34_n_0\
    );
\R_buff[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(3),
      O => \R_buff[3]_i_35_n_0\
    );
\R_buff[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(3),
      O => \R_buff[3]_i_36_n_0\
    );
\R_buff[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(3),
      O => \R_buff[3]_i_37_n_0\
    );
\R_buff[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(3),
      O => \R_buff[3]_i_38_n_0\
    );
\R_buff[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(3),
      O => \R_buff[3]_i_39_n_0\
    );
\R_buff[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[3]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[3]_i_8_n_0\,
      O => \R_buff[3]_i_4_n_0\
    );
\R_buff[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(3),
      O => \R_buff[3]_i_40_n_0\
    );
\R_buff[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(3),
      O => \R_buff[3]_i_41_n_0\
    );
\R_buff[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(3),
      O => \R_buff[3]_i_42_n_0\
    );
\R_buff[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(3),
      O => \R_buff[3]_i_43_n_0\
    );
\R_buff[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(3),
      I4 => \counter_rgb_reg[0]_rep__2_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(3),
      O => \R_buff[3]_i_44_n_0\
    );
\R_buff[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(3),
      O => \R_buff[3]_i_45_n_0\
    );
\R_buff[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(3),
      O => \R_buff[3]_i_46_n_0\
    );
\R_buff[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(3),
      O => \R_buff[3]_i_47_n_0\
    );
\R_buff[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(3),
      O => \R_buff[3]_i_48_n_0\
    );
\R_buff[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(3),
      O => \R_buff[3]_i_49_n_0\
    );
\R_buff[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \R_buff[3]_i_9_n_0\,
      I1 => \R_buff[3]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[3]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[3]_i_12_n_0\,
      O => \R_buff[3]_i_5_n_0\
    );
\R_buff[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(3),
      O => \R_buff[3]_i_50_n_0\
    );
\R_buff[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(3),
      O => \R_buff[3]_i_51_n_0\
    );
\R_buff[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(3),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(3),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(3),
      O => \R_buff[3]_i_52_n_0\
    );
\R_buff[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[3]_i_13_n_0\,
      I1 => \R_buff[3]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[3]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[3]_i_16_n_0\,
      O => \R_buff[3]_i_6_n_0\
    );
\R_buff[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_17_n_0\,
      I1 => \R_buff[3]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[3]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[3]_i_20_n_0\,
      O => \R_buff[3]_i_7_n_0\
    );
\R_buff[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[3]_i_21_n_0\,
      I1 => \R_buff[3]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[3]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[3]_i_24_n_0\,
      O => \R_buff[3]_i_8_n_0\
    );
\R_buff[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[3]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[3]_i_26_n_0\,
      O => \R_buff[3]_i_9_n_0\
    );
\R_buff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[4]_i_2_n_0\,
      I4 => \R_buff[4]_i_3_n_0\,
      I5 => \R_buff[4]_i_4_n_0\,
      O => p_1_in(4)
    );
\R_buff[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_28_n_0\,
      O => \R_buff[4]_i_10_n_0\
    );
\R_buff[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_30_n_0\,
      O => \R_buff[4]_i_11_n_0\
    );
\R_buff[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_32_n_0\,
      O => \R_buff[4]_i_12_n_0\
    );
\R_buff[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_34_n_0\,
      O => \R_buff[4]_i_13_n_0\
    );
\R_buff[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_36_n_0\,
      O => \R_buff[4]_i_14_n_0\
    );
\R_buff[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_38_n_0\,
      O => \R_buff[4]_i_15_n_0\
    );
\R_buff[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_40_n_0\,
      O => \R_buff[4]_i_16_n_0\
    );
\R_buff[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_42_n_0\,
      O => \R_buff[4]_i_17_n_0\
    );
\R_buff[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_44_n_0\,
      O => \R_buff[4]_i_18_n_0\
    );
\R_buff[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_46_n_0\,
      O => \R_buff[4]_i_19_n_0\
    );
\R_buff[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_48_n_0\,
      O => \R_buff[4]_i_20_n_0\
    );
\R_buff[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_50_n_0\,
      O => \R_buff[4]_i_21_n_0\
    );
\R_buff[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_52_n_0\,
      O => \R_buff[4]_i_22_n_0\
    );
\R_buff[4]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_54_n_0\,
      O => \R_buff[4]_i_23_n_0\
    );
\R_buff[4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[4]_i_56_n_0\,
      O => \R_buff[4]_i_24_n_0\
    );
\R_buff[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      O => \R_buff[4]_i_25_n_0\
    );
\R_buff[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(4),
      O => \R_buff[4]_i_26_n_0\
    );
\R_buff[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(4),
      O => \R_buff[4]_i_27_n_0\
    );
\R_buff[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(4),
      O => \R_buff[4]_i_28_n_0\
    );
\R_buff[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(4),
      O => \R_buff[4]_i_29_n_0\
    );
\R_buff[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[4]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[4]_i_8_n_0\,
      O => \R_buff[4]_i_3_n_0\
    );
\R_buff[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(4),
      O => \R_buff[4]_i_30_n_0\
    );
\R_buff[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(4),
      O => \R_buff[4]_i_31_n_0\
    );
\R_buff[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(4),
      O => \R_buff[4]_i_32_n_0\
    );
\R_buff[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(4),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[4]_i_33_n_0\
    );
\R_buff[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(4),
      O => \R_buff[4]_i_34_n_0\
    );
\R_buff[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(4),
      O => \R_buff[4]_i_35_n_0\
    );
\R_buff[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(4),
      O => \R_buff[4]_i_36_n_0\
    );
\R_buff[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(4),
      O => \R_buff[4]_i_37_n_0\
    );
\R_buff[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(4),
      O => \R_buff[4]_i_38_n_0\
    );
\R_buff[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(4),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(4),
      O => \R_buff[4]_i_39_n_0\
    );
\R_buff[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[4]_i_4_n_0\
    );
\R_buff[4]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(4),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(4),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[4]_i_40_n_0\
    );
\R_buff[4]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(4),
      O => \R_buff[4]_i_41_n_0\
    );
\R_buff[4]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(4),
      O => \R_buff[4]_i_42_n_0\
    );
\R_buff[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(4),
      O => \R_buff[4]_i_43_n_0\
    );
\R_buff[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(4),
      O => \R_buff[4]_i_44_n_0\
    );
\R_buff[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(4),
      O => \R_buff[4]_i_45_n_0\
    );
\R_buff[4]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      O => \R_buff[4]_i_46_n_0\
    );
\R_buff[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(4),
      O => \R_buff[4]_i_47_n_0\
    );
\R_buff[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(4),
      O => \R_buff[4]_i_48_n_0\
    );
\R_buff[4]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(4),
      O => \R_buff[4]_i_49_n_0\
    );
\R_buff[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_9_n_0\,
      I1 => \R_buff[4]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[4]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[4]_i_12_n_0\,
      O => \R_buff[4]_i_5_n_0\
    );
\R_buff[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(4),
      O => \R_buff[4]_i_50_n_0\
    );
\R_buff[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(4),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[4]_i_51_n_0\
    );
\R_buff[4]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(4),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[4]_i_52_n_0\
    );
\R_buff[4]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(4),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[4]_i_53_n_0\
    );
\R_buff[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(4),
      O => \R_buff[4]_i_54_n_0\
    );
\R_buff[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(4),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(4),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[4]_i_55_n_0\
    );
\R_buff[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(4),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(4),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(4),
      O => \R_buff[4]_i_56_n_0\
    );
\R_buff[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_13_n_0\,
      I1 => \R_buff[4]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[4]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[4]_i_16_n_0\,
      O => \R_buff[4]_i_6_n_0\
    );
\R_buff[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_17_n_0\,
      I1 => \R_buff[4]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[4]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[4]_i_20_n_0\,
      O => \R_buff[4]_i_7_n_0\
    );
\R_buff[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[4]_i_21_n_0\,
      I1 => \R_buff[4]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[4]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[4]_i_24_n_0\,
      O => \R_buff[4]_i_8_n_0\
    );
\R_buff[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[4]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[4]_i_26_n_0\,
      O => \R_buff[4]_i_9_n_0\
    );
\R_buff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[5]_i_2_n_0\,
      I4 => \R_buff[5]_i_3_n_0\,
      I5 => \R_buff[5]_i_4_n_0\,
      O => p_1_in(5)
    );
\R_buff[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_28_n_0\,
      O => \R_buff[5]_i_10_n_0\
    );
\R_buff[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_30_n_0\,
      O => \R_buff[5]_i_11_n_0\
    );
\R_buff[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_32_n_0\,
      O => \R_buff[5]_i_12_n_0\
    );
\R_buff[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_34_n_0\,
      O => \R_buff[5]_i_13_n_0\
    );
\R_buff[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_36_n_0\,
      O => \R_buff[5]_i_14_n_0\
    );
\R_buff[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_38_n_0\,
      O => \R_buff[5]_i_15_n_0\
    );
\R_buff[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_40_n_0\,
      O => \R_buff[5]_i_16_n_0\
    );
\R_buff[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_42_n_0\,
      O => \R_buff[5]_i_17_n_0\
    );
\R_buff[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_44_n_0\,
      O => \R_buff[5]_i_18_n_0\
    );
\R_buff[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_46_n_0\,
      O => \R_buff[5]_i_19_n_0\
    );
\R_buff[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_48_n_0\,
      O => \R_buff[5]_i_20_n_0\
    );
\R_buff[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_50_n_0\,
      O => \R_buff[5]_i_21_n_0\
    );
\R_buff[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_52_n_0\,
      O => \R_buff[5]_i_22_n_0\
    );
\R_buff[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_54_n_0\,
      O => \R_buff[5]_i_23_n_0\
    );
\R_buff[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[5]_i_56_n_0\,
      O => \R_buff[5]_i_24_n_0\
    );
\R_buff[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      O => \R_buff[5]_i_25_n_0\
    );
\R_buff[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(5),
      O => \R_buff[5]_i_26_n_0\
    );
\R_buff[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(5),
      O => \R_buff[5]_i_27_n_0\
    );
\R_buff[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(5),
      O => \R_buff[5]_i_28_n_0\
    );
\R_buff[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(5),
      O => \R_buff[5]_i_29_n_0\
    );
\R_buff[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[5]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[5]_i_8_n_0\,
      O => \R_buff[5]_i_3_n_0\
    );
\R_buff[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(5),
      O => \R_buff[5]_i_30_n_0\
    );
\R_buff[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(5),
      O => \R_buff[5]_i_31_n_0\
    );
\R_buff[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(5),
      O => \R_buff[5]_i_32_n_0\
    );
\R_buff[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(5),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[5]_i_33_n_0\
    );
\R_buff[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(5),
      O => \R_buff[5]_i_34_n_0\
    );
\R_buff[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(5),
      O => \R_buff[5]_i_35_n_0\
    );
\R_buff[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(5),
      O => \R_buff[5]_i_36_n_0\
    );
\R_buff[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(5),
      O => \R_buff[5]_i_37_n_0\
    );
\R_buff[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(5),
      O => \R_buff[5]_i_38_n_0\
    );
\R_buff[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(5),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(5),
      O => \R_buff[5]_i_39_n_0\
    );
\R_buff[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[5]_i_4_n_0\
    );
\R_buff[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(5),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(5),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[5]_i_40_n_0\
    );
\R_buff[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(5),
      O => \R_buff[5]_i_41_n_0\
    );
\R_buff[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(5),
      O => \R_buff[5]_i_42_n_0\
    );
\R_buff[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(5),
      O => \R_buff[5]_i_43_n_0\
    );
\R_buff[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(5),
      O => \R_buff[5]_i_44_n_0\
    );
\R_buff[5]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(5),
      O => \R_buff[5]_i_45_n_0\
    );
\R_buff[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      O => \R_buff[5]_i_46_n_0\
    );
\R_buff[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(5),
      O => \R_buff[5]_i_47_n_0\
    );
\R_buff[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(5),
      O => \R_buff[5]_i_48_n_0\
    );
\R_buff[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(5),
      O => \R_buff[5]_i_49_n_0\
    );
\R_buff[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_9_n_0\,
      I1 => \R_buff[5]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[5]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[5]_i_12_n_0\,
      O => \R_buff[5]_i_5_n_0\
    );
\R_buff[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(5),
      O => \R_buff[5]_i_50_n_0\
    );
\R_buff[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(5),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[5]_i_51_n_0\
    );
\R_buff[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(5),
      O => \R_buff[5]_i_52_n_0\
    );
\R_buff[5]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(5),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[5]_i_53_n_0\
    );
\R_buff[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(5),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(5),
      O => \R_buff[5]_i_54_n_0\
    );
\R_buff[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(5),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[5]_i_55_n_0\
    );
\R_buff[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(5),
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(5),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(5),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[5]_i_56_n_0\
    );
\R_buff[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_13_n_0\,
      I1 => \R_buff[5]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[5]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[5]_i_16_n_0\,
      O => \R_buff[5]_i_6_n_0\
    );
\R_buff[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_17_n_0\,
      I1 => \R_buff[5]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[5]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[5]_i_20_n_0\,
      O => \R_buff[5]_i_7_n_0\
    );
\R_buff[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[5]_i_21_n_0\,
      I1 => \R_buff[5]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[5]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[5]_i_24_n_0\,
      O => \R_buff[5]_i_8_n_0\
    );
\R_buff[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[5]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[5]_i_26_n_0\,
      O => \R_buff[5]_i_9_n_0\
    );
\R_buff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[6]_i_2_n_0\,
      I4 => \R_buff[6]_i_3_n_0\,
      I5 => \R_buff[6]_i_4_n_0\,
      O => p_1_in(6)
    );
\R_buff[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_28_n_0\,
      O => \R_buff[6]_i_10_n_0\
    );
\R_buff[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_30_n_0\,
      O => \R_buff[6]_i_11_n_0\
    );
\R_buff[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_32_n_0\,
      O => \R_buff[6]_i_12_n_0\
    );
\R_buff[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_34_n_0\,
      O => \R_buff[6]_i_13_n_0\
    );
\R_buff[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_36_n_0\,
      O => \R_buff[6]_i_14_n_0\
    );
\R_buff[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_38_n_0\,
      O => \R_buff[6]_i_15_n_0\
    );
\R_buff[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_40_n_0\,
      O => \R_buff[6]_i_16_n_0\
    );
\R_buff[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_42_n_0\,
      O => \R_buff[6]_i_17_n_0\
    );
\R_buff[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_44_n_0\,
      O => \R_buff[6]_i_18_n_0\
    );
\R_buff[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_46_n_0\,
      O => \R_buff[6]_i_19_n_0\
    );
\R_buff[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_48_n_0\,
      O => \R_buff[6]_i_20_n_0\
    );
\R_buff[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_50_n_0\,
      O => \R_buff[6]_i_21_n_0\
    );
\R_buff[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_52_n_0\,
      O => \R_buff[6]_i_22_n_0\
    );
\R_buff[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_54_n_0\,
      O => \R_buff[6]_i_23_n_0\
    );
\R_buff[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[6]_i_56_n_0\,
      O => \R_buff[6]_i_24_n_0\
    );
\R_buff[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      O => \R_buff[6]_i_25_n_0\
    );
\R_buff[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(6),
      O => \R_buff[6]_i_26_n_0\
    );
\R_buff[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(6),
      O => \R_buff[6]_i_27_n_0\
    );
\R_buff[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(6),
      O => \R_buff[6]_i_28_n_0\
    );
\R_buff[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(6),
      O => \R_buff[6]_i_29_n_0\
    );
\R_buff[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[6]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[6]_i_8_n_0\,
      O => \R_buff[6]_i_3_n_0\
    );
\R_buff[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(6),
      O => \R_buff[6]_i_30_n_0\
    );
\R_buff[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(6),
      O => \R_buff[6]_i_31_n_0\
    );
\R_buff[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(6),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(6),
      O => \R_buff[6]_i_32_n_0\
    );
\R_buff[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(6),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[6]_i_33_n_0\
    );
\R_buff[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(6),
      O => \R_buff[6]_i_34_n_0\
    );
\R_buff[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(6),
      O => \R_buff[6]_i_35_n_0\
    );
\R_buff[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(6),
      O => \R_buff[6]_i_36_n_0\
    );
\R_buff[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(6),
      O => \R_buff[6]_i_37_n_0\
    );
\R_buff[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(6),
      O => \R_buff[6]_i_38_n_0\
    );
\R_buff[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(6),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(6),
      O => \R_buff[6]_i_39_n_0\
    );
\R_buff[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[6]_i_4_n_0\
    );
\R_buff[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(6),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[6]_i_40_n_0\
    );
\R_buff[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(6),
      O => \R_buff[6]_i_41_n_0\
    );
\R_buff[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(6),
      O => \R_buff[6]_i_42_n_0\
    );
\R_buff[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(6),
      O => \R_buff[6]_i_43_n_0\
    );
\R_buff[6]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(6),
      O => \R_buff[6]_i_44_n_0\
    );
\R_buff[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(6),
      O => \R_buff[6]_i_45_n_0\
    );
\R_buff[6]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      O => \R_buff[6]_i_46_n_0\
    );
\R_buff[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(6),
      O => \R_buff[6]_i_47_n_0\
    );
\R_buff[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(6),
      O => \R_buff[6]_i_48_n_0\
    );
\R_buff[6]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(6),
      O => \R_buff[6]_i_49_n_0\
    );
\R_buff[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_9_n_0\,
      I1 => \R_buff[6]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[6]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[6]_i_12_n_0\,
      O => \R_buff[6]_i_5_n_0\
    );
\R_buff[6]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(6),
      O => \R_buff[6]_i_50_n_0\
    );
\R_buff[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(6),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[6]_i_51_n_0\
    );
\R_buff[6]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(6),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[6]_i_52_n_0\
    );
\R_buff[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(6),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[6]_i_53_n_0\
    );
\R_buff[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(6),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(6),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[6]_i_54_n_0\
    );
\R_buff[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(6),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(6),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[6]_i_55_n_0\
    );
\R_buff[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(6),
      I2 => \counter_rgb_reg[1]_rep__4_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(6),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(6),
      O => \R_buff[6]_i_56_n_0\
    );
\R_buff[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_13_n_0\,
      I1 => \R_buff[6]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[6]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[6]_i_16_n_0\,
      O => \R_buff[6]_i_6_n_0\
    );
\R_buff[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_17_n_0\,
      I1 => \R_buff[6]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[6]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[6]_i_20_n_0\,
      O => \R_buff[6]_i_7_n_0\
    );
\R_buff[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[6]_i_21_n_0\,
      I1 => \R_buff[6]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[6]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[6]_i_24_n_0\,
      O => \R_buff[6]_i_8_n_0\
    );
\R_buff[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[6]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[6]_i_26_n_0\,
      O => \R_buff[6]_i_9_n_0\
    );
\R_buff[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[7]_i_2_n_0\,
      I4 => \R_buff[7]_i_3_n_0\,
      I5 => \R_buff[7]_i_4_n_0\,
      O => p_1_in(7)
    );
\R_buff[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_28_n_0\,
      O => \R_buff[7]_i_10_n_0\
    );
\R_buff[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_30_n_0\,
      O => \R_buff[7]_i_11_n_0\
    );
\R_buff[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_32_n_0\,
      O => \R_buff[7]_i_12_n_0\
    );
\R_buff[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_34_n_0\,
      O => \R_buff[7]_i_13_n_0\
    );
\R_buff[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_36_n_0\,
      O => \R_buff[7]_i_14_n_0\
    );
\R_buff[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_38_n_0\,
      O => \R_buff[7]_i_15_n_0\
    );
\R_buff[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_40_n_0\,
      O => \R_buff[7]_i_16_n_0\
    );
\R_buff[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[7]_i_12_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \G_buff[7]_i_13_n_0\,
      O => \R_buff[7]_i_17_n_0\
    );
\R_buff[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[7]_i_14_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[7]_i_41_n_0\,
      O => \R_buff[7]_i_18_n_0\
    );
\R_buff[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_42_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[7]_i_43_n_0\,
      O => \R_buff[7]_i_19_n_0\
    );
\R_buff[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_44_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[7]_i_45_n_0\,
      O => \R_buff[7]_i_20_n_0\
    );
\R_buff[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_46_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[7]_i_47_n_0\,
      O => \R_buff[7]_i_21_n_0\
    );
\R_buff[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_48_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[7]_i_49_n_0\,
      O => \R_buff[7]_i_22_n_0\
    );
\R_buff[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_50_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[7]_i_51_n_0\,
      O => \R_buff[7]_i_23_n_0\
    );
\R_buff[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_52_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \G_buff[7]_i_11_n_0\,
      O => \R_buff[7]_i_24_n_0\
    );
\R_buff[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      O => \R_buff[7]_i_25_n_0\
    );
\R_buff[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(7),
      O => \R_buff[7]_i_26_n_0\
    );
\R_buff[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(7),
      O => \R_buff[7]_i_27_n_0\
    );
\R_buff[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(7),
      O => \R_buff[7]_i_28_n_0\
    );
\R_buff[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(7),
      O => \R_buff[7]_i_29_n_0\
    );
\R_buff[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[7]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[7]_i_8_n_0\,
      O => \R_buff[7]_i_3_n_0\
    );
\R_buff[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(7),
      O => \R_buff[7]_i_30_n_0\
    );
\R_buff[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(7),
      O => \R_buff[7]_i_31_n_0\
    );
\R_buff[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(7),
      O => \R_buff[7]_i_32_n_0\
    );
\R_buff[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(7),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[7]_i_33_n_0\
    );
\R_buff[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(7),
      O => \R_buff[7]_i_34_n_0\
    );
\R_buff[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(7),
      O => \R_buff[7]_i_35_n_0\
    );
\R_buff[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(7),
      O => \R_buff[7]_i_36_n_0\
    );
\R_buff[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(7),
      O => \R_buff[7]_i_37_n_0\
    );
\R_buff[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(7),
      O => \R_buff[7]_i_38_n_0\
    );
\R_buff[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(7),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(7),
      O => \R_buff[7]_i_39_n_0\
    );
\R_buff[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[7]_i_4_n_0\
    );
\R_buff[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(7),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(7),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[7]_i_40_n_0\
    );
\R_buff[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(7),
      O => \R_buff[7]_i_41_n_0\
    );
\R_buff[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(7),
      O => \R_buff[7]_i_42_n_0\
    );
\R_buff[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      O => \R_buff[7]_i_43_n_0\
    );
\R_buff[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(7),
      O => \R_buff[7]_i_44_n_0\
    );
\R_buff[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(7),
      O => \R_buff[7]_i_45_n_0\
    );
\R_buff[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(7),
      O => \R_buff[7]_i_46_n_0\
    );
\R_buff[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(7),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(7),
      O => \R_buff[7]_i_47_n_0\
    );
\R_buff[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(7),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[7]_i_48_n_0\
    );
\R_buff[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(7),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[7]_i_49_n_0\
    );
\R_buff[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_9_n_0\,
      I1 => \R_buff[7]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[7]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[7]_i_12_n_0\,
      O => \R_buff[7]_i_5_n_0\
    );
\R_buff[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(7),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[7]_i_50_n_0\
    );
\R_buff[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(7),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[7]_i_51_n_0\
    );
\R_buff[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(7),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(7),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(7),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[7]_i_52_n_0\
    );
\R_buff[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_13_n_0\,
      I1 => \R_buff[7]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[7]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[7]_i_16_n_0\,
      O => \R_buff[7]_i_6_n_0\
    );
\R_buff[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_17_n_0\,
      I1 => \R_buff[7]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[7]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[7]_i_20_n_0\,
      O => \R_buff[7]_i_7_n_0\
    );
\R_buff[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[7]_i_21_n_0\,
      I1 => \R_buff[7]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[7]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[7]_i_24_n_0\,
      O => \R_buff[7]_i_8_n_0\
    );
\R_buff[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[7]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[7]_i_26_n_0\,
      O => \R_buff[7]_i_9_n_0\
    );
\R_buff[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B88BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[8]_i_2_n_0\,
      I3 => \R_buff_reg[31]_i_3_n_1\,
      I4 => \R_buff[8]_i_3_n_0\,
      I5 => \R_buff[8]_i_4_n_0\,
      O => p_1_in(8)
    );
\R_buff[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_28_n_0\,
      O => \R_buff[8]_i_10_n_0\
    );
\R_buff[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_30_n_0\,
      O => \R_buff[8]_i_11_n_0\
    );
\R_buff[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_32_n_0\,
      O => \R_buff[8]_i_12_n_0\
    );
\R_buff[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_34_n_0\,
      O => \R_buff[8]_i_13_n_0\
    );
\R_buff[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_36_n_0\,
      O => \R_buff[8]_i_14_n_0\
    );
\R_buff[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_38_n_0\,
      O => \R_buff[8]_i_15_n_0\
    );
\R_buff[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_40_n_0\,
      O => \R_buff[8]_i_16_n_0\
    );
\R_buff[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[8]_i_12_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \G_buff[8]_i_13_n_0\,
      O => \R_buff[8]_i_17_n_0\
    );
\R_buff[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \G_buff[8]_i_14_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[8]_i_41_n_0\,
      O => \R_buff[8]_i_18_n_0\
    );
\R_buff[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_42_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[8]_i_43_n_0\,
      O => \R_buff[8]_i_19_n_0\
    );
\R_buff[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_44_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[8]_i_45_n_0\,
      O => \R_buff[8]_i_20_n_0\
    );
\R_buff[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_46_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[8]_i_47_n_0\,
      O => \R_buff[8]_i_21_n_0\
    );
\R_buff[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_48_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[8]_i_49_n_0\,
      O => \R_buff[8]_i_22_n_0\
    );
\R_buff[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_50_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \R_buff[8]_i_51_n_0\,
      O => \R_buff[8]_i_23_n_0\
    );
\R_buff[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_52_n_0\,
      I1 => \counter_rgb_reg[2]_rep__0_n_0\,
      I2 => \G_buff[8]_i_11_n_0\,
      O => \R_buff[8]_i_24_n_0\
    );
\R_buff[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(8),
      O => \R_buff[8]_i_25_n_0\
    );
\R_buff[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(8),
      O => \R_buff[8]_i_26_n_0\
    );
\R_buff[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(8),
      O => \R_buff[8]_i_27_n_0\
    );
\R_buff[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(8),
      O => \R_buff[8]_i_28_n_0\
    );
\R_buff[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      O => \R_buff[8]_i_29_n_0\
    );
\R_buff[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[8]_i_3_n_0\
    );
\R_buff[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(8),
      O => \R_buff[8]_i_30_n_0\
    );
\R_buff[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(8),
      O => \R_buff[8]_i_31_n_0\
    );
\R_buff[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(8),
      O => \R_buff[8]_i_32_n_0\
    );
\R_buff[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(8),
      O => \R_buff[8]_i_33_n_0\
    );
\R_buff[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(8),
      O => \R_buff[8]_i_34_n_0\
    );
\R_buff[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(8),
      O => \R_buff[8]_i_35_n_0\
    );
\R_buff[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(8),
      O => \R_buff[8]_i_36_n_0\
    );
\R_buff[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(8),
      O => \R_buff[8]_i_37_n_0\
    );
\R_buff[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(8),
      O => \R_buff[8]_i_38_n_0\
    );
\R_buff[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(8),
      O => \R_buff[8]_i_39_n_0\
    );
\R_buff[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[8]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[8]_i_8_n_0\,
      O => \R_buff[8]_i_4_n_0\
    );
\R_buff[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(8),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(8),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(8),
      O => \R_buff[8]_i_40_n_0\
    );
\R_buff[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(8),
      O => \R_buff[8]_i_41_n_0\
    );
\R_buff[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(8),
      O => \R_buff[8]_i_42_n_0\
    );
\R_buff[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      O => \R_buff[8]_i_43_n_0\
    );
\R_buff[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(8),
      O => \R_buff[8]_i_44_n_0\
    );
\R_buff[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(8),
      O => \R_buff[8]_i_45_n_0\
    );
\R_buff[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(8),
      O => \R_buff[8]_i_46_n_0\
    );
\R_buff[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(8),
      O => \R_buff[8]_i_47_n_0\
    );
\R_buff[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(8),
      O => \R_buff[8]_i_48_n_0\
    );
\R_buff[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(8),
      O => \R_buff[8]_i_49_n_0\
    );
\R_buff[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[8]_i_9_n_0\,
      I1 => \R_buff[8]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[8]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[8]_i_12_n_0\,
      O => \R_buff[8]_i_5_n_0\
    );
\R_buff[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(8),
      O => \R_buff[8]_i_50_n_0\
    );
\R_buff[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(8),
      O => \R_buff[8]_i_51_n_0\
    );
\R_buff[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(8),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(8),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(8),
      O => \R_buff[8]_i_52_n_0\
    );
\R_buff[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \R_buff[8]_i_13_n_0\,
      I1 => \R_buff[8]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[8]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[8]_i_16_n_0\,
      O => \R_buff[8]_i_6_n_0\
    );
\R_buff[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_17_n_0\,
      I1 => \R_buff[8]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[8]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[8]_i_20_n_0\,
      O => \R_buff[8]_i_7_n_0\
    );
\R_buff[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[8]_i_21_n_0\,
      I1 => \R_buff[8]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[8]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[8]_i_24_n_0\,
      O => \R_buff[8]_i_8_n_0\
    );
\R_buff[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[8]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[8]_i_26_n_0\,
      O => \R_buff[8]_i_9_n_0\
    );
\R_buff[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888BBBB"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I1 => \R_buff_reg[31]_i_4_n_0\,
      I2 => \R_buff_reg[31]_i_3_n_1\,
      I3 => \R_buff_reg[9]_i_2_n_0\,
      I4 => \R_buff[9]_i_3_n_0\,
      I5 => \R_buff[9]_i_4_n_0\,
      O => p_1_in(9)
    );
\R_buff[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_27_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_28_n_0\,
      O => \R_buff[9]_i_10_n_0\
    );
\R_buff[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_29_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_30_n_0\,
      O => \R_buff[9]_i_11_n_0\
    );
\R_buff[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_31_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_32_n_0\,
      O => \R_buff[9]_i_12_n_0\
    );
\R_buff[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_33_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_34_n_0\,
      O => \R_buff[9]_i_13_n_0\
    );
\R_buff[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_35_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_36_n_0\,
      O => \R_buff[9]_i_14_n_0\
    );
\R_buff[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_37_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_38_n_0\,
      O => \R_buff[9]_i_15_n_0\
    );
\R_buff[9]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_39_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_40_n_0\,
      O => \R_buff[9]_i_16_n_0\
    );
\R_buff[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_41_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_42_n_0\,
      O => \R_buff[9]_i_17_n_0\
    );
\R_buff[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_43_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_44_n_0\,
      O => \R_buff[9]_i_18_n_0\
    );
\R_buff[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_45_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_46_n_0\,
      O => \R_buff[9]_i_19_n_0\
    );
\R_buff[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_47_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_48_n_0\,
      O => \R_buff[9]_i_20_n_0\
    );
\R_buff[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_49_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_50_n_0\,
      O => \R_buff[9]_i_21_n_0\
    );
\R_buff[9]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_51_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_52_n_0\,
      O => \R_buff[9]_i_22_n_0\
    );
\R_buff[9]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_53_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_54_n_0\,
      O => \R_buff[9]_i_23_n_0\
    );
\R_buff[9]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_55_n_0\,
      I1 => \counter_rgb_reg[2]_rep_n_0\,
      I2 => \R_buff[9]_i_56_n_0\,
      O => \R_buff[9]_i_24_n_0\
    );
\R_buff[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      O => \R_buff[9]_i_25_n_0\
    );
\R_buff[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(9),
      O => \R_buff[9]_i_26_n_0\
    );
\R_buff[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(9),
      O => \R_buff[9]_i_27_n_0\
    );
\R_buff[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(9),
      O => \R_buff[9]_i_28_n_0\
    );
\R_buff[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(9),
      O => \R_buff[9]_i_29_n_0\
    );
\R_buff[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \R_buff_reg[31]_i_6_n_1\,
      I1 => \R_buff_reg[31]_i_7_n_0\,
      I2 => \R_buff[9]_i_7_n_0\,
      I3 => \counter_rgb_reg_n_0_[5]\,
      I4 => \R_buff[9]_i_8_n_0\,
      O => \R_buff[9]_i_3_n_0\
    );
\R_buff[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(9),
      O => \R_buff[9]_i_30_n_0\
    );
\R_buff[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(9),
      O => \R_buff[9]_i_31_n_0\
    );
\R_buff[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(9),
      O => \R_buff[9]_i_32_n_0\
    );
\R_buff[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(9),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(9),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[9]_i_33_n_0\
    );
\R_buff[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(9),
      O => \R_buff[9]_i_34_n_0\
    );
\R_buff[9]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(9),
      O => \R_buff[9]_i_35_n_0\
    );
\R_buff[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(9),
      O => \R_buff[9]_i_36_n_0\
    );
\R_buff[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(9),
      O => \R_buff[9]_i_37_n_0\
    );
\R_buff[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(9),
      O => \R_buff[9]_i_38_n_0\
    );
\R_buff[9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(9),
      I4 => \counter_rgb_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(9),
      O => \R_buff[9]_i_39_n_0\
    );
\R_buff[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDCCCF"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      I1 => \R_buff_reg[31]_i_3_n_1\,
      I2 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I3 => \R_buff_reg[31]_i_7_n_0\,
      I4 => \R_buff_reg[31]_i_6_n_1\,
      O => \R_buff[9]_i_4_n_0\
    );
\R_buff[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(9),
      I2 => \counter_rgb_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(9),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(9),
      I5 => \counter_rgb_reg[0]_rep__1_n_0\,
      O => \R_buff[9]_i_40_n_0\
    );
\R_buff[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(9),
      O => \R_buff[9]_i_41_n_0\
    );
\R_buff[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(9),
      O => \R_buff[9]_i_42_n_0\
    );
\R_buff[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(9),
      O => \R_buff[9]_i_43_n_0\
    );
\R_buff[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(9),
      O => \R_buff[9]_i_44_n_0\
    );
\R_buff[9]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(9),
      O => \R_buff[9]_i_45_n_0\
    );
\R_buff[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      O => \R_buff[9]_i_46_n_0\
    );
\R_buff[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(9),
      O => \R_buff[9]_i_47_n_0\
    );
\R_buff[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(9),
      O => \R_buff[9]_i_48_n_0\
    );
\R_buff[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(9),
      O => \R_buff[9]_i_49_n_0\
    );
\R_buff[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_9_n_0\,
      I1 => \R_buff[9]_i_10_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[9]_i_11_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[9]_i_12_n_0\,
      O => \R_buff[9]_i_5_n_0\
    );
\R_buff[9]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(9),
      O => \R_buff[9]_i_50_n_0\
    );
\R_buff[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(9),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(9),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[9]_i_51_n_0\
    );
\R_buff[9]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(9),
      O => \R_buff[9]_i_52_n_0\
    );
\R_buff[9]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(9),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(9),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[9]_i_53_n_0\
    );
\R_buff[9]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(9),
      I4 => \counter_rgb_reg[0]_rep__3_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(9),
      O => \R_buff[9]_i_54_n_0\
    );
\R_buff[9]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(9),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(9),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[9]_i_55_n_0\
    );
\R_buff[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(9),
      I2 => \counter_rgb_reg[1]_rep__5_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(9),
      I4 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(9),
      I5 => \counter_rgb_reg[0]_rep__3_n_0\,
      O => \R_buff[9]_i_56_n_0\
    );
\R_buff[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_13_n_0\,
      I1 => \R_buff[9]_i_14_n_0\,
      I2 => \R_buff[31]_i_65_n_0\,
      I3 => \R_buff[9]_i_15_n_0\,
      I4 => \R_buff[31]_i_67_n_0\,
      I5 => \R_buff[9]_i_16_n_0\,
      O => \R_buff[9]_i_6_n_0\
    );
\R_buff[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_17_n_0\,
      I1 => \R_buff[9]_i_18_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[9]_i_19_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[9]_i_20_n_0\,
      O => \R_buff[9]_i_7_n_0\
    );
\R_buff[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \R_buff[9]_i_21_n_0\,
      I1 => \R_buff[9]_i_22_n_0\,
      I2 => \counter_rgb_reg[4]_rep_n_0\,
      I3 => \R_buff[9]_i_23_n_0\,
      I4 => \counter_rgb_reg[3]_rep__0_n_0\,
      I5 => \R_buff[9]_i_24_n_0\,
      O => \R_buff[9]_i_8_n_0\
    );
\R_buff[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \R_buff[9]_i_25_n_0\,
      I1 => \R_buff[14]_i_26_n_0\,
      I2 => \R_buff[9]_i_26_n_0\,
      O => \R_buff[9]_i_9_n_0\
    );
\R_buff_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(0),
      Q => R_buff_out(0),
      R => '0'
    );
\R_buff_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(10),
      Q => R_buff_out(10),
      R => '0'
    );
\R_buff_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(11),
      Q => R_buff_out(11),
      R => '0'
    );
\R_buff_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(12),
      Q => R_buff_out(12),
      R => '0'
    );
\R_buff_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(13),
      Q => R_buff_out(13),
      R => '0'
    );
\R_buff_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(14),
      Q => R_buff_out(14),
      R => '0'
    );
\R_buff_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(15),
      Q => R_buff_out(15),
      R => '0'
    );
\R_buff_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(16),
      Q => R_buff_out(16),
      R => '0'
    );
\R_buff_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(17),
      Q => R_buff_out(17),
      R => '0'
    );
\R_buff_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(18),
      Q => R_buff_out(18),
      R => '0'
    );
\R_buff_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(19),
      Q => R_buff_out(19),
      R => '0'
    );
\R_buff_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(1),
      Q => R_buff_out(1),
      R => '0'
    );
\R_buff_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(20),
      Q => R_buff_out(20),
      R => '0'
    );
\R_buff_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(21),
      Q => R_buff_out(21),
      R => '0'
    );
\R_buff_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(22),
      Q => R_buff_out(22),
      R => '0'
    );
\R_buff_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(23),
      Q => R_buff_out(23),
      R => '0'
    );
\R_buff_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(24),
      Q => R_buff_out(24),
      R => '0'
    );
\R_buff_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(25),
      Q => R_buff_out(25),
      R => '0'
    );
\R_buff_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(26),
      Q => R_buff_out(26),
      R => '0'
    );
\R_buff_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(27),
      Q => R_buff_out(27),
      R => '0'
    );
\R_buff_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(28),
      Q => R_buff_out(28),
      R => '0'
    );
\R_buff_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(29),
      Q => R_buff_out(29),
      R => '0'
    );
\R_buff_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(2),
      Q => R_buff_out(2),
      R => '0'
    );
\R_buff_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(30),
      Q => R_buff_out(30),
      R => '0'
    );
\R_buff_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(31),
      Q => R_buff_out(31),
      R => '0'
    );
\R_buff_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(3),
      Q => R_buff_out(3),
      R => '0'
    );
\R_buff_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(4),
      Q => R_buff_out(4),
      R => '0'
    );
\R_buff_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(5),
      Q => R_buff_out(5),
      R => '0'
    );
\R_buff_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(6),
      Q => R_buff_out(6),
      R => '0'
    );
\R_buff_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(7),
      Q => R_buff_out(7),
      R => '0'
    );
\R_buff_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(8),
      Q => R_buff_out(8),
      R => '0'
    );
\R_buff_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => R_buff(9),
      Q => R_buff_out(9),
      R => '0'
    );
\R_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => R_buff(0),
      R => '0'
    );
\R_buff_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[0]_i_5_n_0\,
      I1 => \R_buff[0]_i_6_n_0\,
      O => \R_buff_reg[0]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => R_buff(10),
      R => '0'
    );
\R_buff_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[10]_i_5_n_0\,
      I1 => \R_buff[10]_i_6_n_0\,
      O => \R_buff_reg[10]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => R_buff(11),
      R => '0'
    );
\R_buff_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[11]_i_5_n_0\,
      I1 => \R_buff[11]_i_6_n_0\,
      O => \R_buff_reg[11]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => R_buff(12),
      R => '0'
    );
\R_buff_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[12]_i_5_n_0\,
      I1 => \R_buff[12]_i_6_n_0\,
      O => \R_buff_reg[12]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => R_buff(13),
      R => '0'
    );
\R_buff_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[13]_i_5_n_0\,
      I1 => \R_buff[13]_i_6_n_0\,
      O => \R_buff_reg[13]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => R_buff(14),
      R => '0'
    );
\R_buff_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[14]_i_5_n_0\,
      I1 => \R_buff[14]_i_6_n_0\,
      O => \R_buff_reg[14]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => R_buff(15),
      R => '0'
    );
\R_buff_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[15]_i_5_n_0\,
      I1 => \R_buff[15]_i_6_n_0\,
      O => \R_buff_reg[15]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => R_buff(16),
      R => '0'
    );
\R_buff_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[16]_i_5_n_0\,
      I1 => \R_buff[16]_i_6_n_0\,
      O => \R_buff_reg[16]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => R_buff(17),
      R => '0'
    );
\R_buff_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[17]_i_5_n_0\,
      I1 => \R_buff[17]_i_6_n_0\,
      O => \R_buff_reg[17]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => R_buff(18),
      R => '0'
    );
\R_buff_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[18]_i_5_n_0\,
      I1 => \R_buff[18]_i_6_n_0\,
      O => \R_buff_reg[18]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => R_buff(19),
      R => '0'
    );
\R_buff_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[19]_i_5_n_0\,
      I1 => \R_buff[19]_i_6_n_0\,
      O => \R_buff_reg[19]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => R_buff(1),
      R => '0'
    );
\R_buff_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[1]_i_5_n_0\,
      I1 => \R_buff[1]_i_6_n_0\,
      O => \R_buff_reg[1]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => R_buff(20),
      R => '0'
    );
\R_buff_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[20]_i_5_n_0\,
      I1 => \R_buff[20]_i_6_n_0\,
      O => \R_buff_reg[20]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => R_buff(21),
      R => '0'
    );
\R_buff_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[21]_i_5_n_0\,
      I1 => \R_buff[21]_i_6_n_0\,
      O => \R_buff_reg[21]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => R_buff(22),
      R => '0'
    );
\R_buff_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[22]_i_5_n_0\,
      I1 => \R_buff[22]_i_6_n_0\,
      O => \R_buff_reg[22]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => R_buff(23),
      R => '0'
    );
\R_buff_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[23]_i_5_n_0\,
      I1 => \R_buff[23]_i_6_n_0\,
      O => \R_buff_reg[23]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => R_buff(24),
      R => '0'
    );
\R_buff_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[24]_i_5_n_0\,
      I1 => \R_buff[24]_i_6_n_0\,
      O => \R_buff_reg[24]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => R_buff(25),
      R => '0'
    );
\R_buff_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[25]_i_5_n_0\,
      I1 => \R_buff[25]_i_6_n_0\,
      O => \R_buff_reg[25]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => R_buff(26),
      R => '0'
    );
\R_buff_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[26]_i_5_n_0\,
      I1 => \R_buff[26]_i_6_n_0\,
      O => \R_buff_reg[26]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => R_buff(27),
      R => '0'
    );
\R_buff_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[27]_i_5_n_0\,
      I1 => \R_buff[27]_i_6_n_0\,
      O => \R_buff_reg[27]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => R_buff(28),
      R => '0'
    );
\R_buff_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[28]_i_5_n_0\,
      I1 => \R_buff[28]_i_6_n_0\,
      O => \R_buff_reg[28]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => R_buff(29),
      R => '0'
    );
\R_buff_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[29]_i_5_n_0\,
      I1 => \R_buff[29]_i_6_n_0\,
      O => \R_buff_reg[29]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => R_buff(2),
      R => '0'
    );
\R_buff_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[2]_i_5_n_0\,
      I1 => \R_buff[2]_i_6_n_0\,
      O => \R_buff_reg[2]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => R_buff(30),
      R => '0'
    );
\R_buff_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[30]_i_5_n_0\,
      I1 => \R_buff[30]_i_6_n_0\,
      O => \R_buff_reg[30]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => R_buff(31),
      R => '0'
    );
\R_buff_reg[31]_i_101\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_buff_reg[31]_i_101_n_0\,
      CO(2) => \R_buff_reg[31]_i_101_n_1\,
      CO(1) => \R_buff_reg[31]_i_101_n_2\,
      CO(0) => \R_buff_reg[31]_i_101_n_3\,
      CYINIT => '0',
      DI(3) => \R_buff[31]_i_165_n_0\,
      DI(2) => \R_buff[31]_i_166_n_0\,
      DI(1) => \R_buff[31]_i_167_n_0\,
      DI(0) => \R_buff[31]_i_168_n_0\,
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_101_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_169_n_0\,
      S(2) => \R_buff[31]_i_170_n_0\,
      S(1) => \R_buff[31]_i_171_n_0\,
      S(0) => \R_buff[31]_i_172_n_0\
    );
\R_buff_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_38_n_0\,
      CO(3) => \R_buff_reg[31]_i_11_n_0\,
      CO(2) => \R_buff_reg[31]_i_11_n_1\,
      CO(1) => \R_buff_reg[31]_i_11_n_2\,
      CO(0) => \R_buff_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_39_n_0\,
      S(2) => \R_buff[31]_i_40_n_0\,
      S(1) => \R_buff[31]_i_41_n_0\,
      S(0) => \R_buff[31]_i_42_n_0\
    );
\R_buff_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_43_n_0\,
      CO(3) => \R_buff_reg[31]_i_15_n_0\,
      CO(2) => \R_buff_reg[31]_i_15_n_1\,
      CO(1) => \R_buff_reg[31]_i_15_n_2\,
      CO(0) => \R_buff_reg[31]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_44_n_0\,
      S(2) => \R_buff[31]_i_45_n_0\,
      S(1) => \R_buff[31]_i_46_n_0\,
      S(0) => \R_buff[31]_i_47_n_0\
    );
\R_buff_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_48_n_0\,
      CO(3) => \R_buff_reg[31]_i_20_n_0\,
      CO(2) => \R_buff_reg[31]_i_20_n_1\,
      CO(1) => \R_buff_reg[31]_i_20_n_2\,
      CO(0) => \R_buff_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_49_n_0\,
      S(2) => \R_buff[31]_i_50_n_0\,
      S(1) => \R_buff[31]_i_51_n_0\,
      S(0) => \R_buff[31]_i_52_n_0\
    );
\R_buff_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_53_n_0\,
      CO(3) => \R_buff_reg[31]_i_24_n_0\,
      CO(2) => \R_buff_reg[31]_i_24_n_1\,
      CO(1) => \R_buff_reg[31]_i_24_n_2\,
      CO(0) => \R_buff_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_54_n_0\,
      S(2) => \R_buff[31]_i_55_n_0\,
      S(1) => \R_buff[31]_i_56_n_0\,
      S(0) => \R_buff[31]_i_57_n_0\
    );
\R_buff_reg[31]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_58_n_0\,
      CO(3) => \R_buff_reg[31]_i_28_n_0\,
      CO(2) => \R_buff_reg[31]_i_28_n_1\,
      CO(1) => \R_buff_reg[31]_i_28_n_2\,
      CO(0) => \R_buff_reg[31]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_59_n_0\,
      S(2) => \R_buff[31]_i_60_n_0\,
      S(1) => \R_buff[31]_i_61_n_0\,
      S(0) => \R_buff[31]_i_62_n_0\
    );
\R_buff_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_11_n_0\,
      CO(3) => \NLW_R_buff_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \R_buff_reg[31]_i_3_n_1\,
      CO(1) => \R_buff_reg[31]_i_3_n_2\,
      CO(0) => \R_buff_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_rgb_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \R_buff[31]_i_12_n_0\,
      S(1) => \R_buff[31]_i_13_n_0\,
      S(0) => \R_buff[31]_i_14_n_0\
    );
\R_buff_reg[31]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_81_n_0\,
      CO(3) => \R_buff_reg[31]_i_38_n_0\,
      CO(2) => \R_buff_reg[31]_i_38_n_1\,
      CO(1) => \R_buff_reg[31]_i_38_n_2\,
      CO(0) => \R_buff_reg[31]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_82_n_0\,
      S(2) => \R_buff[31]_i_83_n_0\,
      S(1) => \R_buff[31]_i_84_n_0\,
      S(0) => \R_buff[31]_i_85_n_0\
    );
\R_buff_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_15_n_0\,
      CO(3) => \R_buff_reg[31]_i_4_n_0\,
      CO(2) => \R_buff_reg[31]_i_4_n_1\,
      CO(1) => \R_buff_reg[31]_i_4_n_2\,
      CO(0) => \R_buff_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \counter_rgb_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_16_n_0\,
      S(2) => \R_buff[31]_i_17_n_0\,
      S(1) => \R_buff[31]_i_18_n_0\,
      S(0) => \R_buff[31]_i_19_n_0\
    );
\R_buff_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_86_n_0\,
      CO(3) => \R_buff_reg[31]_i_43_n_0\,
      CO(2) => \R_buff_reg[31]_i_43_n_1\,
      CO(1) => \R_buff_reg[31]_i_43_n_2\,
      CO(0) => \R_buff_reg[31]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_87_n_0\,
      S(2) => \R_buff[31]_i_88_n_0\,
      S(1) => \R_buff[31]_i_89_n_0\,
      S(0) => \R_buff[31]_i_90_n_0\
    );
\R_buff_reg[31]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_91_n_0\,
      CO(3) => \R_buff_reg[31]_i_48_n_0\,
      CO(2) => \R_buff_reg[31]_i_48_n_1\,
      CO(1) => \R_buff_reg[31]_i_48_n_2\,
      CO(0) => \R_buff_reg[31]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_92_n_0\,
      S(2) => \R_buff[31]_i_93_n_0\,
      S(1) => \R_buff[31]_i_94_n_0\,
      S(0) => \R_buff[31]_i_95_n_0\
    );
\R_buff_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_20_n_0\,
      CO(3) => \NLW_R_buff_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \R_buff_reg[31]_i_5_n_1\,
      CO(1) => \R_buff_reg[31]_i_5_n_2\,
      CO(0) => \R_buff_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_rgb_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \R_buff[31]_i_21_n_0\,
      S(1) => \R_buff[31]_i_22_n_0\,
      S(0) => \R_buff[31]_i_23_n_0\
    );
\R_buff_reg[31]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_96_n_0\,
      CO(3) => \R_buff_reg[31]_i_53_n_0\,
      CO(2) => \R_buff_reg[31]_i_53_n_1\,
      CO(1) => \R_buff_reg[31]_i_53_n_2\,
      CO(0) => \R_buff_reg[31]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_97_n_0\,
      S(2) => \R_buff[31]_i_98_n_0\,
      S(1) => \R_buff[31]_i_99_n_0\,
      S(0) => \R_buff[31]_i_100_n_0\
    );
\R_buff_reg[31]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_101_n_0\,
      CO(3) => \R_buff_reg[31]_i_58_n_0\,
      CO(2) => \R_buff_reg[31]_i_58_n_1\,
      CO(1) => \R_buff_reg[31]_i_58_n_2\,
      CO(0) => \R_buff_reg[31]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_58_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_102_n_0\,
      S(2) => \R_buff[31]_i_103_n_0\,
      S(1) => \R_buff[31]_i_104_n_0\,
      S(0) => \R_buff[31]_i_105_n_0\
    );
\R_buff_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_24_n_0\,
      CO(3) => \NLW_R_buff_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \R_buff_reg[31]_i_6_n_1\,
      CO(1) => \R_buff_reg[31]_i_6_n_2\,
      CO(0) => \R_buff_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_rgb_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \R_buff[31]_i_25_n_0\,
      S(1) => \R_buff[31]_i_26_n_0\,
      S(0) => \R_buff[31]_i_27_n_0\
    );
\R_buff_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \R_buff_reg[31]_i_28_n_0\,
      CO(3) => \R_buff_reg[31]_i_7_n_0\,
      CO(2) => \R_buff_reg[31]_i_7_n_1\,
      CO(1) => \R_buff_reg[31]_i_7_n_2\,
      CO(0) => \R_buff_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_rgb_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_29_n_0\,
      S(2) => \R_buff[31]_i_30_n_0\,
      S(1) => \R_buff[31]_i_31_n_0\,
      S(0) => \R_buff[31]_i_32_n_0\
    );
\R_buff_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[31]_i_34_n_0\,
      I1 => \R_buff[31]_i_35_n_0\,
      O => \R_buff_reg[31]_i_8_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_buff_reg[31]_i_81_n_0\,
      CO(2) => \R_buff_reg[31]_i_81_n_1\,
      CO(1) => \R_buff_reg[31]_i_81_n_2\,
      CO(0) => \R_buff_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \R_buff[31]_i_139_n_0\,
      DI(1) => \R_buff[31]_i_140_n_0\,
      DI(0) => \R_buff[31]_i_141_n_0\,
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_142_n_0\,
      S(2) => \R_buff[31]_i_143_n_0\,
      S(1) => \R_buff[31]_i_144_n_0\,
      S(0) => \R_buff[31]_i_145_n_0\
    );
\R_buff_reg[31]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_buff_reg[31]_i_86_n_0\,
      CO(2) => \R_buff_reg[31]_i_86_n_1\,
      CO(1) => \R_buff_reg[31]_i_86_n_2\,
      CO(0) => \R_buff_reg[31]_i_86_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \R_buff[31]_i_146_n_0\,
      DI(1) => '0',
      DI(0) => \R_buff[31]_i_147_n_0\,
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_86_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_148_n_0\,
      S(2) => \R_buff[31]_i_149_n_0\,
      S(1) => \R_buff[31]_i_150_n_0\,
      S(0) => \R_buff[31]_i_151_n_0\
    );
\R_buff_reg[31]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_buff_reg[31]_i_91_n_0\,
      CO(2) => \R_buff_reg[31]_i_91_n_1\,
      CO(1) => \R_buff_reg[31]_i_91_n_2\,
      CO(0) => \R_buff_reg[31]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \R_buff[31]_i_152_n_0\,
      DI(2) => '0',
      DI(1) => \R_buff[31]_i_153_n_0\,
      DI(0) => \R_buff[31]_i_154_n_0\,
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_155_n_0\,
      S(2) => \R_buff[31]_i_156_n_0\,
      S(1) => \R_buff[31]_i_157_n_0\,
      S(0) => \R_buff[31]_i_158_n_0\
    );
\R_buff_reg[31]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \R_buff_reg[31]_i_96_n_0\,
      CO(2) => \R_buff_reg[31]_i_96_n_1\,
      CO(1) => \R_buff_reg[31]_i_96_n_2\,
      CO(0) => \R_buff_reg[31]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \R_buff[31]_i_159_n_0\,
      DI(1) => '0',
      DI(0) => \R_buff[31]_i_160_n_0\,
      O(3 downto 0) => \NLW_R_buff_reg[31]_i_96_O_UNCONNECTED\(3 downto 0),
      S(3) => \R_buff[31]_i_161_n_0\,
      S(2) => \R_buff[31]_i_162_n_0\,
      S(1) => \R_buff[31]_i_163_n_0\,
      S(0) => \R_buff[31]_i_164_n_0\
    );
\R_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => R_buff(3),
      R => '0'
    );
\R_buff_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[3]_i_5_n_0\,
      I1 => \R_buff[3]_i_6_n_0\,
      O => \R_buff_reg[3]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => R_buff(4),
      R => '0'
    );
\R_buff_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[4]_i_5_n_0\,
      I1 => \R_buff[4]_i_6_n_0\,
      O => \R_buff_reg[4]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => R_buff(5),
      R => '0'
    );
\R_buff_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[5]_i_5_n_0\,
      I1 => \R_buff[5]_i_6_n_0\,
      O => \R_buff_reg[5]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => R_buff(6),
      R => '0'
    );
\R_buff_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[6]_i_5_n_0\,
      I1 => \R_buff[6]_i_6_n_0\,
      O => \R_buff_reg[6]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => R_buff(7),
      R => '0'
    );
\R_buff_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[7]_i_5_n_0\,
      I1 => \R_buff[7]_i_6_n_0\,
      O => \R_buff_reg[7]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => R_buff(8),
      R => '0'
    );
\R_buff_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[8]_i_5_n_0\,
      I1 => \R_buff[8]_i_6_n_0\,
      O => \R_buff_reg[8]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\R_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \R_buff[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => R_buff(9),
      R => '0'
    );
\R_buff_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \R_buff[9]_i_5_n_0\,
      I1 => \R_buff[9]_i_6_n_0\,
      O => \R_buff_reg[9]_i_2_n_0\,
      S => \R_buff[31]_i_33_n_0\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => axi_araddr11_out,
      I2 => L(2),
      I3 => \axi_araddr[8]_i_3_n_0\,
      I4 => axi_araddr0(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => axi_araddr11_out,
      I2 => L(2),
      I3 => L(3),
      I4 => \axi_araddr[8]_i_3_n_0\,
      I5 => axi_araddr0(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => axi_araddr11_out,
      I2 => \axi_araddr[4]_i_2_n_0\,
      I3 => L(4),
      I4 => \axi_araddr[8]_i_3_n_0\,
      I5 => axi_araddr0(4),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => L(3),
      I1 => L(2),
      O => \axi_araddr[4]_i_2_n_0\
    );
\axi_araddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => axi_araddr11_out,
      I2 => \axi_araddr[5]_i_2_n_0\,
      I3 => L(5),
      I4 => \axi_araddr[8]_i_3_n_0\,
      I5 => axi_araddr0(5),
      O => \axi_araddr[5]_i_1_n_0\
    );
\axi_araddr[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => L(2),
      I1 => \axi_arlen_reg_n_0_[0]\,
      O => \axi_araddr[5]_i_10_n_0\
    );
\axi_araddr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => L(4),
      I1 => L(2),
      I2 => L(3),
      O => \axi_araddr[5]_i_2_n_0\
    );
\axi_araddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(4),
      I1 => \axi_arlen_reg_n_0_[2]\,
      O => \axi_araddr[5]_i_4_n_0\
    );
\axi_araddr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(3),
      I1 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[5]_i_5_n_0\
    );
\axi_araddr[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => L(2),
      I1 => \axi_arlen_reg_n_0_[0]\,
      O => \axi_araddr[5]_i_6_n_0\
    );
\axi_araddr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => L(4),
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => L(5),
      O => \axi_araddr[5]_i_7_n_0\
    );
\axi_araddr[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => L(3),
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => L(4),
      O => \axi_araddr[5]_i_8_n_0\
    );
\axi_araddr[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => L(2),
      I2 => \axi_arlen_reg_n_0_[1]\,
      I3 => L(3),
      O => \axi_araddr[5]_i_9_n_0\
    );
\axi_araddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_araddr(4),
      I1 => axi_araddr11_out,
      I2 => \axi_araddr[6]_i_2_n_0\,
      I3 => L(6),
      I4 => \axi_araddr[8]_i_3_n_0\,
      I5 => axi_araddr0(6),
      O => \axi_araddr[6]_i_1_n_0\
    );
\axi_araddr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      O => \axi_araddr[6]_i_2_n_0\
    );
\axi_araddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_araddr(5),
      I1 => axi_araddr11_out,
      I2 => \axi_araddr[7]_i_2_n_0\,
      I3 => L(7),
      I4 => \axi_araddr[8]_i_3_n_0\,
      I5 => axi_araddr0(7),
      O => \axi_araddr[7]_i_1_n_0\
    );
\axi_araddr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      O => \axi_araddr[7]_i_2_n_0\
    );
\axi_araddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_araddr(6),
      I1 => axi_araddr11_out,
      I2 => \axi_araddr[8]_i_2_n_0\,
      I3 => L(8),
      I4 => \axi_araddr[8]_i_3_n_0\,
      I5 => axi_araddr0(8),
      O => \axi_araddr[8]_i_1_n_0\
    );
\axi_araddr[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[5]\,
      I1 => L(7),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => L(8),
      O => \axi_araddr[8]_i_10_n_0\
    );
\axi_araddr[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => L(6),
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => L(7),
      O => \axi_araddr[8]_i_11_n_0\
    );
\axi_araddr[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[3]\,
      I1 => L(5),
      I2 => \axi_arlen_reg_n_0_[4]\,
      I3 => L(6),
      O => \axi_araddr[8]_i_12_n_0\
    );
\axi_araddr[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => L(6),
      I1 => \axi_arlen_reg_n_0_[4]\,
      I2 => L(7),
      I3 => \axi_arlen_reg_n_0_[5]\,
      O => \axi_araddr[8]_i_13_n_0\
    );
\axi_araddr[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => L(2),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => L(3),
      I3 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[8]_i_14_n_0\
    );
\axi_araddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => L(7),
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => \axi_araddr[8]_i_2_n_0\
    );
\axi_araddr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => axi_arburst(0),
      I1 => \axi_araddr[8]_i_5_n_0\,
      I2 => L(9),
      I3 => \axi_arlen_reg_n_0_[7]\,
      I4 => L(8),
      I5 => \axi_arlen_reg_n_0_[6]\,
      O => \axi_araddr[8]_i_3_n_0\
    );
\axi_araddr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \axi_araddr[8]_i_13_n_0\,
      I1 => L(4),
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => L(5),
      I4 => \axi_arlen_reg_n_0_[3]\,
      I5 => \axi_araddr[8]_i_14_n_0\,
      O => \axi_araddr[8]_i_5_n_0\
    );
\axi_araddr[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(7),
      I1 => \axi_arlen_reg_n_0_[5]\,
      O => \axi_araddr[8]_i_6_n_0\
    );
\axi_araddr[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(6),
      I1 => \axi_arlen_reg_n_0_[4]\,
      O => \axi_araddr[8]_i_7_n_0\
    );
\axi_araddr[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L(5),
      I1 => \axi_arlen_reg_n_0_[3]\,
      O => \axi_araddr[8]_i_8_n_0\
    );
\axi_araddr[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => L(8),
      I2 => \axi_arlen_reg_n_0_[7]\,
      I3 => L(9),
      O => \axi_araddr[8]_i_9_n_0\
    );
\axi_araddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_araddr11_out,
      I1 => axi_arburst(1),
      I2 => axi_arburst(0),
      I3 => s00_axi_rready,
      I4 => \^axi_rvalid_reg_0\,
      I5 => axi_araddr3,
      O => \axi_araddr[9]_i_1_n_0\
    );
\axi_araddr[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[5]\,
      I1 => axi_arlen_cntr_reg(5),
      I2 => \axi_arlen_reg_n_0_[4]\,
      I3 => axi_arlen_cntr_reg(4),
      O => \axi_araddr[9]_i_10_n_0\
    );
\axi_araddr[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[3]\,
      I1 => axi_arlen_cntr_reg(3),
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => axi_arlen_cntr_reg(2),
      O => \axi_araddr[9]_i_11_n_0\
    );
\axi_araddr[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => axi_arlen_cntr_reg(1),
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => axi_arlen_cntr_reg(0),
      O => \axi_araddr[9]_i_12_n_0\
    );
\axi_araddr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s00_axi_araddr(7),
      I1 => \^axi_arv_arr_flag\,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_arvalid,
      I4 => \axi_araddr[9]_i_4_n_0\,
      O => \axi_araddr[9]_i_2_n_0\
    );
\axi_araddr[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \axi_araddr[8]_i_2_n_0\,
      I1 => L(8),
      I2 => L(9),
      I3 => \axi_araddr[8]_i_3_n_0\,
      I4 => axi_araddr0(9),
      O => \axi_araddr[9]_i_4_n_0\
    );
\axi_araddr[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      I3 => \axi_arlen_reg_n_0_[7]\,
      O => \axi_araddr[9]_i_5_n_0\
    );
\axi_araddr[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => axi_arlen_cntr_reg(5),
      I3 => \axi_arlen_reg_n_0_[5]\,
      O => \axi_araddr[9]_i_6_n_0\
    );
\axi_araddr[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => axi_arlen_cntr_reg(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      O => \axi_araddr[9]_i_7_n_0\
    );
\axi_araddr[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[9]_i_8_n_0\
    );
\axi_araddr[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      I1 => axi_arlen_cntr_reg(7),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => axi_arlen_cntr_reg(6),
      O => \axi_araddr[9]_i_9_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[2]_i_1_n_0\,
      Q => L(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[3]_i_1_n_0\,
      Q => L(3),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[4]_i_1_n_0\,
      Q => L(4),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[5]_i_1_n_0\,
      Q => L(5),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_araddr_reg[5]_i_3_n_0\,
      CO(2) => \axi_araddr_reg[5]_i_3_n_1\,
      CO(1) => \axi_araddr_reg[5]_i_3_n_2\,
      CO(0) => \axi_araddr_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \axi_araddr[5]_i_4_n_0\,
      DI(2) => \axi_araddr[5]_i_5_n_0\,
      DI(1) => \axi_araddr[5]_i_6_n_0\,
      DI(0) => '0',
      O(3 downto 0) => axi_araddr0(5 downto 2),
      S(3) => \axi_araddr[5]_i_7_n_0\,
      S(2) => \axi_araddr[5]_i_8_n_0\,
      S(1) => \axi_araddr[5]_i_9_n_0\,
      S(0) => \axi_araddr[5]_i_10_n_0\
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[6]_i_1_n_0\,
      Q => L(6),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[7]_i_1_n_0\,
      Q => L(7),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[8]_i_1_n_0\,
      Q => L(8),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_araddr_reg[5]_i_3_n_0\,
      CO(3) => \NLW_axi_araddr_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \axi_araddr_reg[8]_i_4_n_1\,
      CO(1) => \axi_araddr_reg[8]_i_4_n_2\,
      CO(0) => \axi_araddr_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \axi_araddr[8]_i_6_n_0\,
      DI(1) => \axi_araddr[8]_i_7_n_0\,
      DI(0) => \axi_araddr[8]_i_8_n_0\,
      O(3 downto 0) => axi_araddr0(9 downto 6),
      S(3) => \axi_araddr[8]_i_9_n_0\,
      S(2) => \axi_araddr[8]_i_10_n_0\,
      S(1) => \axi_araddr[8]_i_11_n_0\,
      S(0) => \axi_araddr[8]_i_12_n_0\
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[9]_i_1_n_0\,
      D => \axi_araddr[9]_i_2_n_0\,
      Q => L(9),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_araddr3,
      CO(2) => \axi_araddr_reg[9]_i_3_n_1\,
      CO(1) => \axi_araddr_reg[9]_i_3_n_2\,
      CO(0) => \axi_araddr_reg[9]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \axi_araddr[9]_i_5_n_0\,
      DI(2) => \axi_araddr[9]_i_6_n_0\,
      DI(1) => \axi_araddr[9]_i_7_n_0\,
      DI(0) => \axi_araddr[9]_i_8_n_0\,
      O(3 downto 0) => \NLW_axi_araddr_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_araddr[9]_i_9_n_0\,
      S(2) => \axi_araddr[9]_i_10_n_0\,
      S(1) => \axi_araddr[9]_i_11_n_0\,
      S(0) => \axi_araddr[9]_i_12_n_0\
    );
\axi_arburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arburst(0),
      Q => axi_arburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arburst(1),
      Q => axi_arburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_arlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^axi_arv_arr_flag\,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      O => axi_araddr11_out
    );
\axi_arlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      O => plusOp(0)
    );
\axi_arlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      O => plusOp(1)
    );
\axi_arlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(2),
      O => plusOp(2)
    );
\axi_arlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_arlen_cntr_reg(1),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(2),
      I3 => axi_arlen_cntr_reg(3),
      O => plusOp(3)
    );
\axi_arlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(2),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(3),
      I4 => axi_arlen_cntr_reg(4),
      O => plusOp(4)
    );
\axi_arlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(0),
      I3 => axi_arlen_cntr_reg(2),
      I4 => axi_arlen_cntr_reg(4),
      I5 => axi_arlen_cntr_reg(5),
      O => plusOp(5)
    );
\axi_arlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      O => plusOp(6)
    );
\axi_arlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \^axi_arv_arr_flag\,
      I3 => s00_axi_aresetn,
      O => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_rready,
      I1 => \^axi_rvalid_reg_0\,
      I2 => axi_araddr3,
      O => axi_araddr1
    );
\axi_arlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      O => plusOp(7)
    );
\axi_arlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(5),
      I1 => axi_arlen_cntr_reg(3),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(0),
      I4 => axi_arlen_cntr_reg(2),
      I5 => axi_arlen_cntr_reg(4),
      O => \axi_arlen_cntr[7]_i_4_n_0\
    );
\axi_arlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(0),
      Q => axi_arlen_cntr_reg(0),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(1),
      Q => axi_arlen_cntr_reg(1),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(2),
      Q => axi_arlen_cntr_reg(2),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(3),
      Q => axi_arlen_cntr_reg(3),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(4),
      Q => axi_arlen_cntr_reg(4),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(5),
      Q => axi_arlen_cntr_reg(5),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(6),
      Q => axi_arlen_cntr_reg(6),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(7),
      Q => axi_arlen_cntr_reg(7),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(0),
      Q => \axi_arlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(1),
      Q => \axi_arlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(2),
      Q => \axi_arlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(3),
      Q => \axi_arlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(4),
      Q => \axi_arlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(5),
      Q => \axi_arlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(6),
      Q => \axi_arlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr11_out,
      D => s00_axi_arlen(7),
      Q => \axi_arlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
axi_arready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000000"
    )
        port map (
      I0 => axi_arready_i_3_n_0,
      I1 => axi_arlen_cntr_reg(6),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => \^axi_rvalid_reg_0\,
      I4 => s00_axi_rready,
      I5 => axi_arready_i_4_n_0,
      O => axi_arready1
    );
axi_arready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      I1 => axi_arlen_cntr_reg(7),
      O => axi_arready_i_3_n_0
    );
axi_arready_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => axi_arready_i_5_n_0,
      I1 => \axi_arlen_reg_n_0_[2]\,
      I2 => axi_arlen_cntr_reg(2),
      I3 => \axi_arlen_reg_n_0_[5]\,
      I4 => axi_arlen_cntr_reg(5),
      O => axi_arready_i_4_n_0
    );
axi_arready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FFFFFFFFFFF6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arready_i_6_n_0,
      I3 => axi_arready_i_7_n_0,
      I4 => \axi_arlen_reg_n_0_[4]\,
      I5 => axi_arlen_cntr_reg(4),
      O => axi_arready_i_5_n_0
    );
axi_arready_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => axi_arlen_cntr_reg(1),
      O => axi_arready_i_6_n_0
    );
axi_arready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[3]\,
      I1 => axi_arlen_cntr_reg(3),
      O => axi_arready_i_7_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg_1,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_arv_arr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arv_arr_flag_reg_0,
      Q => \^axi_arv_arr_flag\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => p_9_in,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr[8]_i_3_n_0\,
      I4 => axi_awaddr0(2),
      O => p_2_in(2)
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => p_9_in,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr[8]_i_3_n_0\,
      I5 => axi_awaddr0(3),
      O => p_2_in(3)
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => p_9_in,
      I2 => \axi_awaddr[4]_i_2_n_0\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      I4 => \axi_awaddr[8]_i_3_n_0\,
      I5 => axi_awaddr0(4),
      O => p_2_in(4)
    );
\axi_awaddr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[4]_i_2_n_0\
    );
\axi_awaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(3),
      I1 => p_9_in,
      I2 => \axi_awaddr[5]_i_2_n_0\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => \axi_awaddr[8]_i_3_n_0\,
      I5 => axi_awaddr0(5),
      O => p_2_in(5)
    );
\axi_awaddr[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awlen_reg_n_0_[0]\,
      O => \axi_awaddr[5]_i_10_n_0\
    );
\axi_awaddr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[5]_i_2_n_0\
    );
\axi_awaddr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => \axi_awlen_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_4_n_0\
    );
\axi_awaddr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[5]_i_5_n_0\
    );
\axi_awaddr[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awlen_reg_n_0_[0]\,
      O => \axi_awaddr[5]_i_6_n_0\
    );
\axi_awaddr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => \axi_awaddr[5]_i_7_n_0\
    );
\axi_awaddr[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awlen_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[5]_i_8_n_0\
    );
\axi_awaddr[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awlen_reg_n_0_[1]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[5]_i_9_n_0\
    );
\axi_awaddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(4),
      I1 => p_9_in,
      I2 => \axi_awaddr[6]_i_2_n_0\,
      I3 => \axi_awaddr_reg_n_0_[6]\,
      I4 => \axi_awaddr[8]_i_3_n_0\,
      I5 => axi_awaddr0(6),
      O => p_2_in(6)
    );
\axi_awaddr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[6]_i_2_n_0\
    );
\axi_awaddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(5),
      I1 => p_9_in,
      I2 => \axi_awaddr[7]_i_2_n_0\,
      I3 => \axi_awaddr_reg_n_0_[7]\,
      I4 => \axi_awaddr[8]_i_3_n_0\,
      I5 => axi_awaddr0(7),
      O => p_2_in(7)
    );
\axi_awaddr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[5]\,
      O => \axi_awaddr[7]_i_2_n_0\
    );
\axi_awaddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(6),
      I1 => p_9_in,
      I2 => \axi_awaddr[8]_i_2_n_0\,
      I3 => \axi_awaddr_reg_n_0_[8]\,
      I4 => \axi_awaddr[8]_i_3_n_0\,
      I5 => axi_awaddr0(8),
      O => p_2_in(8)
    );
\axi_awaddr[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[5]\,
      I1 => \axi_awaddr_reg_n_0_[7]\,
      I2 => \axi_awlen_reg_n_0_[6]\,
      I3 => \axi_awaddr_reg_n_0_[8]\,
      O => \axi_awaddr[8]_i_10_n_0\
    );
\axi_awaddr[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => \axi_awaddr_reg_n_0_[6]\,
      I2 => \axi_awlen_reg_n_0_[5]\,
      I3 => \axi_awaddr_reg_n_0_[7]\,
      O => \axi_awaddr[8]_i_11_n_0\
    );
\axi_awaddr[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => \axi_awlen_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[6]\,
      O => \axi_awaddr[8]_i_12_n_0\
    );
\axi_awaddr[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => \axi_awlen_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[7]\,
      I3 => \axi_awlen_reg_n_0_[5]\,
      O => \axi_awaddr[8]_i_13_n_0\
    );
\axi_awaddr[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awlen_reg_n_0_[0]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[8]_i_14_n_0\
    );
\axi_awaddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => \axi_awaddr_reg_n_0_[6]\,
      O => \axi_awaddr[8]_i_2_n_0\
    );
\axi_awaddr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => axi_awburst(0),
      I1 => \axi_awaddr[8]_i_5_n_0\,
      I2 => \axi_awaddr_reg_n_0_[9]\,
      I3 => \axi_awlen_reg_n_0_[7]\,
      I4 => \axi_awaddr_reg_n_0_[8]\,
      I5 => \axi_awlen_reg_n_0_[6]\,
      O => \axi_awaddr[8]_i_3_n_0\
    );
\axi_awaddr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \axi_awaddr[8]_i_13_n_0\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awlen_reg_n_0_[2]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => \axi_awlen_reg_n_0_[3]\,
      I5 => \axi_awaddr[8]_i_14_n_0\,
      O => \axi_awaddr[8]_i_5_n_0\
    );
\axi_awaddr[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => \axi_awlen_reg_n_0_[5]\,
      O => \axi_awaddr[8]_i_6_n_0\
    );
\axi_awaddr[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => \axi_awlen_reg_n_0_[4]\,
      O => \axi_awaddr[8]_i_7_n_0\
    );
\axi_awaddr[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => \axi_awlen_reg_n_0_[3]\,
      O => \axi_awaddr[8]_i_8_n_0\
    );
\axi_awaddr[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => \axi_awaddr_reg_n_0_[8]\,
      I2 => \axi_awlen_reg_n_0_[7]\,
      I3 => \axi_awaddr_reg_n_0_[9]\,
      O => \axi_awaddr[8]_i_9_n_0\
    );
\axi_awaddr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => axi_awburst(0),
      I1 => axi_awburst(1),
      I2 => \^axi_wready_reg_0\,
      I3 => s00_axi_wvalid,
      I4 => axi_awaddr3,
      I5 => p_9_in,
      O => \axi_awaddr[9]_i_1_n_0\
    );
\axi_awaddr[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => axi_awlen_cntr_reg(5),
      I1 => \axi_awlen_reg_n_0_[5]\,
      I2 => \axi_awlen_reg_n_0_[4]\,
      I3 => axi_awlen_cntr_reg(4),
      O => \axi_awaddr[9]_i_10_n_0\
    );
\axi_awaddr[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => axi_awlen_cntr_reg(3),
      I1 => \axi_awlen_reg_n_0_[3]\,
      I2 => \axi_awlen_reg_n_0_[2]\,
      I3 => axi_awlen_cntr_reg(2),
      O => \axi_awaddr[9]_i_11_n_0\
    );
\axi_awaddr[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => axi_awlen_cntr_reg(1),
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => axi_awlen_cntr_reg(0),
      O => \axi_awaddr[9]_i_12_n_0\
    );
\axi_awaddr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s00_axi_awaddr(7),
      I1 => \^axi_awv_awr_flag\,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \axi_awaddr[9]_i_4_n_0\,
      O => p_2_in(9)
    );
\axi_awaddr[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \axi_awaddr[8]_i_2_n_0\,
      I1 => \axi_awaddr_reg_n_0_[8]\,
      I2 => \axi_awaddr_reg_n_0_[9]\,
      I3 => \axi_awaddr[8]_i_3_n_0\,
      I4 => axi_awaddr0(9),
      O => \axi_awaddr[9]_i_4_n_0\
    );
\axi_awaddr[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      I3 => \axi_awlen_reg_n_0_[7]\,
      O => \axi_awaddr[9]_i_5_n_0\
    );
\axi_awaddr[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => axi_awlen_cntr_reg(5),
      I3 => \axi_awlen_reg_n_0_[5]\,
      O => \axi_awaddr[9]_i_6_n_0\
    );
\axi_awaddr[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => axi_awlen_cntr_reg(3),
      I3 => \axi_awlen_reg_n_0_[3]\,
      O => \axi_awaddr[9]_i_7_n_0\
    );
\axi_awaddr[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[9]_i_8_n_0\
    );
\axi_awaddr[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => axi_awlen_cntr_reg(7),
      I1 => \axi_awlen_reg_n_0_[7]\,
      I2 => \axi_awlen_reg_n_0_[6]\,
      I3 => axi_awlen_cntr_reg(6),
      O => \axi_awaddr[9]_i_9_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(2),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(3),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(4),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(5),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_awaddr_reg[5]_i_3_n_0\,
      CO(2) => \axi_awaddr_reg[5]_i_3_n_1\,
      CO(1) => \axi_awaddr_reg[5]_i_3_n_2\,
      CO(0) => \axi_awaddr_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \axi_awaddr[5]_i_4_n_0\,
      DI(2) => \axi_awaddr[5]_i_5_n_0\,
      DI(1) => \axi_awaddr[5]_i_6_n_0\,
      DI(0) => '0',
      O(3 downto 0) => axi_awaddr0(5 downto 2),
      S(3) => \axi_awaddr[5]_i_7_n_0\,
      S(2) => \axi_awaddr[5]_i_8_n_0\,
      S(1) => \axi_awaddr[5]_i_9_n_0\,
      S(0) => \axi_awaddr[5]_i_10_n_0\
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(6),
      Q => \axi_awaddr_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(7),
      Q => \axi_awaddr_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(8),
      Q => \axi_awaddr_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_awaddr_reg[5]_i_3_n_0\,
      CO(3) => \NLW_axi_awaddr_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \axi_awaddr_reg[8]_i_4_n_1\,
      CO(1) => \axi_awaddr_reg[8]_i_4_n_2\,
      CO(0) => \axi_awaddr_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \axi_awaddr[8]_i_6_n_0\,
      DI(1) => \axi_awaddr[8]_i_7_n_0\,
      DI(0) => \axi_awaddr[8]_i_8_n_0\,
      O(3 downto 0) => axi_awaddr0(9 downto 6),
      S(3) => \axi_awaddr[8]_i_9_n_0\,
      S(2) => \axi_awaddr[8]_i_10_n_0\,
      S(1) => \axi_awaddr[8]_i_11_n_0\,
      S(0) => \axi_awaddr[8]_i_12_n_0\
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[9]_i_1_n_0\,
      D => p_2_in(9),
      Q => \axi_awaddr_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_awaddr3,
      CO(2) => \axi_awaddr_reg[9]_i_3_n_1\,
      CO(1) => \axi_awaddr_reg[9]_i_3_n_2\,
      CO(0) => \axi_awaddr_reg[9]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \axi_awaddr[9]_i_5_n_0\,
      DI(2) => \axi_awaddr[9]_i_6_n_0\,
      DI(1) => \axi_awaddr[9]_i_7_n_0\,
      DI(0) => \axi_awaddr[9]_i_8_n_0\,
      O(3 downto 0) => \NLW_axi_awaddr_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_awaddr[9]_i_9_n_0\,
      S(2) => \axi_awaddr[9]_i_10_n_0\,
      S(1) => \axi_awaddr[9]_i_11_n_0\,
      S(0) => \axi_awaddr[9]_i_12_n_0\
    );
\axi_awburst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^axi_awv_awr_flag\,
      I1 => s00_axi_awvalid,
      I2 => \^axi_awready_reg_0\,
      O => p_9_in
    );
\axi_awburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(0),
      Q => axi_awburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_awburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(1),
      Q => axi_awburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_awlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      O => \axi_awlen_cntr[0]_i_1_n_0\
    );
\axi_awlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      O => \plusOp__0\(1)
    );
\axi_awlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(2),
      O => \plusOp__0\(2)
    );
\axi_awlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_awlen_cntr_reg(1),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(2),
      I3 => axi_awlen_cntr_reg(3),
      O => \plusOp__0\(3)
    );
\axi_awlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(2),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(3),
      I4 => axi_awlen_cntr_reg(4),
      O => \plusOp__0\(4)
    );
\axi_awlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(3),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(0),
      I3 => axi_awlen_cntr_reg(2),
      I4 => axi_awlen_cntr_reg(4),
      I5 => axi_awlen_cntr_reg(5),
      O => \plusOp__0\(5)
    );
\axi_awlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      O => \plusOp__0\(6)
    );
\axi_awlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => s00_axi_awvalid,
      I2 => \^axi_awv_awr_flag\,
      I3 => s00_axi_aresetn,
      O => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => axi_awaddr3,
      O => \axi_awlen_cntr[7]_i_2_n_0\
    );
\axi_awlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      O => \plusOp__0\(7)
    );
\axi_awlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(5),
      I1 => axi_awlen_cntr_reg(3),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(0),
      I4 => axi_awlen_cntr_reg(2),
      I5 => axi_awlen_cntr_reg(4),
      O => \axi_awlen_cntr[7]_i_4_n_0\
    );
\axi_awlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \axi_awlen_cntr[0]_i_1_n_0\,
      Q => axi_awlen_cntr_reg(0),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(1),
      Q => axi_awlen_cntr_reg(1),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(2),
      Q => axi_awlen_cntr_reg(2),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(3),
      Q => axi_awlen_cntr_reg(3),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(4),
      Q => axi_awlen_cntr_reg(4),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(5),
      Q => axi_awlen_cntr_reg(5),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(6),
      Q => axi_awlen_cntr_reg(6),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awlen_cntr[7]_i_2_n_0\,
      D => \plusOp__0\(7),
      Q => axi_awlen_cntr_reg(7),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(0),
      Q => \axi_awlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(1),
      Q => \axi_awlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(2),
      Q => \axi_awlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(3),
      Q => \axi_awlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(4),
      Q => \axi_awlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(5),
      Q => \axi_awlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(6),
      Q => \axi_awlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(7),
      Q => \axi_awlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_reg_1,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_awv_awr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awv_awr_flag_reg_0,
      Q => \^axi_awv_awr_flag\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_reg_0,
      Q => s00_axi_bvalid,
      R => axi_awready_i_1_n_0
    );
axi_rlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055040000"
    )
        port map (
      I0 => axi_araddr1,
      I1 => \^s00_axi_rlast\,
      I2 => s00_axi_rready,
      I3 => axi_rlast0,
      I4 => s00_axi_aresetn,
      I5 => axi_araddr11_out,
      O => axi_rlast_i_1_n_0
    );
axi_rlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004100"
    )
        port map (
      I0 => axi_arready_i_3_n_0,
      I1 => axi_arlen_cntr_reg(6),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => \^axi_arv_arr_flag\,
      I4 => \^s00_axi_rlast\,
      I5 => axi_arready_i_4_n_0,
      O => axi_rlast0
    );
axi_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rlast_i_1_n_0,
      Q => \^s00_axi_rlast\,
      R => '0'
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_reg_1,
      Q => \^axi_rvalid_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_reg_1,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\counter_PWM[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => counter_PWM_reg(17),
      I1 => counter_PWM_reg(15),
      I2 => counter_PWM_reg(16),
      I3 => counter_PWM_reg(14),
      I4 => \counter_PWM[0]_i_3_n_0\,
      O => clear
    );
\counter_PWM[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFEEEEEEEE"
    )
        port map (
      I0 => counter_PWM_reg(13),
      I1 => counter_PWM_reg(12),
      I2 => counter_PWM_reg(10),
      I3 => counter_PWM_reg(9),
      I4 => \counter_PWM[0]_i_5_n_0\,
      I5 => counter_PWM_reg(11),
      O => \counter_PWM[0]_i_3_n_0\
    );
\counter_PWM[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_PWM_reg(0),
      O => \counter_PWM[0]_i_4_n_0\
    );
\counter_PWM[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => counter_PWM_reg(8),
      I1 => counter_PWM_reg(4),
      I2 => counter_PWM_reg(5),
      I3 => counter_PWM_reg(7),
      I4 => counter_PWM_reg(6),
      O => \counter_PWM[0]_i_5_n_0\
    );
\counter_PWM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[0]_i_2_n_7\,
      Q => counter_PWM_reg(0),
      R => clear
    );
\counter_PWM_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_PWM_reg[0]_i_2_n_0\,
      CO(2) => \counter_PWM_reg[0]_i_2_n_1\,
      CO(1) => \counter_PWM_reg[0]_i_2_n_2\,
      CO(0) => \counter_PWM_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_PWM_reg[0]_i_2_n_4\,
      O(2) => \counter_PWM_reg[0]_i_2_n_5\,
      O(1) => \counter_PWM_reg[0]_i_2_n_6\,
      O(0) => \counter_PWM_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_PWM_reg(3 downto 1),
      S(0) => \counter_PWM[0]_i_4_n_0\
    );
\counter_PWM_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[8]_i_1_n_5\,
      Q => counter_PWM_reg(10),
      R => clear
    );
\counter_PWM_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[8]_i_1_n_4\,
      Q => counter_PWM_reg(11),
      R => clear
    );
\counter_PWM_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[12]_i_1_n_7\,
      Q => counter_PWM_reg(12),
      R => clear
    );
\counter_PWM_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_PWM_reg[8]_i_1_n_0\,
      CO(3) => \counter_PWM_reg[12]_i_1_n_0\,
      CO(2) => \counter_PWM_reg[12]_i_1_n_1\,
      CO(1) => \counter_PWM_reg[12]_i_1_n_2\,
      CO(0) => \counter_PWM_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_PWM_reg[12]_i_1_n_4\,
      O(2) => \counter_PWM_reg[12]_i_1_n_5\,
      O(1) => \counter_PWM_reg[12]_i_1_n_6\,
      O(0) => \counter_PWM_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter_PWM_reg(15 downto 12)
    );
\counter_PWM_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[12]_i_1_n_6\,
      Q => counter_PWM_reg(13),
      R => clear
    );
\counter_PWM_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[12]_i_1_n_5\,
      Q => counter_PWM_reg(14),
      R => clear
    );
\counter_PWM_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[12]_i_1_n_4\,
      Q => counter_PWM_reg(15),
      R => clear
    );
\counter_PWM_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[16]_i_1_n_7\,
      Q => counter_PWM_reg(16),
      R => clear
    );
\counter_PWM_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_PWM_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_counter_PWM_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \counter_PWM_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_counter_PWM_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \counter_PWM_reg[16]_i_1_n_6\,
      O(0) => \counter_PWM_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => counter_PWM_reg(17 downto 16)
    );
\counter_PWM_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[16]_i_1_n_6\,
      Q => counter_PWM_reg(17),
      R => clear
    );
\counter_PWM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[0]_i_2_n_6\,
      Q => counter_PWM_reg(1),
      R => clear
    );
\counter_PWM_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[0]_i_2_n_5\,
      Q => counter_PWM_reg(2),
      R => clear
    );
\counter_PWM_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[0]_i_2_n_4\,
      Q => counter_PWM_reg(3),
      R => clear
    );
\counter_PWM_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[4]_i_1_n_7\,
      Q => counter_PWM_reg(4),
      R => clear
    );
\counter_PWM_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_PWM_reg[0]_i_2_n_0\,
      CO(3) => \counter_PWM_reg[4]_i_1_n_0\,
      CO(2) => \counter_PWM_reg[4]_i_1_n_1\,
      CO(1) => \counter_PWM_reg[4]_i_1_n_2\,
      CO(0) => \counter_PWM_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_PWM_reg[4]_i_1_n_4\,
      O(2) => \counter_PWM_reg[4]_i_1_n_5\,
      O(1) => \counter_PWM_reg[4]_i_1_n_6\,
      O(0) => \counter_PWM_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_PWM_reg(7 downto 4)
    );
\counter_PWM_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[4]_i_1_n_6\,
      Q => counter_PWM_reg(5),
      R => clear
    );
\counter_PWM_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[4]_i_1_n_5\,
      Q => counter_PWM_reg(6),
      R => clear
    );
\counter_PWM_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[4]_i_1_n_4\,
      Q => counter_PWM_reg(7),
      R => clear
    );
\counter_PWM_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[8]_i_1_n_7\,
      Q => counter_PWM_reg(8),
      R => clear
    );
\counter_PWM_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_PWM_reg[4]_i_1_n_0\,
      CO(3) => \counter_PWM_reg[8]_i_1_n_0\,
      CO(2) => \counter_PWM_reg[8]_i_1_n_1\,
      CO(1) => \counter_PWM_reg[8]_i_1_n_2\,
      CO(0) => \counter_PWM_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_PWM_reg[8]_i_1_n_4\,
      O(2) => \counter_PWM_reg[8]_i_1_n_5\,
      O(1) => \counter_PWM_reg[8]_i_1_n_6\,
      O(0) => \counter_PWM_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_PWM_reg(11 downto 8)
    );
\counter_PWM_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_PWM_reg[8]_i_1_n_6\,
      Q => counter_PWM_reg(9),
      R => clear
    );
\counter_rgb[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_i_1_n_0\
    );
\counter_rgb[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1_n_0\
    );
\counter_rgb[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__0_n_0\
    );
\counter_rgb[0]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__1_n_0\
    );
\counter_rgb[0]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__2_n_0\
    );
\counter_rgb[0]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__3_n_0\
    );
\counter_rgb[0]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__4_n_0\
    );
\counter_rgb[0]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__5_n_0\
    );
\counter_rgb[0]_rep_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__6_n_0\
    );
\counter_rgb[0]_rep_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \counter_rgb[31]_i_1_n_0\,
      I1 => counter_rgb,
      I2 => \counter_rgb_reg[0]_rep__7_n_0\,
      O => \counter_rgb[0]_rep_i_1__7_n_0\
    );
\counter_rgb[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \counter_rgb[31]_i_4_n_0\,
      I1 => \counter_rgb[31]_i_5_n_0\,
      I2 => \counter_rgb[31]_i_6_n_0\,
      I3 => \counter_rgb[31]_i_7_n_0\,
      I4 => \counter_rgb[31]_i_8_n_0\,
      I5 => \counter_rgb[31]_i_9_n_0\,
      O => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(31),
      I1 => cronometer_reg(30),
      O => \counter_rgb[31]_i_11_n_0\
    );
\counter_rgb[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(29),
      I1 => cronometer_reg(28),
      O => \counter_rgb[31]_i_12_n_0\
    );
\counter_rgb[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[13]\,
      I1 => \counter_rgb_reg_n_0_[12]\,
      O => \counter_rgb[31]_i_13_n_0\
    );
\counter_rgb[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[19]\,
      I1 => \counter_rgb_reg_n_0_[18]\,
      O => \counter_rgb[31]_i_14_n_0\
    );
\counter_rgb[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[29]\,
      I1 => \counter_rgb_reg_n_0_[28]\,
      O => \counter_rgb[31]_i_15_n_0\
    );
\counter_rgb[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[21]\,
      I1 => \counter_rgb_reg_n_0_[20]\,
      O => \counter_rgb[31]_i_16_n_0\
    );
\counter_rgb[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \counter_rgb_reg[4]_rep_n_0\,
      I1 => \counter_rgb_reg_n_0_[5]\,
      O => \counter_rgb[31]_i_17_n_0\
    );
\counter_rgb[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[6]\,
      I1 => \counter_rgb_reg_n_0_[7]\,
      I2 => \counter_rgb[31]_i_26_n_0\,
      I3 => \counter_rgb[31]_i_27_n_0\,
      I4 => \counter_rgb_reg_n_0_[8]\,
      I5 => \counter_rgb_reg_n_0_[9]\,
      O => \counter_rgb[31]_i_18_n_0\
    );
\counter_rgb[31]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(23),
      O => \counter_rgb[31]_i_20_n_0\
    );
\counter_rgb[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cronometer_reg(21),
      I1 => cronometer_reg(20),
      O => \counter_rgb[31]_i_21_n_0\
    );
\counter_rgb[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(27),
      I1 => cronometer_reg(26),
      O => \counter_rgb[31]_i_22_n_0\
    );
\counter_rgb[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(25),
      I1 => cronometer_reg(24),
      O => \counter_rgb[31]_i_23_n_0\
    );
\counter_rgb[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cronometer_reg(23),
      I1 => cronometer_reg(22),
      O => \counter_rgb[31]_i_24_n_0\
    );
\counter_rgb[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cronometer_reg(20),
      I1 => cronometer_reg(21),
      O => \counter_rgb[31]_i_25_n_0\
    );
\counter_rgb[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[23]\,
      I1 => \counter_rgb_reg_n_0_[22]\,
      O => \counter_rgb[31]_i_26_n_0\
    );
\counter_rgb[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[15]\,
      I1 => \counter_rgb_reg_n_0_[14]\,
      O => \counter_rgb[31]_i_27_n_0\
    );
\counter_rgb[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cronometer_reg(19),
      I1 => cronometer_reg(18),
      O => \counter_rgb[31]_i_29_n_0\
    );
\counter_rgb[31]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(17),
      O => \counter_rgb[31]_i_30_n_0\
    );
\counter_rgb[31]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(15),
      O => \counter_rgb[31]_i_31_n_0\
    );
\counter_rgb[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cronometer_reg(13),
      I1 => cronometer_reg(12),
      O => \counter_rgb[31]_i_32_n_0\
    );
\counter_rgb[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cronometer_reg(18),
      I1 => cronometer_reg(19),
      O => \counter_rgb[31]_i_33_n_0\
    );
\counter_rgb[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cronometer_reg(17),
      I1 => cronometer_reg(16),
      O => \counter_rgb[31]_i_34_n_0\
    );
\counter_rgb[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cronometer_reg(15),
      I1 => cronometer_reg(14),
      O => \counter_rgb[31]_i_35_n_0\
    );
\counter_rgb[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cronometer_reg(12),
      I1 => cronometer_reg(13),
      O => \counter_rgb[31]_i_36_n_0\
    );
\counter_rgb[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cronometer_reg(11),
      I1 => cronometer_reg(10),
      O => \counter_rgb[31]_i_37_n_0\
    );
\counter_rgb[31]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(5),
      O => \counter_rgb[31]_i_38_n_0\
    );
\counter_rgb[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cronometer_reg(10),
      I1 => cronometer_reg(11),
      O => \counter_rgb[31]_i_39_n_0\
    );
\counter_rgb[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[2]\,
      I1 => \counter_rgb_reg[0]_rep__2_n_0\,
      I2 => \counter_rgb_reg[1]_rep__0_n_0\,
      I3 => \counter_rgb_reg_n_0_[3]\,
      I4 => \counter_rgb[31]_i_13_n_0\,
      I5 => \counter_rgb[31]_i_14_n_0\,
      O => \counter_rgb[31]_i_4_n_0\
    );
\counter_rgb[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(9),
      I1 => cronometer_reg(8),
      O => \counter_rgb[31]_i_40_n_0\
    );
\counter_rgb[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cronometer_reg(7),
      I1 => cronometer_reg(6),
      O => \counter_rgb[31]_i_41_n_0\
    );
\counter_rgb[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cronometer_reg(5),
      I1 => cronometer_reg(4),
      O => \counter_rgb[31]_i_42_n_0\
    );
\counter_rgb[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[25]\,
      I1 => \counter_rgb_reg_n_0_[24]\,
      O => \counter_rgb[31]_i_5_n_0\
    );
\counter_rgb[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[27]\,
      I1 => \counter_rgb_reg_n_0_[26]\,
      O => \counter_rgb[31]_i_6_n_0\
    );
\counter_rgb[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[11]\,
      I1 => \counter_rgb_reg_n_0_[10]\,
      O => \counter_rgb[31]_i_7_n_0\
    );
\counter_rgb[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_rgb_reg_n_0_[17]\,
      I1 => \counter_rgb_reg_n_0_[16]\,
      O => \counter_rgb[31]_i_8_n_0\
    );
\counter_rgb[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \counter_rgb[31]_i_15_n_0\,
      I1 => \counter_rgb[31]_i_16_n_0\,
      I2 => \counter_rgb[31]_i_17_n_0\,
      I3 => \counter_rgb_reg_n_0_[30]\,
      I4 => \counter_rgb_reg_n_0_[31]\,
      I5 => \counter_rgb[31]_i_18_n_0\,
      O => \counter_rgb[31]_i_9_n_0\
    );
\counter_rgb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg[0]_rep__7_n_0\,
      Q => counter_rgb_out(0),
      R => '0'
    );
\counter_rgb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[10]\,
      Q => counter_rgb_out(10),
      R => '0'
    );
\counter_rgb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[11]\,
      Q => counter_rgb_out(11),
      R => '0'
    );
\counter_rgb_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[12]\,
      Q => counter_rgb_out(12),
      R => '0'
    );
\counter_rgb_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[13]\,
      Q => counter_rgb_out(13),
      R => '0'
    );
\counter_rgb_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[14]\,
      Q => counter_rgb_out(14),
      R => '0'
    );
\counter_rgb_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[15]\,
      Q => counter_rgb_out(15),
      R => '0'
    );
\counter_rgb_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[16]\,
      Q => counter_rgb_out(16),
      R => '0'
    );
\counter_rgb_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[17]\,
      Q => counter_rgb_out(17),
      R => '0'
    );
\counter_rgb_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[18]\,
      Q => counter_rgb_out(18),
      R => '0'
    );
\counter_rgb_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[19]\,
      Q => counter_rgb_out(19),
      R => '0'
    );
\counter_rgb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg[1]_rep_n_0\,
      Q => counter_rgb_out(1),
      R => '0'
    );
\counter_rgb_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[20]\,
      Q => counter_rgb_out(20),
      R => '0'
    );
\counter_rgb_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[21]\,
      Q => counter_rgb_out(21),
      R => '0'
    );
\counter_rgb_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[22]\,
      Q => counter_rgb_out(22),
      R => '0'
    );
\counter_rgb_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[23]\,
      Q => counter_rgb_out(23),
      R => '0'
    );
\counter_rgb_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[24]\,
      Q => counter_rgb_out(24),
      R => '0'
    );
\counter_rgb_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[25]\,
      Q => counter_rgb_out(25),
      R => '0'
    );
\counter_rgb_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[26]\,
      Q => counter_rgb_out(26),
      R => '0'
    );
\counter_rgb_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[27]\,
      Q => counter_rgb_out(27),
      R => '0'
    );
\counter_rgb_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[28]\,
      Q => counter_rgb_out(28),
      R => '0'
    );
\counter_rgb_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[29]\,
      Q => counter_rgb_out(29),
      R => '0'
    );
\counter_rgb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[2]\,
      Q => counter_rgb_out(2),
      R => '0'
    );
\counter_rgb_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[30]\,
      Q => counter_rgb_out(30),
      R => '0'
    );
\counter_rgb_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[31]\,
      Q => counter_rgb_out(31),
      R => '0'
    );
\counter_rgb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[3]\,
      Q => counter_rgb_out(3),
      R => '0'
    );
\counter_rgb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[4]\,
      Q => counter_rgb_out(4),
      R => '0'
    );
\counter_rgb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[5]\,
      Q => counter_rgb_out(5),
      R => '0'
    );
\counter_rgb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[6]\,
      Q => counter_rgb_out(6),
      R => '0'
    );
\counter_rgb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[7]\,
      Q => counter_rgb_out(7),
      R => '0'
    );
\counter_rgb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[8]\,
      Q => counter_rgb_out(8),
      R => '0'
    );
\counter_rgb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \counter_rgb_reg_n_0_[9]\,
      Q => counter_rgb_out(9),
      R => '0'
    );
\counter_rgb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_i_1_n_0\,
      Q => \counter_rgb_reg_n_0_[0]\,
      R => '0'
    );
\counter_rgb_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1_n_0\,
      Q => \counter_rgb_reg[0]_rep_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__0_n_0\,
      Q => \counter_rgb_reg[0]_rep__0_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__1_n_0\,
      Q => \counter_rgb_reg[0]_rep__1_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__2_n_0\,
      Q => \counter_rgb_reg[0]_rep__2_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__3_n_0\,
      Q => \counter_rgb_reg[0]_rep__3_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__4_n_0\,
      Q => \counter_rgb_reg[0]_rep__4_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__5_n_0\,
      Q => \counter_rgb_reg[0]_rep__5_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__6_n_0\,
      Q => \counter_rgb_reg[0]_rep__6_n_0\,
      R => '0'
    );
\counter_rgb_reg[0]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \counter_rgb[0]_rep_i_1__7_n_0\,
      Q => \counter_rgb_reg[0]_rep__7_n_0\,
      R => '0'
    );
\counter_rgb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(10),
      Q => \counter_rgb_reg_n_0_[10]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(11),
      Q => \counter_rgb_reg_n_0_[11]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(12),
      Q => \counter_rgb_reg_n_0_[12]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[8]_i_1_n_0\,
      CO(3) => \counter_rgb_reg[12]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[12]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[12]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \counter_rgb_reg_n_0_[12]\,
      S(2) => \counter_rgb_reg_n_0_[11]\,
      S(1) => \counter_rgb_reg_n_0_[10]\,
      S(0) => \counter_rgb_reg_n_0_[9]\
    );
\counter_rgb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(13),
      Q => \counter_rgb_reg_n_0_[13]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(14),
      Q => \counter_rgb_reg_n_0_[14]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(15),
      Q => \counter_rgb_reg_n_0_[15]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(16),
      Q => \counter_rgb_reg_n_0_[16]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[12]_i_1_n_0\,
      CO(3) => \counter_rgb_reg[16]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[16]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[16]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \counter_rgb_reg_n_0_[16]\,
      S(2) => \counter_rgb_reg_n_0_[15]\,
      S(1) => \counter_rgb_reg_n_0_[14]\,
      S(0) => \counter_rgb_reg_n_0_[13]\
    );
\counter_rgb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(17),
      Q => \counter_rgb_reg_n_0_[17]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(18),
      Q => \counter_rgb_reg_n_0_[18]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(19),
      Q => \counter_rgb_reg_n_0_[19]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg_n_0_[1]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__0_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__1_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__2_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__3_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__4_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__5_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[1]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(1),
      Q => \counter_rgb_reg[1]_rep__6_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(20),
      Q => \counter_rgb_reg_n_0_[20]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[16]_i_1_n_0\,
      CO(3) => \counter_rgb_reg[20]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[20]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[20]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \counter_rgb_reg_n_0_[20]\,
      S(2) => \counter_rgb_reg_n_0_[19]\,
      S(1) => \counter_rgb_reg_n_0_[18]\,
      S(0) => \counter_rgb_reg_n_0_[17]\
    );
\counter_rgb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(21),
      Q => \counter_rgb_reg_n_0_[21]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(22),
      Q => \counter_rgb_reg_n_0_[22]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(23),
      Q => \counter_rgb_reg_n_0_[23]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(24),
      Q => \counter_rgb_reg_n_0_[24]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[20]_i_1_n_0\,
      CO(3) => \counter_rgb_reg[24]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[24]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[24]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \counter_rgb_reg_n_0_[24]\,
      S(2) => \counter_rgb_reg_n_0_[23]\,
      S(1) => \counter_rgb_reg_n_0_[22]\,
      S(0) => \counter_rgb_reg_n_0_[21]\
    );
\counter_rgb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(25),
      Q => \counter_rgb_reg_n_0_[25]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(26),
      Q => \counter_rgb_reg_n_0_[26]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(27),
      Q => \counter_rgb_reg_n_0_[27]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(28),
      Q => \counter_rgb_reg_n_0_[28]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[24]_i_1_n_0\,
      CO(3) => \counter_rgb_reg[28]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[28]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[28]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \counter_rgb_reg_n_0_[28]\,
      S(2) => \counter_rgb_reg_n_0_[27]\,
      S(1) => \counter_rgb_reg_n_0_[26]\,
      S(0) => \counter_rgb_reg_n_0_[25]\
    );
\counter_rgb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(29),
      Q => \counter_rgb_reg_n_0_[29]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(2),
      Q => \counter_rgb_reg_n_0_[2]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(2),
      Q => \counter_rgb_reg[2]_rep_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(2),
      Q => \counter_rgb_reg[2]_rep__0_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(2),
      Q => \counter_rgb_reg[2]_rep__1_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(30),
      Q => \counter_rgb_reg_n_0_[30]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(31),
      Q => \counter_rgb_reg_n_0_[31]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[31]_i_19_n_0\,
      CO(3) => \counter_rgb_reg[31]_i_10_n_0\,
      CO(2) => \counter_rgb_reg[31]_i_10_n_1\,
      CO(1) => \counter_rgb_reg[31]_i_10_n_2\,
      CO(0) => \counter_rgb_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \counter_rgb[31]_i_20_n_0\,
      DI(0) => \counter_rgb[31]_i_21_n_0\,
      O(3 downto 0) => \NLW_counter_rgb_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_rgb[31]_i_22_n_0\,
      S(2) => \counter_rgb[31]_i_23_n_0\,
      S(1) => \counter_rgb[31]_i_24_n_0\,
      S(0) => \counter_rgb[31]_i_25_n_0\
    );
\counter_rgb_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[31]_i_28_n_0\,
      CO(3) => \counter_rgb_reg[31]_i_19_n_0\,
      CO(2) => \counter_rgb_reg[31]_i_19_n_1\,
      CO(1) => \counter_rgb_reg[31]_i_19_n_2\,
      CO(0) => \counter_rgb_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \counter_rgb[31]_i_29_n_0\,
      DI(2) => \counter_rgb[31]_i_30_n_0\,
      DI(1) => \counter_rgb[31]_i_31_n_0\,
      DI(0) => \counter_rgb[31]_i_32_n_0\,
      O(3 downto 0) => \NLW_counter_rgb_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_rgb[31]_i_33_n_0\,
      S(2) => \counter_rgb[31]_i_34_n_0\,
      S(1) => \counter_rgb[31]_i_35_n_0\,
      S(0) => \counter_rgb[31]_i_36_n_0\
    );
\counter_rgb_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[31]_i_10_n_0\,
      CO(3 downto 2) => \NLW_counter_rgb_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cronometer1,
      CO(0) => \counter_rgb_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => cronometer_reg(31),
      DI(0) => '0',
      O(3) => \NLW_counter_rgb_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => counter_rgb,
      O(1 downto 0) => \NLW_counter_rgb_reg[31]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \counter_rgb[31]_i_11_n_0\,
      S(0) => \counter_rgb[31]_i_12_n_0\
    );
\counter_rgb_reg[31]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_rgb_reg[31]_i_28_n_0\,
      CO(2) => \counter_rgb_reg[31]_i_28_n_1\,
      CO(1) => \counter_rgb_reg[31]_i_28_n_2\,
      CO(0) => \counter_rgb_reg[31]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \counter_rgb[31]_i_37_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \counter_rgb[31]_i_38_n_0\,
      O(3 downto 0) => \NLW_counter_rgb_reg[31]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_rgb[31]_i_39_n_0\,
      S(2) => \counter_rgb[31]_i_40_n_0\,
      S(1) => \counter_rgb[31]_i_41_n_0\,
      S(0) => \counter_rgb[31]_i_42_n_0\
    );
\counter_rgb_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_counter_rgb_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_rgb_reg[31]_i_3_n_2\,
      CO(0) => \counter_rgb_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_rgb_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \counter_rgb_reg_n_0_[31]\,
      S(1) => \counter_rgb_reg_n_0_[30]\,
      S(0) => \counter_rgb_reg_n_0_[29]\
    );
\counter_rgb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(3),
      Q => \counter_rgb_reg_n_0_[3]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(3),
      Q => \counter_rgb_reg[3]_rep_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(3),
      Q => \counter_rgb_reg[3]_rep__0_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(4),
      Q => \counter_rgb_reg_n_0_[4]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_rgb_reg[4]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[4]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[4]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[4]_i_1_n_3\,
      CYINIT => \counter_rgb_reg[0]_rep__2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \counter_rgb_reg[4]_rep_n_0\,
      S(2) => \counter_rgb_reg_n_0_[3]\,
      S(1) => \counter_rgb_reg_n_0_[2]\,
      S(0) => \counter_rgb_reg[1]_rep__0_n_0\
    );
\counter_rgb_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(4),
      Q => \counter_rgb_reg[4]_rep_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(4),
      Q => \counter_rgb_reg[4]_rep__0_n_0\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(5),
      Q => \counter_rgb_reg_n_0_[5]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(6),
      Q => \counter_rgb_reg_n_0_[6]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(7),
      Q => \counter_rgb_reg_n_0_[7]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(8),
      Q => \counter_rgb_reg_n_0_[8]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\counter_rgb_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_rgb_reg[4]_i_1_n_0\,
      CO(3) => \counter_rgb_reg[8]_i_1_n_0\,
      CO(2) => \counter_rgb_reg[8]_i_1_n_1\,
      CO(1) => \counter_rgb_reg[8]_i_1_n_2\,
      CO(0) => \counter_rgb_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \counter_rgb_reg_n_0_[8]\,
      S(2) => \counter_rgb_reg_n_0_[7]\,
      S(1) => \counter_rgb_reg_n_0_[6]\,
      S(0) => \counter_rgb_reg_n_0_[5]\
    );
\counter_rgb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => counter_rgb,
      D => data0(9),
      Q => \counter_rgb_reg_n_0_[9]\,
      R => \counter_rgb[31]_i_1_n_0\
    );
\cronometer[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cronometer_reg_n_0_[0]\,
      O => \cronometer[0]_i_2_n_0\
    );
\cronometer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[0]_i_1_n_7\,
      Q => \cronometer_reg_n_0_[0]\,
      R => counter_rgb
    );
\cronometer_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cronometer_reg[0]_i_1_n_0\,
      CO(2) => \cronometer_reg[0]_i_1_n_1\,
      CO(1) => \cronometer_reg[0]_i_1_n_2\,
      CO(0) => \cronometer_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cronometer_reg[0]_i_1_n_4\,
      O(2) => \cronometer_reg[0]_i_1_n_5\,
      O(1) => \cronometer_reg[0]_i_1_n_6\,
      O(0) => \cronometer_reg[0]_i_1_n_7\,
      S(3) => \cronometer_reg_n_0_[3]\,
      S(2) => \cronometer_reg_n_0_[2]\,
      S(1) => \cronometer_reg_n_0_[1]\,
      S(0) => \cronometer[0]_i_2_n_0\
    );
\cronometer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[8]_i_1_n_5\,
      Q => cronometer_reg(10),
      R => counter_rgb
    );
\cronometer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[8]_i_1_n_4\,
      Q => cronometer_reg(11),
      R => counter_rgb
    );
\cronometer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[12]_i_1_n_7\,
      Q => cronometer_reg(12),
      R => counter_rgb
    );
\cronometer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[8]_i_1_n_0\,
      CO(3) => \cronometer_reg[12]_i_1_n_0\,
      CO(2) => \cronometer_reg[12]_i_1_n_1\,
      CO(1) => \cronometer_reg[12]_i_1_n_2\,
      CO(0) => \cronometer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[12]_i_1_n_4\,
      O(2) => \cronometer_reg[12]_i_1_n_5\,
      O(1) => \cronometer_reg[12]_i_1_n_6\,
      O(0) => \cronometer_reg[12]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(15 downto 12)
    );
\cronometer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[12]_i_1_n_6\,
      Q => cronometer_reg(13),
      R => counter_rgb
    );
\cronometer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[12]_i_1_n_5\,
      Q => cronometer_reg(14),
      R => counter_rgb
    );
\cronometer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[12]_i_1_n_4\,
      Q => cronometer_reg(15),
      R => counter_rgb
    );
\cronometer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[16]_i_1_n_7\,
      Q => cronometer_reg(16),
      R => counter_rgb
    );
\cronometer_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[12]_i_1_n_0\,
      CO(3) => \cronometer_reg[16]_i_1_n_0\,
      CO(2) => \cronometer_reg[16]_i_1_n_1\,
      CO(1) => \cronometer_reg[16]_i_1_n_2\,
      CO(0) => \cronometer_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[16]_i_1_n_4\,
      O(2) => \cronometer_reg[16]_i_1_n_5\,
      O(1) => \cronometer_reg[16]_i_1_n_6\,
      O(0) => \cronometer_reg[16]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(19 downto 16)
    );
\cronometer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[16]_i_1_n_6\,
      Q => cronometer_reg(17),
      R => counter_rgb
    );
\cronometer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[16]_i_1_n_5\,
      Q => cronometer_reg(18),
      R => counter_rgb
    );
\cronometer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[16]_i_1_n_4\,
      Q => cronometer_reg(19),
      R => counter_rgb
    );
\cronometer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[0]_i_1_n_6\,
      Q => \cronometer_reg_n_0_[1]\,
      R => counter_rgb
    );
\cronometer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[20]_i_1_n_7\,
      Q => cronometer_reg(20),
      R => counter_rgb
    );
\cronometer_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[16]_i_1_n_0\,
      CO(3) => \cronometer_reg[20]_i_1_n_0\,
      CO(2) => \cronometer_reg[20]_i_1_n_1\,
      CO(1) => \cronometer_reg[20]_i_1_n_2\,
      CO(0) => \cronometer_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[20]_i_1_n_4\,
      O(2) => \cronometer_reg[20]_i_1_n_5\,
      O(1) => \cronometer_reg[20]_i_1_n_6\,
      O(0) => \cronometer_reg[20]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(23 downto 20)
    );
\cronometer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[20]_i_1_n_6\,
      Q => cronometer_reg(21),
      R => counter_rgb
    );
\cronometer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[20]_i_1_n_5\,
      Q => cronometer_reg(22),
      R => counter_rgb
    );
\cronometer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[20]_i_1_n_4\,
      Q => cronometer_reg(23),
      R => counter_rgb
    );
\cronometer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[24]_i_1_n_7\,
      Q => cronometer_reg(24),
      R => counter_rgb
    );
\cronometer_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[20]_i_1_n_0\,
      CO(3) => \cronometer_reg[24]_i_1_n_0\,
      CO(2) => \cronometer_reg[24]_i_1_n_1\,
      CO(1) => \cronometer_reg[24]_i_1_n_2\,
      CO(0) => \cronometer_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[24]_i_1_n_4\,
      O(2) => \cronometer_reg[24]_i_1_n_5\,
      O(1) => \cronometer_reg[24]_i_1_n_6\,
      O(0) => \cronometer_reg[24]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(27 downto 24)
    );
\cronometer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[24]_i_1_n_6\,
      Q => cronometer_reg(25),
      R => counter_rgb
    );
\cronometer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[24]_i_1_n_5\,
      Q => cronometer_reg(26),
      R => counter_rgb
    );
\cronometer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[24]_i_1_n_4\,
      Q => cronometer_reg(27),
      R => counter_rgb
    );
\cronometer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[28]_i_1_n_7\,
      Q => cronometer_reg(28),
      R => counter_rgb
    );
\cronometer_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[24]_i_1_n_0\,
      CO(3) => \NLW_cronometer_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cronometer_reg[28]_i_1_n_1\,
      CO(1) => \cronometer_reg[28]_i_1_n_2\,
      CO(0) => \cronometer_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[28]_i_1_n_4\,
      O(2) => \cronometer_reg[28]_i_1_n_5\,
      O(1) => \cronometer_reg[28]_i_1_n_6\,
      O(0) => \cronometer_reg[28]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(31 downto 28)
    );
\cronometer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[28]_i_1_n_6\,
      Q => cronometer_reg(29),
      R => counter_rgb
    );
\cronometer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[0]_i_1_n_5\,
      Q => \cronometer_reg_n_0_[2]\,
      R => counter_rgb
    );
\cronometer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[28]_i_1_n_5\,
      Q => cronometer_reg(30),
      R => counter_rgb
    );
\cronometer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[28]_i_1_n_4\,
      Q => cronometer_reg(31),
      R => counter_rgb
    );
\cronometer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[0]_i_1_n_4\,
      Q => \cronometer_reg_n_0_[3]\,
      R => counter_rgb
    );
\cronometer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[4]_i_1_n_7\,
      Q => cronometer_reg(4),
      R => counter_rgb
    );
\cronometer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[0]_i_1_n_0\,
      CO(3) => \cronometer_reg[4]_i_1_n_0\,
      CO(2) => \cronometer_reg[4]_i_1_n_1\,
      CO(1) => \cronometer_reg[4]_i_1_n_2\,
      CO(0) => \cronometer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[4]_i_1_n_4\,
      O(2) => \cronometer_reg[4]_i_1_n_5\,
      O(1) => \cronometer_reg[4]_i_1_n_6\,
      O(0) => \cronometer_reg[4]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(7 downto 4)
    );
\cronometer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[4]_i_1_n_6\,
      Q => cronometer_reg(5),
      R => counter_rgb
    );
\cronometer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[4]_i_1_n_5\,
      Q => cronometer_reg(6),
      R => counter_rgb
    );
\cronometer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[4]_i_1_n_4\,
      Q => cronometer_reg(7),
      R => counter_rgb
    );
\cronometer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[8]_i_1_n_7\,
      Q => cronometer_reg(8),
      R => counter_rgb
    );
\cronometer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cronometer_reg[4]_i_1_n_0\,
      CO(3) => \cronometer_reg[8]_i_1_n_0\,
      CO(2) => \cronometer_reg[8]_i_1_n_1\,
      CO(1) => \cronometer_reg[8]_i_1_n_2\,
      CO(0) => \cronometer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cronometer_reg[8]_i_1_n_4\,
      O(2) => \cronometer_reg[8]_i_1_n_5\,
      O(1) => \cronometer_reg[8]_i_1_n_6\,
      O(0) => \cronometer_reg[8]_i_1_n_7\,
      S(3 downto 0) => cronometer_reg(11 downto 8)
    );
\cronometer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cronometer_reg[8]_i_1_n_6\,
      Q => cronometer_reg(9),
      R => counter_rgb
    );
\number[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(23),
      I1 => number_reg(22),
      O => \number[0]_i_11_n_0\
    );
\number[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(21),
      I1 => number_reg(20),
      O => \number[0]_i_12_n_0\
    );
\number[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(19),
      I1 => number_reg(18),
      O => \number[0]_i_13_n_0\
    );
\number[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(17),
      I1 => number_reg(16),
      O => \number[0]_i_14_n_0\
    );
\number[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(15),
      I1 => number_reg(14),
      O => \number[0]_i_16_n_0\
    );
\number[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(13),
      I1 => number_reg(12),
      O => \number[0]_i_17_n_0\
    );
\number[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(11),
      I1 => number_reg(10),
      O => \number[0]_i_18_n_0\
    );
\number[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(9),
      I1 => number_reg(8),
      O => \number[0]_i_19_n_0\
    );
\number[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => number_reg(5),
      I1 => number_reg(4),
      O => \number[0]_i_20_n_0\
    );
\number[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \number_reg[1]_rep_n_0\,
      O => \number[0]_i_21_n_0\
    );
\number[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(7),
      I1 => number_reg(6),
      O => \number[0]_i_22_n_0\
    );
\number[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => number_reg(4),
      I1 => number_reg(5),
      O => \number[0]_i_23_n_0\
    );
\number[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(3),
      I1 => \number_reg[2]_rep_n_0\,
      O => \number[0]_i_24_n_0\
    );
\number[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \number_reg[1]_rep_n_0\,
      I1 => number_reg(0),
      O => \number[0]_i_25_n_0\
    );
\number[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(0),
      O => \number[0]_i_4_n_0\
    );
\number[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(31),
      I1 => number_reg(30),
      O => \number[0]_i_6_n_0\
    );
\number[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(29),
      I1 => number_reg(28),
      O => \number[0]_i_7_n_0\
    );
\number[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(27),
      I1 => number_reg(26),
      O => \number[0]_i_8_n_0\
    );
\number[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => number_reg(25),
      I1 => number_reg(24),
      O => \number[0]_i_9_n_0\
    );
\number_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(0),
      Q => number_out(0),
      R => '0'
    );
\number_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(10),
      Q => number_out(10),
      R => '0'
    );
\number_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(11),
      Q => number_out(11),
      R => '0'
    );
\number_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(12),
      Q => number_out(12),
      R => '0'
    );
\number_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(13),
      Q => number_out(13),
      R => '0'
    );
\number_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(14),
      Q => number_out(14),
      R => '0'
    );
\number_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(15),
      Q => number_out(15),
      R => '0'
    );
\number_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(16),
      Q => number_out(16),
      R => '0'
    );
\number_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(17),
      Q => number_out(17),
      R => '0'
    );
\number_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(18),
      Q => number_out(18),
      R => '0'
    );
\number_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(19),
      Q => number_out(19),
      R => '0'
    );
\number_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \number_reg[1]_rep_n_0\,
      Q => number_out(1),
      R => '0'
    );
\number_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(20),
      Q => number_out(20),
      R => '0'
    );
\number_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(21),
      Q => number_out(21),
      R => '0'
    );
\number_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(22),
      Q => number_out(22),
      R => '0'
    );
\number_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(23),
      Q => number_out(23),
      R => '0'
    );
\number_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(24),
      Q => number_out(24),
      R => '0'
    );
\number_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(25),
      Q => number_out(25),
      R => '0'
    );
\number_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(26),
      Q => number_out(26),
      R => '0'
    );
\number_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(27),
      Q => number_out(27),
      R => '0'
    );
\number_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(28),
      Q => number_out(28),
      R => '0'
    );
\number_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(29),
      Q => number_out(29),
      R => '0'
    );
\number_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(2),
      Q => number_out(2),
      R => '0'
    );
\number_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(30),
      Q => number_out(30),
      R => '0'
    );
\number_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(31),
      Q => number_out(31),
      R => '0'
    );
\number_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(3),
      Q => number_out(3),
      R => '0'
    );
\number_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(4),
      Q => number_out(4),
      R => '0'
    );
\number_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(5),
      Q => number_out(5),
      R => '0'
    );
\number_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(6),
      Q => number_out(6),
      R => '0'
    );
\number_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(7),
      Q => number_out(7),
      R => '0'
    );
\number_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(8),
      Q => number_out(8),
      R => '0'
    );
\number_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => number_reg(9),
      Q => number_out(9),
      R => '0'
    );
\number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_7\,
      Q => number_reg(0),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => number1,
      CO(3 downto 0) => \NLW_number_reg[0]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_number_reg[0]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \number_reg[0]_i_1_n_7\,
      S(3 downto 0) => B"0001"
    );
\number_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[0]_i_15_n_0\,
      CO(3) => \number_reg[0]_i_10_n_0\,
      CO(2) => \number_reg[0]_i_10_n_1\,
      CO(1) => \number_reg[0]_i_10_n_2\,
      CO(0) => \number_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_number_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \number[0]_i_16_n_0\,
      S(2) => \number[0]_i_17_n_0\,
      S(1) => \number[0]_i_18_n_0\,
      S(0) => \number[0]_i_19_n_0\
    );
\number_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \number_reg[0]_i_15_n_0\,
      CO(2) => \number_reg[0]_i_15_n_1\,
      CO(1) => \number_reg[0]_i_15_n_2\,
      CO(0) => \number_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \number[0]_i_20_n_0\,
      DI(1) => '0',
      DI(0) => \number[0]_i_21_n_0\,
      O(3 downto 0) => \NLW_number_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \number[0]_i_22_n_0\,
      S(2) => \number[0]_i_23_n_0\,
      S(1) => \number[0]_i_24_n_0\,
      S(0) => \number[0]_i_25_n_0\
    );
\number_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \number_reg[0]_i_2_n_0\,
      CO(2) => \number_reg[0]_i_2_n_1\,
      CO(1) => \number_reg[0]_i_2_n_2\,
      CO(0) => \number_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \number_reg[0]_i_2_n_4\,
      O(2) => \number_reg[0]_i_2_n_5\,
      O(1) => \number_reg[0]_i_2_n_6\,
      O(0) => \number_reg[0]_i_2_n_7\,
      S(3 downto 2) => number_reg(3 downto 2),
      S(1) => \number_reg[1]_rep__0_n_0\,
      S(0) => \number[0]_i_4_n_0\
    );
\number_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[0]_i_5_n_0\,
      CO(3) => number1,
      CO(2) => \number_reg[0]_i_3_n_1\,
      CO(1) => \number_reg[0]_i_3_n_2\,
      CO(0) => \number_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => number_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_number_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \number[0]_i_6_n_0\,
      S(2) => \number[0]_i_7_n_0\,
      S(1) => \number[0]_i_8_n_0\,
      S(0) => \number[0]_i_9_n_0\
    );
\number_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[0]_i_10_n_0\,
      CO(3) => \number_reg[0]_i_5_n_0\,
      CO(2) => \number_reg[0]_i_5_n_1\,
      CO(1) => \number_reg[0]_i_5_n_2\,
      CO(0) => \number_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_number_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \number[0]_i_11_n_0\,
      S(2) => \number[0]_i_12_n_0\,
      S(1) => \number[0]_i_13_n_0\,
      S(0) => \number[0]_i_14_n_0\
    );
\number_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_7\,
      Q => \number_reg[0]_rep_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_7\,
      Q => \number_reg[0]_rep__0_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_7\,
      Q => \number_reg[0]_rep__1_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[8]_i_1_n_5\,
      Q => number_reg(10),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[8]_i_1_n_4\,
      Q => number_reg(11),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[12]_i_1_n_7\,
      Q => number_reg(12),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[8]_i_1_n_0\,
      CO(3) => \number_reg[12]_i_1_n_0\,
      CO(2) => \number_reg[12]_i_1_n_1\,
      CO(1) => \number_reg[12]_i_1_n_2\,
      CO(0) => \number_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[12]_i_1_n_4\,
      O(2) => \number_reg[12]_i_1_n_5\,
      O(1) => \number_reg[12]_i_1_n_6\,
      O(0) => \number_reg[12]_i_1_n_7\,
      S(3 downto 0) => number_reg(15 downto 12)
    );
\number_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[12]_i_1_n_6\,
      Q => number_reg(13),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[12]_i_1_n_5\,
      Q => number_reg(14),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[12]_i_1_n_4\,
      Q => number_reg(15),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[16]_i_1_n_7\,
      Q => number_reg(16),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[12]_i_1_n_0\,
      CO(3) => \number_reg[16]_i_1_n_0\,
      CO(2) => \number_reg[16]_i_1_n_1\,
      CO(1) => \number_reg[16]_i_1_n_2\,
      CO(0) => \number_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[16]_i_1_n_4\,
      O(2) => \number_reg[16]_i_1_n_5\,
      O(1) => \number_reg[16]_i_1_n_6\,
      O(0) => \number_reg[16]_i_1_n_7\,
      S(3 downto 0) => number_reg(19 downto 16)
    );
\number_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[16]_i_1_n_6\,
      Q => number_reg(17),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[16]_i_1_n_5\,
      Q => number_reg(18),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[16]_i_1_n_4\,
      Q => number_reg(19),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_6\,
      Q => number_reg(1),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_6\,
      Q => \number_reg[1]_rep_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_6\,
      Q => \number_reg[1]_rep__0_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_6\,
      Q => \number_reg[1]_rep__1_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_6\,
      Q => \number_reg[1]_rep__2_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_6\,
      Q => \number_reg[1]_rep__3_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[20]_i_1_n_7\,
      Q => number_reg(20),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[16]_i_1_n_0\,
      CO(3) => \number_reg[20]_i_1_n_0\,
      CO(2) => \number_reg[20]_i_1_n_1\,
      CO(1) => \number_reg[20]_i_1_n_2\,
      CO(0) => \number_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[20]_i_1_n_4\,
      O(2) => \number_reg[20]_i_1_n_5\,
      O(1) => \number_reg[20]_i_1_n_6\,
      O(0) => \number_reg[20]_i_1_n_7\,
      S(3 downto 0) => number_reg(23 downto 20)
    );
\number_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[20]_i_1_n_6\,
      Q => number_reg(21),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[20]_i_1_n_5\,
      Q => number_reg(22),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[20]_i_1_n_4\,
      Q => number_reg(23),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[24]_i_1_n_7\,
      Q => number_reg(24),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[20]_i_1_n_0\,
      CO(3) => \number_reg[24]_i_1_n_0\,
      CO(2) => \number_reg[24]_i_1_n_1\,
      CO(1) => \number_reg[24]_i_1_n_2\,
      CO(0) => \number_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[24]_i_1_n_4\,
      O(2) => \number_reg[24]_i_1_n_5\,
      O(1) => \number_reg[24]_i_1_n_6\,
      O(0) => \number_reg[24]_i_1_n_7\,
      S(3 downto 0) => number_reg(27 downto 24)
    );
\number_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[24]_i_1_n_6\,
      Q => number_reg(25),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[24]_i_1_n_5\,
      Q => number_reg(26),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[24]_i_1_n_4\,
      Q => number_reg(27),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[28]_i_1_n_7\,
      Q => number_reg(28),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[24]_i_1_n_0\,
      CO(3) => \NLW_number_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \number_reg[28]_i_1_n_1\,
      CO(1) => \number_reg[28]_i_1_n_2\,
      CO(0) => \number_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[28]_i_1_n_4\,
      O(2) => \number_reg[28]_i_1_n_5\,
      O(1) => \number_reg[28]_i_1_n_6\,
      O(0) => \number_reg[28]_i_1_n_7\,
      S(3 downto 0) => number_reg(31 downto 28)
    );
\number_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[28]_i_1_n_6\,
      Q => number_reg(29),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_5\,
      Q => number_reg(2),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_5\,
      Q => \number_reg[2]_rep_n_0\,
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[28]_i_1_n_5\,
      Q => number_reg(30),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[28]_i_1_n_4\,
      Q => number_reg(31),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[0]_i_2_n_4\,
      Q => number_reg(3),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[4]_i_1_n_7\,
      Q => number_reg(4),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[0]_i_2_n_0\,
      CO(3) => \number_reg[4]_i_1_n_0\,
      CO(2) => \number_reg[4]_i_1_n_1\,
      CO(1) => \number_reg[4]_i_1_n_2\,
      CO(0) => \number_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[4]_i_1_n_4\,
      O(2) => \number_reg[4]_i_1_n_5\,
      O(1) => \number_reg[4]_i_1_n_6\,
      O(0) => \number_reg[4]_i_1_n_7\,
      S(3 downto 0) => number_reg(7 downto 4)
    );
\number_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[4]_i_1_n_6\,
      Q => number_reg(5),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[4]_i_1_n_5\,
      Q => number_reg(6),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[4]_i_1_n_4\,
      Q => number_reg(7),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[8]_i_1_n_7\,
      Q => number_reg(8),
      R => \number_reg[0]_i_1_n_7\
    );
\number_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \number_reg[4]_i_1_n_0\,
      CO(3) => \number_reg[8]_i_1_n_0\,
      CO(2) => \number_reg[8]_i_1_n_1\,
      CO(1) => \number_reg[8]_i_1_n_2\,
      CO(0) => \number_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \number_reg[8]_i_1_n_4\,
      O(2) => \number_reg[8]_i_1_n_5\,
      O(1) => \number_reg[8]_i_1_n_6\,
      O(0) => \number_reg[8]_i_1_n_7\,
      S(3 downto 0) => number_reg(11 downto 8)
    );
\number_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \number_reg[8]_i_1_n_6\,
      Q => number_reg(9),
      R => \number_reg[0]_i_1_n_7\
    );
\reg_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[0]_i_2_n_0\,
      I1 => \reg_data_reg[0]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[0]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[0]_i_5_n_0\,
      O => \reg_data[0]_i_1_n_0\
    );
\reg_data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(0),
      O => \reg_data[0]_i_14_n_0\
    );
\reg_data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(0),
      O => \reg_data[0]_i_15_n_0\
    );
\reg_data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(0),
      O => \reg_data[0]_i_16_n_0\
    );
\reg_data[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(0),
      O => \reg_data[0]_i_17_n_0\
    );
\reg_data[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(0),
      O => \reg_data[0]_i_18_n_0\
    );
\reg_data[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(0),
      O => \reg_data[0]_i_19_n_0\
    );
\reg_data[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(0),
      O => \reg_data[0]_i_20_n_0\
    );
\reg_data[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(0),
      O => \reg_data[0]_i_21_n_0\
    );
\reg_data[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(0),
      O => \reg_data[0]_i_22_n_0\
    );
\reg_data[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(0),
      O => \reg_data[0]_i_23_n_0\
    );
\reg_data[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(0),
      O => \reg_data[0]_i_24_n_0\
    );
\reg_data[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(0),
      O => \reg_data[0]_i_25_n_0\
    );
\reg_data[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(0),
      O => \reg_data[0]_i_26_n_0\
    );
\reg_data[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(0),
      O => \reg_data[0]_i_27_n_0\
    );
\reg_data[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(0),
      O => \reg_data[0]_i_28_n_0\
    );
\reg_data[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(0),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(0),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(0),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(0),
      O => \reg_data[0]_i_29_n_0\
    );
\reg_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[10]_i_2_n_0\,
      I1 => \reg_data_reg[10]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[10]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[10]_i_5_n_0\,
      O => \reg_data[10]_i_1_n_0\
    );
\reg_data[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(10),
      O => \reg_data[10]_i_14_n_0\
    );
\reg_data[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(10),
      O => \reg_data[10]_i_15_n_0\
    );
\reg_data[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(10),
      O => \reg_data[10]_i_16_n_0\
    );
\reg_data[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(10),
      O => \reg_data[10]_i_17_n_0\
    );
\reg_data[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(10),
      O => \reg_data[10]_i_18_n_0\
    );
\reg_data[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(10),
      O => \reg_data[10]_i_19_n_0\
    );
\reg_data[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(10),
      O => \reg_data[10]_i_20_n_0\
    );
\reg_data[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(10),
      O => \reg_data[10]_i_21_n_0\
    );
\reg_data[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(10),
      O => \reg_data[10]_i_22_n_0\
    );
\reg_data[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(10),
      O => \reg_data[10]_i_23_n_0\
    );
\reg_data[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(10),
      O => \reg_data[10]_i_24_n_0\
    );
\reg_data[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(10),
      O => \reg_data[10]_i_25_n_0\
    );
\reg_data[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(10),
      O => \reg_data[10]_i_26_n_0\
    );
\reg_data[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(10),
      O => \reg_data[10]_i_27_n_0\
    );
\reg_data[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(10),
      O => \reg_data[10]_i_28_n_0\
    );
\reg_data[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(10),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(10),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(10),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(10),
      O => \reg_data[10]_i_29_n_0\
    );
\reg_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[11]_i_2_n_0\,
      I1 => \reg_data_reg[11]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[11]_i_4_n_0\,
      I5 => \reg_data[11]_i_5_n_0\,
      O => \reg_data[11]_i_1_n_0\
    );
\reg_data[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(11),
      O => \reg_data[11]_i_10_n_0\
    );
\reg_data[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(11),
      O => \reg_data[11]_i_11_n_0\
    );
\reg_data[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(11),
      O => \reg_data[11]_i_12_n_0\
    );
\reg_data[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(11),
      O => \reg_data[11]_i_13_n_0\
    );
\reg_data[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(11),
      O => \reg_data[11]_i_14_n_0\
    );
\reg_data[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(11),
      O => \reg_data[11]_i_15_n_0\
    );
\reg_data[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(11),
      O => \reg_data[11]_i_16_n_0\
    );
\reg_data[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(11),
      O => \reg_data[11]_i_17_n_0\
    );
\reg_data[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(11),
      O => \reg_data[11]_i_18_n_0\
    );
\reg_data[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(11),
      O => \reg_data[11]_i_19_n_0\
    );
\reg_data[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(11),
      O => \reg_data[11]_i_20_n_0\
    );
\reg_data[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(11),
      O => \reg_data[11]_i_21_n_0\
    );
\reg_data[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(11),
      O => \reg_data[11]_i_22_n_0\
    );
\reg_data[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(11),
      O => \reg_data[11]_i_23_n_0\
    );
\reg_data[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(11),
      O => \reg_data[11]_i_24_n_0\
    );
\reg_data[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(11),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(11),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(11),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(11),
      O => \reg_data[11]_i_25_n_0\
    );
\reg_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[11]_i_10_n_0\,
      I1 => \reg_data[11]_i_11_n_0\,
      I2 => \reg_data[11]_i_12_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[11]_i_13_n_0\,
      O => \reg_data[11]_i_4_n_0\
    );
\reg_data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[11]_i_14_n_0\,
      I1 => \reg_data[11]_i_15_n_0\,
      I2 => \reg_data[11]_i_16_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[11]_i_17_n_0\,
      O => \reg_data[11]_i_5_n_0\
    );
\reg_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[12]_i_2_n_0\,
      I1 => \reg_data_reg[12]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[12]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[12]_i_5_n_0\,
      O => \reg_data[12]_i_1_n_0\
    );
\reg_data[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(12),
      O => \reg_data[12]_i_14_n_0\
    );
\reg_data[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(12),
      O => \reg_data[12]_i_15_n_0\
    );
\reg_data[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(12),
      O => \reg_data[12]_i_16_n_0\
    );
\reg_data[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(12),
      O => \reg_data[12]_i_17_n_0\
    );
\reg_data[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(12),
      O => \reg_data[12]_i_18_n_0\
    );
\reg_data[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(12),
      O => \reg_data[12]_i_19_n_0\
    );
\reg_data[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(12),
      O => \reg_data[12]_i_20_n_0\
    );
\reg_data[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(12),
      O => \reg_data[12]_i_21_n_0\
    );
\reg_data[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(12),
      O => \reg_data[12]_i_22_n_0\
    );
\reg_data[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(12),
      O => \reg_data[12]_i_23_n_0\
    );
\reg_data[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(12),
      O => \reg_data[12]_i_24_n_0\
    );
\reg_data[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(12),
      O => \reg_data[12]_i_25_n_0\
    );
\reg_data[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(12),
      O => \reg_data[12]_i_26_n_0\
    );
\reg_data[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(12),
      O => \reg_data[12]_i_27_n_0\
    );
\reg_data[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(12),
      O => \reg_data[12]_i_28_n_0\
    );
\reg_data[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(12),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(12),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(12),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(12),
      O => \reg_data[12]_i_29_n_0\
    );
\reg_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[13]_i_2_n_0\,
      I1 => \reg_data_reg[13]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[13]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[13]_i_5_n_0\,
      O => \reg_data[13]_i_1_n_0\
    );
\reg_data[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(13),
      O => \reg_data[13]_i_14_n_0\
    );
\reg_data[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(13),
      O => \reg_data[13]_i_15_n_0\
    );
\reg_data[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(13),
      O => \reg_data[13]_i_16_n_0\
    );
\reg_data[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(13),
      O => \reg_data[13]_i_17_n_0\
    );
\reg_data[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(13),
      O => \reg_data[13]_i_18_n_0\
    );
\reg_data[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(13),
      O => \reg_data[13]_i_19_n_0\
    );
\reg_data[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(13),
      O => \reg_data[13]_i_20_n_0\
    );
\reg_data[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(13),
      O => \reg_data[13]_i_21_n_0\
    );
\reg_data[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(13),
      O => \reg_data[13]_i_22_n_0\
    );
\reg_data[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(13),
      O => \reg_data[13]_i_23_n_0\
    );
\reg_data[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(13),
      O => \reg_data[13]_i_24_n_0\
    );
\reg_data[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(13),
      O => \reg_data[13]_i_25_n_0\
    );
\reg_data[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(13),
      O => \reg_data[13]_i_26_n_0\
    );
\reg_data[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(13),
      O => \reg_data[13]_i_27_n_0\
    );
\reg_data[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(13),
      O => \reg_data[13]_i_28_n_0\
    );
\reg_data[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(13),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(13),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(13),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(13),
      O => \reg_data[13]_i_29_n_0\
    );
\reg_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[14]_i_2_n_0\,
      I1 => \reg_data_reg[14]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[14]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[14]_i_5_n_0\,
      O => \reg_data[14]_i_1_n_0\
    );
\reg_data[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(14),
      O => \reg_data[14]_i_14_n_0\
    );
\reg_data[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(14),
      O => \reg_data[14]_i_15_n_0\
    );
\reg_data[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(14),
      O => \reg_data[14]_i_16_n_0\
    );
\reg_data[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(14),
      O => \reg_data[14]_i_17_n_0\
    );
\reg_data[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(14),
      O => \reg_data[14]_i_18_n_0\
    );
\reg_data[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(14),
      O => \reg_data[14]_i_19_n_0\
    );
\reg_data[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(14),
      O => \reg_data[14]_i_20_n_0\
    );
\reg_data[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(14),
      O => \reg_data[14]_i_21_n_0\
    );
\reg_data[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(14),
      O => \reg_data[14]_i_22_n_0\
    );
\reg_data[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(14),
      O => \reg_data[14]_i_23_n_0\
    );
\reg_data[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(14),
      O => \reg_data[14]_i_24_n_0\
    );
\reg_data[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(14),
      O => \reg_data[14]_i_25_n_0\
    );
\reg_data[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(14),
      O => \reg_data[14]_i_26_n_0\
    );
\reg_data[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(14),
      O => \reg_data[14]_i_27_n_0\
    );
\reg_data[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(14),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(14),
      O => \reg_data[14]_i_28_n_0\
    );
\reg_data[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(14),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(14),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(14),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(14),
      O => \reg_data[14]_i_29_n_0\
    );
\reg_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[15]_i_2_n_0\,
      I1 => \reg_data_reg[15]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[15]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[15]_i_5_n_0\,
      O => \reg_data[15]_i_1_n_0\
    );
\reg_data[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(15),
      O => \reg_data[15]_i_14_n_0\
    );
\reg_data[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(15),
      O => \reg_data[15]_i_15_n_0\
    );
\reg_data[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(15),
      O => \reg_data[15]_i_16_n_0\
    );
\reg_data[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(15),
      O => \reg_data[15]_i_17_n_0\
    );
\reg_data[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(15),
      O => \reg_data[15]_i_18_n_0\
    );
\reg_data[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(15),
      O => \reg_data[15]_i_19_n_0\
    );
\reg_data[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(15),
      O => \reg_data[15]_i_20_n_0\
    );
\reg_data[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(15),
      O => \reg_data[15]_i_21_n_0\
    );
\reg_data[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(15),
      O => \reg_data[15]_i_22_n_0\
    );
\reg_data[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(15),
      O => \reg_data[15]_i_23_n_0\
    );
\reg_data[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(15),
      O => \reg_data[15]_i_24_n_0\
    );
\reg_data[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(15),
      O => \reg_data[15]_i_25_n_0\
    );
\reg_data[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(15),
      O => \reg_data[15]_i_26_n_0\
    );
\reg_data[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(15),
      O => \reg_data[15]_i_27_n_0\
    );
\reg_data[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(15),
      O => \reg_data[15]_i_28_n_0\
    );
\reg_data[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(15),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(15),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(15),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(15),
      O => \reg_data[15]_i_29_n_0\
    );
\reg_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[16]_i_2_n_0\,
      I1 => \reg_data_reg[16]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[16]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[16]_i_5_n_0\,
      O => \reg_data[16]_i_1_n_0\
    );
\reg_data[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(16),
      O => \reg_data[16]_i_14_n_0\
    );
\reg_data[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(16),
      O => \reg_data[16]_i_15_n_0\
    );
\reg_data[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(16),
      O => \reg_data[16]_i_16_n_0\
    );
\reg_data[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(16),
      O => \reg_data[16]_i_17_n_0\
    );
\reg_data[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(16),
      O => \reg_data[16]_i_18_n_0\
    );
\reg_data[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(16),
      O => \reg_data[16]_i_19_n_0\
    );
\reg_data[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(16),
      O => \reg_data[16]_i_20_n_0\
    );
\reg_data[16]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(16),
      O => \reg_data[16]_i_21_n_0\
    );
\reg_data[16]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(16),
      O => \reg_data[16]_i_22_n_0\
    );
\reg_data[16]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(16),
      O => \reg_data[16]_i_23_n_0\
    );
\reg_data[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(16),
      O => \reg_data[16]_i_24_n_0\
    );
\reg_data[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(16),
      O => \reg_data[16]_i_25_n_0\
    );
\reg_data[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(16),
      O => \reg_data[16]_i_26_n_0\
    );
\reg_data[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(16),
      O => \reg_data[16]_i_27_n_0\
    );
\reg_data[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(16),
      O => \reg_data[16]_i_28_n_0\
    );
\reg_data[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(16),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(16),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(16),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(16),
      O => \reg_data[16]_i_29_n_0\
    );
\reg_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[17]_i_2_n_0\,
      I1 => \reg_data_reg[17]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[17]_i_4_n_0\,
      I5 => \reg_data[17]_i_5_n_0\,
      O => \reg_data[17]_i_1_n_0\
    );
\reg_data[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(17),
      O => \reg_data[17]_i_10_n_0\
    );
\reg_data[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(17),
      O => \reg_data[17]_i_11_n_0\
    );
\reg_data[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(17),
      O => \reg_data[17]_i_12_n_0\
    );
\reg_data[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(17),
      O => \reg_data[17]_i_13_n_0\
    );
\reg_data[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(17),
      O => \reg_data[17]_i_14_n_0\
    );
\reg_data[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(17),
      O => \reg_data[17]_i_15_n_0\
    );
\reg_data[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(17),
      O => \reg_data[17]_i_16_n_0\
    );
\reg_data[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(17),
      O => \reg_data[17]_i_17_n_0\
    );
\reg_data[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(17),
      O => \reg_data[17]_i_18_n_0\
    );
\reg_data[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(17),
      O => \reg_data[17]_i_19_n_0\
    );
\reg_data[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(17),
      O => \reg_data[17]_i_20_n_0\
    );
\reg_data[17]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(17),
      O => \reg_data[17]_i_21_n_0\
    );
\reg_data[17]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(17),
      O => \reg_data[17]_i_22_n_0\
    );
\reg_data[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(17),
      O => \reg_data[17]_i_23_n_0\
    );
\reg_data[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(17),
      O => \reg_data[17]_i_24_n_0\
    );
\reg_data[17]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(17),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(17),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(17),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(17),
      O => \reg_data[17]_i_25_n_0\
    );
\reg_data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[17]_i_10_n_0\,
      I1 => \reg_data[17]_i_11_n_0\,
      I2 => \reg_data[17]_i_12_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[17]_i_13_n_0\,
      O => \reg_data[17]_i_4_n_0\
    );
\reg_data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[17]_i_14_n_0\,
      I1 => \reg_data[17]_i_15_n_0\,
      I2 => \reg_data[17]_i_16_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[17]_i_17_n_0\,
      O => \reg_data[17]_i_5_n_0\
    );
\reg_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[18]_i_2_n_0\,
      I1 => \reg_data_reg[18]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[18]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[18]_i_5_n_0\,
      O => \reg_data[18]_i_1_n_0\
    );
\reg_data[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(18),
      O => \reg_data[18]_i_14_n_0\
    );
\reg_data[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(18),
      O => \reg_data[18]_i_15_n_0\
    );
\reg_data[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(18),
      O => \reg_data[18]_i_16_n_0\
    );
\reg_data[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(18),
      O => \reg_data[18]_i_17_n_0\
    );
\reg_data[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(18),
      O => \reg_data[18]_i_18_n_0\
    );
\reg_data[18]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(18),
      O => \reg_data[18]_i_19_n_0\
    );
\reg_data[18]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(18),
      O => \reg_data[18]_i_20_n_0\
    );
\reg_data[18]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(18),
      O => \reg_data[18]_i_21_n_0\
    );
\reg_data[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(18),
      O => \reg_data[18]_i_22_n_0\
    );
\reg_data[18]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(18),
      O => \reg_data[18]_i_23_n_0\
    );
\reg_data[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(18),
      O => \reg_data[18]_i_24_n_0\
    );
\reg_data[18]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(18),
      O => \reg_data[18]_i_25_n_0\
    );
\reg_data[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(18),
      O => \reg_data[18]_i_26_n_0\
    );
\reg_data[18]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(18),
      O => \reg_data[18]_i_27_n_0\
    );
\reg_data[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(18),
      O => \reg_data[18]_i_28_n_0\
    );
\reg_data[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(18),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(18),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(18),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(18),
      O => \reg_data[18]_i_29_n_0\
    );
\reg_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[19]_i_2_n_0\,
      I1 => \reg_data_reg[19]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[19]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[19]_i_5_n_0\,
      O => \reg_data[19]_i_1_n_0\
    );
\reg_data[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(19),
      O => \reg_data[19]_i_14_n_0\
    );
\reg_data[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(19),
      O => \reg_data[19]_i_15_n_0\
    );
\reg_data[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(19),
      O => \reg_data[19]_i_16_n_0\
    );
\reg_data[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(19),
      O => \reg_data[19]_i_17_n_0\
    );
\reg_data[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(19),
      O => \reg_data[19]_i_18_n_0\
    );
\reg_data[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(19),
      O => \reg_data[19]_i_19_n_0\
    );
\reg_data[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(19),
      O => \reg_data[19]_i_20_n_0\
    );
\reg_data[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(19),
      O => \reg_data[19]_i_21_n_0\
    );
\reg_data[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(19),
      O => \reg_data[19]_i_22_n_0\
    );
\reg_data[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(19),
      O => \reg_data[19]_i_23_n_0\
    );
\reg_data[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(19),
      O => \reg_data[19]_i_24_n_0\
    );
\reg_data[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(19),
      O => \reg_data[19]_i_25_n_0\
    );
\reg_data[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(19),
      O => \reg_data[19]_i_26_n_0\
    );
\reg_data[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(19),
      O => \reg_data[19]_i_27_n_0\
    );
\reg_data[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(19),
      O => \reg_data[19]_i_28_n_0\
    );
\reg_data[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(19),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(19),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(19),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(19),
      O => \reg_data[19]_i_29_n_0\
    );
\reg_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[1]_i_2_n_0\,
      I1 => \reg_data_reg[1]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[1]_i_4_n_0\,
      I5 => \reg_data[1]_i_5_n_0\,
      O => \reg_data[1]_i_1_n_0\
    );
\reg_data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(1),
      O => \reg_data[1]_i_10_n_0\
    );
\reg_data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(1),
      O => \reg_data[1]_i_11_n_0\
    );
\reg_data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(1),
      O => \reg_data[1]_i_12_n_0\
    );
\reg_data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(1),
      O => \reg_data[1]_i_13_n_0\
    );
\reg_data[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(1),
      O => \reg_data[1]_i_14_n_0\
    );
\reg_data[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(1),
      O => \reg_data[1]_i_15_n_0\
    );
\reg_data[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(1),
      O => \reg_data[1]_i_16_n_0\
    );
\reg_data[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(1),
      O => \reg_data[1]_i_17_n_0\
    );
\reg_data[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(1),
      O => \reg_data[1]_i_18_n_0\
    );
\reg_data[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(1),
      O => \reg_data[1]_i_19_n_0\
    );
\reg_data[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(1),
      O => \reg_data[1]_i_20_n_0\
    );
\reg_data[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(1),
      O => \reg_data[1]_i_21_n_0\
    );
\reg_data[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(1),
      O => \reg_data[1]_i_22_n_0\
    );
\reg_data[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(1),
      O => \reg_data[1]_i_23_n_0\
    );
\reg_data[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(1),
      O => \reg_data[1]_i_24_n_0\
    );
\reg_data[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(1),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(1),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(1),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(1),
      O => \reg_data[1]_i_25_n_0\
    );
\reg_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[1]_i_10_n_0\,
      I1 => \reg_data[1]_i_11_n_0\,
      I2 => \reg_data[1]_i_12_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[1]_i_13_n_0\,
      O => \reg_data[1]_i_4_n_0\
    );
\reg_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[1]_i_14_n_0\,
      I1 => \reg_data[1]_i_15_n_0\,
      I2 => \reg_data[1]_i_16_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[1]_i_17_n_0\,
      O => \reg_data[1]_i_5_n_0\
    );
\reg_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[20]_i_2_n_0\,
      I1 => \reg_data_reg[20]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[20]_i_4_n_0\,
      I5 => \reg_data[20]_i_5_n_0\,
      O => \reg_data[20]_i_1_n_0\
    );
\reg_data[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(20),
      O => \reg_data[20]_i_10_n_0\
    );
\reg_data[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(20),
      O => \reg_data[20]_i_11_n_0\
    );
\reg_data[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(20),
      O => \reg_data[20]_i_12_n_0\
    );
\reg_data[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(20),
      O => \reg_data[20]_i_13_n_0\
    );
\reg_data[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(20),
      O => \reg_data[20]_i_14_n_0\
    );
\reg_data[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(20),
      O => \reg_data[20]_i_15_n_0\
    );
\reg_data[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(20),
      O => \reg_data[20]_i_16_n_0\
    );
\reg_data[20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(20),
      O => \reg_data[20]_i_17_n_0\
    );
\reg_data[20]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(20),
      O => \reg_data[20]_i_18_n_0\
    );
\reg_data[20]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(20),
      O => \reg_data[20]_i_19_n_0\
    );
\reg_data[20]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(20),
      O => \reg_data[20]_i_20_n_0\
    );
\reg_data[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(20),
      O => \reg_data[20]_i_21_n_0\
    );
\reg_data[20]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(20),
      O => \reg_data[20]_i_22_n_0\
    );
\reg_data[20]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(20),
      O => \reg_data[20]_i_23_n_0\
    );
\reg_data[20]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(20),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(20),
      O => \reg_data[20]_i_24_n_0\
    );
\reg_data[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(20),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(20),
      I2 => \number_reg[1]_rep__2_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(20),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(20),
      O => \reg_data[20]_i_25_n_0\
    );
\reg_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[20]_i_10_n_0\,
      I1 => \reg_data[20]_i_11_n_0\,
      I2 => \reg_data[20]_i_12_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[20]_i_13_n_0\,
      O => \reg_data[20]_i_4_n_0\
    );
\reg_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[20]_i_14_n_0\,
      I1 => \reg_data[20]_i_15_n_0\,
      I2 => \reg_data[20]_i_16_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[20]_i_17_n_0\,
      O => \reg_data[20]_i_5_n_0\
    );
\reg_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[21]_i_2_n_0\,
      I1 => \reg_data_reg[21]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[21]_i_4_n_0\,
      I5 => \reg_data[21]_i_5_n_0\,
      O => \reg_data[21]_i_1_n_0\
    );
\reg_data[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(21),
      O => \reg_data[21]_i_10_n_0\
    );
\reg_data[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(21),
      O => \reg_data[21]_i_11_n_0\
    );
\reg_data[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(21),
      O => \reg_data[21]_i_12_n_0\
    );
\reg_data[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(21),
      O => \reg_data[21]_i_13_n_0\
    );
\reg_data[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(21),
      O => \reg_data[21]_i_14_n_0\
    );
\reg_data[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(21),
      O => \reg_data[21]_i_15_n_0\
    );
\reg_data[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(21),
      O => \reg_data[21]_i_16_n_0\
    );
\reg_data[21]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(21),
      O => \reg_data[21]_i_17_n_0\
    );
\reg_data[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(21),
      O => \reg_data[21]_i_18_n_0\
    );
\reg_data[21]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(21),
      O => \reg_data[21]_i_19_n_0\
    );
\reg_data[21]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(21),
      O => \reg_data[21]_i_20_n_0\
    );
\reg_data[21]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(21),
      O => \reg_data[21]_i_21_n_0\
    );
\reg_data[21]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(21),
      O => \reg_data[21]_i_22_n_0\
    );
\reg_data[21]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(21),
      O => \reg_data[21]_i_23_n_0\
    );
\reg_data[21]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(21),
      O => \reg_data[21]_i_24_n_0\
    );
\reg_data[21]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(21),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(21),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(21),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(21),
      O => \reg_data[21]_i_25_n_0\
    );
\reg_data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[21]_i_10_n_0\,
      I1 => \reg_data[21]_i_11_n_0\,
      I2 => \reg_data[21]_i_12_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[21]_i_13_n_0\,
      O => \reg_data[21]_i_4_n_0\
    );
\reg_data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[21]_i_14_n_0\,
      I1 => \reg_data[21]_i_15_n_0\,
      I2 => \reg_data[21]_i_16_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[21]_i_17_n_0\,
      O => \reg_data[21]_i_5_n_0\
    );
\reg_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[22]_i_2_n_0\,
      I1 => \reg_data_reg[22]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[22]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[22]_i_5_n_0\,
      O => \reg_data[22]_i_1_n_0\
    );
\reg_data[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(22),
      O => \reg_data[22]_i_14_n_0\
    );
\reg_data[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(22),
      O => \reg_data[22]_i_15_n_0\
    );
\reg_data[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(22),
      O => \reg_data[22]_i_16_n_0\
    );
\reg_data[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(22),
      O => \reg_data[22]_i_17_n_0\
    );
\reg_data[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(22),
      O => \reg_data[22]_i_18_n_0\
    );
\reg_data[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(22),
      O => \reg_data[22]_i_19_n_0\
    );
\reg_data[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(22),
      O => \reg_data[22]_i_20_n_0\
    );
\reg_data[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(22),
      O => \reg_data[22]_i_21_n_0\
    );
\reg_data[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(22),
      O => \reg_data[22]_i_22_n_0\
    );
\reg_data[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(22),
      O => \reg_data[22]_i_23_n_0\
    );
\reg_data[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(22),
      O => \reg_data[22]_i_24_n_0\
    );
\reg_data[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(22),
      O => \reg_data[22]_i_25_n_0\
    );
\reg_data[22]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(22),
      O => \reg_data[22]_i_26_n_0\
    );
\reg_data[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(22),
      O => \reg_data[22]_i_27_n_0\
    );
\reg_data[22]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(22),
      O => \reg_data[22]_i_28_n_0\
    );
\reg_data[22]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(22),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(22),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(22),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(22),
      O => \reg_data[22]_i_29_n_0\
    );
\reg_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[23]_i_2_n_0\,
      I1 => \reg_data_reg[23]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[23]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[23]_i_5_n_0\,
      O => \reg_data[23]_i_1_n_0\
    );
\reg_data[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(23),
      O => \reg_data[23]_i_14_n_0\
    );
\reg_data[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(23),
      O => \reg_data[23]_i_15_n_0\
    );
\reg_data[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(23),
      O => \reg_data[23]_i_16_n_0\
    );
\reg_data[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(23),
      O => \reg_data[23]_i_17_n_0\
    );
\reg_data[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(23),
      O => \reg_data[23]_i_18_n_0\
    );
\reg_data[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(23),
      O => \reg_data[23]_i_19_n_0\
    );
\reg_data[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(23),
      O => \reg_data[23]_i_20_n_0\
    );
\reg_data[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(23),
      O => \reg_data[23]_i_21_n_0\
    );
\reg_data[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(23),
      O => \reg_data[23]_i_22_n_0\
    );
\reg_data[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(23),
      O => \reg_data[23]_i_23_n_0\
    );
\reg_data[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(23),
      O => \reg_data[23]_i_24_n_0\
    );
\reg_data[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(23),
      O => \reg_data[23]_i_25_n_0\
    );
\reg_data[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(23),
      O => \reg_data[23]_i_26_n_0\
    );
\reg_data[23]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(23),
      O => \reg_data[23]_i_27_n_0\
    );
\reg_data[23]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(23),
      O => \reg_data[23]_i_28_n_0\
    );
\reg_data[23]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(23),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(23),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(23),
      I4 => \number_reg[0]_rep__0_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(23),
      O => \reg_data[23]_i_29_n_0\
    );
\reg_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[24]_i_2_n_0\,
      I1 => \reg_data_reg[24]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[24]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[24]_i_5_n_0\,
      O => \reg_data[24]_i_1_n_0\
    );
\reg_data[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(24),
      O => \reg_data[24]_i_14_n_0\
    );
\reg_data[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(24),
      O => \reg_data[24]_i_15_n_0\
    );
\reg_data[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(24),
      O => \reg_data[24]_i_16_n_0\
    );
\reg_data[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(24),
      O => \reg_data[24]_i_17_n_0\
    );
\reg_data[24]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(24),
      O => \reg_data[24]_i_18_n_0\
    );
\reg_data[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(24),
      O => \reg_data[24]_i_19_n_0\
    );
\reg_data[24]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(24),
      O => \reg_data[24]_i_20_n_0\
    );
\reg_data[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(24),
      O => \reg_data[24]_i_21_n_0\
    );
\reg_data[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(24),
      O => \reg_data[24]_i_22_n_0\
    );
\reg_data[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(24),
      O => \reg_data[24]_i_23_n_0\
    );
\reg_data[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(24),
      O => \reg_data[24]_i_24_n_0\
    );
\reg_data[24]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(24),
      O => \reg_data[24]_i_25_n_0\
    );
\reg_data[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(24),
      O => \reg_data[24]_i_26_n_0\
    );
\reg_data[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(24),
      O => \reg_data[24]_i_27_n_0\
    );
\reg_data[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(24),
      O => \reg_data[24]_i_28_n_0\
    );
\reg_data[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(24),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(24),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(24),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(24),
      O => \reg_data[24]_i_29_n_0\
    );
\reg_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[25]_i_2_n_0\,
      I1 => \reg_data_reg[25]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[25]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[25]_i_5_n_0\,
      O => \reg_data[25]_i_1_n_0\
    );
\reg_data[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(25),
      O => \reg_data[25]_i_14_n_0\
    );
\reg_data[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(25),
      O => \reg_data[25]_i_15_n_0\
    );
\reg_data[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(25),
      O => \reg_data[25]_i_16_n_0\
    );
\reg_data[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(25),
      O => \reg_data[25]_i_17_n_0\
    );
\reg_data[25]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(25),
      O => \reg_data[25]_i_18_n_0\
    );
\reg_data[25]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(25),
      O => \reg_data[25]_i_19_n_0\
    );
\reg_data[25]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(25),
      O => \reg_data[25]_i_20_n_0\
    );
\reg_data[25]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(25),
      O => \reg_data[25]_i_21_n_0\
    );
\reg_data[25]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(25),
      O => \reg_data[25]_i_22_n_0\
    );
\reg_data[25]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(25),
      O => \reg_data[25]_i_23_n_0\
    );
\reg_data[25]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(25),
      O => \reg_data[25]_i_24_n_0\
    );
\reg_data[25]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(25),
      O => \reg_data[25]_i_25_n_0\
    );
\reg_data[25]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(25),
      O => \reg_data[25]_i_26_n_0\
    );
\reg_data[25]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(25),
      O => \reg_data[25]_i_27_n_0\
    );
\reg_data[25]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(25),
      O => \reg_data[25]_i_28_n_0\
    );
\reg_data[25]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(25),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(25),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(25),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(25),
      O => \reg_data[25]_i_29_n_0\
    );
\reg_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[26]_i_2_n_0\,
      I1 => \reg_data_reg[26]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[26]_i_4_n_0\,
      I5 => \reg_data[26]_i_5_n_0\,
      O => \reg_data[26]_i_1_n_0\
    );
\reg_data[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(26),
      O => \reg_data[26]_i_10_n_0\
    );
\reg_data[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(26),
      O => \reg_data[26]_i_11_n_0\
    );
\reg_data[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(26),
      O => \reg_data[26]_i_12_n_0\
    );
\reg_data[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(26),
      O => \reg_data[26]_i_13_n_0\
    );
\reg_data[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(26),
      O => \reg_data[26]_i_14_n_0\
    );
\reg_data[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(26),
      O => \reg_data[26]_i_15_n_0\
    );
\reg_data[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(26),
      O => \reg_data[26]_i_16_n_0\
    );
\reg_data[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(26),
      O => \reg_data[26]_i_17_n_0\
    );
\reg_data[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(26),
      O => \reg_data[26]_i_18_n_0\
    );
\reg_data[26]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(26),
      O => \reg_data[26]_i_19_n_0\
    );
\reg_data[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(26),
      O => \reg_data[26]_i_20_n_0\
    );
\reg_data[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(26),
      O => \reg_data[26]_i_21_n_0\
    );
\reg_data[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(26),
      O => \reg_data[26]_i_22_n_0\
    );
\reg_data[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(26),
      O => \reg_data[26]_i_23_n_0\
    );
\reg_data[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(26),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(26),
      O => \reg_data[26]_i_24_n_0\
    );
\reg_data[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(26),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(26),
      I2 => \number_reg[1]_rep__1_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(26),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(26),
      O => \reg_data[26]_i_25_n_0\
    );
\reg_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[26]_i_10_n_0\,
      I1 => \reg_data[26]_i_11_n_0\,
      I2 => \reg_data[26]_i_12_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[26]_i_13_n_0\,
      O => \reg_data[26]_i_4_n_0\
    );
\reg_data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[26]_i_14_n_0\,
      I1 => \reg_data[26]_i_15_n_0\,
      I2 => \reg_data[26]_i_16_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[26]_i_17_n_0\,
      O => \reg_data[26]_i_5_n_0\
    );
\reg_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[27]_i_2_n_0\,
      I1 => \reg_data_reg[27]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[27]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[27]_i_5_n_0\,
      O => \reg_data[27]_i_1_n_0\
    );
\reg_data[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(27),
      O => \reg_data[27]_i_14_n_0\
    );
\reg_data[27]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(27),
      O => \reg_data[27]_i_15_n_0\
    );
\reg_data[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(27),
      O => \reg_data[27]_i_16_n_0\
    );
\reg_data[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(27),
      O => \reg_data[27]_i_17_n_0\
    );
\reg_data[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(27),
      O => \reg_data[27]_i_18_n_0\
    );
\reg_data[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(27),
      O => \reg_data[27]_i_19_n_0\
    );
\reg_data[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(27),
      O => \reg_data[27]_i_20_n_0\
    );
\reg_data[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(27),
      O => \reg_data[27]_i_21_n_0\
    );
\reg_data[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(27),
      O => \reg_data[27]_i_22_n_0\
    );
\reg_data[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(27),
      O => \reg_data[27]_i_23_n_0\
    );
\reg_data[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(27),
      O => \reg_data[27]_i_24_n_0\
    );
\reg_data[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(27),
      O => \reg_data[27]_i_25_n_0\
    );
\reg_data[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(27),
      O => \reg_data[27]_i_26_n_0\
    );
\reg_data[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(27),
      O => \reg_data[27]_i_27_n_0\
    );
\reg_data[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(27),
      O => \reg_data[27]_i_28_n_0\
    );
\reg_data[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(27),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(27),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(27),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(27),
      O => \reg_data[27]_i_29_n_0\
    );
\reg_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[28]_i_2_n_0\,
      I1 => \reg_data_reg[28]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[28]_i_4_n_0\,
      I5 => \reg_data[28]_i_5_n_0\,
      O => \reg_data[28]_i_1_n_0\
    );
\reg_data[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(28),
      O => \reg_data[28]_i_10_n_0\
    );
\reg_data[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(28),
      O => \reg_data[28]_i_11_n_0\
    );
\reg_data[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(28),
      O => \reg_data[28]_i_12_n_0\
    );
\reg_data[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(28),
      O => \reg_data[28]_i_13_n_0\
    );
\reg_data[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(28),
      O => \reg_data[28]_i_14_n_0\
    );
\reg_data[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(28),
      O => \reg_data[28]_i_15_n_0\
    );
\reg_data[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(28),
      O => \reg_data[28]_i_16_n_0\
    );
\reg_data[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(28),
      O => \reg_data[28]_i_17_n_0\
    );
\reg_data[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(28),
      O => \reg_data[28]_i_18_n_0\
    );
\reg_data[28]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(28),
      O => \reg_data[28]_i_19_n_0\
    );
\reg_data[28]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(28),
      O => \reg_data[28]_i_20_n_0\
    );
\reg_data[28]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(28),
      O => \reg_data[28]_i_21_n_0\
    );
\reg_data[28]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(28),
      O => \reg_data[28]_i_22_n_0\
    );
\reg_data[28]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(28),
      O => \reg_data[28]_i_23_n_0\
    );
\reg_data[28]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(28),
      O => \reg_data[28]_i_24_n_0\
    );
\reg_data[28]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(28),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(28),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(28),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(28),
      O => \reg_data[28]_i_25_n_0\
    );
\reg_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[28]_i_10_n_0\,
      I1 => \reg_data[28]_i_11_n_0\,
      I2 => \reg_data[28]_i_12_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[28]_i_13_n_0\,
      O => \reg_data[28]_i_4_n_0\
    );
\reg_data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[28]_i_14_n_0\,
      I1 => \reg_data[28]_i_15_n_0\,
      I2 => \reg_data[28]_i_16_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[28]_i_17_n_0\,
      O => \reg_data[28]_i_5_n_0\
    );
\reg_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[29]_i_2_n_0\,
      I1 => \reg_data_reg[29]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[29]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[29]_i_5_n_0\,
      O => \reg_data[29]_i_1_n_0\
    );
\reg_data[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(29),
      O => \reg_data[29]_i_14_n_0\
    );
\reg_data[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(29),
      O => \reg_data[29]_i_15_n_0\
    );
\reg_data[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(29),
      O => \reg_data[29]_i_16_n_0\
    );
\reg_data[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(29),
      O => \reg_data[29]_i_17_n_0\
    );
\reg_data[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(29),
      O => \reg_data[29]_i_18_n_0\
    );
\reg_data[29]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(29),
      O => \reg_data[29]_i_19_n_0\
    );
\reg_data[29]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(29),
      O => \reg_data[29]_i_20_n_0\
    );
\reg_data[29]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(29),
      O => \reg_data[29]_i_21_n_0\
    );
\reg_data[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(29),
      O => \reg_data[29]_i_22_n_0\
    );
\reg_data[29]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(29),
      O => \reg_data[29]_i_23_n_0\
    );
\reg_data[29]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(29),
      O => \reg_data[29]_i_24_n_0\
    );
\reg_data[29]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(29),
      O => \reg_data[29]_i_25_n_0\
    );
\reg_data[29]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(29),
      O => \reg_data[29]_i_26_n_0\
    );
\reg_data[29]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(29),
      O => \reg_data[29]_i_27_n_0\
    );
\reg_data[29]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(29),
      O => \reg_data[29]_i_28_n_0\
    );
\reg_data[29]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(29),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(29),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(29),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(29),
      O => \reg_data[29]_i_29_n_0\
    );
\reg_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[2]_i_2_n_0\,
      I1 => \reg_data_reg[2]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[2]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[2]_i_5_n_0\,
      O => \reg_data[2]_i_1_n_0\
    );
\reg_data[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(2),
      O => \reg_data[2]_i_14_n_0\
    );
\reg_data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(2),
      O => \reg_data[2]_i_15_n_0\
    );
\reg_data[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(2),
      O => \reg_data[2]_i_16_n_0\
    );
\reg_data[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(2),
      O => \reg_data[2]_i_17_n_0\
    );
\reg_data[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(2),
      O => \reg_data[2]_i_18_n_0\
    );
\reg_data[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(2),
      O => \reg_data[2]_i_19_n_0\
    );
\reg_data[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(2),
      O => \reg_data[2]_i_20_n_0\
    );
\reg_data[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(2),
      O => \reg_data[2]_i_21_n_0\
    );
\reg_data[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(2),
      O => \reg_data[2]_i_22_n_0\
    );
\reg_data[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(2),
      O => \reg_data[2]_i_23_n_0\
    );
\reg_data[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(2),
      O => \reg_data[2]_i_24_n_0\
    );
\reg_data[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(2),
      O => \reg_data[2]_i_25_n_0\
    );
\reg_data[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(2),
      O => \reg_data[2]_i_26_n_0\
    );
\reg_data[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(2),
      O => \reg_data[2]_i_27_n_0\
    );
\reg_data[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(2),
      O => \reg_data[2]_i_28_n_0\
    );
\reg_data[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(2),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(2),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(2),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(2),
      O => \reg_data[2]_i_29_n_0\
    );
\reg_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[30]_i_2_n_0\,
      I1 => \reg_data_reg[30]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[30]_i_4_n_0\,
      I5 => \reg_data[30]_i_5_n_0\,
      O => \reg_data[30]_i_1_n_0\
    );
\reg_data[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(30),
      O => \reg_data[30]_i_10_n_0\
    );
\reg_data[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(30),
      O => \reg_data[30]_i_11_n_0\
    );
\reg_data[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(30),
      O => \reg_data[30]_i_12_n_0\
    );
\reg_data[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(30),
      O => \reg_data[30]_i_13_n_0\
    );
\reg_data[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(30),
      O => \reg_data[30]_i_14_n_0\
    );
\reg_data[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(30),
      O => \reg_data[30]_i_15_n_0\
    );
\reg_data[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(30),
      O => \reg_data[30]_i_16_n_0\
    );
\reg_data[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(30),
      O => \reg_data[30]_i_17_n_0\
    );
\reg_data[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(30),
      O => \reg_data[30]_i_18_n_0\
    );
\reg_data[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(30),
      O => \reg_data[30]_i_19_n_0\
    );
\reg_data[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(30),
      O => \reg_data[30]_i_20_n_0\
    );
\reg_data[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(30),
      O => \reg_data[30]_i_21_n_0\
    );
\reg_data[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(30),
      O => \reg_data[30]_i_22_n_0\
    );
\reg_data[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(30),
      O => \reg_data[30]_i_23_n_0\
    );
\reg_data[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(30),
      O => \reg_data[30]_i_24_n_0\
    );
\reg_data[30]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(30),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(30),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(30),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(30),
      O => \reg_data[30]_i_25_n_0\
    );
\reg_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[30]_i_10_n_0\,
      I1 => \reg_data[30]_i_11_n_0\,
      I2 => \reg_data[30]_i_12_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[30]_i_13_n_0\,
      O => \reg_data[30]_i_4_n_0\
    );
\reg_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[30]_i_14_n_0\,
      I1 => \reg_data[30]_i_15_n_0\,
      I2 => \reg_data[30]_i_16_n_0\,
      I3 => \number_reg[2]_rep_n_0\,
      I4 => number_reg(3),
      I5 => \reg_data[30]_i_17_n_0\,
      O => \reg_data[30]_i_5_n_0\
    );
\reg_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[31]_i_2_n_0\,
      I1 => \reg_data_reg[31]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[31]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[31]_i_5_n_0\,
      O => \reg_data[31]_i_1_n_0\
    );
\reg_data[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(31),
      O => \reg_data[31]_i_14_n_0\
    );
\reg_data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(31),
      O => \reg_data[31]_i_15_n_0\
    );
\reg_data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(31),
      O => \reg_data[31]_i_16_n_0\
    );
\reg_data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(31),
      O => \reg_data[31]_i_17_n_0\
    );
\reg_data[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(31),
      O => \reg_data[31]_i_18_n_0\
    );
\reg_data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(31),
      O => \reg_data[31]_i_19_n_0\
    );
\reg_data[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(31),
      O => \reg_data[31]_i_20_n_0\
    );
\reg_data[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(31),
      O => \reg_data[31]_i_21_n_0\
    );
\reg_data[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(31),
      O => \reg_data[31]_i_22_n_0\
    );
\reg_data[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(31),
      O => \reg_data[31]_i_23_n_0\
    );
\reg_data[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(31),
      O => \reg_data[31]_i_24_n_0\
    );
\reg_data[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(31),
      O => \reg_data[31]_i_25_n_0\
    );
\reg_data[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(31),
      O => \reg_data[31]_i_26_n_0\
    );
\reg_data[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(31),
      O => \reg_data[31]_i_27_n_0\
    );
\reg_data[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(31),
      O => \reg_data[31]_i_28_n_0\
    );
\reg_data[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(31),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(31),
      I2 => \number_reg[1]_rep__0_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(31),
      I4 => \number_reg[0]_rep__1_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(31),
      O => \reg_data[31]_i_29_n_0\
    );
\reg_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[3]_i_2_n_0\,
      I1 => \reg_data_reg[3]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[3]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[3]_i_5_n_0\,
      O => \reg_data[3]_i_1_n_0\
    );
\reg_data[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(3),
      O => \reg_data[3]_i_14_n_0\
    );
\reg_data[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(3),
      O => \reg_data[3]_i_15_n_0\
    );
\reg_data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(3),
      O => \reg_data[3]_i_16_n_0\
    );
\reg_data[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(3),
      O => \reg_data[3]_i_17_n_0\
    );
\reg_data[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(3),
      O => \reg_data[3]_i_18_n_0\
    );
\reg_data[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(3),
      O => \reg_data[3]_i_19_n_0\
    );
\reg_data[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(3),
      O => \reg_data[3]_i_20_n_0\
    );
\reg_data[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(3),
      O => \reg_data[3]_i_21_n_0\
    );
\reg_data[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(3),
      O => \reg_data[3]_i_22_n_0\
    );
\reg_data[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(3),
      O => \reg_data[3]_i_23_n_0\
    );
\reg_data[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(3),
      O => \reg_data[3]_i_24_n_0\
    );
\reg_data[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(3),
      O => \reg_data[3]_i_25_n_0\
    );
\reg_data[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(3),
      O => \reg_data[3]_i_26_n_0\
    );
\reg_data[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(3),
      O => \reg_data[3]_i_27_n_0\
    );
\reg_data[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(3),
      O => \reg_data[3]_i_28_n_0\
    );
\reg_data[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(3),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(3),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(3),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(3),
      O => \reg_data[3]_i_29_n_0\
    );
\reg_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[4]_i_2_n_0\,
      I1 => \reg_data_reg[4]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[4]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[4]_i_5_n_0\,
      O => \reg_data[4]_i_1_n_0\
    );
\reg_data[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(4),
      O => \reg_data[4]_i_14_n_0\
    );
\reg_data[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(4),
      O => \reg_data[4]_i_15_n_0\
    );
\reg_data[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(4),
      O => \reg_data[4]_i_16_n_0\
    );
\reg_data[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(4),
      O => \reg_data[4]_i_17_n_0\
    );
\reg_data[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(4),
      O => \reg_data[4]_i_18_n_0\
    );
\reg_data[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(4),
      O => \reg_data[4]_i_19_n_0\
    );
\reg_data[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(4),
      O => \reg_data[4]_i_20_n_0\
    );
\reg_data[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(4),
      O => \reg_data[4]_i_21_n_0\
    );
\reg_data[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(4),
      O => \reg_data[4]_i_22_n_0\
    );
\reg_data[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(4),
      O => \reg_data[4]_i_23_n_0\
    );
\reg_data[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(4),
      O => \reg_data[4]_i_24_n_0\
    );
\reg_data[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(4),
      O => \reg_data[4]_i_25_n_0\
    );
\reg_data[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(4),
      O => \reg_data[4]_i_26_n_0\
    );
\reg_data[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(4),
      O => \reg_data[4]_i_27_n_0\
    );
\reg_data[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(4),
      O => \reg_data[4]_i_28_n_0\
    );
\reg_data[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(4),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(4),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(4),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(4),
      O => \reg_data[4]_i_29_n_0\
    );
\reg_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[5]_i_2_n_0\,
      I1 => \reg_data_reg[5]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[5]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[5]_i_5_n_0\,
      O => \reg_data[5]_i_1_n_0\
    );
\reg_data[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(5),
      O => \reg_data[5]_i_14_n_0\
    );
\reg_data[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(5),
      O => \reg_data[5]_i_15_n_0\
    );
\reg_data[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(5),
      O => \reg_data[5]_i_16_n_0\
    );
\reg_data[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(5),
      O => \reg_data[5]_i_17_n_0\
    );
\reg_data[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(5),
      O => \reg_data[5]_i_18_n_0\
    );
\reg_data[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(5),
      O => \reg_data[5]_i_19_n_0\
    );
\reg_data[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(5),
      O => \reg_data[5]_i_20_n_0\
    );
\reg_data[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(5),
      O => \reg_data[5]_i_21_n_0\
    );
\reg_data[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(5),
      O => \reg_data[5]_i_22_n_0\
    );
\reg_data[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(5),
      O => \reg_data[5]_i_23_n_0\
    );
\reg_data[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(5),
      O => \reg_data[5]_i_24_n_0\
    );
\reg_data[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(5),
      O => \reg_data[5]_i_25_n_0\
    );
\reg_data[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(5),
      O => \reg_data[5]_i_26_n_0\
    );
\reg_data[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(5),
      O => \reg_data[5]_i_27_n_0\
    );
\reg_data[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(5),
      O => \reg_data[5]_i_28_n_0\
    );
\reg_data[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(5),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(5),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(5),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(5),
      O => \reg_data[5]_i_29_n_0\
    );
\reg_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[6]_i_2_n_0\,
      I1 => \reg_data_reg[6]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[6]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[6]_i_5_n_0\,
      O => \reg_data[6]_i_1_n_0\
    );
\reg_data[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(6),
      O => \reg_data[6]_i_14_n_0\
    );
\reg_data[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(6),
      O => \reg_data[6]_i_15_n_0\
    );
\reg_data[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(6),
      O => \reg_data[6]_i_16_n_0\
    );
\reg_data[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(6),
      O => \reg_data[6]_i_17_n_0\
    );
\reg_data[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(6),
      O => \reg_data[6]_i_18_n_0\
    );
\reg_data[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(6),
      O => \reg_data[6]_i_19_n_0\
    );
\reg_data[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(6),
      O => \reg_data[6]_i_20_n_0\
    );
\reg_data[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(6),
      O => \reg_data[6]_i_21_n_0\
    );
\reg_data[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(6),
      O => \reg_data[6]_i_22_n_0\
    );
\reg_data[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(6),
      O => \reg_data[6]_i_23_n_0\
    );
\reg_data[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(6),
      O => \reg_data[6]_i_24_n_0\
    );
\reg_data[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(6),
      O => \reg_data[6]_i_25_n_0\
    );
\reg_data[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(6),
      O => \reg_data[6]_i_26_n_0\
    );
\reg_data[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(6),
      O => \reg_data[6]_i_27_n_0\
    );
\reg_data[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(6),
      O => \reg_data[6]_i_28_n_0\
    );
\reg_data[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(6),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(6),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(6),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(6),
      O => \reg_data[6]_i_29_n_0\
    );
\reg_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[7]_i_2_n_0\,
      I1 => \reg_data_reg[7]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[7]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[7]_i_5_n_0\,
      O => \reg_data[7]_i_1_n_0\
    );
\reg_data[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(7),
      O => \reg_data[7]_i_14_n_0\
    );
\reg_data[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(7),
      O => \reg_data[7]_i_15_n_0\
    );
\reg_data[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(7),
      O => \reg_data[7]_i_16_n_0\
    );
\reg_data[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(7),
      O => \reg_data[7]_i_17_n_0\
    );
\reg_data[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(7),
      O => \reg_data[7]_i_18_n_0\
    );
\reg_data[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(7),
      O => \reg_data[7]_i_19_n_0\
    );
\reg_data[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(7),
      O => \reg_data[7]_i_20_n_0\
    );
\reg_data[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(7),
      O => \reg_data[7]_i_21_n_0\
    );
\reg_data[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(7),
      O => \reg_data[7]_i_22_n_0\
    );
\reg_data[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(7),
      O => \reg_data[7]_i_23_n_0\
    );
\reg_data[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(7),
      O => \reg_data[7]_i_24_n_0\
    );
\reg_data[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(7),
      O => \reg_data[7]_i_25_n_0\
    );
\reg_data[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(7),
      O => \reg_data[7]_i_26_n_0\
    );
\reg_data[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(7),
      O => \reg_data[7]_i_27_n_0\
    );
\reg_data[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(7),
      O => \reg_data[7]_i_28_n_0\
    );
\reg_data[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(7),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(7),
      I2 => number_reg(1),
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(7),
      I4 => number_reg(0),
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(7),
      O => \reg_data[7]_i_29_n_0\
    );
\reg_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_data_reg[8]_i_2_n_0\,
      I1 => \reg_data_reg[8]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => \reg_data_reg[8]_i_4_n_0\,
      I4 => number_reg(4),
      I5 => \reg_data_reg[8]_i_5_n_0\,
      O => \reg_data[8]_i_1_n_0\
    );
\reg_data[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(8),
      O => \reg_data[8]_i_14_n_0\
    );
\reg_data[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(8),
      O => \reg_data[8]_i_15_n_0\
    );
\reg_data[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(8),
      O => \reg_data[8]_i_16_n_0\
    );
\reg_data[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(8),
      O => \reg_data[8]_i_17_n_0\
    );
\reg_data[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(8),
      O => \reg_data[8]_i_18_n_0\
    );
\reg_data[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(8),
      O => \reg_data[8]_i_19_n_0\
    );
\reg_data[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(8),
      O => \reg_data[8]_i_20_n_0\
    );
\reg_data[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(8),
      O => \reg_data[8]_i_21_n_0\
    );
\reg_data[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(8),
      O => \reg_data[8]_i_22_n_0\
    );
\reg_data[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(8),
      O => \reg_data[8]_i_23_n_0\
    );
\reg_data[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(8),
      O => \reg_data[8]_i_24_n_0\
    );
\reg_data[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(8),
      I2 => \number_reg[1]_rep_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(8),
      O => \reg_data[8]_i_25_n_0\
    );
\reg_data[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(8),
      O => \reg_data[8]_i_26_n_0\
    );
\reg_data[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(8),
      O => \reg_data[8]_i_27_n_0\
    );
\reg_data[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(8),
      O => \reg_data[8]_i_28_n_0\
    );
\reg_data[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(8),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(8),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(8),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(8),
      O => \reg_data[8]_i_29_n_0\
    );
\reg_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFA0C0AFCFAFC"
    )
        port map (
      I0 => \reg_data_reg[9]_i_2_n_0\,
      I1 => \reg_data_reg[9]_i_3_n_0\,
      I2 => number_reg(5),
      I3 => number_reg(4),
      I4 => \reg_data[9]_i_4_n_0\,
      I5 => \reg_data[9]_i_5_n_0\,
      O => \reg_data[9]_i_1_n_0\
    );
\reg_data[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[63]_63\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[62]_62\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[61]_61\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[60]_60\(9),
      O => \reg_data[9]_i_10_n_0\
    );
\reg_data[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[59]_59\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[58]_58\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[57]_57\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[56]_56\(9),
      O => \reg_data[9]_i_11_n_0\
    );
\reg_data[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[55]_55\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[54]_54\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[53]_53\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[52]_52\(9),
      O => \reg_data[9]_i_12_n_0\
    );
\reg_data[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[51]_51\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[50]_0\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[49]_50\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[48]_49\(9),
      O => \reg_data[9]_i_13_n_0\
    );
\reg_data[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[47]_48\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[46]_47\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[45]_46\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[44]_45\(9),
      O => \reg_data[9]_i_14_n_0\
    );
\reg_data[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[43]_44\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[42]_43\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[41]_42\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[40]_41\(9),
      O => \reg_data[9]_i_15_n_0\
    );
\reg_data[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[39]_40\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[38]_39\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[37]_38\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[36]_37\(9),
      O => \reg_data[9]_i_16_n_0\
    );
\reg_data[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[35]_36\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[34]_35\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[33]_34\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[32]_33\(9),
      O => \reg_data[9]_i_17_n_0\
    );
\reg_data[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[19]_20\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[18]_19\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[17]_18\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[16]_17\(9),
      O => \reg_data[9]_i_18_n_0\
    );
\reg_data[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[23]_24\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[22]_23\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[21]_22\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[20]_21\(9),
      O => \reg_data[9]_i_19_n_0\
    );
\reg_data[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[27]_28\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[26]_27\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[25]_26\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[24]_25\(9),
      O => \reg_data[9]_i_20_n_0\
    );
\reg_data[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[31]_32\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[30]_31\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[29]_30\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[28]_29\(9),
      O => \reg_data[9]_i_21_n_0\
    );
\reg_data[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[3]_4\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[2]_3\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[1]_2\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[0]_1\(9),
      O => \reg_data[9]_i_22_n_0\
    );
\reg_data[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[7]_8\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[6]_7\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[5]_6\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[4]_5\(9),
      O => \reg_data[9]_i_23_n_0\
    );
\reg_data[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[11]_12\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[10]_11\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[9]_10\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[8]_9\(9),
      O => \reg_data[9]_i_24_n_0\
    );
\reg_data[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[15]_16\(9),
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[14]_15\(9),
      I2 => \number_reg[1]_rep__3_n_0\,
      I3 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[13]_14\(9),
      I4 => \number_reg[0]_rep_n_0\,
      I5 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].reg_in_reg[12]_13\(9),
      O => \reg_data[9]_i_25_n_0\
    );
\reg_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[9]_i_10_n_0\,
      I1 => \reg_data[9]_i_11_n_0\,
      I2 => \reg_data[9]_i_12_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[9]_i_13_n_0\,
      O => \reg_data[9]_i_4_n_0\
    );
\reg_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \reg_data[9]_i_14_n_0\,
      I1 => \reg_data[9]_i_15_n_0\,
      I2 => \reg_data[9]_i_16_n_0\,
      I3 => number_reg(2),
      I4 => number_reg(3),
      I5 => \reg_data[9]_i_17_n_0\,
      O => \reg_data[9]_i_5_n_0\
    );
\reg_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(0),
      Q => reg_data_out(0),
      R => '0'
    );
\reg_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(10),
      Q => reg_data_out(10),
      R => '0'
    );
\reg_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(11),
      Q => reg_data_out(11),
      R => '0'
    );
\reg_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(12),
      Q => reg_data_out(12),
      R => '0'
    );
\reg_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(13),
      Q => reg_data_out(13),
      R => '0'
    );
\reg_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(14),
      Q => reg_data_out(14),
      R => '0'
    );
\reg_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(15),
      Q => reg_data_out(15),
      R => '0'
    );
\reg_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(16),
      Q => reg_data_out(16),
      R => '0'
    );
\reg_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(17),
      Q => reg_data_out(17),
      R => '0'
    );
\reg_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(18),
      Q => reg_data_out(18),
      R => '0'
    );
\reg_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(19),
      Q => reg_data_out(19),
      R => '0'
    );
\reg_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(1),
      Q => reg_data_out(1),
      R => '0'
    );
\reg_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(20),
      Q => reg_data_out(20),
      R => '0'
    );
\reg_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(21),
      Q => reg_data_out(21),
      R => '0'
    );
\reg_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(22),
      Q => reg_data_out(22),
      R => '0'
    );
\reg_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(23),
      Q => reg_data_out(23),
      R => '0'
    );
\reg_data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(24),
      Q => reg_data_out(24),
      R => '0'
    );
\reg_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(25),
      Q => reg_data_out(25),
      R => '0'
    );
\reg_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(26),
      Q => reg_data_out(26),
      R => '0'
    );
\reg_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(27),
      Q => reg_data_out(27),
      R => '0'
    );
\reg_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(28),
      Q => reg_data_out(28),
      R => '0'
    );
\reg_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(29),
      Q => reg_data_out(29),
      R => '0'
    );
\reg_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(2),
      Q => reg_data_out(2),
      R => '0'
    );
\reg_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(30),
      Q => reg_data_out(30),
      R => '0'
    );
\reg_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(31),
      Q => reg_data_out(31),
      R => '0'
    );
\reg_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(3),
      Q => reg_data_out(3),
      R => '0'
    );
\reg_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(4),
      Q => reg_data_out(4),
      R => '0'
    );
\reg_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(5),
      Q => reg_data_out(5),
      R => '0'
    );
\reg_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(6),
      Q => reg_data_out(6),
      R => '0'
    );
\reg_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(7),
      Q => reg_data_out(7),
      R => '0'
    );
\reg_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(8),
      Q => reg_data_out(8),
      R => '0'
    );
\reg_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_data(9),
      Q => reg_data_out(9),
      R => '0'
    );
\reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[0]_i_1_n_0\,
      Q => reg_data(0),
      R => '0'
    );
\reg_data_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_22_n_0\,
      I1 => \reg_data[0]_i_23_n_0\,
      O => \reg_data_reg[0]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_24_n_0\,
      I1 => \reg_data[0]_i_25_n_0\,
      O => \reg_data_reg[0]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_26_n_0\,
      I1 => \reg_data[0]_i_27_n_0\,
      O => \reg_data_reg[0]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_28_n_0\,
      I1 => \reg_data[0]_i_29_n_0\,
      O => \reg_data_reg[0]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[0]_i_6_n_0\,
      I1 => \reg_data_reg[0]_i_7_n_0\,
      O => \reg_data_reg[0]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[0]_i_8_n_0\,
      I1 => \reg_data_reg[0]_i_9_n_0\,
      O => \reg_data_reg[0]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[0]_i_10_n_0\,
      I1 => \reg_data_reg[0]_i_11_n_0\,
      O => \reg_data_reg[0]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[0]_i_12_n_0\,
      I1 => \reg_data_reg[0]_i_13_n_0\,
      O => \reg_data_reg[0]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_14_n_0\,
      I1 => \reg_data[0]_i_15_n_0\,
      O => \reg_data_reg[0]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_16_n_0\,
      I1 => \reg_data[0]_i_17_n_0\,
      O => \reg_data_reg[0]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_18_n_0\,
      I1 => \reg_data[0]_i_19_n_0\,
      O => \reg_data_reg[0]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[0]_i_20_n_0\,
      I1 => \reg_data[0]_i_21_n_0\,
      O => \reg_data_reg[0]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[10]_i_1_n_0\,
      Q => reg_data(10),
      R => '0'
    );
\reg_data_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_22_n_0\,
      I1 => \reg_data[10]_i_23_n_0\,
      O => \reg_data_reg[10]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_24_n_0\,
      I1 => \reg_data[10]_i_25_n_0\,
      O => \reg_data_reg[10]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_26_n_0\,
      I1 => \reg_data[10]_i_27_n_0\,
      O => \reg_data_reg[10]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_28_n_0\,
      I1 => \reg_data[10]_i_29_n_0\,
      O => \reg_data_reg[10]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[10]_i_6_n_0\,
      I1 => \reg_data_reg[10]_i_7_n_0\,
      O => \reg_data_reg[10]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[10]_i_8_n_0\,
      I1 => \reg_data_reg[10]_i_9_n_0\,
      O => \reg_data_reg[10]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[10]_i_10_n_0\,
      I1 => \reg_data_reg[10]_i_11_n_0\,
      O => \reg_data_reg[10]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[10]_i_12_n_0\,
      I1 => \reg_data_reg[10]_i_13_n_0\,
      O => \reg_data_reg[10]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_14_n_0\,
      I1 => \reg_data[10]_i_15_n_0\,
      O => \reg_data_reg[10]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_16_n_0\,
      I1 => \reg_data[10]_i_17_n_0\,
      O => \reg_data_reg[10]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_18_n_0\,
      I1 => \reg_data[10]_i_19_n_0\,
      O => \reg_data_reg[10]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[10]_i_20_n_0\,
      I1 => \reg_data[10]_i_21_n_0\,
      O => \reg_data_reg[10]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[11]_i_1_n_0\,
      Q => reg_data(11),
      R => '0'
    );
\reg_data_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[11]_i_6_n_0\,
      I1 => \reg_data_reg[11]_i_7_n_0\,
      O => \reg_data_reg[11]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[11]_i_8_n_0\,
      I1 => \reg_data_reg[11]_i_9_n_0\,
      O => \reg_data_reg[11]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[11]_i_18_n_0\,
      I1 => \reg_data[11]_i_19_n_0\,
      O => \reg_data_reg[11]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[11]_i_20_n_0\,
      I1 => \reg_data[11]_i_21_n_0\,
      O => \reg_data_reg[11]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[11]_i_22_n_0\,
      I1 => \reg_data[11]_i_23_n_0\,
      O => \reg_data_reg[11]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[11]_i_24_n_0\,
      I1 => \reg_data[11]_i_25_n_0\,
      O => \reg_data_reg[11]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[12]_i_1_n_0\,
      Q => reg_data(12),
      R => '0'
    );
\reg_data_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_22_n_0\,
      I1 => \reg_data[12]_i_23_n_0\,
      O => \reg_data_reg[12]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_24_n_0\,
      I1 => \reg_data[12]_i_25_n_0\,
      O => \reg_data_reg[12]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_26_n_0\,
      I1 => \reg_data[12]_i_27_n_0\,
      O => \reg_data_reg[12]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_28_n_0\,
      I1 => \reg_data[12]_i_29_n_0\,
      O => \reg_data_reg[12]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[12]_i_6_n_0\,
      I1 => \reg_data_reg[12]_i_7_n_0\,
      O => \reg_data_reg[12]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[12]_i_8_n_0\,
      I1 => \reg_data_reg[12]_i_9_n_0\,
      O => \reg_data_reg[12]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[12]_i_10_n_0\,
      I1 => \reg_data_reg[12]_i_11_n_0\,
      O => \reg_data_reg[12]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[12]_i_12_n_0\,
      I1 => \reg_data_reg[12]_i_13_n_0\,
      O => \reg_data_reg[12]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_14_n_0\,
      I1 => \reg_data[12]_i_15_n_0\,
      O => \reg_data_reg[12]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_16_n_0\,
      I1 => \reg_data[12]_i_17_n_0\,
      O => \reg_data_reg[12]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_18_n_0\,
      I1 => \reg_data[12]_i_19_n_0\,
      O => \reg_data_reg[12]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[12]_i_20_n_0\,
      I1 => \reg_data[12]_i_21_n_0\,
      O => \reg_data_reg[12]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[13]_i_1_n_0\,
      Q => reg_data(13),
      R => '0'
    );
\reg_data_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_22_n_0\,
      I1 => \reg_data[13]_i_23_n_0\,
      O => \reg_data_reg[13]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_24_n_0\,
      I1 => \reg_data[13]_i_25_n_0\,
      O => \reg_data_reg[13]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_26_n_0\,
      I1 => \reg_data[13]_i_27_n_0\,
      O => \reg_data_reg[13]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_28_n_0\,
      I1 => \reg_data[13]_i_29_n_0\,
      O => \reg_data_reg[13]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[13]_i_6_n_0\,
      I1 => \reg_data_reg[13]_i_7_n_0\,
      O => \reg_data_reg[13]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[13]_i_8_n_0\,
      I1 => \reg_data_reg[13]_i_9_n_0\,
      O => \reg_data_reg[13]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[13]_i_10_n_0\,
      I1 => \reg_data_reg[13]_i_11_n_0\,
      O => \reg_data_reg[13]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[13]_i_12_n_0\,
      I1 => \reg_data_reg[13]_i_13_n_0\,
      O => \reg_data_reg[13]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_14_n_0\,
      I1 => \reg_data[13]_i_15_n_0\,
      O => \reg_data_reg[13]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_16_n_0\,
      I1 => \reg_data[13]_i_17_n_0\,
      O => \reg_data_reg[13]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_18_n_0\,
      I1 => \reg_data[13]_i_19_n_0\,
      O => \reg_data_reg[13]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[13]_i_20_n_0\,
      I1 => \reg_data[13]_i_21_n_0\,
      O => \reg_data_reg[13]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[14]_i_1_n_0\,
      Q => reg_data(14),
      R => '0'
    );
\reg_data_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_22_n_0\,
      I1 => \reg_data[14]_i_23_n_0\,
      O => \reg_data_reg[14]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_24_n_0\,
      I1 => \reg_data[14]_i_25_n_0\,
      O => \reg_data_reg[14]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_26_n_0\,
      I1 => \reg_data[14]_i_27_n_0\,
      O => \reg_data_reg[14]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_28_n_0\,
      I1 => \reg_data[14]_i_29_n_0\,
      O => \reg_data_reg[14]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[14]_i_6_n_0\,
      I1 => \reg_data_reg[14]_i_7_n_0\,
      O => \reg_data_reg[14]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[14]_i_8_n_0\,
      I1 => \reg_data_reg[14]_i_9_n_0\,
      O => \reg_data_reg[14]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[14]_i_10_n_0\,
      I1 => \reg_data_reg[14]_i_11_n_0\,
      O => \reg_data_reg[14]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[14]_i_12_n_0\,
      I1 => \reg_data_reg[14]_i_13_n_0\,
      O => \reg_data_reg[14]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_14_n_0\,
      I1 => \reg_data[14]_i_15_n_0\,
      O => \reg_data_reg[14]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_16_n_0\,
      I1 => \reg_data[14]_i_17_n_0\,
      O => \reg_data_reg[14]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_18_n_0\,
      I1 => \reg_data[14]_i_19_n_0\,
      O => \reg_data_reg[14]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[14]_i_20_n_0\,
      I1 => \reg_data[14]_i_21_n_0\,
      O => \reg_data_reg[14]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[15]_i_1_n_0\,
      Q => reg_data(15),
      R => '0'
    );
\reg_data_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_22_n_0\,
      I1 => \reg_data[15]_i_23_n_0\,
      O => \reg_data_reg[15]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_24_n_0\,
      I1 => \reg_data[15]_i_25_n_0\,
      O => \reg_data_reg[15]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_26_n_0\,
      I1 => \reg_data[15]_i_27_n_0\,
      O => \reg_data_reg[15]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_28_n_0\,
      I1 => \reg_data[15]_i_29_n_0\,
      O => \reg_data_reg[15]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[15]_i_6_n_0\,
      I1 => \reg_data_reg[15]_i_7_n_0\,
      O => \reg_data_reg[15]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[15]_i_8_n_0\,
      I1 => \reg_data_reg[15]_i_9_n_0\,
      O => \reg_data_reg[15]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[15]_i_10_n_0\,
      I1 => \reg_data_reg[15]_i_11_n_0\,
      O => \reg_data_reg[15]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[15]_i_12_n_0\,
      I1 => \reg_data_reg[15]_i_13_n_0\,
      O => \reg_data_reg[15]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_14_n_0\,
      I1 => \reg_data[15]_i_15_n_0\,
      O => \reg_data_reg[15]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_16_n_0\,
      I1 => \reg_data[15]_i_17_n_0\,
      O => \reg_data_reg[15]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_18_n_0\,
      I1 => \reg_data[15]_i_19_n_0\,
      O => \reg_data_reg[15]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[15]_i_20_n_0\,
      I1 => \reg_data[15]_i_21_n_0\,
      O => \reg_data_reg[15]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[16]_i_1_n_0\,
      Q => reg_data(16),
      R => '0'
    );
\reg_data_reg[16]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_22_n_0\,
      I1 => \reg_data[16]_i_23_n_0\,
      O => \reg_data_reg[16]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_24_n_0\,
      I1 => \reg_data[16]_i_25_n_0\,
      O => \reg_data_reg[16]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_26_n_0\,
      I1 => \reg_data[16]_i_27_n_0\,
      O => \reg_data_reg[16]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_28_n_0\,
      I1 => \reg_data[16]_i_29_n_0\,
      O => \reg_data_reg[16]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[16]_i_6_n_0\,
      I1 => \reg_data_reg[16]_i_7_n_0\,
      O => \reg_data_reg[16]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[16]_i_8_n_0\,
      I1 => \reg_data_reg[16]_i_9_n_0\,
      O => \reg_data_reg[16]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[16]_i_10_n_0\,
      I1 => \reg_data_reg[16]_i_11_n_0\,
      O => \reg_data_reg[16]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[16]_i_12_n_0\,
      I1 => \reg_data_reg[16]_i_13_n_0\,
      O => \reg_data_reg[16]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_14_n_0\,
      I1 => \reg_data[16]_i_15_n_0\,
      O => \reg_data_reg[16]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_16_n_0\,
      I1 => \reg_data[16]_i_17_n_0\,
      O => \reg_data_reg[16]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_18_n_0\,
      I1 => \reg_data[16]_i_19_n_0\,
      O => \reg_data_reg[16]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[16]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[16]_i_20_n_0\,
      I1 => \reg_data[16]_i_21_n_0\,
      O => \reg_data_reg[16]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[17]_i_1_n_0\,
      Q => reg_data(17),
      R => '0'
    );
\reg_data_reg[17]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[17]_i_6_n_0\,
      I1 => \reg_data_reg[17]_i_7_n_0\,
      O => \reg_data_reg[17]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[17]_i_8_n_0\,
      I1 => \reg_data_reg[17]_i_9_n_0\,
      O => \reg_data_reg[17]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[17]_i_18_n_0\,
      I1 => \reg_data[17]_i_19_n_0\,
      O => \reg_data_reg[17]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[17]_i_20_n_0\,
      I1 => \reg_data[17]_i_21_n_0\,
      O => \reg_data_reg[17]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[17]_i_22_n_0\,
      I1 => \reg_data[17]_i_23_n_0\,
      O => \reg_data_reg[17]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[17]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[17]_i_24_n_0\,
      I1 => \reg_data[17]_i_25_n_0\,
      O => \reg_data_reg[17]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[18]_i_1_n_0\,
      Q => reg_data(18),
      R => '0'
    );
\reg_data_reg[18]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_22_n_0\,
      I1 => \reg_data[18]_i_23_n_0\,
      O => \reg_data_reg[18]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_24_n_0\,
      I1 => \reg_data[18]_i_25_n_0\,
      O => \reg_data_reg[18]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_26_n_0\,
      I1 => \reg_data[18]_i_27_n_0\,
      O => \reg_data_reg[18]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_28_n_0\,
      I1 => \reg_data[18]_i_29_n_0\,
      O => \reg_data_reg[18]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[18]_i_6_n_0\,
      I1 => \reg_data_reg[18]_i_7_n_0\,
      O => \reg_data_reg[18]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[18]_i_8_n_0\,
      I1 => \reg_data_reg[18]_i_9_n_0\,
      O => \reg_data_reg[18]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[18]_i_10_n_0\,
      I1 => \reg_data_reg[18]_i_11_n_0\,
      O => \reg_data_reg[18]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[18]_i_12_n_0\,
      I1 => \reg_data_reg[18]_i_13_n_0\,
      O => \reg_data_reg[18]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_14_n_0\,
      I1 => \reg_data[18]_i_15_n_0\,
      O => \reg_data_reg[18]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_16_n_0\,
      I1 => \reg_data[18]_i_17_n_0\,
      O => \reg_data_reg[18]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_18_n_0\,
      I1 => \reg_data[18]_i_19_n_0\,
      O => \reg_data_reg[18]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[18]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[18]_i_20_n_0\,
      I1 => \reg_data[18]_i_21_n_0\,
      O => \reg_data_reg[18]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[19]_i_1_n_0\,
      Q => reg_data(19),
      R => '0'
    );
\reg_data_reg[19]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_22_n_0\,
      I1 => \reg_data[19]_i_23_n_0\,
      O => \reg_data_reg[19]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_24_n_0\,
      I1 => \reg_data[19]_i_25_n_0\,
      O => \reg_data_reg[19]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_26_n_0\,
      I1 => \reg_data[19]_i_27_n_0\,
      O => \reg_data_reg[19]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_28_n_0\,
      I1 => \reg_data[19]_i_29_n_0\,
      O => \reg_data_reg[19]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[19]_i_6_n_0\,
      I1 => \reg_data_reg[19]_i_7_n_0\,
      O => \reg_data_reg[19]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[19]_i_8_n_0\,
      I1 => \reg_data_reg[19]_i_9_n_0\,
      O => \reg_data_reg[19]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[19]_i_10_n_0\,
      I1 => \reg_data_reg[19]_i_11_n_0\,
      O => \reg_data_reg[19]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[19]_i_12_n_0\,
      I1 => \reg_data_reg[19]_i_13_n_0\,
      O => \reg_data_reg[19]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_14_n_0\,
      I1 => \reg_data[19]_i_15_n_0\,
      O => \reg_data_reg[19]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_16_n_0\,
      I1 => \reg_data[19]_i_17_n_0\,
      O => \reg_data_reg[19]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_18_n_0\,
      I1 => \reg_data[19]_i_19_n_0\,
      O => \reg_data_reg[19]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[19]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[19]_i_20_n_0\,
      I1 => \reg_data[19]_i_21_n_0\,
      O => \reg_data_reg[19]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[1]_i_1_n_0\,
      Q => reg_data(1),
      R => '0'
    );
\reg_data_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[1]_i_6_n_0\,
      I1 => \reg_data_reg[1]_i_7_n_0\,
      O => \reg_data_reg[1]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[1]_i_8_n_0\,
      I1 => \reg_data_reg[1]_i_9_n_0\,
      O => \reg_data_reg[1]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[1]_i_18_n_0\,
      I1 => \reg_data[1]_i_19_n_0\,
      O => \reg_data_reg[1]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[1]_i_20_n_0\,
      I1 => \reg_data[1]_i_21_n_0\,
      O => \reg_data_reg[1]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[1]_i_22_n_0\,
      I1 => \reg_data[1]_i_23_n_0\,
      O => \reg_data_reg[1]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[1]_i_24_n_0\,
      I1 => \reg_data[1]_i_25_n_0\,
      O => \reg_data_reg[1]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[20]_i_1_n_0\,
      Q => reg_data(20),
      R => '0'
    );
\reg_data_reg[20]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[20]_i_6_n_0\,
      I1 => \reg_data_reg[20]_i_7_n_0\,
      O => \reg_data_reg[20]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[20]_i_8_n_0\,
      I1 => \reg_data_reg[20]_i_9_n_0\,
      O => \reg_data_reg[20]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[20]_i_18_n_0\,
      I1 => \reg_data[20]_i_19_n_0\,
      O => \reg_data_reg[20]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[20]_i_20_n_0\,
      I1 => \reg_data[20]_i_21_n_0\,
      O => \reg_data_reg[20]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[20]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[20]_i_22_n_0\,
      I1 => \reg_data[20]_i_23_n_0\,
      O => \reg_data_reg[20]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[20]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[20]_i_24_n_0\,
      I1 => \reg_data[20]_i_25_n_0\,
      O => \reg_data_reg[20]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[21]_i_1_n_0\,
      Q => reg_data(21),
      R => '0'
    );
\reg_data_reg[21]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[21]_i_6_n_0\,
      I1 => \reg_data_reg[21]_i_7_n_0\,
      O => \reg_data_reg[21]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[21]_i_8_n_0\,
      I1 => \reg_data_reg[21]_i_9_n_0\,
      O => \reg_data_reg[21]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[21]_i_18_n_0\,
      I1 => \reg_data[21]_i_19_n_0\,
      O => \reg_data_reg[21]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[21]_i_20_n_0\,
      I1 => \reg_data[21]_i_21_n_0\,
      O => \reg_data_reg[21]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[21]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[21]_i_22_n_0\,
      I1 => \reg_data[21]_i_23_n_0\,
      O => \reg_data_reg[21]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[21]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[21]_i_24_n_0\,
      I1 => \reg_data[21]_i_25_n_0\,
      O => \reg_data_reg[21]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[22]_i_1_n_0\,
      Q => reg_data(22),
      R => '0'
    );
\reg_data_reg[22]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_22_n_0\,
      I1 => \reg_data[22]_i_23_n_0\,
      O => \reg_data_reg[22]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_24_n_0\,
      I1 => \reg_data[22]_i_25_n_0\,
      O => \reg_data_reg[22]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_26_n_0\,
      I1 => \reg_data[22]_i_27_n_0\,
      O => \reg_data_reg[22]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_28_n_0\,
      I1 => \reg_data[22]_i_29_n_0\,
      O => \reg_data_reg[22]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[22]_i_6_n_0\,
      I1 => \reg_data_reg[22]_i_7_n_0\,
      O => \reg_data_reg[22]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[22]_i_8_n_0\,
      I1 => \reg_data_reg[22]_i_9_n_0\,
      O => \reg_data_reg[22]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[22]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[22]_i_10_n_0\,
      I1 => \reg_data_reg[22]_i_11_n_0\,
      O => \reg_data_reg[22]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[22]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[22]_i_12_n_0\,
      I1 => \reg_data_reg[22]_i_13_n_0\,
      O => \reg_data_reg[22]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_14_n_0\,
      I1 => \reg_data[22]_i_15_n_0\,
      O => \reg_data_reg[22]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_16_n_0\,
      I1 => \reg_data[22]_i_17_n_0\,
      O => \reg_data_reg[22]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_18_n_0\,
      I1 => \reg_data[22]_i_19_n_0\,
      O => \reg_data_reg[22]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[22]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[22]_i_20_n_0\,
      I1 => \reg_data[22]_i_21_n_0\,
      O => \reg_data_reg[22]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[23]_i_1_n_0\,
      Q => reg_data(23),
      R => '0'
    );
\reg_data_reg[23]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_22_n_0\,
      I1 => \reg_data[23]_i_23_n_0\,
      O => \reg_data_reg[23]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_24_n_0\,
      I1 => \reg_data[23]_i_25_n_0\,
      O => \reg_data_reg[23]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_26_n_0\,
      I1 => \reg_data[23]_i_27_n_0\,
      O => \reg_data_reg[23]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_28_n_0\,
      I1 => \reg_data[23]_i_29_n_0\,
      O => \reg_data_reg[23]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[23]_i_6_n_0\,
      I1 => \reg_data_reg[23]_i_7_n_0\,
      O => \reg_data_reg[23]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[23]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[23]_i_8_n_0\,
      I1 => \reg_data_reg[23]_i_9_n_0\,
      O => \reg_data_reg[23]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[23]_i_10_n_0\,
      I1 => \reg_data_reg[23]_i_11_n_0\,
      O => \reg_data_reg[23]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[23]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[23]_i_12_n_0\,
      I1 => \reg_data_reg[23]_i_13_n_0\,
      O => \reg_data_reg[23]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_14_n_0\,
      I1 => \reg_data[23]_i_15_n_0\,
      O => \reg_data_reg[23]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_16_n_0\,
      I1 => \reg_data[23]_i_17_n_0\,
      O => \reg_data_reg[23]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_18_n_0\,
      I1 => \reg_data[23]_i_19_n_0\,
      O => \reg_data_reg[23]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[23]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[23]_i_20_n_0\,
      I1 => \reg_data[23]_i_21_n_0\,
      O => \reg_data_reg[23]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[24]_i_1_n_0\,
      Q => reg_data(24),
      R => '0'
    );
\reg_data_reg[24]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_22_n_0\,
      I1 => \reg_data[24]_i_23_n_0\,
      O => \reg_data_reg[24]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[24]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_24_n_0\,
      I1 => \reg_data[24]_i_25_n_0\,
      O => \reg_data_reg[24]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[24]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_26_n_0\,
      I1 => \reg_data[24]_i_27_n_0\,
      O => \reg_data_reg[24]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[24]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_28_n_0\,
      I1 => \reg_data[24]_i_29_n_0\,
      O => \reg_data_reg[24]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[24]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[24]_i_6_n_0\,
      I1 => \reg_data_reg[24]_i_7_n_0\,
      O => \reg_data_reg[24]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[24]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[24]_i_8_n_0\,
      I1 => \reg_data_reg[24]_i_9_n_0\,
      O => \reg_data_reg[24]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[24]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[24]_i_10_n_0\,
      I1 => \reg_data_reg[24]_i_11_n_0\,
      O => \reg_data_reg[24]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[24]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[24]_i_12_n_0\,
      I1 => \reg_data_reg[24]_i_13_n_0\,
      O => \reg_data_reg[24]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[24]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_14_n_0\,
      I1 => \reg_data[24]_i_15_n_0\,
      O => \reg_data_reg[24]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[24]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_16_n_0\,
      I1 => \reg_data[24]_i_17_n_0\,
      O => \reg_data_reg[24]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[24]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_18_n_0\,
      I1 => \reg_data[24]_i_19_n_0\,
      O => \reg_data_reg[24]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[24]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[24]_i_20_n_0\,
      I1 => \reg_data[24]_i_21_n_0\,
      O => \reg_data_reg[24]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[25]_i_1_n_0\,
      Q => reg_data(25),
      R => '0'
    );
\reg_data_reg[25]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_22_n_0\,
      I1 => \reg_data[25]_i_23_n_0\,
      O => \reg_data_reg[25]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_24_n_0\,
      I1 => \reg_data[25]_i_25_n_0\,
      O => \reg_data_reg[25]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_26_n_0\,
      I1 => \reg_data[25]_i_27_n_0\,
      O => \reg_data_reg[25]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_28_n_0\,
      I1 => \reg_data[25]_i_29_n_0\,
      O => \reg_data_reg[25]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[25]_i_6_n_0\,
      I1 => \reg_data_reg[25]_i_7_n_0\,
      O => \reg_data_reg[25]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[25]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[25]_i_8_n_0\,
      I1 => \reg_data_reg[25]_i_9_n_0\,
      O => \reg_data_reg[25]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[25]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[25]_i_10_n_0\,
      I1 => \reg_data_reg[25]_i_11_n_0\,
      O => \reg_data_reg[25]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[25]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[25]_i_12_n_0\,
      I1 => \reg_data_reg[25]_i_13_n_0\,
      O => \reg_data_reg[25]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[25]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_14_n_0\,
      I1 => \reg_data[25]_i_15_n_0\,
      O => \reg_data_reg[25]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_16_n_0\,
      I1 => \reg_data[25]_i_17_n_0\,
      O => \reg_data_reg[25]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_18_n_0\,
      I1 => \reg_data[25]_i_19_n_0\,
      O => \reg_data_reg[25]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[25]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[25]_i_20_n_0\,
      I1 => \reg_data[25]_i_21_n_0\,
      O => \reg_data_reg[25]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[26]_i_1_n_0\,
      Q => reg_data(26),
      R => '0'
    );
\reg_data_reg[26]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[26]_i_6_n_0\,
      I1 => \reg_data_reg[26]_i_7_n_0\,
      O => \reg_data_reg[26]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[26]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[26]_i_8_n_0\,
      I1 => \reg_data_reg[26]_i_9_n_0\,
      O => \reg_data_reg[26]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[26]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[26]_i_18_n_0\,
      I1 => \reg_data[26]_i_19_n_0\,
      O => \reg_data_reg[26]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[26]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[26]_i_20_n_0\,
      I1 => \reg_data[26]_i_21_n_0\,
      O => \reg_data_reg[26]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[26]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[26]_i_22_n_0\,
      I1 => \reg_data[26]_i_23_n_0\,
      O => \reg_data_reg[26]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[26]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[26]_i_24_n_0\,
      I1 => \reg_data[26]_i_25_n_0\,
      O => \reg_data_reg[26]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[27]_i_1_n_0\,
      Q => reg_data(27),
      R => '0'
    );
\reg_data_reg[27]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_22_n_0\,
      I1 => \reg_data[27]_i_23_n_0\,
      O => \reg_data_reg[27]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_24_n_0\,
      I1 => \reg_data[27]_i_25_n_0\,
      O => \reg_data_reg[27]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_26_n_0\,
      I1 => \reg_data[27]_i_27_n_0\,
      O => \reg_data_reg[27]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_28_n_0\,
      I1 => \reg_data[27]_i_29_n_0\,
      O => \reg_data_reg[27]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[27]_i_6_n_0\,
      I1 => \reg_data_reg[27]_i_7_n_0\,
      O => \reg_data_reg[27]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[27]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[27]_i_8_n_0\,
      I1 => \reg_data_reg[27]_i_9_n_0\,
      O => \reg_data_reg[27]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[27]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[27]_i_10_n_0\,
      I1 => \reg_data_reg[27]_i_11_n_0\,
      O => \reg_data_reg[27]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[27]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[27]_i_12_n_0\,
      I1 => \reg_data_reg[27]_i_13_n_0\,
      O => \reg_data_reg[27]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[27]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_14_n_0\,
      I1 => \reg_data[27]_i_15_n_0\,
      O => \reg_data_reg[27]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_16_n_0\,
      I1 => \reg_data[27]_i_17_n_0\,
      O => \reg_data_reg[27]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_18_n_0\,
      I1 => \reg_data[27]_i_19_n_0\,
      O => \reg_data_reg[27]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[27]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[27]_i_20_n_0\,
      I1 => \reg_data[27]_i_21_n_0\,
      O => \reg_data_reg[27]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[28]_i_1_n_0\,
      Q => reg_data(28),
      R => '0'
    );
\reg_data_reg[28]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[28]_i_6_n_0\,
      I1 => \reg_data_reg[28]_i_7_n_0\,
      O => \reg_data_reg[28]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[28]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[28]_i_8_n_0\,
      I1 => \reg_data_reg[28]_i_9_n_0\,
      O => \reg_data_reg[28]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[28]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[28]_i_18_n_0\,
      I1 => \reg_data[28]_i_19_n_0\,
      O => \reg_data_reg[28]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[28]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[28]_i_20_n_0\,
      I1 => \reg_data[28]_i_21_n_0\,
      O => \reg_data_reg[28]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[28]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[28]_i_22_n_0\,
      I1 => \reg_data[28]_i_23_n_0\,
      O => \reg_data_reg[28]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[28]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[28]_i_24_n_0\,
      I1 => \reg_data[28]_i_25_n_0\,
      O => \reg_data_reg[28]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[29]_i_1_n_0\,
      Q => reg_data(29),
      R => '0'
    );
\reg_data_reg[29]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_22_n_0\,
      I1 => \reg_data[29]_i_23_n_0\,
      O => \reg_data_reg[29]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_24_n_0\,
      I1 => \reg_data[29]_i_25_n_0\,
      O => \reg_data_reg[29]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_26_n_0\,
      I1 => \reg_data[29]_i_27_n_0\,
      O => \reg_data_reg[29]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_28_n_0\,
      I1 => \reg_data[29]_i_29_n_0\,
      O => \reg_data_reg[29]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[29]_i_6_n_0\,
      I1 => \reg_data_reg[29]_i_7_n_0\,
      O => \reg_data_reg[29]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[29]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[29]_i_8_n_0\,
      I1 => \reg_data_reg[29]_i_9_n_0\,
      O => \reg_data_reg[29]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[29]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[29]_i_10_n_0\,
      I1 => \reg_data_reg[29]_i_11_n_0\,
      O => \reg_data_reg[29]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[29]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[29]_i_12_n_0\,
      I1 => \reg_data_reg[29]_i_13_n_0\,
      O => \reg_data_reg[29]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[29]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_14_n_0\,
      I1 => \reg_data[29]_i_15_n_0\,
      O => \reg_data_reg[29]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_16_n_0\,
      I1 => \reg_data[29]_i_17_n_0\,
      O => \reg_data_reg[29]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_18_n_0\,
      I1 => \reg_data[29]_i_19_n_0\,
      O => \reg_data_reg[29]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[29]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[29]_i_20_n_0\,
      I1 => \reg_data[29]_i_21_n_0\,
      O => \reg_data_reg[29]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[2]_i_1_n_0\,
      Q => reg_data(2),
      R => '0'
    );
\reg_data_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_22_n_0\,
      I1 => \reg_data[2]_i_23_n_0\,
      O => \reg_data_reg[2]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_24_n_0\,
      I1 => \reg_data[2]_i_25_n_0\,
      O => \reg_data_reg[2]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_26_n_0\,
      I1 => \reg_data[2]_i_27_n_0\,
      O => \reg_data_reg[2]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_28_n_0\,
      I1 => \reg_data[2]_i_29_n_0\,
      O => \reg_data_reg[2]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[2]_i_6_n_0\,
      I1 => \reg_data_reg[2]_i_7_n_0\,
      O => \reg_data_reg[2]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[2]_i_8_n_0\,
      I1 => \reg_data_reg[2]_i_9_n_0\,
      O => \reg_data_reg[2]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[2]_i_10_n_0\,
      I1 => \reg_data_reg[2]_i_11_n_0\,
      O => \reg_data_reg[2]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[2]_i_12_n_0\,
      I1 => \reg_data_reg[2]_i_13_n_0\,
      O => \reg_data_reg[2]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_14_n_0\,
      I1 => \reg_data[2]_i_15_n_0\,
      O => \reg_data_reg[2]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_16_n_0\,
      I1 => \reg_data[2]_i_17_n_0\,
      O => \reg_data_reg[2]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_18_n_0\,
      I1 => \reg_data[2]_i_19_n_0\,
      O => \reg_data_reg[2]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[2]_i_20_n_0\,
      I1 => \reg_data[2]_i_21_n_0\,
      O => \reg_data_reg[2]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[30]_i_1_n_0\,
      Q => reg_data(30),
      R => '0'
    );
\reg_data_reg[30]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[30]_i_6_n_0\,
      I1 => \reg_data_reg[30]_i_7_n_0\,
      O => \reg_data_reg[30]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[30]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[30]_i_8_n_0\,
      I1 => \reg_data_reg[30]_i_9_n_0\,
      O => \reg_data_reg[30]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[30]_i_18_n_0\,
      I1 => \reg_data[30]_i_19_n_0\,
      O => \reg_data_reg[30]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[30]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[30]_i_20_n_0\,
      I1 => \reg_data[30]_i_21_n_0\,
      O => \reg_data_reg[30]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[30]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[30]_i_22_n_0\,
      I1 => \reg_data[30]_i_23_n_0\,
      O => \reg_data_reg[30]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[30]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[30]_i_24_n_0\,
      I1 => \reg_data[30]_i_25_n_0\,
      O => \reg_data_reg[30]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[31]_i_1_n_0\,
      Q => reg_data(31),
      R => '0'
    );
\reg_data_reg[31]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_22_n_0\,
      I1 => \reg_data[31]_i_23_n_0\,
      O => \reg_data_reg[31]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_24_n_0\,
      I1 => \reg_data[31]_i_25_n_0\,
      O => \reg_data_reg[31]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_26_n_0\,
      I1 => \reg_data[31]_i_27_n_0\,
      O => \reg_data_reg[31]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_28_n_0\,
      I1 => \reg_data[31]_i_29_n_0\,
      O => \reg_data_reg[31]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[31]_i_6_n_0\,
      I1 => \reg_data_reg[31]_i_7_n_0\,
      O => \reg_data_reg[31]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[31]_i_8_n_0\,
      I1 => \reg_data_reg[31]_i_9_n_0\,
      O => \reg_data_reg[31]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[31]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[31]_i_10_n_0\,
      I1 => \reg_data_reg[31]_i_11_n_0\,
      O => \reg_data_reg[31]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[31]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[31]_i_12_n_0\,
      I1 => \reg_data_reg[31]_i_13_n_0\,
      O => \reg_data_reg[31]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[31]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_14_n_0\,
      I1 => \reg_data[31]_i_15_n_0\,
      O => \reg_data_reg[31]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_16_n_0\,
      I1 => \reg_data[31]_i_17_n_0\,
      O => \reg_data_reg[31]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_18_n_0\,
      I1 => \reg_data[31]_i_19_n_0\,
      O => \reg_data_reg[31]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[31]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[31]_i_20_n_0\,
      I1 => \reg_data[31]_i_21_n_0\,
      O => \reg_data_reg[31]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[3]_i_1_n_0\,
      Q => reg_data(3),
      R => '0'
    );
\reg_data_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_22_n_0\,
      I1 => \reg_data[3]_i_23_n_0\,
      O => \reg_data_reg[3]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_24_n_0\,
      I1 => \reg_data[3]_i_25_n_0\,
      O => \reg_data_reg[3]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_26_n_0\,
      I1 => \reg_data[3]_i_27_n_0\,
      O => \reg_data_reg[3]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_28_n_0\,
      I1 => \reg_data[3]_i_29_n_0\,
      O => \reg_data_reg[3]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[3]_i_6_n_0\,
      I1 => \reg_data_reg[3]_i_7_n_0\,
      O => \reg_data_reg[3]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[3]_i_8_n_0\,
      I1 => \reg_data_reg[3]_i_9_n_0\,
      O => \reg_data_reg[3]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[3]_i_10_n_0\,
      I1 => \reg_data_reg[3]_i_11_n_0\,
      O => \reg_data_reg[3]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[3]_i_12_n_0\,
      I1 => \reg_data_reg[3]_i_13_n_0\,
      O => \reg_data_reg[3]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_14_n_0\,
      I1 => \reg_data[3]_i_15_n_0\,
      O => \reg_data_reg[3]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_16_n_0\,
      I1 => \reg_data[3]_i_17_n_0\,
      O => \reg_data_reg[3]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_18_n_0\,
      I1 => \reg_data[3]_i_19_n_0\,
      O => \reg_data_reg[3]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[3]_i_20_n_0\,
      I1 => \reg_data[3]_i_21_n_0\,
      O => \reg_data_reg[3]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[4]_i_1_n_0\,
      Q => reg_data(4),
      R => '0'
    );
\reg_data_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_22_n_0\,
      I1 => \reg_data[4]_i_23_n_0\,
      O => \reg_data_reg[4]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_24_n_0\,
      I1 => \reg_data[4]_i_25_n_0\,
      O => \reg_data_reg[4]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_26_n_0\,
      I1 => \reg_data[4]_i_27_n_0\,
      O => \reg_data_reg[4]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_28_n_0\,
      I1 => \reg_data[4]_i_29_n_0\,
      O => \reg_data_reg[4]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[4]_i_6_n_0\,
      I1 => \reg_data_reg[4]_i_7_n_0\,
      O => \reg_data_reg[4]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[4]_i_8_n_0\,
      I1 => \reg_data_reg[4]_i_9_n_0\,
      O => \reg_data_reg[4]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[4]_i_10_n_0\,
      I1 => \reg_data_reg[4]_i_11_n_0\,
      O => \reg_data_reg[4]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[4]_i_12_n_0\,
      I1 => \reg_data_reg[4]_i_13_n_0\,
      O => \reg_data_reg[4]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_14_n_0\,
      I1 => \reg_data[4]_i_15_n_0\,
      O => \reg_data_reg[4]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_16_n_0\,
      I1 => \reg_data[4]_i_17_n_0\,
      O => \reg_data_reg[4]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_18_n_0\,
      I1 => \reg_data[4]_i_19_n_0\,
      O => \reg_data_reg[4]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[4]_i_20_n_0\,
      I1 => \reg_data[4]_i_21_n_0\,
      O => \reg_data_reg[4]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[5]_i_1_n_0\,
      Q => reg_data(5),
      R => '0'
    );
\reg_data_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_22_n_0\,
      I1 => \reg_data[5]_i_23_n_0\,
      O => \reg_data_reg[5]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_24_n_0\,
      I1 => \reg_data[5]_i_25_n_0\,
      O => \reg_data_reg[5]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_26_n_0\,
      I1 => \reg_data[5]_i_27_n_0\,
      O => \reg_data_reg[5]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_28_n_0\,
      I1 => \reg_data[5]_i_29_n_0\,
      O => \reg_data_reg[5]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[5]_i_6_n_0\,
      I1 => \reg_data_reg[5]_i_7_n_0\,
      O => \reg_data_reg[5]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[5]_i_8_n_0\,
      I1 => \reg_data_reg[5]_i_9_n_0\,
      O => \reg_data_reg[5]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[5]_i_10_n_0\,
      I1 => \reg_data_reg[5]_i_11_n_0\,
      O => \reg_data_reg[5]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[5]_i_12_n_0\,
      I1 => \reg_data_reg[5]_i_13_n_0\,
      O => \reg_data_reg[5]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_14_n_0\,
      I1 => \reg_data[5]_i_15_n_0\,
      O => \reg_data_reg[5]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_16_n_0\,
      I1 => \reg_data[5]_i_17_n_0\,
      O => \reg_data_reg[5]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_18_n_0\,
      I1 => \reg_data[5]_i_19_n_0\,
      O => \reg_data_reg[5]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[5]_i_20_n_0\,
      I1 => \reg_data[5]_i_21_n_0\,
      O => \reg_data_reg[5]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[6]_i_1_n_0\,
      Q => reg_data(6),
      R => '0'
    );
\reg_data_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_22_n_0\,
      I1 => \reg_data[6]_i_23_n_0\,
      O => \reg_data_reg[6]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_24_n_0\,
      I1 => \reg_data[6]_i_25_n_0\,
      O => \reg_data_reg[6]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_26_n_0\,
      I1 => \reg_data[6]_i_27_n_0\,
      O => \reg_data_reg[6]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_28_n_0\,
      I1 => \reg_data[6]_i_29_n_0\,
      O => \reg_data_reg[6]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[6]_i_6_n_0\,
      I1 => \reg_data_reg[6]_i_7_n_0\,
      O => \reg_data_reg[6]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[6]_i_8_n_0\,
      I1 => \reg_data_reg[6]_i_9_n_0\,
      O => \reg_data_reg[6]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[6]_i_10_n_0\,
      I1 => \reg_data_reg[6]_i_11_n_0\,
      O => \reg_data_reg[6]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[6]_i_12_n_0\,
      I1 => \reg_data_reg[6]_i_13_n_0\,
      O => \reg_data_reg[6]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_14_n_0\,
      I1 => \reg_data[6]_i_15_n_0\,
      O => \reg_data_reg[6]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_16_n_0\,
      I1 => \reg_data[6]_i_17_n_0\,
      O => \reg_data_reg[6]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_18_n_0\,
      I1 => \reg_data[6]_i_19_n_0\,
      O => \reg_data_reg[6]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[6]_i_20_n_0\,
      I1 => \reg_data[6]_i_21_n_0\,
      O => \reg_data_reg[6]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[7]_i_1_n_0\,
      Q => reg_data(7),
      R => '0'
    );
\reg_data_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_22_n_0\,
      I1 => \reg_data[7]_i_23_n_0\,
      O => \reg_data_reg[7]_i_10_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_24_n_0\,
      I1 => \reg_data[7]_i_25_n_0\,
      O => \reg_data_reg[7]_i_11_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_26_n_0\,
      I1 => \reg_data[7]_i_27_n_0\,
      O => \reg_data_reg[7]_i_12_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_28_n_0\,
      I1 => \reg_data[7]_i_29_n_0\,
      O => \reg_data_reg[7]_i_13_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[7]_i_6_n_0\,
      I1 => \reg_data_reg[7]_i_7_n_0\,
      O => \reg_data_reg[7]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[7]_i_8_n_0\,
      I1 => \reg_data_reg[7]_i_9_n_0\,
      O => \reg_data_reg[7]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[7]_i_10_n_0\,
      I1 => \reg_data_reg[7]_i_11_n_0\,
      O => \reg_data_reg[7]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[7]_i_12_n_0\,
      I1 => \reg_data_reg[7]_i_13_n_0\,
      O => \reg_data_reg[7]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_14_n_0\,
      I1 => \reg_data[7]_i_15_n_0\,
      O => \reg_data_reg[7]_i_6_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_16_n_0\,
      I1 => \reg_data[7]_i_17_n_0\,
      O => \reg_data_reg[7]_i_7_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_18_n_0\,
      I1 => \reg_data[7]_i_19_n_0\,
      O => \reg_data_reg[7]_i_8_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[7]_i_20_n_0\,
      I1 => \reg_data[7]_i_21_n_0\,
      O => \reg_data_reg[7]_i_9_n_0\,
      S => \number_reg[2]_rep_n_0\
    );
\reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[8]_i_1_n_0\,
      Q => reg_data(8),
      R => '0'
    );
\reg_data_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_22_n_0\,
      I1 => \reg_data[8]_i_23_n_0\,
      O => \reg_data_reg[8]_i_10_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_24_n_0\,
      I1 => \reg_data[8]_i_25_n_0\,
      O => \reg_data_reg[8]_i_11_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_26_n_0\,
      I1 => \reg_data[8]_i_27_n_0\,
      O => \reg_data_reg[8]_i_12_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_28_n_0\,
      I1 => \reg_data[8]_i_29_n_0\,
      O => \reg_data_reg[8]_i_13_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[8]_i_6_n_0\,
      I1 => \reg_data_reg[8]_i_7_n_0\,
      O => \reg_data_reg[8]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[8]_i_8_n_0\,
      I1 => \reg_data_reg[8]_i_9_n_0\,
      O => \reg_data_reg[8]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[8]_i_10_n_0\,
      I1 => \reg_data_reg[8]_i_11_n_0\,
      O => \reg_data_reg[8]_i_4_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[8]_i_12_n_0\,
      I1 => \reg_data_reg[8]_i_13_n_0\,
      O => \reg_data_reg[8]_i_5_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_14_n_0\,
      I1 => \reg_data[8]_i_15_n_0\,
      O => \reg_data_reg[8]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_16_n_0\,
      I1 => \reg_data[8]_i_17_n_0\,
      O => \reg_data_reg[8]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_18_n_0\,
      I1 => \reg_data[8]_i_19_n_0\,
      O => \reg_data_reg[8]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[8]_i_20_n_0\,
      I1 => \reg_data[8]_i_21_n_0\,
      O => \reg_data_reg[8]_i_9_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \reg_data[9]_i_1_n_0\,
      Q => reg_data(9),
      R => '0'
    );
\reg_data_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[9]_i_6_n_0\,
      I1 => \reg_data_reg[9]_i_7_n_0\,
      O => \reg_data_reg[9]_i_2_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \reg_data_reg[9]_i_8_n_0\,
      I1 => \reg_data_reg[9]_i_9_n_0\,
      O => \reg_data_reg[9]_i_3_n_0\,
      S => number_reg(3)
    );
\reg_data_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[9]_i_18_n_0\,
      I1 => \reg_data[9]_i_19_n_0\,
      O => \reg_data_reg[9]_i_6_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[9]_i_20_n_0\,
      I1 => \reg_data[9]_i_21_n_0\,
      O => \reg_data_reg[9]_i_7_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[9]_i_22_n_0\,
      I1 => \reg_data[9]_i_23_n_0\,
      O => \reg_data_reg[9]_i_8_n_0\,
      S => number_reg(2)
    );
\reg_data_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_data[9]_i_24_n_0\,
      I1 => \reg_data[9]_i_25_n_0\,
      O => \reg_data_reg[9]_i_9_n_0\,
      S => number_reg(2)
    );
rgb_B_INST_0: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_B_INST_0_i_1_n_0,
      CO(3) => rgb_B,
      CO(2) => rgb_B_INST_0_n_1,
      CO(1) => rgb_B_INST_0_n_2,
      CO(0) => rgb_B_INST_0_n_3,
      CYINIT => '0',
      DI(3) => rgb_B_INST_0_i_2_n_0,
      DI(2) => rgb_B_INST_0_i_3_n_0,
      DI(1) => rgb_B_INST_0_i_4_n_0,
      DI(0) => rgb_B_INST_0_i_5_n_0,
      O(3 downto 0) => NLW_rgb_B_INST_0_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_B_INST_0_i_6_n_0,
      S(2) => rgb_B_INST_0_i_7_n_0,
      S(1) => rgb_B_INST_0_i_8_n_0,
      S(0) => rgb_B_INST_0_i_9_n_0
    );
rgb_B_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_B_INST_0_i_10_n_0,
      CO(3) => rgb_B_INST_0_i_1_n_0,
      CO(2) => rgb_B_INST_0_i_1_n_1,
      CO(1) => rgb_B_INST_0_i_1_n_2,
      CO(0) => rgb_B_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3) => rgb_B_INST_0_i_11_n_0,
      DI(2) => rgb_B_INST_0_i_12_n_0,
      DI(1) => rgb_B_INST_0_i_13_n_0,
      DI(0) => rgb_B_INST_0_i_14_n_0,
      O(3 downto 0) => NLW_rgb_B_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_B_INST_0_i_15_n_0,
      S(2) => rgb_B_INST_0_i_16_n_0,
      S(1) => rgb_B_INST_0_i_17_n_0,
      S(0) => rgb_B_INST_0_i_18_n_0
    );
rgb_B_INST_0_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_B_INST_0_i_19_n_0,
      CO(3) => rgb_B_INST_0_i_10_n_0,
      CO(2) => rgb_B_INST_0_i_10_n_1,
      CO(1) => rgb_B_INST_0_i_10_n_2,
      CO(0) => rgb_B_INST_0_i_10_n_3,
      CYINIT => '0',
      DI(3) => rgb_B_INST_0_i_20_n_0,
      DI(2) => rgb_B_INST_0_i_21_n_0,
      DI(1) => rgb_B_INST_0_i_22_n_0,
      DI(0) => rgb_B_INST_0_i_23_n_0,
      O(3 downto 0) => NLW_rgb_B_INST_0_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_B_INST_0_i_24_n_0,
      S(2) => rgb_B_INST_0_i_25_n_0,
      S(1) => rgb_B_INST_0_i_26_n_0,
      S(0) => rgb_B_INST_0_i_27_n_0
    );
rgb_B_INST_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(23),
      I1 => B_buff(22),
      O => rgb_B_INST_0_i_11_n_0
    );
rgb_B_INST_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(21),
      I1 => B_buff(20),
      O => rgb_B_INST_0_i_12_n_0
    );
rgb_B_INST_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(19),
      I1 => B_buff(18),
      O => rgb_B_INST_0_i_13_n_0
    );
rgb_B_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(17),
      I1 => B_buff(17),
      I2 => B_buff(16),
      I3 => counter_PWM_reg(16),
      O => rgb_B_INST_0_i_14_n_0
    );
rgb_B_INST_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(22),
      I1 => B_buff(23),
      O => rgb_B_INST_0_i_15_n_0
    );
rgb_B_INST_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(20),
      I1 => B_buff(21),
      O => rgb_B_INST_0_i_16_n_0
    );
rgb_B_INST_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(18),
      I1 => B_buff(19),
      O => rgb_B_INST_0_i_17_n_0
    );
rgb_B_INST_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(17),
      I1 => counter_PWM_reg(17),
      I2 => B_buff(16),
      I3 => counter_PWM_reg(16),
      O => rgb_B_INST_0_i_18_n_0
    );
rgb_B_INST_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rgb_B_INST_0_i_19_n_0,
      CO(2) => rgb_B_INST_0_i_19_n_1,
      CO(1) => rgb_B_INST_0_i_19_n_2,
      CO(0) => rgb_B_INST_0_i_19_n_3,
      CYINIT => '1',
      DI(3) => rgb_B_INST_0_i_28_n_0,
      DI(2) => rgb_B_INST_0_i_29_n_0,
      DI(1) => rgb_B_INST_0_i_30_n_0,
      DI(0) => rgb_B_INST_0_i_31_n_0,
      O(3 downto 0) => NLW_rgb_B_INST_0_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_B_INST_0_i_32_n_0,
      S(2) => rgb_B_INST_0_i_33_n_0,
      S(1) => rgb_B_INST_0_i_34_n_0,
      S(0) => rgb_B_INST_0_i_35_n_0
    );
rgb_B_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(31),
      I1 => B_buff(30),
      O => rgb_B_INST_0_i_2_n_0
    );
rgb_B_INST_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(15),
      I1 => B_buff(15),
      I2 => B_buff(14),
      I3 => counter_PWM_reg(14),
      O => rgb_B_INST_0_i_20_n_0
    );
rgb_B_INST_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(13),
      I1 => B_buff(13),
      I2 => B_buff(12),
      I3 => counter_PWM_reg(12),
      O => rgb_B_INST_0_i_21_n_0
    );
rgb_B_INST_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(11),
      I1 => B_buff(11),
      I2 => B_buff(10),
      I3 => counter_PWM_reg(10),
      O => rgb_B_INST_0_i_22_n_0
    );
rgb_B_INST_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(9),
      I1 => B_buff(9),
      I2 => B_buff(8),
      I3 => counter_PWM_reg(8),
      O => rgb_B_INST_0_i_23_n_0
    );
rgb_B_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(15),
      I1 => counter_PWM_reg(15),
      I2 => B_buff(14),
      I3 => counter_PWM_reg(14),
      O => rgb_B_INST_0_i_24_n_0
    );
rgb_B_INST_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(13),
      I1 => counter_PWM_reg(13),
      I2 => B_buff(12),
      I3 => counter_PWM_reg(12),
      O => rgb_B_INST_0_i_25_n_0
    );
rgb_B_INST_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(11),
      I1 => counter_PWM_reg(11),
      I2 => B_buff(10),
      I3 => counter_PWM_reg(10),
      O => rgb_B_INST_0_i_26_n_0
    );
rgb_B_INST_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(9),
      I1 => counter_PWM_reg(9),
      I2 => B_buff(8),
      I3 => counter_PWM_reg(8),
      O => rgb_B_INST_0_i_27_n_0
    );
rgb_B_INST_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(7),
      I1 => B_buff(7),
      I2 => B_buff(6),
      I3 => counter_PWM_reg(6),
      O => rgb_B_INST_0_i_28_n_0
    );
rgb_B_INST_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(5),
      I1 => B_buff(5),
      I2 => B_buff(4),
      I3 => counter_PWM_reg(4),
      O => rgb_B_INST_0_i_29_n_0
    );
rgb_B_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(29),
      I1 => B_buff(28),
      O => rgb_B_INST_0_i_3_n_0
    );
rgb_B_INST_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(3),
      I1 => B_buff(3),
      I2 => B_buff(2),
      I3 => counter_PWM_reg(2),
      O => rgb_B_INST_0_i_30_n_0
    );
rgb_B_INST_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(1),
      I1 => B_buff(1),
      I2 => B_buff(0),
      I3 => counter_PWM_reg(0),
      O => rgb_B_INST_0_i_31_n_0
    );
rgb_B_INST_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(7),
      I1 => counter_PWM_reg(7),
      I2 => B_buff(6),
      I3 => counter_PWM_reg(6),
      O => rgb_B_INST_0_i_32_n_0
    );
rgb_B_INST_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(5),
      I1 => counter_PWM_reg(5),
      I2 => B_buff(4),
      I3 => counter_PWM_reg(4),
      O => rgb_B_INST_0_i_33_n_0
    );
rgb_B_INST_0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(3),
      I1 => counter_PWM_reg(3),
      I2 => B_buff(2),
      I3 => counter_PWM_reg(2),
      O => rgb_B_INST_0_i_34_n_0
    );
rgb_B_INST_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_buff(1),
      I1 => counter_PWM_reg(1),
      I2 => B_buff(0),
      I3 => counter_PWM_reg(0),
      O => rgb_B_INST_0_i_35_n_0
    );
rgb_B_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(27),
      I1 => B_buff(26),
      O => rgb_B_INST_0_i_4_n_0
    );
rgb_B_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_buff(25),
      I1 => B_buff(24),
      O => rgb_B_INST_0_i_5_n_0
    );
rgb_B_INST_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(30),
      I1 => B_buff(31),
      O => rgb_B_INST_0_i_6_n_0
    );
rgb_B_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(28),
      I1 => B_buff(29),
      O => rgb_B_INST_0_i_7_n_0
    );
rgb_B_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(26),
      I1 => B_buff(27),
      O => rgb_B_INST_0_i_8_n_0
    );
rgb_B_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_buff(24),
      I1 => B_buff(25),
      O => rgb_B_INST_0_i_9_n_0
    );
rgb_G_INST_0: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_G_INST_0_i_1_n_0,
      CO(3) => rgb_G,
      CO(2) => rgb_G_INST_0_n_1,
      CO(1) => rgb_G_INST_0_n_2,
      CO(0) => rgb_G_INST_0_n_3,
      CYINIT => '0',
      DI(3) => rgb_G_INST_0_i_2_n_0,
      DI(2) => rgb_G_INST_0_i_3_n_0,
      DI(1) => rgb_G_INST_0_i_4_n_0,
      DI(0) => rgb_G_INST_0_i_5_n_0,
      O(3 downto 0) => NLW_rgb_G_INST_0_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_G_INST_0_i_6_n_0,
      S(2) => rgb_G_INST_0_i_7_n_0,
      S(1) => rgb_G_INST_0_i_8_n_0,
      S(0) => rgb_G_INST_0_i_9_n_0
    );
rgb_G_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_G_INST_0_i_10_n_0,
      CO(3) => rgb_G_INST_0_i_1_n_0,
      CO(2) => rgb_G_INST_0_i_1_n_1,
      CO(1) => rgb_G_INST_0_i_1_n_2,
      CO(0) => rgb_G_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3) => rgb_G_INST_0_i_11_n_0,
      DI(2) => rgb_G_INST_0_i_12_n_0,
      DI(1) => rgb_G_INST_0_i_13_n_0,
      DI(0) => rgb_G_INST_0_i_14_n_0,
      O(3 downto 0) => NLW_rgb_G_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_G_INST_0_i_15_n_0,
      S(2) => rgb_G_INST_0_i_16_n_0,
      S(1) => rgb_G_INST_0_i_17_n_0,
      S(0) => rgb_G_INST_0_i_18_n_0
    );
rgb_G_INST_0_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_G_INST_0_i_19_n_0,
      CO(3) => rgb_G_INST_0_i_10_n_0,
      CO(2) => rgb_G_INST_0_i_10_n_1,
      CO(1) => rgb_G_INST_0_i_10_n_2,
      CO(0) => rgb_G_INST_0_i_10_n_3,
      CYINIT => '0',
      DI(3) => rgb_G_INST_0_i_20_n_0,
      DI(2) => rgb_G_INST_0_i_21_n_0,
      DI(1) => rgb_G_INST_0_i_22_n_0,
      DI(0) => rgb_G_INST_0_i_23_n_0,
      O(3 downto 0) => NLW_rgb_G_INST_0_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_G_INST_0_i_24_n_0,
      S(2) => rgb_G_INST_0_i_25_n_0,
      S(1) => rgb_G_INST_0_i_26_n_0,
      S(0) => rgb_G_INST_0_i_27_n_0
    );
rgb_G_INST_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(23),
      I1 => \G_buff__0\(22),
      O => rgb_G_INST_0_i_11_n_0
    );
rgb_G_INST_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(21),
      I1 => \G_buff__0\(20),
      O => rgb_G_INST_0_i_12_n_0
    );
rgb_G_INST_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(19),
      I1 => \G_buff__0\(18),
      O => rgb_G_INST_0_i_13_n_0
    );
rgb_G_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(17),
      I1 => \G_buff__0\(17),
      I2 => \G_buff__0\(16),
      I3 => counter_PWM_reg(16),
      O => rgb_G_INST_0_i_14_n_0
    );
rgb_G_INST_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(22),
      I1 => \G_buff__0\(23),
      O => rgb_G_INST_0_i_15_n_0
    );
rgb_G_INST_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(20),
      I1 => \G_buff__0\(21),
      O => rgb_G_INST_0_i_16_n_0
    );
rgb_G_INST_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(18),
      I1 => \G_buff__0\(19),
      O => rgb_G_INST_0_i_17_n_0
    );
rgb_G_INST_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(17),
      I1 => counter_PWM_reg(17),
      I2 => \G_buff__0\(16),
      I3 => counter_PWM_reg(16),
      O => rgb_G_INST_0_i_18_n_0
    );
rgb_G_INST_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rgb_G_INST_0_i_19_n_0,
      CO(2) => rgb_G_INST_0_i_19_n_1,
      CO(1) => rgb_G_INST_0_i_19_n_2,
      CO(0) => rgb_G_INST_0_i_19_n_3,
      CYINIT => '1',
      DI(3) => rgb_G_INST_0_i_28_n_0,
      DI(2) => rgb_G_INST_0_i_29_n_0,
      DI(1) => rgb_G_INST_0_i_30_n_0,
      DI(0) => rgb_G_INST_0_i_31_n_0,
      O(3 downto 0) => NLW_rgb_G_INST_0_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_G_INST_0_i_32_n_0,
      S(2) => rgb_G_INST_0_i_33_n_0,
      S(1) => rgb_G_INST_0_i_34_n_0,
      S(0) => rgb_G_INST_0_i_35_n_0
    );
rgb_G_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(31),
      I1 => \G_buff__0\(30),
      O => rgb_G_INST_0_i_2_n_0
    );
rgb_G_INST_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(15),
      I1 => \G_buff__0\(15),
      I2 => \G_buff__0\(14),
      I3 => counter_PWM_reg(14),
      O => rgb_G_INST_0_i_20_n_0
    );
rgb_G_INST_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(13),
      I1 => \G_buff__0\(13),
      I2 => \G_buff__0\(12),
      I3 => counter_PWM_reg(12),
      O => rgb_G_INST_0_i_21_n_0
    );
rgb_G_INST_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(11),
      I1 => \G_buff__0\(11),
      I2 => \G_buff__0\(10),
      I3 => counter_PWM_reg(10),
      O => rgb_G_INST_0_i_22_n_0
    );
rgb_G_INST_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(9),
      I1 => \G_buff__0\(9),
      I2 => \G_buff__0\(8),
      I3 => counter_PWM_reg(8),
      O => rgb_G_INST_0_i_23_n_0
    );
rgb_G_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(15),
      I1 => counter_PWM_reg(15),
      I2 => \G_buff__0\(14),
      I3 => counter_PWM_reg(14),
      O => rgb_G_INST_0_i_24_n_0
    );
rgb_G_INST_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(13),
      I1 => counter_PWM_reg(13),
      I2 => \G_buff__0\(12),
      I3 => counter_PWM_reg(12),
      O => rgb_G_INST_0_i_25_n_0
    );
rgb_G_INST_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(11),
      I1 => counter_PWM_reg(11),
      I2 => \G_buff__0\(10),
      I3 => counter_PWM_reg(10),
      O => rgb_G_INST_0_i_26_n_0
    );
rgb_G_INST_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(9),
      I1 => counter_PWM_reg(9),
      I2 => \G_buff__0\(8),
      I3 => counter_PWM_reg(8),
      O => rgb_G_INST_0_i_27_n_0
    );
rgb_G_INST_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(7),
      I1 => \G_buff__0\(7),
      I2 => \G_buff__0\(6),
      I3 => counter_PWM_reg(6),
      O => rgb_G_INST_0_i_28_n_0
    );
rgb_G_INST_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(5),
      I1 => \G_buff__0\(5),
      I2 => \G_buff__0\(4),
      I3 => counter_PWM_reg(4),
      O => rgb_G_INST_0_i_29_n_0
    );
rgb_G_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(29),
      I1 => \G_buff__0\(28),
      O => rgb_G_INST_0_i_3_n_0
    );
rgb_G_INST_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(3),
      I1 => \G_buff__0\(3),
      I2 => \G_buff__0\(2),
      I3 => counter_PWM_reg(2),
      O => rgb_G_INST_0_i_30_n_0
    );
rgb_G_INST_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_PWM_reg(1),
      I1 => \G_buff__0\(1),
      I2 => \G_buff__0\(0),
      I3 => counter_PWM_reg(0),
      O => rgb_G_INST_0_i_31_n_0
    );
rgb_G_INST_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(7),
      I1 => counter_PWM_reg(7),
      I2 => \G_buff__0\(6),
      I3 => counter_PWM_reg(6),
      O => rgb_G_INST_0_i_32_n_0
    );
rgb_G_INST_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(5),
      I1 => counter_PWM_reg(5),
      I2 => \G_buff__0\(4),
      I3 => counter_PWM_reg(4),
      O => rgb_G_INST_0_i_33_n_0
    );
rgb_G_INST_0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(3),
      I1 => counter_PWM_reg(3),
      I2 => \G_buff__0\(2),
      I3 => counter_PWM_reg(2),
      O => rgb_G_INST_0_i_34_n_0
    );
rgb_G_INST_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \G_buff__0\(1),
      I1 => counter_PWM_reg(1),
      I2 => \G_buff__0\(0),
      I3 => counter_PWM_reg(0),
      O => rgb_G_INST_0_i_35_n_0
    );
rgb_G_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(27),
      I1 => \G_buff__0\(26),
      O => rgb_G_INST_0_i_4_n_0
    );
rgb_G_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \G_buff__0\(25),
      I1 => \G_buff__0\(24),
      O => rgb_G_INST_0_i_5_n_0
    );
rgb_G_INST_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(30),
      I1 => \G_buff__0\(31),
      O => rgb_G_INST_0_i_6_n_0
    );
rgb_G_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(28),
      I1 => \G_buff__0\(29),
      O => rgb_G_INST_0_i_7_n_0
    );
rgb_G_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(26),
      I1 => \G_buff__0\(27),
      O => rgb_G_INST_0_i_8_n_0
    );
rgb_G_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \G_buff__0\(24),
      I1 => \G_buff__0\(25),
      O => rgb_G_INST_0_i_9_n_0
    );
rgb_R_INST_0: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_R_INST_0_i_1_n_0,
      CO(3) => rgb_R,
      CO(2) => rgb_R_INST_0_n_1,
      CO(1) => rgb_R_INST_0_n_2,
      CO(0) => rgb_R_INST_0_n_3,
      CYINIT => '0',
      DI(3) => rgb_R_INST_0_i_2_n_0,
      DI(2) => rgb_R_INST_0_i_3_n_0,
      DI(1) => rgb_R_INST_0_i_4_n_0,
      DI(0) => rgb_R_INST_0_i_5_n_0,
      O(3 downto 0) => NLW_rgb_R_INST_0_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_R_INST_0_i_6_n_0,
      S(2) => rgb_R_INST_0_i_7_n_0,
      S(1) => rgb_R_INST_0_i_8_n_0,
      S(0) => rgb_R_INST_0_i_9_n_0
    );
rgb_R_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_R_INST_0_i_10_n_0,
      CO(3) => rgb_R_INST_0_i_1_n_0,
      CO(2) => rgb_R_INST_0_i_1_n_1,
      CO(1) => rgb_R_INST_0_i_1_n_2,
      CO(0) => rgb_R_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3) => rgb_R_INST_0_i_11_n_0,
      DI(2) => rgb_R_INST_0_i_12_n_0,
      DI(1) => rgb_R_INST_0_i_13_n_0,
      DI(0) => rgb_R_INST_0_i_14_n_0,
      O(3 downto 0) => NLW_rgb_R_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_R_INST_0_i_15_n_0,
      S(2) => rgb_R_INST_0_i_16_n_0,
      S(1) => rgb_R_INST_0_i_17_n_0,
      S(0) => rgb_R_INST_0_i_18_n_0
    );
rgb_R_INST_0_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => rgb_R_INST_0_i_19_n_0,
      CO(3) => rgb_R_INST_0_i_10_n_0,
      CO(2) => rgb_R_INST_0_i_10_n_1,
      CO(1) => rgb_R_INST_0_i_10_n_2,
      CO(0) => rgb_R_INST_0_i_10_n_3,
      CYINIT => '0',
      DI(3) => rgb_R_INST_0_i_20_n_0,
      DI(2) => rgb_R_INST_0_i_21_n_0,
      DI(1) => rgb_R_INST_0_i_22_n_0,
      DI(0) => rgb_R_INST_0_i_23_n_0,
      O(3 downto 0) => NLW_rgb_R_INST_0_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_R_INST_0_i_24_n_0,
      S(2) => rgb_R_INST_0_i_25_n_0,
      S(1) => rgb_R_INST_0_i_26_n_0,
      S(0) => rgb_R_INST_0_i_27_n_0
    );
rgb_R_INST_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(23),
      I1 => R_buff(22),
      O => rgb_R_INST_0_i_11_n_0
    );
rgb_R_INST_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(21),
      I1 => R_buff(20),
      O => rgb_R_INST_0_i_12_n_0
    );
rgb_R_INST_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(19),
      I1 => R_buff(18),
      O => rgb_R_INST_0_i_13_n_0
    );
rgb_R_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(17),
      I1 => counter_PWM_reg(17),
      I2 => R_buff(16),
      I3 => counter_PWM_reg(16),
      O => rgb_R_INST_0_i_14_n_0
    );
rgb_R_INST_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(22),
      I1 => R_buff(23),
      O => rgb_R_INST_0_i_15_n_0
    );
rgb_R_INST_0_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(20),
      I1 => R_buff(21),
      O => rgb_R_INST_0_i_16_n_0
    );
rgb_R_INST_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(18),
      I1 => R_buff(19),
      O => rgb_R_INST_0_i_17_n_0
    );
rgb_R_INST_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(17),
      I1 => R_buff(17),
      I2 => counter_PWM_reg(16),
      I3 => R_buff(16),
      O => rgb_R_INST_0_i_18_n_0
    );
rgb_R_INST_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rgb_R_INST_0_i_19_n_0,
      CO(2) => rgb_R_INST_0_i_19_n_1,
      CO(1) => rgb_R_INST_0_i_19_n_2,
      CO(0) => rgb_R_INST_0_i_19_n_3,
      CYINIT => '1',
      DI(3) => rgb_R_INST_0_i_28_n_0,
      DI(2) => rgb_R_INST_0_i_29_n_0,
      DI(1) => rgb_R_INST_0_i_30_n_0,
      DI(0) => rgb_R_INST_0_i_31_n_0,
      O(3 downto 0) => NLW_rgb_R_INST_0_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => rgb_R_INST_0_i_32_n_0,
      S(2) => rgb_R_INST_0_i_33_n_0,
      S(1) => rgb_R_INST_0_i_34_n_0,
      S(0) => rgb_R_INST_0_i_35_n_0
    );
rgb_R_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(31),
      I1 => R_buff(30),
      O => rgb_R_INST_0_i_2_n_0
    );
rgb_R_INST_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(15),
      I1 => counter_PWM_reg(15),
      I2 => R_buff(14),
      I3 => counter_PWM_reg(14),
      O => rgb_R_INST_0_i_20_n_0
    );
rgb_R_INST_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(13),
      I1 => counter_PWM_reg(13),
      I2 => R_buff(12),
      I3 => counter_PWM_reg(12),
      O => rgb_R_INST_0_i_21_n_0
    );
rgb_R_INST_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(11),
      I1 => counter_PWM_reg(11),
      I2 => R_buff(10),
      I3 => counter_PWM_reg(10),
      O => rgb_R_INST_0_i_22_n_0
    );
rgb_R_INST_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(9),
      I1 => counter_PWM_reg(9),
      I2 => R_buff(8),
      I3 => counter_PWM_reg(8),
      O => rgb_R_INST_0_i_23_n_0
    );
rgb_R_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(15),
      I1 => R_buff(15),
      I2 => counter_PWM_reg(14),
      I3 => R_buff(14),
      O => rgb_R_INST_0_i_24_n_0
    );
rgb_R_INST_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(13),
      I1 => R_buff(13),
      I2 => counter_PWM_reg(12),
      I3 => R_buff(12),
      O => rgb_R_INST_0_i_25_n_0
    );
rgb_R_INST_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(11),
      I1 => R_buff(11),
      I2 => counter_PWM_reg(10),
      I3 => R_buff(10),
      O => rgb_R_INST_0_i_26_n_0
    );
rgb_R_INST_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(9),
      I1 => R_buff(9),
      I2 => counter_PWM_reg(8),
      I3 => R_buff(8),
      O => rgb_R_INST_0_i_27_n_0
    );
rgb_R_INST_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(7),
      I1 => counter_PWM_reg(7),
      I2 => R_buff(6),
      I3 => counter_PWM_reg(6),
      O => rgb_R_INST_0_i_28_n_0
    );
rgb_R_INST_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(5),
      I1 => counter_PWM_reg(5),
      I2 => R_buff(4),
      I3 => counter_PWM_reg(4),
      O => rgb_R_INST_0_i_29_n_0
    );
rgb_R_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(29),
      I1 => R_buff(28),
      O => rgb_R_INST_0_i_3_n_0
    );
rgb_R_INST_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(3),
      I1 => counter_PWM_reg(3),
      I2 => R_buff(2),
      I3 => counter_PWM_reg(2),
      O => rgb_R_INST_0_i_30_n_0
    );
rgb_R_INST_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => R_buff(1),
      I1 => counter_PWM_reg(1),
      I2 => R_buff(0),
      I3 => counter_PWM_reg(0),
      O => rgb_R_INST_0_i_31_n_0
    );
rgb_R_INST_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(7),
      I1 => R_buff(7),
      I2 => counter_PWM_reg(6),
      I3 => R_buff(6),
      O => rgb_R_INST_0_i_32_n_0
    );
rgb_R_INST_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(5),
      I1 => R_buff(5),
      I2 => counter_PWM_reg(4),
      I3 => R_buff(4),
      O => rgb_R_INST_0_i_33_n_0
    );
rgb_R_INST_0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(3),
      I1 => R_buff(3),
      I2 => counter_PWM_reg(2),
      I3 => R_buff(2),
      O => rgb_R_INST_0_i_34_n_0
    );
rgb_R_INST_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_PWM_reg(1),
      I1 => R_buff(1),
      I2 => counter_PWM_reg(0),
      I3 => R_buff(0),
      O => rgb_R_INST_0_i_35_n_0
    );
rgb_R_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(27),
      I1 => R_buff(26),
      O => rgb_R_INST_0_i_4_n_0
    );
rgb_R_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => R_buff(25),
      I1 => R_buff(24),
      O => rgb_R_INST_0_i_5_n_0
    );
rgb_R_INST_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(30),
      I1 => R_buff(31),
      O => rgb_R_INST_0_i_6_n_0
    );
rgb_R_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(28),
      I1 => R_buff(29),
      O => rgb_R_INST_0_i_7_n_0
    );
rgb_R_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(26),
      I1 => R_buff(27),
      O => rgb_R_INST_0_i_8_n_0
    );
rgb_R_INST_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R_buff(24),
      I1 => R_buff(25),
      O => rgb_R_INST_0_i_9_n_0
    );
\s00_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_31\,
      O => s00_axi_rdata(0)
    );
\s00_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(2),
      O => s00_axi_rdata(10)
    );
\s00_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(3),
      O => s00_axi_rdata(11)
    );
\s00_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(4),
      O => s00_axi_rdata(12)
    );
\s00_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(5),
      O => s00_axi_rdata(13)
    );
\s00_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(6),
      O => s00_axi_rdata(14)
    );
\s00_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(7),
      O => s00_axi_rdata(15)
    );
\s00_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(0),
      O => s00_axi_rdata(16)
    );
\s00_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(1),
      O => s00_axi_rdata(17)
    );
\s00_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(2),
      O => s00_axi_rdata(18)
    );
\s00_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(3),
      O => s00_axi_rdata(19)
    );
\s00_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_30\,
      O => s00_axi_rdata(1)
    );
\s00_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(4),
      O => s00_axi_rdata(20)
    );
\s00_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(5),
      O => s00_axi_rdata(21)
    );
\s00_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(6),
      O => s00_axi_rdata(22)
    );
\s00_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]_65\(7),
      O => s00_axi_rdata(23)
    );
\s00_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(0),
      O => s00_axi_rdata(24)
    );
\s00_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(1),
      O => s00_axi_rdata(25)
    );
\s00_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(2),
      O => s00_axi_rdata(26)
    );
\s00_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(3),
      O => s00_axi_rdata(27)
    );
\s00_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(4),
      O => s00_axi_rdata(28)
    );
\s00_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(5),
      O => s00_axi_rdata(29)
    );
\s00_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_29\,
      O => s00_axi_rdata(2)
    );
\s00_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(6),
      O => s00_axi_rdata(30)
    );
\s00_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]_66\(7),
      O => s00_axi_rdata(31)
    );
\s00_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_28\,
      O => s00_axi_rdata(3)
    );
\s00_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_27\,
      O => s00_axi_rdata(4)
    );
\s00_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_26\,
      O => s00_axi_rdata(5)
    );
\s00_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_25\,
      O => s00_axi_rdata(6)
    );
\s00_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_n_24\,
      O => s00_axi_rdata(7)
    );
\s00_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(0),
      O => s00_axi_rdata(8)
    );
\s00_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]_64\(1),
      O => s00_axi_rdata(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0 is
  port (
    counter_rgb_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    G_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    number_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rgb_R : out STD_LOGIC;
    rgb_G : out STD_LOGIC;
    rgb_B : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    axi_rvalid_reg : out STD_LOGIC;
    axi_arready_reg : out STD_LOGIC;
    axi_wready_reg : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0 is
  signal axi_arready1 : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \^axi_arready_reg\ : STD_LOGIC;
  signal axi_arv_arr_flag : STD_LOGIC;
  signal axi_arv_arr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal \^axi_awready_reg\ : STD_LOGIC;
  signal axi_awv_awr_flag : STD_LOGIC;
  signal axi_awv_awr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg\ : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal \^axi_wready_reg\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of axi_arv_arr_flag_i_1 : label is "soft_lutpair282";
begin
  axi_arready_reg <= \^axi_arready_reg\;
  axi_awready_reg <= \^axi_awready_reg\;
  axi_rvalid_reg <= \^axi_rvalid_reg\;
  axi_wready_reg <= \^axi_wready_reg\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
axi_arready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F00100"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => axi_arv_arr_flag,
      I2 => \^axi_arready_reg\,
      I3 => s00_axi_arvalid,
      I4 => axi_arready1,
      O => axi_arready_i_1_n_0
    );
axi_arv_arr_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100CDCC"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => axi_arv_arr_flag,
      I2 => \^axi_arready_reg\,
      I3 => s00_axi_arvalid,
      I4 => axi_arready1,
      O => axi_arv_arr_flag_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10001000100010"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg\,
      O => axi_awready_i_2_n_0
    );
axi_awv_awr_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010CCDCCCDCCCDC"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg\,
      O => axi_awv_awr_flag_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C0550055005500"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => s00_axi_wvalid,
      I2 => \^axi_wready_reg\,
      I3 => \^s00_axi_bvalid\,
      I4 => s00_axi_wlast,
      I5 => axi_awv_awr_flag,
      O => axi_bvalid_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg\,
      O => axi_rvalid_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_wlast,
      I3 => \^axi_wready_reg\,
      O => axi_wready_i_1_n_0
    );
rgb_rainbow_compact_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0_S00_AXI
     port map (
      B_buff_out(31 downto 0) => B_buff_out(31 downto 0),
      G_buff_out(31 downto 0) => G_buff_out(31 downto 0),
      R_buff_out(31 downto 0) => R_buff_out(31 downto 0),
      axi_arready1 => axi_arready1,
      axi_arready_reg_0 => \^axi_arready_reg\,
      axi_arready_reg_1 => axi_arready_i_1_n_0,
      axi_arv_arr_flag => axi_arv_arr_flag,
      axi_arv_arr_flag_reg_0 => axi_arv_arr_flag_i_1_n_0,
      axi_awready_reg_0 => \^axi_awready_reg\,
      axi_awready_reg_1 => axi_awready_i_2_n_0,
      axi_awv_awr_flag => axi_awv_awr_flag,
      axi_awv_awr_flag_reg_0 => axi_awv_awr_flag_i_1_n_0,
      axi_bvalid_reg_0 => axi_bvalid_i_1_n_0,
      axi_rvalid_reg_0 => \^axi_rvalid_reg\,
      axi_rvalid_reg_1 => axi_rvalid_i_1_n_0,
      axi_wready_reg_0 => \^axi_wready_reg\,
      axi_wready_reg_1 => axi_wready_i_1_n_0,
      clk => clk,
      counter_rgb_out(31 downto 0) => counter_rgb_out(31 downto 0),
      number_out(31 downto 0) => number_out(31 downto 0),
      reg_data_out(31 downto 0) => reg_data_out(31 downto 0),
      rgb_B => rgb_B,
      rgb_G => rgb_G,
      rgb_R => rgb_R,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(7 downto 0) => s00_axi_araddr(7 downto 0),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(7 downto 0) => s00_axi_awaddr(7 downto 0),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rgb_R : out STD_LOGIC;
    rgb_G : out STD_LOGIC;
    rgb_B : out STD_LOGIC;
    counter_rgb_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    R_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    G_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B_buff_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_data_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    number_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlock : in STD_LOGIC;
    s00_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awuser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arlock : in STD_LOGIC;
    s00_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aruser : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_rgb_rainbow_compact_0_0,rgb_rainbow_compact_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rgb_rainbow_compact_v1_0,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_sys_clock, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RLAST";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WLAST";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST";
  attribute x_interface_info of s00_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE";
  attribute x_interface_info of s00_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS";
  attribute x_interface_info of s00_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION";
  attribute x_interface_info of s00_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE";
  attribute x_interface_info of s00_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARUSER";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 256, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 8, ARUSER_WIDTH 8, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 7, NUM_WRITE_OUTSTANDING 7, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s00_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST";
  attribute x_interface_info of s00_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE";
  attribute x_interface_info of s00_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS";
  attribute x_interface_info of s00_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION";
  attribute x_interface_info of s00_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE";
  attribute x_interface_info of s00_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWUSER";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgb_rainbow_compact_v1_0
     port map (
      B_buff_out(31 downto 0) => B_buff_out(31 downto 0),
      G_buff_out(31 downto 0) => G_buff_out(31 downto 0),
      R_buff_out(31 downto 0) => R_buff_out(31 downto 0),
      axi_arready_reg => s00_axi_arready,
      axi_awready_reg => s00_axi_awready,
      axi_rvalid_reg => s00_axi_rvalid,
      axi_wready_reg => s00_axi_wready,
      clk => clk,
      counter_rgb_out(31 downto 0) => counter_rgb_out(31 downto 0),
      number_out(31 downto 0) => number_out(31 downto 0),
      reg_data_out(31 downto 0) => reg_data_out(31 downto 0),
      rgb_B => rgb_B,
      rgb_G => rgb_G,
      rgb_R => rgb_R,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(7 downto 0) => s00_axi_araddr(9 downto 2),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(7 downto 0) => s00_axi_awaddr(9 downto 2),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
