* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 23 2024 21:58:01

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP  --package  TQ144  --outdir  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc  --dst_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U712_TOP
Used Logic Cell: 225/3520
Used Logic Tile: 79/440
Used IO Cell:    80/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK80_OUT
Clock Source: CLK40_IN_c GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 93
Fanout to Tile: 53

Clock Domain: C1_c_g
Clock Source: C1_c 
Clock Driver: C1_ibuf_RNIPA2A (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 8
Fanout to Tile: 1


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 1 1 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 2 6 2 3 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 3 8 4 1 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 1 7 3 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 1 0 0 2 1 1 8 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 3 7 4 2 1 2 0 0 1 2 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 8 8 8 6 3 5 1 1 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 2 8 7 7 4 1 2 2 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 2 7 6 1 2 1 2 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 3 4 3 2 2 2 0 1 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 2 0 2 0 0 1 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 2.85

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  1  2  2  4  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  2 10  6  4  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  6 16 11  4  6  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  4 16  9 11  1  2  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  1  0  0  6  2  4 11  5  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  7  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  9 20 14  5  4  2  0  0  3  3  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0 16 17 21 17  9  5  4  1  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  8 13 17 15  4  4  7  2  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  6 17 13  4  2  4  2  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0 10 13  9  7  7  5  0  1  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  4  0  5  0  0  1  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 6.49

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  1  2  4  4  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  2 17  8 12  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  6 27 12  4  8  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  4 23  9 16  1  2  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  1  0  0  6  2  4 23  5  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  8  4  3  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0 11 24 14  6  4  2  0  0  3  3  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0 16 27 27 21 10  5  4  1  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  8 27 24 21  4  4  7  2  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  6 22 21  4  2  4  2  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0 12 15 10  8  8  7  0  1  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  6  0  7  0  0  1  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 27
Average number of input pins per logic tile: 8.28

***** Run Time Info *****
Run Time:  1
