<!doctype html>
<head>
<meta charset=utf-8>
<link rel="stylesheet" href="simics.css">
<title>ich10_hpe_timer</title>
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head><body>
<div class=chain>
<a href="__rm_class_ich10_cf9.html" class="previous">ich10_cf9</a>
<a href="__rm_class_ich10_lan_v2.html" class="next">ich10_lan_v2</a>
</div>
<div class=path>
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>&nbsp;/&nbsp;
<a href="classes.html">4 Classes</a>&nbsp;/&nbsp;
</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_ich10_hpe_timer">ich10_hpe_timer</a></h1>
<p>

<a name="ich10_hpe_timer"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_ICH10">ICH10</a>
</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">High precision event timer in IntelÂ® ICH10
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="undocumented-interfaces.html#__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_io_memory">io_memory</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_log_object">log_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_simple_interrupt">simple_interrupt</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.regs</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>port.HRESET</b> (signal)<br><b>port.SRESET</b> (signal)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:comp_write_slow_cycles"><b><i>comp_write_slow_cycles</i></b></dt><p><a name="__rm_attribute_ich10_hpe_timer_comp_write_slow_cycles"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Number of cycles the cpu should be stalled when the comparator register is written (performance optimization)</dd></dl><p></p><dl><dt id="dt:intc_8259"><b><i>intc_8259</i></b></dt><p><a name="__rm_attribute_ich10_hpe_timer_intc_8259"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt>, <tt>object</tt>, or <tt>nil</tt>.
Connection to Intel 8259A Programmable Interrupt Controller.
<p>
Required interfaces: <tt>simple_interrupt</tt>.</p></dd></dl><p></p><dl><dt id="dt:intc_apic"><b><i>intc_apic</i></b></dt><p><a name="__rm_attribute_ich10_hpe_timer_intc_apic"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt>, <tt>object</tt>, or <tt>nil</tt>.
Connection to APIC interrupt controller.
<p>
Required interfaces: <tt>ioapic</tt>.</p></dd></dl><p></p><dl><dt id="dt:lpc"><b><i>lpc</i></b></dt><p><a name="__rm_attribute_ich10_hpe_timer_lpc"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt>, <tt>object</tt>, or <tt>nil</tt>.
LPC bridge used to deliver FSB interrupts.If no LPC bridge is specified, FSB interrupts will be sent directlyon the connected memory space.
<p>
Required interfaces: <tt>hpet_msi</tt>.</p></dd></dl><p></p><dl><dt id="dt:memory_space"><b><i>memory_space</i></b></dt><p><a name="__rm_attribute_ich10_hpe_timer_memory_space"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt>, <tt>object</tt>, or <tt>nil</tt>.
Memory space used for FSB interrupt deliveryused if the LPC bridge is not used for FSB interrupt delivery.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd></dl><p></p><dl><dt id="dt:start_time"><b><i>start_time</i></b></dt><p><a name="__rm_attribute_ich10_hpe_timer_start_time"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>float</tt>.
Latest start time of the main counter</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_hpe_timer_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_hpe_timer_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p><div class=chain>
<a href="__rm_class_ich10_cf9.html" class="previous">ich10_cf9</a>
<a href="__rm_class_ich10_lan_v2.html" class="next">ich10_lan_v2</a>
</div>
