Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 21 11:42:39 2020
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller1/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: displayLogic/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: displayLogic/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: displayLogic/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: displayLogic/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[0]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[10]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[11]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[12]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[13]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[14]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[15]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[16]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[17]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[18]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[19]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[1]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[20]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[21]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[22]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[23]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[24]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[25]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[26]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[27]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[28]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[29]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[2]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[30]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[31]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[3]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[4]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[5]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[6]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[7]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[8]/Q (HIGH)

 There are 244 register/latch pins with no clock driven by root clock pin: divide1/clockDivider/reg1_N/Q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 543 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.637        0.000                      0                   50        0.051        0.000                      0                   50        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.637        0.000                      0                   50        0.051        0.000                      0                   50        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.396ns (45.560%)  route 2.863ns (54.440%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.012    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.346 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.346    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.436    14.777    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    divide1/clockDivider/reg1_N/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 2.375ns (45.342%)  route 2.863ns (54.658%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.012    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.325 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.325    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.436    14.777    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    divide1/clockDivider/reg1_N/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.301ns (44.559%)  route 2.863ns (55.441%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.012    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.251 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.251    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.436    14.777    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    divide1/clockDivider/reg1_N/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.285ns (44.386%)  route 2.863ns (55.614%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.012 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.012    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.235 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.235    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.436    14.777    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    divide1/clockDivider/reg1_N/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.282ns (44.360%)  route 2.862ns (55.640%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.232 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.232    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.446    14.787    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[25]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.114    divide1/clockDivider/reg1_N/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.261ns (44.132%)  route 2.862ns (55.868%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.211 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.211    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_4
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.446    14.787    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.114    divide1/clockDivider/reg1_N/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 2.168ns (43.099%)  route 2.862ns (56.901%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.118 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.118    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.446    14.787    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    divide1/clockDivider/reg1_N/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 2.187ns (43.313%)  route 2.862ns (56.687%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.137 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.137    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_5
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.446    14.787    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[26]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.114    divide1/clockDivider/reg1_N/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.147ns (42.860%)  route 2.862ns (57.140%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.097 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.097    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_4
    SLICE_X36Y48         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.446    14.787    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    divide1/clockDivider/reg1_N/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 2.171ns (43.133%)  route 2.862ns (56.867%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  divide1/clockDivider/reg1_N/Q_reg[27]/Q
                         net (fo=3, routed)           0.691     6.234    divide1/clockDivider/reg1_N/Q_reg[27]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.546     6.904    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_7_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.028 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          1.625     8.654    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.778 r  divide1/clockDivider/reg1_N/Q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.778    divide1/clockDivider/reg1_N/Q[0]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.328 r  divide1/clockDivider/reg1_N/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.328    divide1/clockDivider/reg1_N/Q_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.442    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  divide1/clockDivider/reg1_N/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    divide1/clockDivider/reg1_N/Q_reg[16]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.121 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.121    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.446    14.787    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[24]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.114    divide1/clockDivider/reg1_N/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  4.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.342ns (80.923%)  route 0.081ns (19.077%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divide1/clockDivider/reg1_N/Q_reg[25]/Q
                         net (fo=3, routed)           0.080     1.668    divide1/clockDivider/reg1_N/Q_reg[25]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.816    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.870 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    divide1/clockDivider/reg1_N/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.353ns (81.407%)  route 0.081ns (18.593%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divide1/clockDivider/reg1_N/Q_reg[25]/Q
                         net (fo=3, routed)           0.080     1.668    divide1/clockDivider/reg1_N/Q_reg[25]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.816    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.881 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    divide1/clockDivider/reg1_N/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.378ns (82.420%)  route 0.081ns (17.580%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divide1/clockDivider/reg1_N/Q_reg[25]/Q
                         net (fo=3, routed)           0.080     1.668    divide1/clockDivider/reg1_N/Q_reg[25]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.816    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.906 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    divide1/clockDivider/reg1_N/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.378ns (82.420%)  route 0.081ns (17.580%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.564     1.447    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divide1/clockDivider/reg1_N/Q_reg[25]/Q
                         net (fo=3, routed)           0.080     1.668    divide1/clockDivider/reg1_N/Q_reg[25]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  divide1/clockDivider/reg1_N/Q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.816    divide1/clockDivider/reg1_N/Q_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.906 r  divide1/clockDivider/reg1_N/Q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    divide1/clockDivider/reg1_N/Q_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.830     1.958    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    divide1/clockDivider/reg1_N/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.265ns (80.222%)  route 0.065ns (19.778%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divide1/clockDivider/reg1_N/Q_reg[12]/Q
                         net (fo=3, routed)           0.065     1.652    divide1/clockDivider/reg1_N/Q_reg[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.776 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.776    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divide1/clockDivider/reg1_N/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.265ns (80.222%)  route 0.065ns (19.778%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divide1/clockDivider/reg1_N/Q_reg[4]/Q
                         net (fo=3, routed)           0.065     1.652    divide1/clockDivider/reg1_N/Q_reg[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.776 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.776    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divide1/clockDivider/reg1_N/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divide1/clockDivider/reg1_N/Q_reg[14]/Q
                         net (fo=3, routed)           0.070     1.657    divide1/clockDivider/reg1_N/Q_reg[14]
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.784 r  divide1/clockDivider/reg1_N/Q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.784    divide1/clockDivider/reg1_N/Q_reg[12]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divide1/clockDivider/reg1_N/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.296ns (48.513%)  route 0.314ns (51.487%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  divide1/clockDivider/reg1_N/Q_reg[30]/Q
                         net (fo=3, routed)           0.076     1.662    divide1/clockDivider/reg1_N/Q_reg[30]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.707 r  divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3/O
                         net (fo=34, routed)          0.238     1.945    divide1/clockDivider/reg1_N/slow_clk_BUFG_inst_i_3_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.990 r  divide1/clockDivider/reg1_N/Q[20]_i_4/O
                         net (fo=1, routed)           0.000     1.990    divide1/clockDivider/reg1_N/Q[20]_i_4_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.055 r  divide1/clockDivider/reg1_N/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    divide1/clockDivider/reg1_N/Q_reg[20]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.833     1.960    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[21]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.821    divide1/clockDivider/reg1_N/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divide1/clockDivider/reg1_N/Q_reg[10]/Q
                         net (fo=3, routed)           0.081     1.668    divide1/clockDivider/reg1_N/Q_reg[10]
    SLICE_X36Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.795 r  divide1/clockDivider/reg1_N/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    divide1/clockDivider/reg1_N/Q_reg[8]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divide1/clockDivider/reg1_N/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 divide1/clockDivider/reg1_N/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide1/clockDivider/reg1_N/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divide1/clockDivider/reg1_N/Q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.668    divide1/clockDivider/reg1_N/Q_reg[6]
    SLICE_X36Y44         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.795 r  divide1/clockDivider/reg1_N/Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    divide1/clockDivider/reg1_N/Q_reg[4]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    divide1/clockDivider/reg1_N/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divide1/clockDivider/reg1_N/Q_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divide1/clockDivider/reg1_N/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   displayScreen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   displayScreen/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   displayScreen/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   displayScreen/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   displayScreen/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   displayScreen/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   displayScreen/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   displayScreen/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   displayScreen/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   displayScreen/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   divide1/clockDivider/reg1_N/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divide1/clockDivider/reg1_N/Q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divide1/clockDivider/reg1_N/Q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divide1/clockDivider/reg1_N/Q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   divide1/clockDivider/reg1_N/Q_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   divide1/clockDivider/reg1_N/Q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   divide1/clockDivider/reg1_N/Q_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   divide1/clockDivider/reg1_N/Q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   divide1/clockDivider/reg1_N/Q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   displayScreen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   displayScreen/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   displayScreen/count_reg[5]/C



