

================================================================
== Vitis HLS Report for 'K_writer_1'
================================================================
* Date:           Thu Sep 14 02:17:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6147|     6147|  20.470 us|  20.470 us|  6147|  6147|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_write_j  |     6145|     6145|         9|          8|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      190|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2464|    -|
|Register             |        -|     -|      154|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      154|     2654|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_16_fu_1858_p2                   |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1116                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_240                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln77_fu_1842_p2              |      icmp|   0|  0|  11|          10|          10|
    |or_ln80_10_fu_2278_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln80_11_fu_2299_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln80_12_fu_2320_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln80_13_fu_2341_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln80_14_fu_2362_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln80_1_fu_2089_p2              |        or|   0|  0|  10|          10|           2|
    |or_ln80_2_fu_2110_p2              |        or|   0|  0|  10|          10|           2|
    |or_ln80_3_fu_2131_p2              |        or|   0|  0|  10|          10|           3|
    |or_ln80_4_fu_2152_p2              |        or|   0|  0|  10|          10|           3|
    |or_ln80_5_fu_2173_p2              |        or|   0|  0|  10|          10|           3|
    |or_ln80_6_fu_2194_p2              |        or|   0|  0|  10|          10|           3|
    |or_ln80_7_fu_2215_p2              |        or|   0|  0|  10|          10|           4|
    |or_ln80_8_fu_2236_p2              |        or|   0|  0|  10|          10|           4|
    |or_ln80_9_fu_2257_p2              |        or|   0|  0|  10|          10|           4|
    |or_ln80_fu_1920_p2                |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 190|         176|          67|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |K_0_address0                 |  49|          9|   10|         90|
    |K_0_address1                 |  49|          9|   10|         90|
    |K_0_d0                       |  49|          9|    8|         72|
    |K_0_d1                       |  49|          9|    8|         72|
    |K_10_address0                |  49|          9|   10|         90|
    |K_10_address1                |  49|          9|   10|         90|
    |K_10_d0                      |  49|          9|    8|         72|
    |K_10_d1                      |  49|          9|    8|         72|
    |K_11_address0                |  49|          9|   10|         90|
    |K_11_address1                |  49|          9|   10|         90|
    |K_11_d0                      |  49|          9|    8|         72|
    |K_11_d1                      |  49|          9|    8|         72|
    |K_1_address0                 |  49|          9|   10|         90|
    |K_1_address1                 |  49|          9|   10|         90|
    |K_1_d0                       |  49|          9|    8|         72|
    |K_1_d1                       |  49|          9|    8|         72|
    |K_2_address0                 |  49|          9|   10|         90|
    |K_2_address1                 |  49|          9|   10|         90|
    |K_2_d0                       |  49|          9|    8|         72|
    |K_2_d1                       |  49|          9|    8|         72|
    |K_3_address0                 |  49|          9|   10|         90|
    |K_3_address1                 |  49|          9|   10|         90|
    |K_3_d0                       |  49|          9|    8|         72|
    |K_3_d1                       |  49|          9|    8|         72|
    |K_4_address0                 |  49|          9|   10|         90|
    |K_4_address1                 |  49|          9|   10|         90|
    |K_4_d0                       |  49|          9|    8|         72|
    |K_4_d1                       |  49|          9|    8|         72|
    |K_5_address0                 |  49|          9|   10|         90|
    |K_5_address1                 |  49|          9|   10|         90|
    |K_5_d0                       |  49|          9|    8|         72|
    |K_5_d1                       |  49|          9|    8|         72|
    |K_6_address0                 |  49|          9|   10|         90|
    |K_6_address1                 |  49|          9|   10|         90|
    |K_6_d0                       |  49|          9|    8|         72|
    |K_6_d1                       |  49|          9|    8|         72|
    |K_7_address0                 |  49|          9|   10|         90|
    |K_7_address1                 |  49|          9|   10|         90|
    |K_7_d0                       |  49|          9|    8|         72|
    |K_7_d1                       |  49|          9|    8|         72|
    |K_8_address0                 |  49|          9|   10|         90|
    |K_8_address1                 |  49|          9|   10|         90|
    |K_8_d0                       |  49|          9|    8|         72|
    |K_8_d1                       |  49|          9|    8|         72|
    |K_9_address0                 |  49|          9|   10|         90|
    |K_9_address1                 |  49|          9|   10|         90|
    |K_9_d0                       |  49|          9|    8|         72|
    |K_9_d1                       |  49|          9|    8|         72|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_15        |   9|          2|   10|         20|
    |j_fu_180                     |   9|          2|   10|         20|
    |outp_k_blk_n                 |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |2464|        455|  458|       3947|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln77_reg_2396           |   1|   0|    1|          0|
    |j_15_reg_2390                |  10|   0|   10|          0|
    |j_fu_180                     |  10|   0|   10|          0|
    |shl_ln80_reg_2436            |   6|   0|   10|          4|
    |tmp_1228_reg_2470            |   8|   0|    8|          0|
    |tmp_1229_reg_2486            |   8|   0|    8|          0|
    |tmp_1230_reg_2502            |   8|   0|    8|          0|
    |tmp_1231_reg_2518            |   8|   0|    8|          0|
    |tmp_1232_reg_2534            |   8|   0|    8|          0|
    |tmp_1233_reg_2550            |   8|   0|    8|          0|
    |tmp_1234_reg_2566            |   8|   0|    8|          0|
    |tmp_1235_reg_2582            |   8|   0|    8|          0|
    |tmp_1236_reg_2598            |   8|   0|    8|          0|
    |tmp_1237_reg_2614            |   8|   0|    8|          0|
    |tmp_1238_reg_2630            |   8|   0|    8|          0|
    |tmp_s_reg_2454               |   8|   0|    8|          0|
    |trunc_ln145_28_reg_2420      |   8|   0|    8|          0|
    |trunc_ln145_s_reg_2404       |   8|   0|    8|          0|
    |trunc_ln1_reg_2400           |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 154|   0|  158|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    K_writer.1|  return value|
|outp_k_dout            |   in|  128|     ap_fifo|        outp_k|       pointer|
|outp_k_num_data_valid  |   in|    3|     ap_fifo|        outp_k|       pointer|
|outp_k_fifo_cap        |   in|    3|     ap_fifo|        outp_k|       pointer|
|outp_k_empty_n         |   in|    1|     ap_fifo|        outp_k|       pointer|
|outp_k_read            |  out|    1|     ap_fifo|        outp_k|       pointer|
|K_0_address0           |  out|   10|   ap_memory|           K_0|         array|
|K_0_ce0                |  out|    1|   ap_memory|           K_0|         array|
|K_0_we0                |  out|    1|   ap_memory|           K_0|         array|
|K_0_d0                 |  out|    8|   ap_memory|           K_0|         array|
|K_0_address1           |  out|   10|   ap_memory|           K_0|         array|
|K_0_ce1                |  out|    1|   ap_memory|           K_0|         array|
|K_0_we1                |  out|    1|   ap_memory|           K_0|         array|
|K_0_d1                 |  out|    8|   ap_memory|           K_0|         array|
|K_1_address0           |  out|   10|   ap_memory|           K_1|         array|
|K_1_ce0                |  out|    1|   ap_memory|           K_1|         array|
|K_1_we0                |  out|    1|   ap_memory|           K_1|         array|
|K_1_d0                 |  out|    8|   ap_memory|           K_1|         array|
|K_1_address1           |  out|   10|   ap_memory|           K_1|         array|
|K_1_ce1                |  out|    1|   ap_memory|           K_1|         array|
|K_1_we1                |  out|    1|   ap_memory|           K_1|         array|
|K_1_d1                 |  out|    8|   ap_memory|           K_1|         array|
|K_2_address0           |  out|   10|   ap_memory|           K_2|         array|
|K_2_ce0                |  out|    1|   ap_memory|           K_2|         array|
|K_2_we0                |  out|    1|   ap_memory|           K_2|         array|
|K_2_d0                 |  out|    8|   ap_memory|           K_2|         array|
|K_2_address1           |  out|   10|   ap_memory|           K_2|         array|
|K_2_ce1                |  out|    1|   ap_memory|           K_2|         array|
|K_2_we1                |  out|    1|   ap_memory|           K_2|         array|
|K_2_d1                 |  out|    8|   ap_memory|           K_2|         array|
|K_3_address0           |  out|   10|   ap_memory|           K_3|         array|
|K_3_ce0                |  out|    1|   ap_memory|           K_3|         array|
|K_3_we0                |  out|    1|   ap_memory|           K_3|         array|
|K_3_d0                 |  out|    8|   ap_memory|           K_3|         array|
|K_3_address1           |  out|   10|   ap_memory|           K_3|         array|
|K_3_ce1                |  out|    1|   ap_memory|           K_3|         array|
|K_3_we1                |  out|    1|   ap_memory|           K_3|         array|
|K_3_d1                 |  out|    8|   ap_memory|           K_3|         array|
|K_4_address0           |  out|   10|   ap_memory|           K_4|         array|
|K_4_ce0                |  out|    1|   ap_memory|           K_4|         array|
|K_4_we0                |  out|    1|   ap_memory|           K_4|         array|
|K_4_d0                 |  out|    8|   ap_memory|           K_4|         array|
|K_4_address1           |  out|   10|   ap_memory|           K_4|         array|
|K_4_ce1                |  out|    1|   ap_memory|           K_4|         array|
|K_4_we1                |  out|    1|   ap_memory|           K_4|         array|
|K_4_d1                 |  out|    8|   ap_memory|           K_4|         array|
|K_5_address0           |  out|   10|   ap_memory|           K_5|         array|
|K_5_ce0                |  out|    1|   ap_memory|           K_5|         array|
|K_5_we0                |  out|    1|   ap_memory|           K_5|         array|
|K_5_d0                 |  out|    8|   ap_memory|           K_5|         array|
|K_5_address1           |  out|   10|   ap_memory|           K_5|         array|
|K_5_ce1                |  out|    1|   ap_memory|           K_5|         array|
|K_5_we1                |  out|    1|   ap_memory|           K_5|         array|
|K_5_d1                 |  out|    8|   ap_memory|           K_5|         array|
|K_6_address0           |  out|   10|   ap_memory|           K_6|         array|
|K_6_ce0                |  out|    1|   ap_memory|           K_6|         array|
|K_6_we0                |  out|    1|   ap_memory|           K_6|         array|
|K_6_d0                 |  out|    8|   ap_memory|           K_6|         array|
|K_6_address1           |  out|   10|   ap_memory|           K_6|         array|
|K_6_ce1                |  out|    1|   ap_memory|           K_6|         array|
|K_6_we1                |  out|    1|   ap_memory|           K_6|         array|
|K_6_d1                 |  out|    8|   ap_memory|           K_6|         array|
|K_7_address0           |  out|   10|   ap_memory|           K_7|         array|
|K_7_ce0                |  out|    1|   ap_memory|           K_7|         array|
|K_7_we0                |  out|    1|   ap_memory|           K_7|         array|
|K_7_d0                 |  out|    8|   ap_memory|           K_7|         array|
|K_7_address1           |  out|   10|   ap_memory|           K_7|         array|
|K_7_ce1                |  out|    1|   ap_memory|           K_7|         array|
|K_7_we1                |  out|    1|   ap_memory|           K_7|         array|
|K_7_d1                 |  out|    8|   ap_memory|           K_7|         array|
|K_8_address0           |  out|   10|   ap_memory|           K_8|         array|
|K_8_ce0                |  out|    1|   ap_memory|           K_8|         array|
|K_8_we0                |  out|    1|   ap_memory|           K_8|         array|
|K_8_d0                 |  out|    8|   ap_memory|           K_8|         array|
|K_8_address1           |  out|   10|   ap_memory|           K_8|         array|
|K_8_ce1                |  out|    1|   ap_memory|           K_8|         array|
|K_8_we1                |  out|    1|   ap_memory|           K_8|         array|
|K_8_d1                 |  out|    8|   ap_memory|           K_8|         array|
|K_9_address0           |  out|   10|   ap_memory|           K_9|         array|
|K_9_ce0                |  out|    1|   ap_memory|           K_9|         array|
|K_9_we0                |  out|    1|   ap_memory|           K_9|         array|
|K_9_d0                 |  out|    8|   ap_memory|           K_9|         array|
|K_9_address1           |  out|   10|   ap_memory|           K_9|         array|
|K_9_ce1                |  out|    1|   ap_memory|           K_9|         array|
|K_9_we1                |  out|    1|   ap_memory|           K_9|         array|
|K_9_d1                 |  out|    8|   ap_memory|           K_9|         array|
|K_10_address0          |  out|   10|   ap_memory|          K_10|         array|
|K_10_ce0               |  out|    1|   ap_memory|          K_10|         array|
|K_10_we0               |  out|    1|   ap_memory|          K_10|         array|
|K_10_d0                |  out|    8|   ap_memory|          K_10|         array|
|K_10_address1          |  out|   10|   ap_memory|          K_10|         array|
|K_10_ce1               |  out|    1|   ap_memory|          K_10|         array|
|K_10_we1               |  out|    1|   ap_memory|          K_10|         array|
|K_10_d1                |  out|    8|   ap_memory|          K_10|         array|
|K_11_address0          |  out|   10|   ap_memory|          K_11|         array|
|K_11_ce0               |  out|    1|   ap_memory|          K_11|         array|
|K_11_we0               |  out|    1|   ap_memory|          K_11|         array|
|K_11_d0                |  out|    8|   ap_memory|          K_11|         array|
|K_11_address1          |  out|   10|   ap_memory|          K_11|         array|
|K_11_ce1               |  out|    1|   ap_memory|          K_11|         array|
|K_11_we1               |  out|    1|   ap_memory|          K_11|         array|
|K_11_d1                |  out|    8|   ap_memory|          K_11|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

