// Seed: 1792490757
module module_0 (
    output wire id_0,
    output wor module_0,
    output supply0 id_2
);
  wire id_4;
  wire [-1 : 1] id_5;
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3
);
  logic id_5;
  ;
  wire id_6;
  uwire id_7, id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign id_7 = 1 == -1 - -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire \id_6 ;
  ;
  module_2 modCall_1 (
      id_3,
      \id_6 ,
      \id_6 ,
      id_1,
      \id_6 ,
      \id_6 ,
      id_4,
      id_4
  );
  assign id_2[1'd0] = -1;
endmodule
