![mips_16 rtl schematic](https://github.com/jdakrofi/FPGA_MIPS_SingleCycle/assets/110293638/0ad4b17d-27ca-4a75-8933-911545688fab)
