m255
K3
13
cModel Technology
Z0 dC:\Users\pwhite8\vlsi\fpga\software\checkpoint_d_2\obj\default\runtime\sim\mentor
Ealtera_avalon_clock_source
Z1 w1382619733
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\pwhite8\vlsi\fpga\software\checkpoint_d_2\obj\default\runtime\sim\mentor
Z5 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z6 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22
V`Z6BK7`LZVGb@<fbk92Kl2
Z7 OV;C;10.1d;51
32
Z8 !s108 1382630397.480000
Z9 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
Z10 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_clock_source.vhd|
o-O0
Z11 tExplicit 1
!s100 5Z6e40833Ra=11;kbYVT42
!i10b 1
Abehavioral
R2
R3
DEx4 work 26 altera_avalon_clock_source 0 22 `Z6BK7`LZVGb@<fbk92Kl2
l36
L29
Vc8Z8^mfc:ZT<]EaPI9P_H1
R7
32
R8
R9
R10
o-O0
R11
!s100 DPh^^JEeFzYAQ6IiG=7F]3
!i10b 1
Ealtera_avalon_reset_source
R1
R2
R3
R4
Z12 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
Z13 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd
l0
L17
V`f4c4OJ;Fn04E^9h4iU7K0
R7
32
Z14 !s108 1382630397.425000
Z15 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
Z16 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/altera_avalon_reset_source.vhd|
o-O0
R11
!s100 mPKC?Kj8`oI4zPf2UJgcL3
!i10b 1
Abehavioral
R2
R3
DEx4 work 26 altera_avalon_reset_source 0 22 `f4c4OJ;Fn04E^9h4iU7K0
l31
L26
VjV4E?G3gV9kEfKIKKoO;82
R7
32
R14
R15
R16
o-O0
R11
!s100 fFdVA2Q]1`le7fZLbR[NP0
!i10b 1
vwyhraaf0odu9+mVv73JR9wO9LMb+/H4uTNInQI9ZcWc=
Z17 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
IAZ4zW6@Y_J0j<f8MTj5_K3
VzC;0]nBLKo0Q[zO07mJ[H0
xsip
S1
d.
Z18 Fnofile
L0 38
Z19 OV;L;10.1d;51
r1
31
Z20 o-sv -O0
n6e0ca5
!s100 [1VW_UWfH>UATiIM`0a;52
!s105 altera_avalon_st_pipeline_base_v_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!s108 1382630393.707000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v|
!i10b 0
!i8a 1264332048
!s85 0
!s101 -O0
vS5QAZBI4FUbmROG0CX1l8q3OrNylDH1tFmVWduva8VE=
R17
Ia]WH4zD0`3X=Jkn?E0hzE2
VH>XD0TEF@Z8U[ck`kGUJO2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nd3f9d04
!s100 kXdz^6WLZFHUVo=CjoNK51
!s105 altera_merlin_address_alignment_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv|
!s108 1382630392.999000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv|
!i10b 0
!i8a 1276673984
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXsZSUw6v9IW47L2h52j0wY5Y=
R17
IQJ0NLk6FgF>8?KDE64:_T1
V@=j7QA[ZdKcGN4KhV_^2K1
xsip
Z21 !s105 altera_merlin_burst_adapter_sv_unit
S1
d.
R18
L0 38
R19
r1
31
Z22 !s108 1382630392.625000
Z23 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv|
Z24 !s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv|
R20
n83b22c2
!s100 jI^9fe?M6:7Z^XHimB`H31
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXsZ53PYJSbACrtjqQ6odc2mzUivaJtUxp1ExMTVHOLC4P
R17
I:@cMj>RPo^UP6H`5]G^LL2
VT^DWNd^gjBXG7CAj0hlQD0
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
n6c8812
!s100 @FF_Hm`8E5FV5PEH7SYJo0
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXsTlwFnGZlAXm6DfhA1ViPkEFUVsPfTUyrJiMyPUHqrcs
R17
IhGhPUMQeFKg`h^;<z:Okz1
VHjbSmoaK][OE;MmVBLg=O2
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
ne51f94
!s100 DUD7J]ZG<KjKlo2LTQHUl1
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXsY4MmeEhYr+WI9B8zxh79Rp2fjQmrh5uJ4STxDuE4DgJ
R17
I9o`f?]0Z<S0Ye8>RbPO[c3
VDC]8A4@BJ2]0K3`RS4Oe60
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
nd066a0c
!s100 2WbX:N2B1H7Hz?HMo8iFF3
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXseOYzORZfJweqbfOY3vpSas=
R17
IBQ6WKFnG5^_526V1AGl8Q0
VHB7>Umo4_PQhA:aini:bA0
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
n2d078de
!s100 0ffToK9e0QJ`@laO_0@c10
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXse5FsfZQFkQYDZ+hpJNUv0NklLiq9cvz/Le6XGsrp1wy
R17
IJak>`emkj8fUMLJ1JhUdU1
Ve3BCL<XCz>dk7;O1IYNCU2
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
n682b4d2
!s100 OC?]_ZZ_n[NVVd7l2f`Pn1
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
v7T9whvMwefNOKH3C4RrXsfu08SgvbOoO1tOHRfkpj9E4CpCdupp7tDKb9ce2r5CI
R17
I;]o6]:oM5_NYdH7amG7ez0
VT[Ib6Vh0E__m];USj<OE<1
xsip
R21
S1
d.
R18
L0 38
R19
r1
31
R22
R23
R24
R20
nfce0339
!s100 02]8g^C>8=JjeL:nf^92H1
!i10b 0
!i8a 582572192
!s85 0
!s101 -O0
vuoJeSXvdB8drS28i38vbUlglB6aQSHIrsOGQsehkLBSU9WnDoSCsCywNuEU3SzCh
R17
I?0_S@Ke]4h3BVFCf66=k62
Vk1gIA`RY2OQ1N9QbTULJo2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n4d119a2
!s100 ;jckAYe8E@O7Z5khe`_EK0
!s105 altera_merlin_burst_uncompressor_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!s108 1382630394.890000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv|
!i10b 0
!i8a 1486821376
!s85 0
!s101 -O0
vgn1dnb/VIqqGYUbdvFqBPzeYR8MeJVtcXJvS1c6UzDs=
R17
I1nKiQJlV6:S9_9NGXDh:83
VG[gHYg_J=R2@KnI_[bEjA0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n20adf74
!s100 HLZ:oa[BYZePg?AXeGFUh0
!s105 altera_merlin_master_agent_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!s108 1382630395.240000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv|
!i10b 0
!i8a 1509872336
!s85 0
!s101 -O0
vk1QREXL9fYOmjwdGTZRzP+L8j9Yr1sjpdy4cCEKMIbA=
R17
IImbid2Ql3o5kj^JBY6Yi82
V0KIH7<bW[IFhHJBzB4US?0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n7c1e352
!s100 NW]L17`4Q43;?[V6UMdTa3
!s105 altera_merlin_master_translator_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!i10b 0
!i8a 1398506672
!s85 0
!s108 1382630395.929000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv|
!s101 -O0
vurLWwAxszK2vqc/uip3hfey1eI63GTpTpzN8c/kHW34=
R17
I^aToP<fg2l=EP:HING_M=3
VekU5U46jGhemBCkL?m_og2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n527aa64
!s100 A@JKiBgz8:ifLNg3m><`I0
!s105 altera_merlin_slave_agent_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!s108 1382630394.542000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv|
!i10b 0
!i8a 634793904
!s85 0
!s101 -O0
vq3qSzyQbQCVKKsC/0Fo77a6VL0P3xeuru8GqRZyPWN4=
R17
ISN`JUeFmZ7BgVLG^D>Jn[3
VA6G6lglY;QOHbkKlTEAXC0
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
n6d33602
!s100 middfRZPbS6Eoh0diRFTg1
!s105 altera_merlin_slave_translator_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!s108 1382630395.584000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv|
!i10b 0
!i8a 1472700064
!s85 0
!s101 -O0
vp/kS4v7MzTStl//2PlUkVQnX43Kw5IwR48C1/k0yx10=
R17
IVbX8EBR4L33c;4d;@>FIj0
VFToJ:O^P1mK>hGEjaBQXC3
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nfd29c52
!s100 z02@3l4hPWMFagZ9Vk1i^1
!s105 altera_merlin_traffic_limiter_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!s108 1382630393.338000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv|
!i10b 0
!i8a 262887008
!s85 0
!s101 -O0
vngyknsqE/ULIMgpzlYfC809c7J+Qevl5KZ9cfhrvtQU=
R17
Il@_2lbHmQeSZUCITM>Yik2
V2j8B8W7hj9i^DJ]hQaO3J2
xsip
S1
d.
R18
L0 38
R19
r1
31
R20
nc092ef2
!s100 cneMQN]joPU:oS5fKbQ422
!s105 altera_merlin_width_adapter_sv_unit
!s90 -reportprogress|300|-sv|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv|
!s108 1382630390.575000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv|
!i10b 0
!i8a 1311554928
!s85 0
!s101 -O0
vFVi3M8IFpACShPhyq/j3f14BIjxFv2atEkCesgBrnlw=
IP]09c?LF2b@]]V<_T:fmV2
V:mR1fj3Rf>NGziDN_:U030
xsip
d.
R18
L0 38
R19
r1
31
o-O0
nf2f26c2
!s100 QhDeAb20lG55:fd]l429d1
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s108 1382630391.969000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!i10b 0
!i8a 1637717968
!s85 0
!s101 -O0
vpDp50gpvc0f8BSb6uiuRnab2KjHKysJwEZyDOVCUZJs=
IdR:M>]h8>EP6@PEgBkFk[0
V3CjoOZCIEdzCJgPn8]D7`2
xsip
d.
R18
L0 38
R19
r1
31
o-O0
n15f2da2
!s100 Q1OX9zS^4ZdS2glZ?dgDZ2
!s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!s108 1382630392.297000
!s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!i10b 0
!i8a 1447562704
!s85 0
!s101 -O0
Ecounter_16
Z25 w1382619757
Z26 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z27 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/counter.vhd
Z28 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/counter.vhd
l0
L12
VfCRC><8P3V_koRcN1ma];1
R7
32
Z29 !s108 1382630396.355000
Z30 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/counter.vhd|
Z31 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/counter.vhd|
o-O0
R11
!s100 5hQOdJTV==K:WGaUfgAAI3
!i10b 1
Aarch
R26
R2
R3
DEx4 work 10 counter_16 0 22 fCRC><8P3V_koRcN1ma];1
l31
L25
VfIiOJ>9cL<>_ZBeL4b3S93
R7
32
R29
R30
R31
o-O0
R11
!s100 4mcNk:EG;<_dQG0icXAAY3
!i10b 1
Efirst_nios2_system
R1
R26
R2
R3
R4
Z32 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
Z33 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd
l0
L9
Vkd]Q:n0e[]kz^@BBaN6VV2
R7
32
Z34 !s108 1382630397.527000
Z35 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
Z36 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.vhd|
o-O0
R11
!s100 AATAHD6DThcYzbzV?T>fV1
!i10b 1
Artl
R26
R2
R3
DEx4 work 18 first_nios2_system 0 22 kd]Q:n0e[]kz^@BBaN6VV2
l2263
L56
VOl@ka<Y7GbEHbfX25H81e0
R7
32
R34
R35
R36
o-O0
R11
!s100 9V;gGn>B_SX<QTe38cN4W1
!i10b 1
Efirst_nios2_system_addr_router
Z37 w1382619771
R2
R3
R4
Z38 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
Z39 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho
l0
L30
V3ID;^KF4zfB`?VkNXYA2i3
R7
32
Z40 !s108 1382630394.149000
Z41 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
Z42 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_addr_router.vho|
o-O0
R11
!s100 _Y`nMJ7ObX]LQEC>8Q0zb3
!i10b 1
Artl
R2
R3
DEx4 work 30 first_nios2_system_addr_router 0 22 3ID;^KF4zfB`?VkNXYA2i3
l105
L49
V?JYZ8LeA_R4nJ0ib^ne^I3
R7
32
R40
R41
R42
o-O0
R11
!s100 g8LfXRC^3bF?i_=m?VYho3
!i10b 1
Efirst_nios2_system_cmd_xbar_demux
Z43 w1382619780
R2
R3
R4
Z44 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
Z45 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho
l0
L30
VXAfn7C0[m1APhJF8GdRN12
R7
32
Z46 !s108 1382630391.921000
Z47 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
Z48 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux.vho|
o-O0
R11
!s100 WlLIMoX:8C5DPhY:Q<Hm@2
!i10b 1
Artl
R2
R3
DEx4 work 33 first_nios2_system_cmd_xbar_demux 0 22 XAfn7C0[m1APhJF8GdRN12
l105
L86
Vg_[=?]V]aJVS6b5YlnPeB3
R7
32
R46
R47
R48
o-O0
R11
!s100 Wn9@X=W_>j:6mZ?LXzYC;2
!i10b 1
Efirst_nios2_system_cmd_xbar_demux_001
Z49 w1382619783
R2
R3
R4
Z50 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
Z51 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho
l0
L30
VHda`M@U_:eP2YTSHb<RVg3
R7
32
Z52 !s108 1382630391.874000
Z53 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
Z54 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.vho|
o-O0
R11
!s100 WHTze_16GnZ;c_WdCDX2J2
!i10b 1
Artl
R2
R3
DEx4 work 37 first_nios2_system_cmd_xbar_demux_001 0 22 Hda`M@U_:eP2YTSHb<RVg3
l105
L86
VA9:o@44d5i3^nU6PKzJLe1
R7
32
R52
R53
R54
o-O0
R11
!s100 @0iLzgzQnj@F7<1F0g_3V0
!i10b 1
Efirst_nios2_system_cmd_xbar_mux
Z55 w1382619785
R2
R3
Z56 DPx5 sgate 10 sgate_pack 0 22 Z_04b9OB1h;cQWFMnW4871
R4
Z57 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
Z58 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho
l0
L33
VR?;C@5Y=`E4ZGA^I:cXiD1
R7
32
Z59 !s108 1382630391.802000
Z60 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
Z61 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cmd_xbar_mux.vho|
o-O0
R11
!s100 Q5_heSn;Zb:mPch1X<PTb2
!i10b 1
Artl
R2
R3
R56
DEx4 work 31 first_nios2_system_cmd_xbar_mux 0 22 R?;C@5Y=`E4ZGA^I:cXiD1
l656
L59
V<G>0Z]6:KU[AD:K7jI34J0
R7
32
R59
R60
R61
o-O0
R11
!s100 oLQKaLlDoCY>`@H`3_Xb23
!i10b 1
Efirst_nios2_system_cpu
Z62 w1382619754
R56
R2
R3
Z63 DPx9 altera_mf 20 altera_mf_components 0 22 No]@D`cShSLI4UOb8Ijo62
R4
Z64 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
Z65 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho
l0
L36
Vn5:=i@`B1m2UhMCfAPoHK3
R7
32
Z66 !s108 1382630396.674000
Z67 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
Z68 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu.vho|
o-O0
R11
!s100 gcH;dDDl0?>X436@HJEKD2
!i10b 1
Artl
R56
R2
R3
R63
DEx4 work 22 first_nios2_system_cpu 0 22 n5:=i@`B1m2UhMCfAPoHK3
l4403
L68
VGUn2Hn:;E`iXf`OkBe>e>0
R7
32
R66
R67
R68
o-O0
R11
!s100 0YS]<_QbQz9=LlE[:2a6n0
!i10b 1
Efirst_nios2_system_cpu_data_master_translator
R1
R26
R2
R3
R4
Z69 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
Z70 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd
l0
L9
Vz4GfGB_e?WnHSzRz3gan40
R7
32
Z71 !s108 1382630397.829000
Z72 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
Z73 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_data_master_translator.vhd|
o-O0
R11
!s100 F=C:jeIn?`79GB2aG0I_F1
!i10b 1
Artl
R26
R2
R3
DEx4 work 45 first_nios2_system_cpu_data_master_translator 0 22 z4GfGB_e?WnHSzRz3gan40
l140
L74
VDAQOeGIDC3QlJQPX<AVoc3
R7
32
R71
R72
R73
o-O0
R11
!s100 =T;F2b:odaRbY<O:]aMXP1
!i10b 1
Efirst_nios2_system_cpu_instruction_master_translator
R1
R26
R2
R3
R4
Z74 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
Z75 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd
l0
L9
VPAgP9@lJ6E5[:3Z2g`DP83
R7
32
Z76 !s108 1382630397.879000
Z77 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
Z78 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_instruction_master_translator.vhd|
o-O0
R11
!s100 9C0UKRYALU696`ME]0CgI0
!i10b 1
Artl
R26
R2
R3
DEx4 work 52 first_nios2_system_cpu_instruction_master_translator 0 22 PAgP9@lJ6E5[:3Z2g`DP83
l140
L74
V<n99;SL=9b[afMj5]DPAZ2
R7
32
R76
R77
R78
o-O0
R11
!s100 k81bZ=1bm6?Yjf^?=M_CS2
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_sysclk
R62
R63
Z79 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z80 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R26
R2
R3
Z81 DPx6 altera 25 altera_europa_support_lib 0 22 l<USL:m_<eTTJ0m??:EdF1
R4
Z82 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
Z83 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd
l0
L29
VFnhdYn>;eM5bWK:W_mg@H2
R7
32
Z84 !s108 1382630396.949000
Z85 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
Z86 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.vhd|
o-O0
R11
!s100 QF4<O0RlJARkT8Y^m97NU2
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 47 first_nios2_system_cpu_jtag_debug_module_sysclk 0 22 FnhdYn>;eM5bWK:W_mg@H2
l85
L57
VV[@1DI6zK4WP1DDXV:BmI0
R7
32
R84
R85
R86
o-O0
R11
!s100 VDHc4D>AP[BfjBznXZ>aO0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_tck
R62
R63
R79
R80
R26
R2
R3
R81
R4
Z87 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
Z88 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd
l0
L29
V0h;H13T_:lel=U_HfSkZi3
R7
32
Z89 !s108 1382630397.014000
Z90 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
Z91 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.vhd|
o-O0
R11
!s100 fm4W:JFR3C7OT:c[Z`25T3
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 44 first_nios2_system_cpu_jtag_debug_module_tck 0 22 0h;H13T_:lel=U_HfSkZi3
l92
L69
V@k=:S@e@VQhanP?K=I_Nk3
R7
32
R89
R90
R91
o-O0
R11
!s100 R==022;lOdaaLHLFTRd6:0
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator
R1
R26
R2
R3
R4
Z92 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
Z93 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd
l0
L9
V=TIYPVoZ`JBeFDhIOMR]11
R7
32
Z94 !s108 1382630397.932000
Z95 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
Z96 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator.vhd|
o-O0
R11
!s100 oAUg_bWj=kM@CaD7[8l7i0
!i10b 1
Artl
R26
R2
R3
DEx4 work 51 first_nios2_system_cpu_jtag_debug_module_translator 0 22 =TIYPVoZ`JBeFDhIOMR]11
l148
L78
Vz`gWd8@3dn@Z[QhF@^7ca1
R7
32
R94
R95
R96
o-O0
R11
!s100 ;iYFQ2oclS960;C3QfZHn3
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
R1
R26
R2
R3
R4
Z97 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
Z98 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
l0
L9
Vg]f30iOI4DXKBd083GAP?3
R7
32
Z99 !s108 1382630397.622000
Z100 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd|
Z101 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd|
o-O0
R11
!s100 85RIJM``BNU2@XjQcDhPk2
!i10b 1
Artl
R26
R2
R3
DEx4 work 82 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent 0 22 g]f30iOI4DXKBd083GAP?3
l178
L93
Vm2beA`6kH?7A;i>T2`B`23
R7
32
R99
R100
R101
o-O0
R11
!s100 W0FWGPH9Q^>X77M9lgLof1
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Z102 w1382619761
R2
R3
R4
Z103 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z104 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
V1M9<7DdQhn;;Z4bQEh]WV1
R7
32
Z105 !s108 1382630394.455000
Z106 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z107 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R11
!s100 CECheo8nIPgzl8SILo?Ln1
!i10b 1
Artl
R2
R3
DEx4 work 91 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 1M9<7DdQhn;;Z4bQEh]WV1
l379
L48
VeRUlDCeRC]YP4[KoSeYP^3
R7
32
R105
R106
R107
o-O0
R11
!s100 GkfTZaniRMhZ@6a^Y]oDE1
!i10b 1
Efirst_nios2_system_cpu_jtag_debug_module_wrapper
R62
R63
R79
R80
R26
R2
R3
R81
R4
Z108 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
Z109 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd
l0
L29
VmbDV]cfFE>aWPiSWY9e9n0
R7
32
Z110 !s108 1382630397.082000
Z111 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
Z112 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.vhd|
o-O0
R11
!s100 M2KW0Q@aHciz[85d<MDcN2
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 48 first_nios2_system_cpu_jtag_debug_module_wrapper 0 22 mbDV]cfFE>aWPiSWY9e9n0
l196
L74
VDCfWR:OMBBaV@f995?o5U1
R7
32
R110
R111
R112
o-O0
R11
!s100 5hPUPcV=9C2VgO4;M8Jcb3
!i10b 1
Efirst_nios2_system_cpu_mult_cell
R62
Z113 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 TbMm4cCE15VLE>>M8DQnB3
R79
R80
R26
R2
R3
R81
R4
Z114 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
Z115 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd
l0
L35
Vki7?N3cK3nAk?AkQU6h7e1
R7
32
Z116 !s108 1382630397.150000
Z117 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
Z118 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.vhd|
o-O0
R11
!s100 Jl?zi41b05_8TTTh@YaO@0
!i10b 1
Aeuropa
R113
R79
R80
R26
R2
R3
R81
DEx4 work 32 first_nios2_system_cpu_mult_cell 0 22 ki7?N3cK3nAk?AkQU6h7e1
l54
L49
VLINK<2UT;>:Nn95I3:ENC2
R7
32
R116
R117
R118
o-O0
R11
!s100 bJj`;8W[ZbF7ezG=Sa7i31
!i10b 1
Efirst_nios2_system_cpu_oci_test_bench
R62
R63
R79
R80
R26
R2
R3
R81
R4
Z119 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
Z120 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd
l0
L29
VRTm?]X0z8:=IM4S]W5dFS0
R7
32
Z121 !s108 1382630397.220000
Z122 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
Z123 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_oci_test_bench.vhd|
o-O0
R11
!s100 ?R>DHM>TDXKG1`zFSo6ji1
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 37 first_nios2_system_cpu_oci_test_bench 0 22 RTm?]X0z8:=IM4S]W5dFS0
l42
L40
VW2EzaDj[ZOWUmmUiVoPWW0
R7
32
R121
R122
R123
o-O0
R11
!s100 Ql_KCZn;P=1?_]oM?1W>J1
!i10b 1
Efirst_nios2_system_cpu_test_bench
R62
R63
R79
R80
R26
R2
R3
R81
R4
Z124 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
Z125 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd
l0
L32
VffW<;WeYM8oMD:T9`ej:m1
R7
32
Z126 !s108 1382630397.284000
Z127 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
Z128 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_test_bench.vhd|
o-O0
R11
!s100 :^QoeUbaSfCEFlQedgkOW1
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 33 first_nios2_system_cpu_test_bench 0 22 ffW<;WeYM8oMD:T9`ej:m1
l234
L70
V6K9JOSJOnnKnT6o9hB:1a1
R7
32
R126
R127
R128
o-O0
R11
!s100 Sl=:EcW;bj`mP[mh9F@I>3
!i10b 1
Efirst_nios2_system_id_router
Z129 w1382619774
R2
R3
R4
Z130 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
Z131 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho
l0
L30
V=]N?<EXH]eohN8KNhD:;>1
R7
32
Z132 !s108 1382630394.101000
Z133 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
Z134 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router.vho|
o-O0
R11
!s100 eAAOFg^Hg<k?`XA>T=[KA1
!i10b 1
Artl
R2
R3
DEx4 work 28 first_nios2_system_id_router 0 22 =]N?<EXH]eohN8KNhD:;>1
l59
L49
V5h^R:mHQgGGiTQCf@V`YK1
R7
32
R132
R133
R134
o-O0
R11
!s100 A1P;hQC@Y9TYlDhz<<F3o3
!i10b 1
Efirst_nios2_system_id_router_006
Z135 w1382619777
R2
R3
R4
Z136 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_006.vho
Z137 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_006.vho
l0
L30
VgI6@]]bkXdWgkjj6]hQHE3
R7
32
Z138 !s108 1382630394.045000
Z139 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_006.vho|
Z140 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_id_router_006.vho|
o-O0
R11
!s100 acn6b<dKR4:kGiDNB:Izf1
!i10b 1
Artl
R2
R3
DEx4 work 32 first_nios2_system_id_router_006 0 22 gI6@]]bkXdWgkjj6]hQHE3
l59
L49
V[ZV5MD2z[m>4=P26mL>Nd3
R7
32
R138
R139
R140
o-O0
R11
!s100 @<_kkOiMB7g[<d8hPV=zH2
!i10b 1
Efirst_nios2_system_irq_mapper
Z141 w1382619794
R2
R3
R4
Z142 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
Z143 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho
l0
L30
V]<n04OS5Xk1=A54AIGX7:2
R7
32
Z144 !s108 1382630390.526000
Z145 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
Z146 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_irq_mapper.vho|
o-O0
R11
!s100 NAIf@=AM>]>hSNFUY4Lal1
!i10b 1
Artl
R2
R3
DEx4 work 29 first_nios2_system_irq_mapper 0 22 ]<n04OS5Xk1=A54AIGX7:2
l46
L42
VcS32]M6>NoX2^HEU5T<hX0
R7
32
R144
R145
R146
o-O0
R11
!s100 J>7S_f9YI8S69M=CYdOk^2
!i10b 1
Efirst_nios2_system_jtag_uart
R62
R79
R80
R26
R2
R3
R81
R4
Z147 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
Z148 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd
l0
L455
V0[fHC[boU7>l^X777mVZP0
R7
32
Z149 !s108 1382630396.570000
Z150 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
Z151 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart.vhd|
o-O0
R11
!s100 <V0:Ne2gQ:R7<zDG:51i73
!i10b 1
Aeuropa
R79
R80
R26
R2
R3
R81
DEx4 work 28 first_nios2_system_jtag_uart 0 22 0[fHC[boU7>l^X777mVZP0
l573
L478
VZe[`Y6BEQVoH1NMW2gm>h0
R7
32
R149
R150
R151
o-O0
R11
!s100 f7dNGBX;SjSbe<]>3ClWf0
!i10b 1
Efirst_nios2_system_jtag_uart_avalon_jtag_slave_translator
R1
R26
R2
R3
R4
Z152 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
Z153 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
l0
L9
VR<FaHQP?BhGW2o]nJK5GE0
R7
32
Z154 !s108 1382630398.035000
Z155 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
Z156 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd|
o-O0
R11
!s100 ChN;[^EBU8g`LcI^29bza3
!i10b 1
Artl
R26
R2
R3
DEx4 work 57 first_nios2_system_jtag_uart_avalon_jtag_slave_translator 0 22 R<FaHQP?BhGW2o]nJK5GE0
l148
L78
VJeDYd3o_G@7;3n^MU`;PC0
R7
32
R154
R155
R156
o-O0
R11
!s100 PzS]R0a[ZUMeR>3l[k<gH0
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_r
R62
R79
R80
R26
R2
R3
R81
R4
R147
R148
l0
L313
Ve7_@A<LhlkfRL[M;CL>mG2
R7
32
R149
R150
R151
o-O0
R11
!s100 KEGGMbC[6lER=_COWz;Rh0
!i10b 1
Aeuropa
R79
R80
R26
R2
R3
R81
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_r 0 22 e7_@A<LhlkfRL[M;CL>mG2
l381
L332
V_[n4@HiB^LKTziN?B@YaK0
R7
32
R149
R150
R151
o-O0
R11
!s100 IjUIk>b@Fj79I5[RMX?JU0
!i10b 1
Efirst_nios2_system_jtag_uart_scfifo_w
R62
R79
R80
R26
R2
R3
R81
R4
R147
R148
l0
L95
ViS4oTMWBA6VMDf?EVYEfQ2
R7
32
R149
R150
R151
o-O0
R11
!s100 ?`5l=^aZa0AjDET4B<@UC3
!i10b 1
Aeuropa
R79
R80
R26
R2
R3
R81
DEx4 work 37 first_nios2_system_jtag_uart_scfifo_w 0 22 iS4oTMWBA6VMDf?EVYEfQ2
l162
L113
VfM3zJ:<A=;@O@fnJI:hD=1
R7
32
R149
R150
R151
o-O0
R11
!s100 f0fda5[Sfib0WV0GLUoY61
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_r
R62
R63
R79
R80
R26
R2
R3
R81
R4
R147
R148
l0
L233
V@4]:RaSFT=]AD<lZ7SM:52
R7
32
R149
R150
R151
o-O0
R11
!s100 l?FkNR2Nglm^B4@ZF`oZ]3
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_r 0 22 @4]:RaSFT=]AD<lZ7SM:52
l257
L249
VTgaPHbibROPAM>nB?o0;R2
R7
32
R149
R150
R151
o-O0
R11
!s100 UkIAe6eVgjjJRSK3IfACA2
!i10b 1
Efirst_nios2_system_jtag_uart_sim_scfifo_w
R62
R63
R79
R80
R26
R2
R3
R81
R4
R147
R148
l0
L32
V0UO?OgoEA]6BjdQS8ndSF2
R7
32
R149
R150
R151
o-O0
R11
!s100 UhF7PMR8C][L3g8dZOB^W3
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 41 first_nios2_system_jtag_uart_sim_scfifo_w 0 22 0UO?OgoEA]6BjdQS8ndSF2
l50
L48
VFOTZMjkFhK69HL06IVhb21
R7
32
R149
R150
R151
o-O0
R11
!s100 b=5>oo0f?MGD;U4On2DNZ3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0
Z157 w1382619758
R63
R79
R80
R26
R2
R3
R81
R4
Z158 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd
Z159 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd
l0
L170
VnoOz4F=P>gK1SgIb50iSA2
R7
32
Z160 !s108 1382630396.273000
Z161 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd|
Z162 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0.vhd|
o-O0
R11
!s100 ]7WdQd?@2RKnM:e?7P85E3
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 41 first_nios2_system_new_sdram_controller_0 0 22 noOz4F=P>gK1SgIb50iSA2
l282
L199
VO=i8imG?R[bb6@9Ik5jh=1
R7
32
R160
R161
R162
o-O0
R11
!s100 6B;GL;C;kYjgLem>o4kO>2
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_input_efifo_module
R157
R63
R79
R80
R26
R2
R3
R81
R4
R158
R159
l0
L29
VbDS22bE^_Can[n8FZ@YHY2
R7
32
R160
R161
R162
o-O0
R11
!s100 SiUOV0GJnXgzoM_>ZQ?8H2
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 60 first_nios2_system_new_sdram_controller_0_input_efifo_module 0 22 bDS22bE^_Can[n8FZ@YHY2
l58
L48
VLTLBg1ID=m>5<ZBF[Tbb=3
R7
32
R160
R161
R162
o-O0
R11
!s100 >=afnKRH9jic^hfBSeE_N3
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator
R1
R26
R2
R3
R4
Z163 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
Z164 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
l0
L9
V7QLbK;FKOUM5FKjVVg[:Z2
R7
32
Z165 !s108 1382630398.246000
Z166 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd|
Z167 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator.vhd|
o-O0
R11
!s100 hG6HUm;@04E:Qig34hLgj0
!i10b 1
Artl
R26
R2
R3
DEx4 work 55 first_nios2_system_new_sdram_controller_0_s1_translator 0 22 7QLbK;FKOUM5FKjVVg[:Z2
l148
L78
VgXPPaa1QG16R@BJTRk0Sn3
R7
32
R165
R166
R167
o-O0
R11
!s100 edA=5A2UfaYc6B]U;9DaT0
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
R1
R26
R2
R3
R4
Z168 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
Z169 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
l0
L9
VhE>Y<Xn_8D:a69Vhz@TnJ1
R7
32
Z170 !s108 1382630397.674000
Z171 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd|
Z172 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd|
o-O0
R11
!s100 7oaA8WkDEF0Fz0h<3jA?f1
!i10b 1
Artl
R26
R2
R3
DEx4 work 86 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent 0 22 hE>Y<Xn_8D:a69Vhz@TnJ1
l178
L93
Vh=4D;O8Pz6:GeEB@E>]b80
R7
32
R170
R171
R172
o-O0
R11
!s100 7SFOK;lRFZFH4GcGN]jeC1
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Z173 w1382619768
R2
R3
R56
R4
Z174 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Z175 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
l0
L33
V9SAjoh[giUGULTZb9fSl10
R7
32
Z176 !s108 1382630394.197000
Z177 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
Z178 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho|
o-O0
R11
!s100 jhci;@M5Mng6nF<7Z`DSV3
!i10b 1
Artl
R2
R3
R56
DEx4 work 97 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo 0 22 9SAjoh[giUGULTZb9fSl10
l480
L47
V_:ai<ZiMQL4L7h=P7h2;X3
R7
32
R176
R177
R178
o-O0
R11
!s100 hOAGCebMGck1:_z:G;dF=0
!i10b 1
Efirst_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Z179 w1382619765
R2
R3
R4
Z180 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Z181 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
l0
L30
V0M]@VUeFL]kgXOL<ZM_`P2
R7
32
Z182 !s108 1382630394.289000
Z183 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
Z184 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho|
o-O0
R11
!s100 _7zRc9if96@AJZIeiTo5^0
!i10b 1
Artl
R2
R3
DEx4 work 95 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo 0 22 0M]@VUeFL]kgXOL<ZM_`P2
l1387
L48
VhFoLV9WAnU7@>kmBJ:7Ui1
R7
32
R182
R183
R184
o-O0
R11
!s100 JZ@F9:9FBORd8]fF`Hd_E1
!i10b 1
Efirst_nios2_system_onchip_mem
R1
R63
R79
R80
R26
R2
R3
R81
R4
Z185 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
Z186 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd
l0
L29
VYCUAZiWj[^]9?c1QB]c]A3
R7
32
Z187 !s108 1382630397.361000
Z188 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
Z189 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem.vhd|
o-O0
R11
!s100 fI>[jP7T>UiFBMeiC_SU90
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 29 first_nios2_system_onchip_mem 0 22 YCUAZiWj[^]9?c1QB]c]A3
l79
L50
V7O2kIWFOb=o]b<nfMoTLV0
R7
32
R187
R188
R189
o-O0
R11
!s100 ^oU_z44N7YgzaSlPH:^a?3
!i10b 1
Efirst_nios2_system_onchip_mem_s1_translator
R1
R26
R2
R3
R4
Z190 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
Z191 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd
l0
L9
Vme_6Ceg9^CGR1YPObKHiZ1
R7
32
Z192 !s108 1382630397.984000
Z193 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
Z194 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_onchip_mem_s1_translator.vhd|
o-O0
R11
!s100 ^CUXoeCc?N>eP3T52zj;?0
!i10b 1
Artl
R26
R2
R3
DEx4 work 43 first_nios2_system_onchip_mem_s1_translator 0 22 me_6Ceg9^CGR1YPObKHiZ1
l148
L78
V;9ba7M0ZSZ?8UOf:R:S`U1
R7
32
R192
R193
R194
o-O0
R11
!s100 WKWk?dM`j45E1ckiCf9b41
!i10b 1
Efirst_nios2_system_regfile_0_avalon_slave_0_translator
R1
R26
R2
R3
R4
Z195 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd
Z196 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd
l0
L9
VA8mDd;QeXFILJFlaoIhja1
R7
32
Z197 !s108 1382630398.192000
Z198 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd|
Z199 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd|
o-O0
R11
!s100 ZY^6Xh_WWml]9LDkO[DhK2
!i10b 1
Artl
R26
R2
R3
DEx4 work 54 first_nios2_system_regfile_0_avalon_slave_0_translator 0 22 A8mDd;QeXFILJFlaoIhja1
l148
L78
V2U;APEHTaiQ2g]5MhlBID2
R7
32
R197
R198
R199
o-O0
R11
!s100 Bj33@S<eIC^D@zSicdU9d3
!i10b 1
Efirst_nios2_system_rsp_xbar_demux
Z200 w1382619788
R2
R3
R4
Z201 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
Z202 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho
l0
L30
Vi31P8Nlbk3ak[F;MC_ThE3
R7
32
Z203 !s108 1382630391.756000
Z204 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
Z205 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_demux.vho|
o-O0
R11
!s100 m1Eeo[ThjS`3_@_6H[P^K3
!i10b 1
Artl
R2
R3
DEx4 work 33 first_nios2_system_rsp_xbar_demux 0 22 i31P8Nlbk3ak[F;MC_ThE3
l64
L56
VPUmPOHzg>1AkdL<Vg]OVO2
R7
32
R203
R204
R205
o-O0
R11
!s100 Nn`NWiQdjPCn3a[^o^oJ?1
!i10b 1
Efirst_nios2_system_rsp_xbar_mux
Z206 w1382619791
R2
R3
R4
Z207 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
Z208 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho
l0
L30
VReHTEAXdWBW:G9KXO6Q>E3
R7
32
Z209 !s108 1382630391.610000
Z210 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
Z211 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_rsp_xbar_mux.vho|
o-O0
R11
!s100 >cSJfUh<>CX`iW`IK3HU23
!i10b 1
Artl
R2
R3
DEx4 work 31 first_nios2_system_rsp_xbar_mux 0 22 ReHTEAXdWBW:G9KXO6Q>E3
l2251
L86
V0_ojZE1ZPM<MncT5WNMK]3
R7
32
R209
R210
R211
o-O0
R11
!s100 5lbL]DPBkdKM_FMQ=a;CQ0
!i10b 1
Efirst_nios2_system_sys_clk_timer
R62
R63
R79
R80
R26
R2
R3
R81
R4
Z212 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
Z213 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd
l0
L29
VB^5[XZ>B_Dc9dVkLHYa?_2
R7
32
Z214 !s108 1382630396.503000
Z215 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
Z216 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer.vhd|
o-O0
R11
!s100 _fM>`eb1eG?5IJTTK9zmb1
!i10b 1
Aeuropa
R63
R79
R80
R26
R2
R3
R81
DEx4 work 32 first_nios2_system_sys_clk_timer 0 22 B^5[XZ>B_Dc9dVkLHYa?_2
l76
L46
VX`ACF`ob=KO?LO`=H:RfE0
R7
32
R214
R215
R216
o-O0
R11
!s100 :90nX5lZgKbNaY<6:99fh3
!i10b 1
Efirst_nios2_system_sys_clk_timer_s1_translator
R1
R26
R2
R3
R4
Z217 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
Z218 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd
l0
L9
V62Rh4LNK4Xzm0kho;c9V73
R7
32
Z219 !s108 1382630398.085000
Z220 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
Z221 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sys_clk_timer_s1_translator.vhd|
o-O0
R11
!s100 hjc`JoPVcQhWQgdNM_HX`0
!i10b 1
Artl
R26
R2
R3
DEx4 work 46 first_nios2_system_sys_clk_timer_s1_translator 0 22 62Rh4LNK4Xzm0kho;c9V73
l148
L78
V]6oEcGdVcKPR<T][nnTFQ3
R7
32
R219
R220
R221
o-O0
R11
!s100 nMG=@DMb:3E752XI7^7J21
!i10b 1
Efirst_nios2_system_sysid
R25
R2
R3
R4
Z222 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
Z223 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho
l0
L30
Vo_4jjZRfWP2k7g7XaDdNh2
R7
32
Z224 !s108 1382630396.457000
Z225 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
Z226 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid.vho|
o-O0
R11
!s100 ZM4mb_F@0LIISJWS`[Mf42
!i10b 1
Artl
R2
R3
DEx4 work 24 first_nios2_system_sysid 0 22 o_4jjZRfWP2k7g7XaDdNh2
l45
L40
V:NQRDEb@ij7XbBnY7Lbk60
R7
32
R224
R225
R226
o-O0
R11
!s100 NSNOGiEjKTA49MKnZkURH1
!i10b 1
Efirst_nios2_system_sysid_control_slave_translator
R1
R26
R2
R3
R4
Z227 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd
Z228 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd
l0
L9
VZ3nFG1MgZnB>zcJ3K?_`K3
R7
32
Z229 !s108 1382630398.137000
Z230 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd|
Z231 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_sysid_control_slave_translator.vhd|
o-O0
R11
!s100 _T@7Mn7>4J@<laX1SMYIM1
!i10b 1
Artl
R26
R2
R3
DEx4 work 49 first_nios2_system_sysid_control_slave_translator 0 22 Z3nFG1MgZnB>zcJ3K?_`K3
l148
L78
VQCZi[WU[==_?NP]2Ko]Z01
R7
32
R229
R230
R231
o-O0
R11
!s100 4T48aZae]Z0bL<KYmRG7R2
!i10b 1
Efirst_nios2_system_tb
Z232 w1382629113
R26
R2
R3
R4
Z233 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
Z234 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
l0
L9
ViKSD?Y<Z8l1?5Q;482cQ21
R7
32
Z235 !s108 1382630398.298000
Z236 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
Z237 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd|
o-O0
R11
!s100 IU2eZU:3>[IQP<UFIMZL<2
!i10b 1
Artl
R26
R2
R3
DEx4 work 21 first_nios2_system_tb 0 22 iKSD?Y<Z8l1?5Q;482cQ21
l206
L12
VDW@VG`8m6l;^:DkL28g[K0
R7
32
R235
R236
R237
o-O0
R11
!s100 GNZ68<4^@dVY>_L8Lk[U23
!i10b 1
Efirst_nios2_system_width_adapter
R1
R26
R2
R3
R4
Z238 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd
Z239 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd
l0
L9
Vb5TelQXnzlbmn3_jJ]@fO1
R7
32
Z240 !s108 1382630397.726000
Z241 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd|
Z242 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter.vhd|
o-O0
R11
!s100 J0<4^HJFDFSR_eH>`ZLeA3
!i10b 1
Artl
R26
R2
R3
DEx4 work 32 first_nios2_system_width_adapter 0 22 b5TelQXnzlbmn3_jJ]@fO1
l132
L70
VW7@8mmKkO]c7DRh4fBM9I3
R7
32
R240
R241
R242
o-O0
R11
!s100 jChkQHcJnCGWckZO^l8WW1
!i10b 1
Efirst_nios2_system_width_adapter_001
R1
R26
R2
R3
R4
Z243 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_001.vhd
Z244 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_001.vhd
l0
L9
VLAk@a;4@8TfLY[AQBXkc_2
R7
32
Z245 !s108 1382630397.779000
Z246 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_001.vhd|
Z247 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_width_adapter_001.vhd|
o-O0
R11
!s100 m:X=V7Yo^Jdz6zCNj@LWK2
!i10b 1
Artl
R26
R2
R3
DEx4 work 36 first_nios2_system_width_adapter_001 0 22 LAk@a;4@8TfLY[AQBXkc_2
l132
L70
VzIJlf40iahfV93<=eKfO`3
R7
32
R245
R246
R247
o-O0
R11
!s100 oE1]kWLCF5Q`<;C78N[Ng0
!i10b 1
Eregfile
R25
R79
R80
R2
R3
R4
Z248 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd
Z249 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd
l0
L11
V5BLGd1eMeOS^H8l0P`2ie2
R7
32
Z250 !s108 1382630396.406000
Z251 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd|
Z252 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/regfile.vhd|
o-O0
R11
!s100 KbaN5JjhT3JX_H`U@c3nW1
!i10b 1
Aarch
R79
R80
R2
R3
DEx4 work 7 regfile 0 22 5BLGd1eMeOS^H8l0P`2ie2
l69
L50
VRgzdYTWU@IndVV9okQoT^2
R7
32
R250
R251
R252
o-O0
R11
!s100 XF>P8zLKiF^P=kWJi:mHf2
!i10b 1
Psdrampack
R79
R2
R3
Z253 w1382558859
R4
Z254 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd
Z255 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd
l0
L6
VV^AX2d4:cmnCJXSkfU<e=1
R7
30
b1
Z256 !s108 1382630398.351000
Z257 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd|-87|
Z258 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd|
Z259 o-87 -O0
R11
!s100 Z>V@bX79d`]aTXodKz^:Z1
!i10b 1
Bbody
Z260 DPx4 work 9 sdrampack 0 22 V^AX2d4:cmnCJXSkfU<e=1
R79
R2
R3
l0
L14
V:kMzZd6_hPk4QeCZReN]02
!s100 AN[d_;hi90F<>II1cGQcB1
R7
30
R256
R257
R258
R259
R11
nbody
!i10b 1
Esdramsdr
Z261 w1382628838
R260
R79
R3
Z262 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
R2
R4
Z263 8C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd
Z264 FC:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd
l0
L22
VhD4Di<kl`[;kQ66P]=SQW1
!s100 ZjTzciz3_5_E[XBacY=jj1
R7
30
!i10b 1
Z265 !s108 1382630398.400000
Z266 !s90 -reportprogress|300|C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd|-87|
Z267 !s107 C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd|
R259
R11
Afunctional
R260
R79
R3
R262
R2
Z268 DEx4 work 8 sdramsdr 0 22 hD4Di<kl`[;kQ66P]=SQW1
l324
L47
Z269 VXW=^kf2m390=3]R3Em4Ne2
Z270 !s100 EfO9nzP9lhz3oPfJlHGHJ3
R7
30
!i10b 1
R265
R266
R267
R259
R11
