# $Revision: 1.1.6.2 $
Model {
  Name			  "c6711dskfblms"
  Version		  6.0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.290"
    NumTestPointedSignals   0
  }
  PreLoadFcn		  "load handel; audiofrag = int16(y(1:2^16).*2^14); cl"
"ear y;"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Fri Apr 19 15:24:00 2002"
  Creator		  "adowd"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "thartley"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Mar 02 17:03:26 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:290>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "TI C6000"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SaveTime		  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  off
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "none"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  40
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "TI C6000"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "32-bit Generic"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDate"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenCodeOnly"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  SystemTargetFile	  "ti_c6000.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "ti_c6000.tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "ti_c6000_make_rtw_hook"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames off
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"LifeSpan"
		Cell			"NoFixptDivByZeroProtection"
		Cell			"CustomSymbolStr"
		Cell			"c6701evmCpuClockRate"
		Cell			"UserLinkerCommandFile"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant off
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SystemTargetFile	      "ti_c6000.tlc"
	      DialogCategory	      0
	      ActivateCallback	      "c6000_callback('ActivateCallback',hSrc,"
"hDlg);"
	      ForcedBaseTarget	      off
	      Array {
		Type			"Handle"
		Dimension		1
		Simulink.GRTTargetCC {
		  $BackupClass		  "Simulink.TargetCC"
		  $ObjectID		  11
		  Version		  "1.0.3"
		  TargetFcnLib		  "ansi_tfl_tmw.mat"
		  GenFloatMathFcnCalls	  "ANSI_C"
		  UtilityFuncGeneration	  "Auto"
		  GenerateFullHeader	  on
		  GenerateSampleERTMain	  off
		  IsPILTarget		  off
		  ModelReferenceCompliant off
		  IncludeMdlTerminateFcn  on
		  CombineOutputUpdateFcns off
		  SuppressErrorStatus	  off
		  IncludeFileDelimiter	  "Auto"
		  ERTCustomFileBanners	  off
		  SupportAbsoluteTime	  on
		  LogVarNameModifier	  "rt_"
		  MatFileLogging	  off
		  MultiInstanceERTCode	  off
		  SupportNonFinite	  on
		  SupportComplex	  on
		  PurelyIntegerCode	  off
		  SupportContinuousTime	  on
		  SupportNonInlinedSFcns  on
		  ExtMode		  off
		  ExtModeStaticAlloc	  off
		  ExtModeTesting	  off
		  ExtModeStaticAllocSize  1000000
		  ExtModeTransport	  0
		  ExtModeMexFile	  "ext_comm"
		  RTWCAPISignals	  off
		  RTWCAPIParams		  off
		  RTWCAPIStates		  off
		  GenerateASAP2		  off
		}
		PropName		"Components"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_BoardType"
		EnumStrPairs {
		  Value			  0
		  String		  "C6416DSK"
		  Value			  1
		  String		  "C6701EVM"
		  Value			  2
		  String		  "C6711DSK"
		  Value			  3
		  String		  "C6713DSK"
		  Value			  4
		  String		  "Custom_C6416"
		  Value			  5
		  String		  "Custom_C6701"
		  Value			  6
		  String		  "Custom_C6711"
		  Value			  7
		  String		  "Custom_C6713"
		}
		Name			"BoardType"
		Value			"C6711DSK"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"useHSRTDX"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"exportCCSObj"
		Value			on
	      }
	      CustomProperty {
		DataType		"string"
		Name			"ccsObjName"
		Value			"CCS_Obj"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"useDSPBIOS"
		Value			on
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"ProfileGenCode"
		Value			on
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"InlineDSPBlks"
		Value			on
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"FPopt"
		Value			off
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_optLevel"
		EnumStrPairs {
		  Value			  0
		  String		  "None"
		  Value			  1
		  String		  "Register(-o0)"
		  Value			  2
		  String		  "Local(-o1)"
		  Value			  3
		  String		  "Function(-o2)"
		  Value			  4
		  String		  "File(-o3)"
		}
		Name			"optLevel"
		Value			"Function(-o2)"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_CompilerVerbosity"
		EnumStrPairs {
		  Value			  0
		  String		  "Verbose"
		  Value			  1
		  String		  "Quiet"
		  Value			  2
		  String		  "Super_quiet"
		}
		Name			"CompilerVerbosity"
		Value			"Quiet"
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"SymbolicDebugOnC6x"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"RetainAsmFiles"
		Value			off
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"RetainObjFiles"
		Value			on
	      }
	      CustomProperty {
		DataType		"slbool"
		Name			"CreateMapFile"
		Value			on
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_LinkerCommandFile"
		EnumStrPairs {
		  Value			  0
		  String		  "User_defined"
		  Value			  1
		  String		  "Full_memory_map"
		  Value			  2
		  String		  "Internal_memory_map"
		}
		Name			"LinkerCommandFile"
		Value			"Full_memory_map"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"UserLinkerCommandFile"
		Value			"my_file.cmd"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_c6000BuildAction"
		EnumStrPairs {
		  Value			  0
		  String		  "Generate_code_only"
		  Value			  1
		  String		  "Create_CCS_Project"
		  Value			  2
		  String		  "Build"
		  Value			  3
		  String		  "Build_and_execute"
		}
		Name			"c6000BuildAction"
		Value			"Build_and_execute"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_c6701evmCpuClockRate"
		EnumStrPairs {
		  Value			  0
		  String		  "25MHz"
		  Value			  1
		  String		  "33.25MHz"
		  Value			  2
		  String		  "100MHz"
		  Value			  3
		  String		  "133MHz"
		}
		Name			"c6701evmCpuClockRate"
		Value			"100MHz"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_OverrunAction"
		EnumStrPairs {
		  Value			  0
		  String		  "None"
		  Value			  1
		  String		  "Notify_and_continue"
		  Value			  2
		  String		  "Notify_and_halt"
		}
		Name			"OverrunAction"
		Value			"Notify_and_halt"
	      }
	      CustomProperty {
		DataType		"RTWOptions_EnumType_s__Adsphw_matlab_"
"toolbox_rtw_targets_tic6000_tic6000_ti_c6000_OverrunNotificationMethod"
		EnumStrPairs {
		  Value			  0
		  String		  "Print_message"
		  Value			  1
		  String		  "Turn_on_LEDs"
		  Value			  2
		  String		  "Print_message_and_turn_on_LEDs"
		}
		Name			"OverrunNotificationMethod"
		Value			"Turn_on_LEDs"
	      }
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  12
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Real-Time Workshop/TI C6000 linker"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      DataTypeConversion
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      OutputValues	      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Selector
      InputType		      "Vector"
      IndexMode		      "One-based"
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
      InputPortWidth	      "-1"
      IndexIsStartValue	      off
      OutputPortSize	      "1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "c6711dskfblms"
    Location		    [33, 91, 864, 505]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "C6711 DSK"
      Ports		      []
      Position		      [85, 20, 154, 62]
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "c6000tgtpreflib/C6000 Target\nPreferences"
      SourceType	      "C6000 Target Preferences"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "Complex to\nReal-Imag"
      Ports		      [1, 1]
      Position		      [535, 195, 565, 225]
      Output		      "Real"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "DAC"
      Ports		      [1]
      Position		      [715, 186, 795, 234]
      SourceBlock	      "c6711dsklib/DAC"
      SourceType	      "C6711DSK DAC"
      Scaling		      "Integer Value"
      DacAtten		      "0.0"
      OverflowMode	      "Saturate"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FBLMS_Fixed"
      Ports		      [3, 2]
      Position		      [240, 188, 360, 262]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      System {
	Name			"FBLMS_Fixed"
	Location		[7, 79, 998, 587]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "U(k)\nQ0.15"
	  Position		  [30, 15, 60, 25]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "E(k)\nQ0.15"
	  Position		  [25, 255, 55, 265]
	  Orientation		  "down"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "U(k)\nQ0.1"
	  Position		  [850, 411, 880, 429]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "2-Norm"
	  Ports			  [1, 1]
	  Position		  [605, 372, 665, 418]
	  AncestorBlock		  "FixedBlocks/2-Norm"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "2-Norm"
	    Location		    [124, 395, 1217, 781]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "u"
	      Position		      [15, 43, 45, 57]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Imag1"
	      Ports		      [1, 2]
	      Position		      [255, 105, 305, 160]
	      Output		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Conversion1"
	      Position		      [630, 100, 670, 140]
	      OutDataTypeMode	      "Specify via dialog"
	      OutDataType	      "ufix(16)"
	      OutScaling	      "2^-13"
	      RndMeth		      "Floor"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Mu1"
	      Position		      [100, 113, 140, 157]
	      Gain		      "1/2"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      OutDataType	      "sfix(32)"
	      OutScaling	      "2^-31"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product3"
	      Ports		      [2, 1]
	      Position		      [870, 40, 905, 75]
	      ShowName		      off
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(32)"
	      OutScaling	      "2^30"
	      RndMeth		      "Floor"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Lookup
	      Name		      "Sqrt(x)^-1"
	      Position		      [740, 100, 780, 140]
	      DialogController	      "Simulink.DDGSource"
	      InputValues	      "[0.004 0.01 linspace(0.02,8,62)]"
	      OutputValues	      "1./sqrt([0.004 0.01 linspace(0.02,8,62)"
"])"
	      LookUpMeth	      "Use Input Nearest"
	      OutDataTypeMode	      "Specify via dialog"
	      OutDataType	      "ufix(16)"
	      OutScaling	      "2^-12"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum2"
	      Ports		      [2, 1]
	      Position		      [545, 110, 565, 130]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      InputSameDT	      off
	      OutDataType	      "ufix(16)"
	      OutScaling	      "2^14"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Sum of Squares2"
	      Ports		      [1, 1]
	      Position		      [405, 94, 485, 146]
	      SourceBlock	      "tic62dsplib/Vector Sum of Squares"
	      SourceType	      "Vector Sum of Squares"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Sum of Squares3"
	      Ports		      [1, 1]
	      Position		      [390, 220, 470, 270]
	      SourceBlock	      "tic62dsplib/Vector Sum of Squares"
	      SourceType	      "Vector Sum of Squares"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "2-norm(u)"
	      Position		      [1025, 53, 1055, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Product3"
	      SrcPort		      1
	      DstBlock		      "2-norm(u)"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sqrt(x)^-1"
	      SrcPort		      1
	      Points		      [60, 0; 0, -55]
	      DstBlock		      "Product3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag1"
	      SrcPort		      2
	      Points		      [35, 0; 0, 100]
	      DstBlock		      "Vector Sum of Squares3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vector Sum of Squares2"
	      SrcPort		      1
	      DstBlock		      "Sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vector Sum of Squares3"
	      SrcPort		      1
	      Points		      [80, 0]
	      DstBlock		      "Sum2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum2"
	      SrcPort		      1
	      DstBlock		      "Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag1"
	      SrcPort		      1
	      DstBlock		      "Vector Sum of Squares2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Conversion1"
	      SrcPort		      1
	      DstBlock		      "Sqrt(x)^-1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mu1"
	      SrcPort		      1
	      DstBlock		      "Complex to\nReal-Imag1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"Mu1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Product3"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "Note, for long arrays, we need to\nperf"
"omr this step in multiple stages \nwith scaling between stages!  \nOtherwise,"
" we'll have problems with \noverflow "
	      Position		      [429, 331]
	    }
	    Annotation {
	      Name		      "Readjust for prescaling"
	      Position		      [546, 260]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "32->2"
	  Ports			  [1, 1]
	  Position		  [525, 172, 575, 218]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "32->2"
	    Location		    [658, 604, 1243, 762]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Conversion"
	      Position		      [145, 60, 185, 100]
	      OutDataTypeMode	      "Specify via dialog"
	      OutScaling	      "2^-10"
	      RndMeth		      "Floor"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Conversion1"
	      Position		      [320, 60, 360, 100]
	      OutDataTypeMode	      "Specify via dialog"
	      OutDataType	      "sfrac(16)"
	      OutScaling	      "2^-7"
	      ConvertRealWorld	      "Stored Integer (SI)"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [530, 113, 560, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Conversion1"
	      SrcPort		      1
	      Points		      [150, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [40, 0; 0, 45]
	      DstBlock		      "Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Conversion"
	      SrcPort		      1
	      DstBlock		      "Conversion1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer1"
	  Ports			  [1, 1]
	  Position		  [22, 70, 68, 115]
	  Orientation		  "down"
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "128"
	  V			  "64"
	  ic			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "FFT"
	  Ports			  [1, 1]
	  Position		  [60, 381, 140, 429]
	  SourceBlock		  "tic62dsplib/FFT"
	  SourceType		  "FFT"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "FFT (32)"
	  Ports			  [1, 1]
	  Position		  [210, 163, 265, 207]
	  AncestorBlock		  "FixedBlocks/FFT (32)"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDescription	  "This block performs an IFFT with output ret"
"urned in normal (NOT bit-reversed order). \nThe implemented uses the FFT bloc"
"k.  This includes some scaling to avoid overflow \nAND some scaling to compen"
"sate for scaling factors in FFT16X16R block"
	  MaskPromptString	  "Length (8 to 16384)|Prescaling (8:32->1/4, "
"64:512->1/8)|Postscaling"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,off,on"
	  MaskCallbackString	  "x = get_param(gcb,'MaskValues');\ntscale = "
"[2 2 4 4 8 8 16 16 32 32];\nindx = round(log(eval(x{1}))/log(2)-2);\nscale = "
"tscale(indx);\nx{3} = num2str(scale/eval(x{2}));\nset_param(gcb,'MaskValues',"
"x);|x = get_param(gcb,'MaskValues');\ntscale = [2 2 4 4 8 8 16 16 32 32];\nin"
"dx = round(log(eval(x{1}))/log(2)-2);\nscale = tscale(indx);\nx{3} = num2str("
"scale/eval(x{2}));\nset_param(gcb,'MaskValues',x);|"
	  MaskEnableString	  "on,on,off"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "nlen=@1;prescale=@2;postscale=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "128|1/4|32"
	  MaskTabNameString	  ",,"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "FFT (32)"
	    Location		    [347, 249, 1004, 533]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [35, 38, 65, 52]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT"
	      Ports		      [1, 1]
	      Position		      [310, 121, 370, 169]
	      SourceBlock	      "tic62dsplib/FFT"
	      SourceType	      "FFT"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      Position		      [480, 124, 530, 166]
	      Gain		      "2^-5"
	      ParameterDataTypeMode   "Specify via dialog"
	      OutDataTypeMode	      "Inherit via internal rule"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      Position		      [130, 120, 190, 170]
	      Gain		      "prescale"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [590, 243, 620, 257]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "FFT"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 100]
	      DstBlock		      "Gain3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      DstBlock		      "FFT"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [25, 0; 0, 105]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Filter Taps2"
	  Ports			  [1, 1]
	  Position		  [1055, 391, 1090, 429]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Freq-Domain\nConstraint"
	  Ports			  [1, 1]
	  Position		  [475, 374, 530, 416]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Freq-Domain\nConstraint"
	    Location		    [181, 391, 976, 546]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 53, 45, 67]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "32->16"
	      Ports		      [1, 1]
	      Position		      [115, 32, 175, 88]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"32->16"
		Location		[555, 543, 993, 763]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 38, 50, 52]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Conversion"
		  Position		  [130, 25, 170, 65]
		  OutDataTypeMode	  "Specify via dialog"
		  OutScaling		  "2^-9"
		  RndMeth		  "Nearest"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Conversion1"
		  Position		  [255, 25, 295, 65]
		  OutDataTypeMode	  "Specify via dialog"
		  OutDataType		  "sfrac(16)"
		  OutScaling		  "2^-7"
		  ConvertRealWorld	  "Stored Integer (SI)"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [385, 38, 415, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Conversion"
		  SrcPort		  1
		  DstBlock		  "Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Conversion1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Conversion"
	      Position		      [605, 29, 665, 91]
	      OutDataTypeMode	      "Specify via dialog"
	      OutScaling	      "2^-14"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "FFT (32)1"
	      Ports		      [1, 1]
	      Position		      [485, 30, 530, 90]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      MaskDescription	      "This block performs an IFFT with output"
" returned in normal (NOT bit-reversed order). \nThe implemented uses the FFT "
"block.  This includes some scaling to avoid overflow \nAND some scaling to co"
"mpensate for scaling factors in FFT16X16R block"
	      MaskPromptString	      "Length (8 to 16384)|Prescaling (8:32->1"
"/4, 64:512->1/8)|Postscaling"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,off,on"
	      MaskCallbackString      "x = get_param(gcb,'MaskValues');\ntscal"
"e = [2 2 4 4 8 8 16 16 32 32];\nindx = round(log(eval(x{1}))/log(2)-2);\nscal"
"e = tscale(indx);\nx{3} = num2str(scale/eval(x{2}));\nset_param(gcb,'MaskValu"
"es',x);|x = get_param(gcb,'MaskValues');\ntscale = [2 2 4 4 8 8 16 16 32 32];"
"\nindx = round(log(eval(x{1}))/log(2)-2);\nscale = tscale(indx);\nx{3} = num2"
"str(scale/eval(x{2}));\nset_param(gcb,'MaskValues',x);|"
	      MaskEnableString	      "on,on,off"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "nlen=@1;prescale=@2;postscale=@3;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "128|1/4|32"
	      MaskTabNameString	      ",,"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"FFT (32)1"
		Location		[456, 571, 1187, 887]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [30, 138, 60, 152]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "FFT"
		  Ports			  [1, 1]
		  Position		  [225, 123, 275, 167]
		  SourceBlock		  "tic62dsplib/FFT"
		  SourceType		  "FFT"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  Position		  [335, 124, 415, 166]
		  ParameterDataTypeMode	  "Specify via dialog"
		  OutDataTypeMode	  "Inherit via internal rule"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  Position		  [85, 124, 165, 166]
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [475, 138, 505, 152]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "FFT"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Gain3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  DstBlock		  "FFT"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "IFFT (32)1"
	      Ports		      [1, 1]
	      Position		      [250, 30, 295, 90]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Length (8 to 16384)|Prescaling|Postscal"
"ing"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,off,on"
	      MaskCallbackString      "x = get_param(gcb,'MaskValues');\nscale"
" = 2.^(floor(log(eval(x{1}))/log(4))+1);\nx{3} = num2str(1/(scale*eval(x{2}))"
");\nset_param(gcb,'MaskValues',x);|x = get_param(gcb,'MaskValues');\nscale = "
"2.^(floor(log(eval(x{1}))/log(4))+1);\nx{3} = num2str(1/(scale*eval(x{2})));"
"\nset_param(gcb,'MaskValues',x);|"
	      MaskEnableString	      "on,on,off"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "nlen=@1;prescale=@2;postscale=@3;"
	      MaskInitialization      "scale = 2.^(floor(log(nlen)/log(4))+1);"
"\npostscale = 1/(scale*prescale);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "128|1/2|0.125"
	      MaskTabNameString	      ",,"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"IFFT (32)1"
		Location		[115, 141, 964, 304]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 68, 45, 82]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Complex Conjugate"
		  Ports			  [1, 1]
		  Position		  [545, 53, 590, 97]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  PropExecContextAcrossSSBoundary on
		  RTWSystemCode		  "Auto"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  System {
		    Name		    "Complex Conjugate"
		    Location		    [212, 193, 600, 330]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "X"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "Complex to\nReal-Imag"
		    Ports		    [1, 2]
		    Position		    [90, 33, 120, 62]
		    Output		    "Real and imag"
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    }
		    Block {
		    BlockType		    RealImagToComplex
		    Name		    "Real-Imag to\nComplex"
		    Ports		    [2, 1]
		    Position		    [260, 33, 290, 62]
		    Input		    "Real and imag"
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Unary Minus"
		    Ports		    [1, 1]
		    Position		    [165, 70, 205, 110]
		    SourceBlock		    "simulink/Math\nOperations/Unary M"
"inus"
		    SourceType		    "Unary Minus"
		    DoSatur		    off
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "X*"
		    Position		    [315, 43, 345, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    }
		    Line {
		    SrcBlock		    "Complex to\nReal-Imag"
		    SrcPort		    2
		    Points		    [10, 0; 0, 35]
		    DstBlock		    "Unary Minus"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Unary Minus"
		    SrcPort		    1
		    Points		    [15, 0; 0, -35]
		    DstBlock		    "Real-Imag to\nComplex"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Complex to\nReal-Imag"
		    SrcPort		    1
		    Points		    [0, -10; 105, 0; 0, 10]
		    DstBlock		    "Real-Imag to\nComplex"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "X"
		    SrcPort		    1
		    DstBlock		    "Complex to\nReal-Imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Real-Imag to\nComplex"
		    SrcPort		    1
		    DstBlock		    "X*"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Complex Conjugate1"
		  Ports			  [1, 1]
		  Position		  [250, 52, 295, 98]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  PropExecContextAcrossSSBoundary on
		  RTWSystemCode		  "Auto"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  System {
		    Name		    "Complex Conjugate1"
		    Location		    [217, 365, 616, 498]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "X"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "Complex to\nReal-Imag"
		    Ports		    [1, 2]
		    Position		    [90, 33, 120, 62]
		    Output		    "Real and imag"
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    }
		    Block {
		    BlockType		    RealImagToComplex
		    Name		    "Real-Imag to\nComplex"
		    Ports		    [2, 1]
		    Position		    [260, 33, 290, 62]
		    Input		    "Real and imag"
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Unary Minus"
		    Ports		    [1, 1]
		    Position		    [165, 65, 205, 105]
		    SourceBlock		    "simulink/Math\nOperations/Unary M"
"inus"
		    SourceType		    "Unary Minus"
		    DoSatur		    off
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "X*"
		    Position		    [315, 43, 345, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		    }
		    }
		    Line {
		    SrcBlock		    "Complex to\nReal-Imag"
		    SrcPort		    2
		    Points		    [10, 0; 0, 30]
		    DstBlock		    "Unary Minus"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Unary Minus"
		    SrcPort		    1
		    Points		    [15, 0; 0, -30]
		    DstBlock		    "Real-Imag to\nComplex"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Complex to\nReal-Imag"
		    SrcPort		    1
		    Points		    [0, -10; 105, 0; 0, 10]
		    DstBlock		    "Real-Imag to\nComplex"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "X"
		    SrcPort		    1
		    DstBlock		    "Complex to\nReal-Imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Real-Imag to\nComplex"
		    SrcPort		    1
		    DstBlock		    "X*"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "FFT"
		  Ports			  [1, 1]
		  Position		  [370, 50, 460, 100]
		  SourceBlock		  "tic62dsplib/FFT"
		  SourceType		  "FFT"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  Position		  [680, 53, 720, 97]
		  Gain			  "4"
		  ParameterDataTypeMode	  "Inherit via internal rule"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  Position		  [125, 54, 165, 96]
		  Gain			  "1/2"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [800, 68, 830, 82]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  DstBlock		  "Complex Conjugate1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Complex Conjugate"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Gain3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FFT"
		  SrcPort		  1
		  DstBlock		  "Complex Conjugate"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Complex Conjugate1"
		  SrcPort		  1
		  DstBlock		  "FFT"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Overwrite End1"
	      Ports		      [1, 1]
	      Position		      [355, 31, 420, 89]
	      AttributesFormatString  "\\n"
	      SourceBlock	      "dspmtrx3/Overwrite Values"
	      SourceType	      "Overwrite Values"
	      OverWriteDiag	      "Submatrix"
	      valFrom2ndIP	      "Specify via dialog"
	      ConstValue	      "0"
	      RowSpan		      "Range of rows"
	      RowStartMode	      "Middle"
	      RowStartIndex	      "1"
	      RowEndMode	      "Last"
	      RowEndIndex	      "-1"
	      ColSpan		      "All columns"
	      ColStartMode	      "First"
	      ColStartIndex	      "1"
	      ColEndMode	      "Last"
	      ColEndIndex	      "1"
	      DiagSpan		      "Range of elements"
	      DiagStartMode	      "Index"
	      DiagStartIndex	      "2"
	      DiagEndMode	      "Index"
	      DiagEndIndex	      "4"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [745, 53, 775, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "IFFT (32)1"
	      SrcPort		      1
	      DstBlock		      "Overwrite End1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Overwrite End1"
	      SrcPort		      1
	      DstBlock		      "FFT (32)1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT (32)1"
	      SrcPort		      1
	      DstBlock		      "Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "32->16"
	      SrcPort		      1
	      DstBlock		      "IFFT (32)1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "32->16"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Conversion"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "IFFT (32)2"
	  Ports			  [1, 1]
	  Position		  [670, 173, 720, 217]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Length (8 to 16384)|Prescaling|Postscaling"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,off,on"
	  MaskCallbackString	  "x = get_param(gcb,'MaskValues');\nscale = 2"
".^(floor(log(eval(x{1}))/log(4))+1);\nx{3} = num2str(1/(scale*eval(x{2})));\n"
"set_param(gcb,'MaskValues',x);|x = get_param(gcb,'MaskValues');\nscale = 2.^("
"floor(log(eval(x{1}))/log(4))+1);\nx{3} = num2str(1/(scale*eval(x{2})));\nset"
"_param(gcb,'MaskValues',x);|"
	  MaskEnableString	  "on,on,off"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "nlen=@1;prescale=@2;postscale=@3;"
	  MaskInitialization	  "scale = 2.^(floor(log(nlen)/log(4))+1);\npo"
"stscale = 1/(scale*prescale);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "128|1/2|0.125"
	  MaskTabNameString	  ",,"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "IFFT (32)2"
	    Location		    [152, 203, 883, 493]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 28, 45, 42]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Complex Conjugate"
	      Ports		      [1, 1]
	      Position		      [490, 123, 530, 167]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Complex Conjugate"
		Location		[212, 193, 582, 298]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "X"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "Complex to\nReal-Imag"
		  Ports			  [1, 2]
		  Position		  [90, 33, 120, 62]
		  Output		  "Real and imag"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  RealImagToComplex
		  Name			  "Real-Imag to\nComplex"
		  Ports			  [2, 1]
		  Position		  [260, 33, 290, 62]
		  Input			  "Real and imag"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Unary Minus"
		  Ports			  [1, 1]
		  Position		  [165, 40, 205, 80]
		  SourceBlock		  "simulink/Math\nOperations/Unary Min"
"us"
		  SourceType		  "Unary Minus"
		  DoSatur		  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "X*"
		  Position		  [315, 43, 345, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Complex to\nReal-Imag"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "Unary Minus"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Unary Minus"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Complex to\nReal-Imag"
		  SrcPort		  1
		  Points		  [0, -10; 105, 0; 0, 10]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "X"
		  SrcPort		  1
		  DstBlock		  "Complex to\nReal-Imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Real-Imag to\nComplex"
		  SrcPort		  1
		  DstBlock		  "X*"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Complex Conjugate1"
	      Ports		      [1, 1]
	      Position		      [185, 123, 225, 167]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Complex Conjugate1"
		Location		[212, 193, 582, 298]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "X"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "Complex to\nReal-Imag"
		  Ports			  [1, 2]
		  Position		  [90, 33, 120, 62]
		  Output		  "Real and imag"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  RealImagToComplex
		  Name			  "Real-Imag to\nComplex"
		  Ports			  [2, 1]
		  Position		  [260, 33, 290, 62]
		  Input			  "Real and imag"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		  Port {
		    PortType		    0
		    PortNumber		    2
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Unary Minus"
		  Ports			  [1, 1]
		  Position		  [165, 40, 205, 80]
		  SourceBlock		  "simulink/Math\nOperations/Unary Min"
"us"
		  SourceType		  "Unary Minus"
		  DoSatur		  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "X*"
		  Position		  [315, 43, 345, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Complex to\nReal-Imag"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "Unary Minus"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Unary Minus"
		  SrcPort		  1
		  Points		  [15, 0; 0, -5]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Complex to\nReal-Imag"
		  SrcPort		  1
		  Points		  [0, -10; 105, 0; 0, 10]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "X"
		  SrcPort		  1
		  DstBlock		  "Complex to\nReal-Imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Real-Imag to\nComplex"
		  SrcPort		  1
		  DstBlock		  "X*"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Conversion"
	      Position		      [405, 125, 445, 165]
	      OutDataTypeMode	      "Specify via dialog"
	      OutScaling	      "2^-15"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FFT"
	      Ports		      [1, 1]
	      Position		      [290, 122, 355, 168]
	      SourceBlock	      "tic62dsplib/FFT"
	      SourceType	      "FFT"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      Position		      [610, 123, 645, 167]
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain3"
	      Position		      [65, 124, 105, 166]
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [685, 228, 715, 242]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain3"
	      SrcPort		      1
	      DstBlock		      "Complex Conjugate1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Complex Conjugate"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Gain3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FFT"
	      SrcPort		      1
	      DstBlock		      "Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Complex Conjugate1"
	      SrcPort		      1
	      DstBlock		      "FFT"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Conversion"
	      SrcPort		      1
	      DstBlock		      "Complex Conjugate"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Last Half2"
	  Ports			  [1, 1]
	  Position		  [825, 173, 880, 217]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "Offset from middle"
	  RowStartIndex		  "0"
	  RowEndMode		  "Last"
	  RowEndIndex		  "L"
	  ColSpan		  "All columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Mu1"
	  Position		  [730, 372, 780, 418]
	  Gain			  "0.04"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeMode	  "Specify via dialog"
	  OutDataType		  "sfix(32)"
	  OutScaling		  "2^-31"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Mu2"
	  Position		  [970, 247, 1020, 293]
	  Orientation		  "left"
	  Gain			  "0.999"
	  OutDataTypeMode	  "Inherit via back propagation"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Mu4"
	  Position		  [985, 171, 1025, 219]
	  Gain			  "2"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Real to Complex \n(Fixed-Point Version)"
	  Ports			  [1, 1]
	  Position		  [70, 163, 125, 207]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Real to Complex \n(Fixed-Point Version)"
	    Location		    [89, 367, 671, 543]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Re"
	      Position		      [90, 135, 120, 150]
	      Orientation	      "up"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Overwrite End2"
	      Ports		      [1, 1]
	      Position		      [170, 64, 230, 116]
	      AttributesFormatString  "\\n"
	      SourceBlock	      "dspmtrx3/Overwrite Values"
	      SourceType	      "Overwrite Values"
	      OverWriteDiag	      "Submatrix"
	      valFrom2ndIP	      "Specify via dialog"
	      ConstValue	      "0"
	      RowSpan		      "Range of rows"
	      RowStartMode	      "First"
	      RowStartIndex	      "1"
	      RowEndMode	      "Last"
	      RowEndIndex	      "-1"
	      ColSpan		      "All columns"
	      ColStartMode	      "First"
	      ColStartIndex	      "1"
	      ColEndMode	      "Last"
	      ColEndIndex	      "1"
	      DiagSpan		      "Range of elements"
	      DiagStartMode	      "Index"
	      DiagStartIndex	      "2"
	      DiagEndMode	      "Index"
	      DiagEndIndex	      "4"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RealImagToComplex
	      Name		      "Real-Imag to\nComplex1"
	      Ports		      [2, 1]
	      Position		      [335, 38, 385, 107]
	      Input		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Comp"
	      Position		      [515, 68, 545, 82]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Real-Imag to\nComplex1"
	      SrcPort		      1
	      DstBlock		      "Comp"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Overwrite End2"
	      SrcPort		      1
	      DstBlock		      "Real-Imag to\nComplex1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Re"
	      SrcPort		      1
	      Points		      [0, -40]
	      Branch {
		Points			[0, -35]
		DstBlock		"Real-Imag to\nComplex1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Overwrite End2"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Reset\nCoefficients"
	  Ports			  [2, 1]
	  Position		  [930, 383, 1000, 432]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Reset\nCoefficients"
	    Location		    [454, 346, 983, 576]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [20, 93, 50, 107]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [25, 173, 55, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      Ports		      [1, 1]
	      Position		      [210, 160, 250, 200]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      InputPortWidth	      "3"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Set Taps to Zeros"
	      Ports		      [1, 1]
	      Position		      [210, 40, 265, 80]
	      NamePlacement	      "alternate"
	      AttributesFormatString  "\\n"
	      SourceBlock	      "dspmtrx3/Overwrite Values"
	      SourceType	      "Overwrite Values"
	      OverWriteDiag	      "Submatrix"
	      valFrom2ndIP	      "Specify via dialog"
	      ConstValue	      "0"
	      RowSpan		      "All rows"
	      RowStartMode	      "Middle"
	      RowStartIndex	      "1"
	      RowEndMode	      "Last"
	      RowEndIndex	      "-1"
	      ColSpan		      "All columns"
	      ColStartMode	      "First"
	      ColStartIndex	      "1"
	      ColEndMode	      "Last"
	      ColEndIndex	      "1"
	      DiagSpan		      "Range of elements"
	      DiagStartMode	      "Index"
	      DiagStartIndex	      "2"
	      DiagEndMode	      "Index"
	      DiagEndIndex	      "4"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      Position		      [350, 95, 385, 135]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Threshold		      "1"
	      SaturateOnIntegerOverflow	off
	      ZeroCross		      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [470, 108, 500, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      Points		      [60, 0; 0, -65]
	      DstBlock		      "Switch1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [30, 0; 60, 0]
	      Branch {
		Points			[0, -40]
		DstBlock		"Set Taps to Zeros"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Switch1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Set Taps to Zeros"
	      SrcPort		      1
	      Points		      [40, 0; 0, 40]
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Selector1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Scaling"
	  Ports			  [1, 1]
	  Position		  [210, 383, 265, 427]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Scaling"
	    Location		    [117, 576, 555, 678]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 43, 55, 57]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Conversion1"
	      Position		      [135, 30, 180, 70]
	      OutDataTypeMode	      "Specify via dialog"
	      OutDataType	      "sfix(32)"
	      OutScaling	      "2^-24"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Mu5"
	      Position		      [265, 27, 295, 73]
	      Gain		      "8"
	      OutDataType	      "sfix(32)"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [380, 43, 410, 57]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Conversion1"
	      SrcPort		      1
	      DstBlock		      "Mu5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mu5"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "X*Y"
	  Ports			  [2, 1]
	  Position		  [370, 173, 425, 217]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "X*Y"
	    Location		    [160, 121, 957, 548]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "X"
	      Position		      [20, 93, 50, 107]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Y"
	      Position		      [20, 188, 50, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Imag1"
	      Ports		      [1, 2]
	      Position		      [140, 83, 170, 112]
	      Output		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Imag2"
	      Ports		      [1, 2]
	      Position		      [135, 176, 170, 209]
	      Output		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RealImagToComplex
	      Name		      "Real-Imag to\nComplex"
	      Ports		      [2, 1]
	      Position		      [625, 218, 655, 247]
	      Input		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply"
	      Ports		      [2, 1]
	      Position		      [345, 161, 440, 214]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply1"
	      Ports		      [2, 1]
	      Position		      [345, 76, 440, 129]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply2"
	      Ports		      [2, 1]
	      Position		      [345, 331, 440, 384]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply3"
	      Ports		      [2, 1]
	      Position		      [345, 246, 440, 299]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum2"
	      Ports		      [2, 1]
	      Position		      [510, 180, 530, 200]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-|"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfrac(16)"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum3"
	      Ports		      [2, 1]
	      Position		      [510, 265, 530, 285]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfrac(16)"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [745, 228, 775, 242]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Real-Imag to\nComplex"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Y"
	      SrcPort		      1
	      DstBlock		      "Complex to\nReal-Imag2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      DstBlock		      "Complex to\nReal-Imag1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vector Multiply1"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vector Multiply"
	      SrcPort		      1
	      DstBlock		      "sum2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sum3"
	      SrcPort		      1
	      Points		      [60, 0; 0, -35]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Vector Multiply2"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "sum3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Vector Multiply3"
	      SrcPort		      1
	      DstBlock		      "sum3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sum2"
	      SrcPort		      1
	      Points		      [60, 0; 0, 35]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag1"
	      SrcPort		      1
	      Points		      [0, 0; 110, 0]
	      Branch {
		Points			[0, 170]
		DstBlock		"Vector Multiply3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Vector Multiply1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag2"
	      SrcPort		      1
	      Points		      [0, 0; 80, 0]
	      Branch {
		Points			[0, 185]
		DstBlock		"Vector Multiply2"
		DstPort			2
	      }
	      Branch {
		Points			[45, 0; 0, -70]
		DstBlock		"Vector Multiply1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag1"
	      SrcPort		      2
	      Points		      [95, 0; 0, 70]
	      Branch {
		Points			[0, 170]
		DstBlock		"Vector Multiply2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Vector Multiply"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag2"
	      SrcPort		      2
	      Points		      [0, 0; 125, 0]
	      Branch {
		DstBlock		"Vector Multiply"
		DstPort			2
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Vector Multiply3"
		DstPort			2
	      }
	    }
	    Annotation {
	      Name		      "Constraint"
	      Position		      [392, 38]
	      FontName		      "Arial"
	      FontSize		      14
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero Pad"
	  Ports			  [1, 1]
	  Position		  [16, 310, 64, 355]
	  Orientation		  "down"
	  AttributesFormatString  "\\n"
	  SourceBlock		  "dspsigops/Zero Pad"
	  SourceType		  "Zero Pad"
	  padSigAt		  "Beginning"
	  zpadAlong		  "Columns"
	  padNumOutRowsSpecMethod "User-specified"
	  numOutRows		  "128"
	  padNumOutColsSpecMethod "Next power of two"
	  numOutCols		  "1"
	  trunc_flag		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conj(X)*Y"
	  Ports			  [2, 1]
	  Position		  [340, 373, 395, 417]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "conj(X)*Y"
	    Location		    [86, 163, 893, 557]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "X"
	      Position		      [25, 48, 55, 62]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Y"
	      Position		      [25, 158, 55, 172]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Imag1"
	      Ports		      [1, 2]
	      Position		      [145, 38, 175, 67]
	      Output		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Imag2"
	      Ports		      [1, 2]
	      Position		      [145, 148, 175, 177]
	      Output		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      RealImagToComplex
	      Name		      "Real-Imag to\nComplex"
	      Ports		      [2, 1]
	      Position		      [655, 183, 685, 212]
	      Input		      "Real and imag"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply"
	      Ports		      [2, 1]
	      Position		      [410, 131, 505, 184]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply1"
	      Ports		      [2, 1]
	      Position		      [410, 31, 505, 84]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply2"
	      Ports		      [2, 1]
	      Position		      [410, 311, 505, 364]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Multiply3"
	      Ports		      [2, 1]
	      Position		      [410, 221, 505, 274]
	      SourceBlock	      "tic62dsplib/Vector Multiply"
	      SourceType	      "Vector Multiply"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Vector Negate"
	      Ports		      [1, 1]
	      Position		      [225, 64, 300, 106]
	      SourceBlock	      "tic62dsplib/Vector Negate"
	      SourceType	      "Vector Negate"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum2"
	      Ports		      [2, 1]
	      Position		      [575, 150, 595, 170]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-|"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfrac(16)"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum3"
	      Ports		      [2, 1]
	      Position		      [575, 240, 595, 260]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfrac(16)"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [755, 193, 785, 207]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag1"
	      SrcPort		      2
	      Points		      [30, 0]
	      DstBlock		      "Vector Negate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vector Negate"
	      SrcPort		      1
	      Points		      [5, 0; 35, 0]
	      Branch {
		Points			[45, 0; 0, 60]
		DstBlock		"Vector Multiply"
		DstPort			1
	      }
	      Branch {
		Points			[0, 240]
		DstBlock		"Vector Multiply2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag2"
	      SrcPort		      2
	      Points		      [40, 0; 170, 0]
	      Branch {
		DstBlock		"Vector Multiply"
		DstPort			2
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Vector Multiply3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag2"
	      SrcPort		      1
	      Points		      [40, 0; 110, 0]
	      Branch {
		Points			[45, 0; 0, -85]
		DstBlock		"Vector Multiply1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Vector Multiply2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Complex to\nReal-Imag1"
	      SrcPort		      1
	      Points		      [10, 0; 170, 0]
	      Branch {
		DstBlock		"Vector Multiply1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 190]
		DstBlock		"Vector Multiply3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Vector Multiply3"
	      SrcPort		      1
	      DstBlock		      "sum3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vector Multiply2"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "sum3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sum3"
	      SrcPort		      1
	      Points		      [25, 0; 0, -45]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Vector Multiply"
	      SrcPort		      1
	      DstBlock		      "sum2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Vector Multiply1"
	      SrcPort		      1
	      Points		      [75, 0]
	      DstBlock		      "sum2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      DstBlock		      "Complex to\nReal-Imag1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Y"
	      SrcPort		      1
	      DstBlock		      "Complex to\nReal-Imag2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Real-Imag to\nComplex"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sum2"
	      SrcPort		      1
	      Points		      [25, 0; 0, 30]
	      DstBlock		      "Real-Imag to\nComplex"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Constraint"
	      Position		      [457, 18]
	      FontName		      "Arial"
	      FontSize		      14
	    }
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "sum2"
	  Ports			  [2, 1]
	  Position		  [825, 385, 845, 405]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "++|"
	  InputSameDT		  off
	  OutDataTypeMode	  "Specify via dialog"
	  OutDataType		  "sfix(32)"
	  OutScaling		  "2^-24"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y(K)\nQ0.15"
	  Position		  [1115, 190, 1145, 200]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Taps Q7.23"
	  Position		  [1160, 490, 1190, 500]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "U(k)\nQ0.15"
	  SrcPort		  1
	  DstBlock		  "Buffer1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer1"
	  SrcPort		  1
	  Points		  [0, 65]
	  DstBlock		  "Real to Complex \n(Fixed-Point Version)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero Pad"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "FFT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FFT (32)"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "X*Y"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 200]
	    DstBlock		    "conj(X)*Y"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FFT"
	  SrcPort		  1
	  DstBlock		  "Scaling"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj(X)*Y"
	  SrcPort		  1
	  DstBlock		  "Freq-Domain\nConstraint"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Filter Taps2"
	  SrcPort		  1
	  Points		  [0, 0; 80, 0]
	  Branch {
	    Points		    [0, -140]
	    DstBlock		    "Mu2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Taps Q7.23"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "X*Y"
	  SrcPort		  1
	  DstBlock		  "32->2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "IFFT (32)2"
	  SrcPort		  1
	  DstBlock		  "Last Half2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "32->2"
	  SrcPort		  1
	  DstBlock		  "IFFT (32)2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Last Half2"
	  SrcPort		  1
	  DstBlock		  "Mu4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mu1"
	  SrcPort		  1
	  DstBlock		  "sum2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mu4"
	  SrcPort		  1
	  DstBlock		  "Y(K)\nQ0.15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Scaling"
	  SrcPort		  1
	  DstBlock		  "conj(X)*Y"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Real to Complex \n(Fixed-Point Version)"
	  SrcPort		  1
	  DstBlock		  "FFT (32)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "E(k)\nQ0.15"
	  SrcPort		  1
	  DstBlock		  "Zero Pad"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Freq-Domain\nConstraint"
	  SrcPort		  1
	  DstBlock		  "2-Norm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "2-Norm"
	  SrcPort		  1
	  DstBlock		  "Mu1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reset\nCoefficients"
	  SrcPort		  1
	  DstBlock		  "Filter Taps2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "U(k)\nQ0.1"
	  SrcPort		  1
	  DstBlock		  "Reset\nCoefficients"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mu2"
	  SrcPort		  1
	  Points		  [0, 0; -130, 0]
	  Branch {
	    DstBlock		    "sum2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [-480, 0]
	    DstBlock		    "X*Y"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "sum2"
	  SrcPort		  1
	  DstBlock		  "Reset\nCoefficients"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Gateway In"
      Position		      [130, 93, 175, 127]
      OutDataTypeMode	      "Specify via dialog"
      OutDataType	      "sfrac(16)"
      OutScaling	      "2^-10"
      ConvertRealWorld	      "Stored Integer (SI)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Gateway Out"
      Position		      [630, 190, 680, 230]
      OutDataTypeMode	      "int16"
      ConvertRealWorld	      "Stored Integer (SI)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "General Real FIR"
      Ports		      [1, 1]
      Position		      [270, 82, 365, 138]
      SourceBlock	      "tic62dsplib/General Real FIR"
      SourceType	      "General Real FIR"
      coeff_source	      "Specify via dialog"
      coeffs		      "fir1(63,0.25)"
      ic_arg		      "0"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Info1"
      Ports		      []
      Position		      [626, 341, 699, 387]
      BackgroundColor	      "cyan"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      OpenFcn		      "web(fullfile(matlabroot,'toolbox','rtw','target"
"s','tic6000','tic6000demos','html','fblms_doc.html'))"
      FontName		      "Arial"
      FontSize		      12
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Frame-Based Simulation Info"
      MaskDisplay	      "disp('Info')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Info1"
	Location		[380, 291, 905, 584]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Original"
      Ports		      [1]
      Position		      [480, 99, 520, 121]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      SimViewingDevice	      on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Original"
	Location		[423, 386, 814, 562]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Signal"
	  Position		  [25, 73, 55, 87]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Gateway Out1"
	  Position		  [140, 60, 180, 100]
	  OutDataTypeMode	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Original"
	  Ports			  [1]
	  Position		  [270, 55, 305, 105]
	  AttributesFormatString  "\\n\\n"
	  SourceBlock		  "dspsnks4/Vector\nScope"
	  SourceType		  "Vector Scope"
	  ShowPortLabels	  off
	  ScopeProperties	  off
	  Domain		  "Time"
	  HorizSpan		  "10"
	  DisplayProperties	  on
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[89 447 428 214]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  on
	  XIncr			  "1"
	  XLabel		  "Time"
	  YUnits		  "dB"
	  YMin			  "-0.35"
	  YMax			  "0.35"
	  YLabel		  "Amplitude"
	  LineProperties	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Original"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Plot"
      Ports		      [1]
      Position		      [465, 329, 505, 351]
      ShowName		      off
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      SimViewingDevice	      on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Plot"
	Location		[190, 469, 907, 617]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "TapsF"
	  Position		  [20, 43, 50, 57]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag1"
	  Ports			  [1, 1]
	  Position		  [380, 35, 425, 65]
	  ShowName		  off
	  Output		  "Real"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Gateway Out1"
	  Position		  [140, 29, 195, 71]
	  OutDataTypeMode	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "IFFT1"
	  Ports			  [1, 1]
	  Position		  [270, 34, 315, 66]
	  ShowName		  off
	  DialogController	  "dspDDGCreate"
	  DialogControllerArgs	  "DataTag1"
	  SourceBlock		  "dspxfrm3/IFFT"
	  SourceType		  "IFFT"
	  CompMethod		  "Table lookup"
	  TableOpt		  "Speed"
	  BitRevOrder		  off
	  cs_in			  off
	  SkipNorm		  off
	  mode			  "Real"
	  additionalParams	  off
	  allowOverrides	  on
	  firstCoeffMode	  "User-defined"
	  firstCoeffWordLength	  "16"
	  firstCoeffFracLength	  "15"
	  outputMode		  "Same as input"
	  outputWordLength	  "16"
	  outputFracLength	  "12"
	  accumMode		  "Inherit via internal rule"
	  accumWordLength	  "32"
	  accumFracLength	  "24"
	  prodOutputMode	  "Inherit via internal rule"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "24"
	  roundingMode		  "Floor"
	  overflowMode		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Last Half1"
	  Ports			  [1, 1]
	  Position		  [500, 30, 555, 70]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "Index"
	  RowStartIndex		  "1"
	  RowEndMode		  "Middle"
	  RowEndIndex		  "1"
	  ColSpan		  "All columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Tap Coefficients\nUpdate\n"
	  Ports			  [1]
	  Position		  [635, 25, 670, 75]
	  AttributesFormatString  "\\n\\n"
	  SourceBlock		  "dspsnks4/Vector\nScope"
	  SourceType		  "Vector Scope"
	  ShowPortLabels	  off
	  ScopeProperties	  off
	  Domain		  "Time"
	  HorizSpan		  "1"
	  DisplayProperties	  on
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[524 447 428 214]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  on
	  XIncr			  "1"
	  XLabel		  "Time"
	  YUnits		  "dB"
	  YMin			  "-1.1"
	  YMax			  "3"
	  YLabel		  "Amplitude"
	  LineProperties	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "IFFT1"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag1"
	  SrcPort		  1
	  DstBlock		  "Last Half1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "IFFT1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Last Half1"
	  SrcPort		  1
	  DstBlock		  "Tap Coefficients\nUpdate\n"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TapsF"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Reject"
      Ports		      [1]
      Position		      [630, 99, 670, 121]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      SimViewingDevice	      on
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Reject"
	Location		[514, 407, 862, 567]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Signal"
	  Position		  [25, 43, 55, 57]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Gateway Out1"
	  Position		  [145, 30, 185, 70]
	  OutDataTypeMode	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reject"
	  Ports			  [1]
	  Position		  [270, 25, 305, 75]
	  AttributesFormatString  "\\n\\n"
	  SourceBlock		  "dspsnks4/Vector\nScope"
	  SourceType		  "Vector Scope"
	  ShowPortLabels	  off
	  ScopeProperties	  off
	  Domain		  "Time"
	  HorizSpan		  "10"
	  DisplayProperties	  on
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[88 183 428 219]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "[0...Fs/2]"
	  InheritXIncr		  on
	  XIncr			  "1"
	  XLabel		  "Time"
	  YUnits		  "dB"
	  YMin			  "-0.35"
	  YMax			  "0.35"
	  YLabel		  "Amplitude"
	  LineProperties	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Reject"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Signal"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Reset C6711 DSK"
      Ports		      []
      Position		      [716, 342, 790, 387]
      BackgroundColor	      "cyan"
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      SourceBlock	      "c6711dsklib/Reset"
      SourceType	      "C6711DSK RESET"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Signal From\nWorkspace1"
      Ports		      [0, 1]
      Position		      [15, 88, 90, 132]
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ShowPortLabels	      on
      X			      "audiofrag"
      Ts		      "1/8000"
      nsamps		      "64"
      OutputAfterFinalValue   "Cyclic repetition"
    }
    Block {
      BlockType		      Reference
      Name		      "Switch"
      Ports		      [0, 1]
      Position		      [186, 345, 264, 390]
      Orientation	      "up"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "c6711dsklib/Switch"
      SourceType	      "C6711 DSK DIP Switch"
      sw1		      off
      sw2		      off
      sw3		      off
      dType		      "Boolean"
      Ts		      "64/8000"
    }
    Block {
      BlockType		      Sum
      Name		      "sum1"
      Ports		      [2, 1]
      Position		      [435, 200, 455, 220]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+-|"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
    }
    Line {
      SrcBlock		      "FBLMS_Fixed"
      SrcPort		      1
      DstBlock		      "sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "General Real FIR"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	DstBlock		"sum1"
	DstPort			1
      }
      Branch {
	DstBlock		"Original"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"Gateway Out"
	DstPort			1
      }
      Branch {
	Points			[0, -100]
	DstBlock		"Reject"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      DstBlock		      "DAC"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "sum1"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	Points			[0, 95; -285, 0; 0, -80]
	DstBlock		"FBLMS_Fixed"
	DstPort			2
      }
      Branch {
	DstBlock		"Complex to\nReal-Imag"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway In"
      SrcPort		      1
      Points		      [10, 0; 20, 0]
      Branch {
	DstBlock		"General Real FIR"
	DstPort			1
      }
      Branch {
	Points			[0, 90]
	DstBlock		"FBLMS_Fixed"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "FBLMS_Fixed"
      SrcPort		      2
      Points		      [65, 0; 0, 95]
      DstBlock		      "Plot"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Switch"
      SrcPort		      1
      DstBlock		      "FBLMS_Fixed"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Signal From\nWorkspace1"
      SrcPort		      1
      DstBlock		      "Gateway In"
      DstPort		      1
    }
    Annotation {
      Name		      "Frequency-Domain Block LMS \nEcho Canceller"
      Position		      [419, 34]
      FontName		      "Arial Narrow"
      FontSize		      22
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Type Ctrl+B to build\nand execute model\non C67"
"11 DSK."
      Position		      [708, 311]
    }
    Annotation {
      Name		      "C6711 DSK"
      Position		      [424, 70]
      FontName		      "Arial"
      FontSize		      12
    }
    Annotation {
      Name		      "Set USER_SW1 switch to ON\nto set coefficients "
"to zero"
      Position		      [98, 371]
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    8     8    (     0         %    "
"\"     $    !     0         .    ,     8    (    !          %    \"     $    "
"$     0         0  0 249&5 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    V     8    (     @         %    "
"\"     $    !     0         %  0 \"@    $    4    8F]A<F1.86UE '!R;V-.86UE   "
"     #@   $     &    \"     0         !0    @    !    \"0    $         $     "
"D   !#-C<Q,2!$4TL         #@   #@    &    \"     0         !0    @    !    !0"
"    $         $     4   !#4%5?,0    "
  }
}
