// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sigmoid (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
output  [4:0] ap_return_0;
output  [4:0] ap_return_1;
output  [4:0] ap_return_2;
output  [4:0] ap_return_3;
output  [4:0] ap_return_4;
output  [4:0] ap_return_5;
output  [4:0] ap_return_6;
output  [4:0] ap_return_7;
output  [4:0] ap_return_8;
output  [4:0] ap_return_9;
output  [4:0] ap_return_10;
output  [4:0] ap_return_11;
output  [4:0] ap_return_12;
output  [4:0] ap_return_13;
output  [4:0] ap_return_14;
output  [4:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] sigmoid_table2_address0;
reg    sigmoid_table2_ce0;
wire   [9:0] sigmoid_table2_q0;
wire   [9:0] sigmoid_table2_address1;
reg    sigmoid_table2_ce1;
wire   [9:0] sigmoid_table2_q1;
wire   [9:0] sigmoid_table2_address2;
reg    sigmoid_table2_ce2;
wire   [9:0] sigmoid_table2_q2;
wire   [9:0] sigmoid_table2_address3;
reg    sigmoid_table2_ce3;
wire   [9:0] sigmoid_table2_q3;
wire   [9:0] sigmoid_table2_address4;
reg    sigmoid_table2_ce4;
wire   [9:0] sigmoid_table2_q4;
wire   [9:0] sigmoid_table2_address5;
reg    sigmoid_table2_ce5;
wire   [9:0] sigmoid_table2_q5;
wire   [9:0] sigmoid_table2_address6;
reg    sigmoid_table2_ce6;
wire   [9:0] sigmoid_table2_q6;
wire   [9:0] sigmoid_table2_address7;
reg    sigmoid_table2_ce7;
wire   [9:0] sigmoid_table2_q7;
wire   [9:0] sigmoid_table2_address8;
reg    sigmoid_table2_ce8;
wire   [9:0] sigmoid_table2_q8;
wire   [9:0] sigmoid_table2_address9;
reg    sigmoid_table2_ce9;
wire   [9:0] sigmoid_table2_q9;
wire   [9:0] sigmoid_table2_address10;
reg    sigmoid_table2_ce10;
wire   [9:0] sigmoid_table2_q10;
wire   [9:0] sigmoid_table2_address11;
reg    sigmoid_table2_ce11;
wire   [9:0] sigmoid_table2_q11;
wire   [9:0] sigmoid_table2_address12;
reg    sigmoid_table2_ce12;
wire   [9:0] sigmoid_table2_q12;
wire   [9:0] sigmoid_table2_address13;
reg    sigmoid_table2_ce13;
wire   [9:0] sigmoid_table2_q13;
wire   [9:0] sigmoid_table2_address14;
reg    sigmoid_table2_ce14;
wire   [9:0] sigmoid_table2_q14;
wire   [9:0] sigmoid_table2_address15;
reg    sigmoid_table2_ce15;
wire   [9:0] sigmoid_table2_q15;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln779_fu_525_p1;
wire   [63:0] zext_ln779_1_fu_658_p1;
wire   [63:0] zext_ln779_2_fu_791_p1;
wire   [63:0] zext_ln779_3_fu_924_p1;
wire   [63:0] zext_ln779_4_fu_1057_p1;
wire   [63:0] zext_ln779_5_fu_1190_p1;
wire   [63:0] zext_ln779_6_fu_1323_p1;
wire   [63:0] zext_ln779_7_fu_1456_p1;
wire   [63:0] zext_ln779_8_fu_1589_p1;
wire   [63:0] zext_ln779_9_fu_1722_p1;
wire   [63:0] zext_ln779_10_fu_1855_p1;
wire   [63:0] zext_ln779_11_fu_1988_p1;
wire   [63:0] zext_ln779_12_fu_2121_p1;
wire   [63:0] zext_ln779_13_fu_2254_p1;
wire   [63:0] zext_ln779_14_fu_2387_p1;
wire   [63:0] zext_ln779_15_fu_2520_p1;
wire   [11:0] tmp_1_fu_405_p4;
wire   [25:0] shl_ln_fu_397_p3;
wire   [3:0] trunc_ln851_fu_425_p1;
wire   [9:0] p_Result_2_fu_429_p3;
wire  signed [12:0] sext_ln850_fu_415_p1;
wire   [0:0] icmp_ln851_fu_437_p2;
wire   [12:0] add_ln700_fu_443_p2;
wire   [0:0] icmp_ln850_fu_419_p2;
wire   [12:0] select_ln851_fu_449_p3;
wire   [12:0] select_ln850_fu_457_p3;
wire   [11:0] trunc_ln167_fu_465_p1;
wire   [12:0] add_ln167_fu_469_p2;
wire   [0:0] tmp_2_fu_481_p3;
wire   [11:0] add_ln167_16_fu_475_p2;
wire   [11:0] select_ln168_fu_489_p3;
wire   [1:0] tmp_4_fu_501_p4;
wire   [0:0] icmp_ln169_fu_511_p2;
wire   [9:0] trunc_ln168_fu_497_p1;
wire   [9:0] select_ln169_fu_517_p3;
wire   [11:0] tmp_3_fu_538_p4;
wire   [25:0] shl_ln1118_1_fu_530_p3;
wire   [3:0] trunc_ln851_1_fu_558_p1;
wire   [9:0] p_Result_2_1_fu_562_p3;
wire  signed [12:0] sext_ln850_1_fu_548_p1;
wire   [0:0] icmp_ln851_1_fu_570_p2;
wire   [12:0] add_ln700_1_fu_576_p2;
wire   [0:0] icmp_ln850_1_fu_552_p2;
wire   [12:0] select_ln851_1_fu_582_p3;
wire   [12:0] select_ln850_1_fu_590_p3;
wire   [11:0] trunc_ln167_1_fu_598_p1;
wire   [12:0] add_ln167_1_fu_602_p2;
wire   [0:0] tmp_11_fu_614_p3;
wire   [11:0] add_ln167_17_fu_608_p2;
wire   [11:0] select_ln168_1_fu_622_p3;
wire   [1:0] tmp_13_fu_634_p4;
wire   [0:0] icmp_ln169_1_fu_644_p2;
wire   [9:0] trunc_ln168_1_fu_630_p1;
wire   [9:0] select_ln169_1_fu_650_p3;
wire   [11:0] tmp_5_fu_671_p4;
wire   [25:0] shl_ln1118_2_fu_663_p3;
wire   [3:0] trunc_ln851_2_fu_691_p1;
wire   [9:0] p_Result_2_2_fu_695_p3;
wire  signed [12:0] sext_ln850_2_fu_681_p1;
wire   [0:0] icmp_ln851_2_fu_703_p2;
wire   [12:0] add_ln700_2_fu_709_p2;
wire   [0:0] icmp_ln850_2_fu_685_p2;
wire   [12:0] select_ln851_2_fu_715_p3;
wire   [12:0] select_ln850_2_fu_723_p3;
wire   [11:0] trunc_ln167_2_fu_731_p1;
wire   [12:0] add_ln167_2_fu_735_p2;
wire   [0:0] tmp_21_fu_747_p3;
wire   [11:0] add_ln167_18_fu_741_p2;
wire   [11:0] select_ln168_2_fu_755_p3;
wire   [1:0] tmp_23_fu_767_p4;
wire   [0:0] icmp_ln169_2_fu_777_p2;
wire   [9:0] trunc_ln168_2_fu_763_p1;
wire   [9:0] select_ln169_2_fu_783_p3;
wire   [11:0] tmp_7_fu_804_p4;
wire   [25:0] shl_ln1118_3_fu_796_p3;
wire   [3:0] trunc_ln851_3_fu_824_p1;
wire   [9:0] p_Result_2_3_fu_828_p3;
wire  signed [12:0] sext_ln850_3_fu_814_p1;
wire   [0:0] icmp_ln851_3_fu_836_p2;
wire   [12:0] add_ln700_3_fu_842_p2;
wire   [0:0] icmp_ln850_3_fu_818_p2;
wire   [12:0] select_ln851_3_fu_848_p3;
wire   [12:0] select_ln850_3_fu_856_p3;
wire   [11:0] trunc_ln167_3_fu_864_p1;
wire   [12:0] add_ln167_3_fu_868_p2;
wire   [0:0] tmp_31_fu_880_p3;
wire   [11:0] add_ln167_19_fu_874_p2;
wire   [11:0] select_ln168_3_fu_888_p3;
wire   [1:0] tmp_32_fu_900_p4;
wire   [0:0] icmp_ln169_3_fu_910_p2;
wire   [9:0] trunc_ln168_3_fu_896_p1;
wire   [9:0] select_ln169_3_fu_916_p3;
wire   [11:0] tmp_9_fu_937_p4;
wire   [25:0] shl_ln1118_4_fu_929_p3;
wire   [3:0] trunc_ln851_4_fu_957_p1;
wire   [9:0] p_Result_2_4_fu_961_p3;
wire  signed [12:0] sext_ln850_4_fu_947_p1;
wire   [0:0] icmp_ln851_4_fu_969_p2;
wire   [12:0] add_ln700_4_fu_975_p2;
wire   [0:0] icmp_ln850_4_fu_951_p2;
wire   [12:0] select_ln851_4_fu_981_p3;
wire   [12:0] select_ln850_4_fu_989_p3;
wire   [11:0] trunc_ln167_4_fu_997_p1;
wire   [12:0] add_ln167_4_fu_1001_p2;
wire   [0:0] tmp_48_fu_1013_p3;
wire   [11:0] add_ln167_20_fu_1007_p2;
wire   [11:0] select_ln168_4_fu_1021_p3;
wire   [1:0] tmp_49_fu_1033_p4;
wire   [0:0] icmp_ln169_4_fu_1043_p2;
wire   [9:0] trunc_ln168_4_fu_1029_p1;
wire   [9:0] select_ln169_4_fu_1049_p3;
wire   [11:0] tmp_10_fu_1070_p4;
wire   [25:0] shl_ln1118_5_fu_1062_p3;
wire   [3:0] trunc_ln851_5_fu_1090_p1;
wire   [9:0] p_Result_2_5_fu_1094_p3;
wire  signed [12:0] sext_ln850_5_fu_1080_p1;
wire   [0:0] icmp_ln851_5_fu_1102_p2;
wire   [12:0] add_ln700_5_fu_1108_p2;
wire   [0:0] icmp_ln850_5_fu_1084_p2;
wire   [12:0] select_ln851_5_fu_1114_p3;
wire   [12:0] select_ln850_5_fu_1122_p3;
wire   [11:0] trunc_ln167_5_fu_1130_p1;
wire   [12:0] add_ln167_5_fu_1134_p2;
wire   [0:0] tmp_52_fu_1146_p3;
wire   [11:0] add_ln167_21_fu_1140_p2;
wire   [11:0] select_ln168_5_fu_1154_p3;
wire   [1:0] tmp_53_fu_1166_p4;
wire   [0:0] icmp_ln169_5_fu_1176_p2;
wire   [9:0] trunc_ln168_5_fu_1162_p1;
wire   [9:0] select_ln169_5_fu_1182_p3;
wire   [11:0] tmp_12_fu_1203_p4;
wire   [25:0] shl_ln1118_6_fu_1195_p3;
wire   [3:0] trunc_ln851_6_fu_1223_p1;
wire   [9:0] p_Result_2_6_fu_1227_p3;
wire  signed [12:0] sext_ln850_6_fu_1213_p1;
wire   [0:0] icmp_ln851_6_fu_1235_p2;
wire   [12:0] add_ln700_6_fu_1241_p2;
wire   [0:0] icmp_ln850_6_fu_1217_p2;
wire   [12:0] select_ln851_6_fu_1247_p3;
wire   [12:0] select_ln850_6_fu_1255_p3;
wire   [11:0] trunc_ln167_6_fu_1263_p1;
wire   [12:0] add_ln167_6_fu_1267_p2;
wire   [0:0] tmp_56_fu_1279_p3;
wire   [11:0] add_ln167_22_fu_1273_p2;
wire   [11:0] select_ln168_6_fu_1287_p3;
wire   [1:0] tmp_57_fu_1299_p4;
wire   [0:0] icmp_ln169_6_fu_1309_p2;
wire   [9:0] trunc_ln168_6_fu_1295_p1;
wire   [9:0] select_ln169_6_fu_1315_p3;
wire   [11:0] tmp_14_fu_1336_p4;
wire   [25:0] shl_ln1118_7_fu_1328_p3;
wire   [3:0] trunc_ln851_7_fu_1356_p1;
wire   [9:0] p_Result_2_7_fu_1360_p3;
wire  signed [12:0] sext_ln850_7_fu_1346_p1;
wire   [0:0] icmp_ln851_7_fu_1368_p2;
wire   [12:0] add_ln700_7_fu_1374_p2;
wire   [0:0] icmp_ln850_7_fu_1350_p2;
wire   [12:0] select_ln851_7_fu_1380_p3;
wire   [12:0] select_ln850_7_fu_1388_p3;
wire   [11:0] trunc_ln167_7_fu_1396_p1;
wire   [12:0] add_ln167_7_fu_1400_p2;
wire   [0:0] tmp_60_fu_1412_p3;
wire   [11:0] add_ln167_23_fu_1406_p2;
wire   [11:0] select_ln168_7_fu_1420_p3;
wire   [1:0] tmp_61_fu_1432_p4;
wire   [0:0] icmp_ln169_7_fu_1442_p2;
wire   [9:0] trunc_ln168_7_fu_1428_p1;
wire   [9:0] select_ln169_7_fu_1448_p3;
wire   [11:0] tmp_16_fu_1469_p4;
wire   [25:0] shl_ln1118_8_fu_1461_p3;
wire   [3:0] trunc_ln851_8_fu_1489_p1;
wire   [9:0] p_Result_2_8_fu_1493_p3;
wire  signed [12:0] sext_ln850_8_fu_1479_p1;
wire   [0:0] icmp_ln851_8_fu_1501_p2;
wire   [12:0] add_ln700_8_fu_1507_p2;
wire   [0:0] icmp_ln850_8_fu_1483_p2;
wire   [12:0] select_ln851_8_fu_1513_p3;
wire   [12:0] select_ln850_8_fu_1521_p3;
wire   [11:0] trunc_ln167_8_fu_1529_p1;
wire   [12:0] add_ln167_8_fu_1533_p2;
wire   [0:0] tmp_64_fu_1545_p3;
wire   [11:0] add_ln167_24_fu_1539_p2;
wire   [11:0] select_ln168_8_fu_1553_p3;
wire   [1:0] tmp_65_fu_1565_p4;
wire   [0:0] icmp_ln169_8_fu_1575_p2;
wire   [9:0] trunc_ln168_8_fu_1561_p1;
wire   [9:0] select_ln169_8_fu_1581_p3;
wire   [11:0] tmp_18_fu_1602_p4;
wire   [25:0] shl_ln1118_9_fu_1594_p3;
wire   [3:0] trunc_ln851_9_fu_1622_p1;
wire   [9:0] p_Result_2_9_fu_1626_p3;
wire  signed [12:0] sext_ln850_9_fu_1612_p1;
wire   [0:0] icmp_ln851_9_fu_1634_p2;
wire   [12:0] add_ln700_9_fu_1640_p2;
wire   [0:0] icmp_ln850_9_fu_1616_p2;
wire   [12:0] select_ln851_9_fu_1646_p3;
wire   [12:0] select_ln850_9_fu_1654_p3;
wire   [11:0] trunc_ln167_9_fu_1662_p1;
wire   [12:0] add_ln167_9_fu_1666_p2;
wire   [0:0] tmp_68_fu_1678_p3;
wire   [11:0] add_ln167_25_fu_1672_p2;
wire   [11:0] select_ln168_9_fu_1686_p3;
wire   [1:0] tmp_69_fu_1698_p4;
wire   [0:0] icmp_ln169_9_fu_1708_p2;
wire   [9:0] trunc_ln168_9_fu_1694_p1;
wire   [9:0] select_ln169_9_fu_1714_p3;
wire   [11:0] tmp_20_fu_1735_p4;
wire   [25:0] shl_ln1118_s_fu_1727_p3;
wire   [3:0] trunc_ln851_10_fu_1755_p1;
wire   [9:0] p_Result_2_s_fu_1759_p3;
wire  signed [12:0] sext_ln850_10_fu_1745_p1;
wire   [0:0] icmp_ln851_10_fu_1767_p2;
wire   [12:0] add_ln700_10_fu_1773_p2;
wire   [0:0] icmp_ln850_10_fu_1749_p2;
wire   [12:0] select_ln851_10_fu_1779_p3;
wire   [12:0] select_ln850_10_fu_1787_p3;
wire   [11:0] trunc_ln167_10_fu_1795_p1;
wire   [12:0] add_ln167_10_fu_1799_p2;
wire   [0:0] tmp_72_fu_1811_p3;
wire   [11:0] add_ln167_26_fu_1805_p2;
wire   [11:0] select_ln168_10_fu_1819_p3;
wire   [1:0] tmp_73_fu_1831_p4;
wire   [0:0] icmp_ln169_10_fu_1841_p2;
wire   [9:0] trunc_ln168_10_fu_1827_p1;
wire   [9:0] select_ln169_10_fu_1847_p3;
wire   [11:0] tmp_22_fu_1868_p4;
wire   [25:0] shl_ln1118_10_fu_1860_p3;
wire   [3:0] trunc_ln851_11_fu_1888_p1;
wire   [9:0] p_Result_2_10_fu_1892_p3;
wire  signed [12:0] sext_ln850_11_fu_1878_p1;
wire   [0:0] icmp_ln851_11_fu_1900_p2;
wire   [12:0] add_ln700_11_fu_1906_p2;
wire   [0:0] icmp_ln850_11_fu_1882_p2;
wire   [12:0] select_ln851_11_fu_1912_p3;
wire   [12:0] select_ln850_11_fu_1920_p3;
wire   [11:0] trunc_ln167_11_fu_1928_p1;
wire   [12:0] add_ln167_11_fu_1932_p2;
wire   [0:0] tmp_76_fu_1944_p3;
wire   [11:0] add_ln167_27_fu_1938_p2;
wire   [11:0] select_ln168_11_fu_1952_p3;
wire   [1:0] tmp_77_fu_1964_p4;
wire   [0:0] icmp_ln169_11_fu_1974_p2;
wire   [9:0] trunc_ln168_11_fu_1960_p1;
wire   [9:0] select_ln169_11_fu_1980_p3;
wire   [11:0] tmp_24_fu_2001_p4;
wire   [25:0] shl_ln1118_11_fu_1993_p3;
wire   [3:0] trunc_ln851_12_fu_2021_p1;
wire   [9:0] p_Result_2_11_fu_2025_p3;
wire  signed [12:0] sext_ln850_12_fu_2011_p1;
wire   [0:0] icmp_ln851_12_fu_2033_p2;
wire   [12:0] add_ln700_12_fu_2039_p2;
wire   [0:0] icmp_ln850_12_fu_2015_p2;
wire   [12:0] select_ln851_12_fu_2045_p3;
wire   [12:0] select_ln850_12_fu_2053_p3;
wire   [11:0] trunc_ln167_12_fu_2061_p1;
wire   [12:0] add_ln167_12_fu_2065_p2;
wire   [0:0] tmp_80_fu_2077_p3;
wire   [11:0] add_ln167_28_fu_2071_p2;
wire   [11:0] select_ln168_12_fu_2085_p3;
wire   [1:0] tmp_81_fu_2097_p4;
wire   [0:0] icmp_ln169_12_fu_2107_p2;
wire   [9:0] trunc_ln168_12_fu_2093_p1;
wire   [9:0] select_ln169_12_fu_2113_p3;
wire   [11:0] tmp_26_fu_2134_p4;
wire   [25:0] shl_ln1118_12_fu_2126_p3;
wire   [3:0] trunc_ln851_13_fu_2154_p1;
wire   [9:0] p_Result_2_12_fu_2158_p3;
wire  signed [12:0] sext_ln850_13_fu_2144_p1;
wire   [0:0] icmp_ln851_13_fu_2166_p2;
wire   [12:0] add_ln700_13_fu_2172_p2;
wire   [0:0] icmp_ln850_13_fu_2148_p2;
wire   [12:0] select_ln851_13_fu_2178_p3;
wire   [12:0] select_ln850_13_fu_2186_p3;
wire   [11:0] trunc_ln167_13_fu_2194_p1;
wire   [12:0] add_ln167_13_fu_2198_p2;
wire   [0:0] tmp_84_fu_2210_p3;
wire   [11:0] add_ln167_29_fu_2204_p2;
wire   [11:0] select_ln168_13_fu_2218_p3;
wire   [1:0] tmp_85_fu_2230_p4;
wire   [0:0] icmp_ln169_13_fu_2240_p2;
wire   [9:0] trunc_ln168_13_fu_2226_p1;
wire   [9:0] select_ln169_13_fu_2246_p3;
wire   [11:0] tmp_28_fu_2267_p4;
wire   [25:0] shl_ln1118_13_fu_2259_p3;
wire   [3:0] trunc_ln851_14_fu_2287_p1;
wire   [9:0] p_Result_2_13_fu_2291_p3;
wire  signed [12:0] sext_ln850_14_fu_2277_p1;
wire   [0:0] icmp_ln851_14_fu_2299_p2;
wire   [12:0] add_ln700_14_fu_2305_p2;
wire   [0:0] icmp_ln850_14_fu_2281_p2;
wire   [12:0] select_ln851_14_fu_2311_p3;
wire   [12:0] select_ln850_14_fu_2319_p3;
wire   [11:0] trunc_ln167_14_fu_2327_p1;
wire   [12:0] add_ln167_14_fu_2331_p2;
wire   [0:0] tmp_88_fu_2343_p3;
wire   [11:0] add_ln167_30_fu_2337_p2;
wire   [11:0] select_ln168_14_fu_2351_p3;
wire   [1:0] tmp_89_fu_2363_p4;
wire   [0:0] icmp_ln169_14_fu_2373_p2;
wire   [9:0] trunc_ln168_14_fu_2359_p1;
wire   [9:0] select_ln169_14_fu_2379_p3;
wire   [11:0] tmp_30_fu_2400_p4;
wire   [25:0] shl_ln1118_14_fu_2392_p3;
wire   [3:0] trunc_ln851_15_fu_2420_p1;
wire   [9:0] p_Result_2_14_fu_2424_p3;
wire  signed [12:0] sext_ln850_15_fu_2410_p1;
wire   [0:0] icmp_ln851_15_fu_2432_p2;
wire   [12:0] add_ln700_15_fu_2438_p2;
wire   [0:0] icmp_ln850_15_fu_2414_p2;
wire   [12:0] select_ln851_15_fu_2444_p3;
wire   [12:0] select_ln850_15_fu_2452_p3;
wire   [11:0] trunc_ln167_15_fu_2460_p1;
wire   [12:0] add_ln167_15_fu_2464_p2;
wire   [0:0] tmp_92_fu_2476_p3;
wire   [11:0] add_ln167_31_fu_2470_p2;
wire   [11:0] select_ln168_15_fu_2484_p3;
wire   [1:0] tmp_93_fu_2496_p4;
wire   [0:0] icmp_ln169_15_fu_2506_p2;
wire   [9:0] trunc_ln168_15_fu_2492_p1;
wire   [9:0] select_ln169_15_fu_2512_p3;
wire   [3:0] tmp_s_fu_2525_p4;
wire   [0:0] tmp_6_fu_2539_p3;
wire   [4:0] zext_ln415_fu_2547_p1;
wire   [4:0] zext_ln708_fu_2535_p1;
wire   [3:0] zext_ln415_1_fu_2551_p1;
wire   [4:0] add_ln415_fu_2555_p2;
wire   [0:0] tmp_8_fu_2567_p3;
wire   [3:0] add_ln746_fu_2561_p2;
wire   [3:0] select_ln340_fu_2575_p3;
wire   [3:0] tmp_15_fu_2587_p4;
wire   [0:0] tmp_17_fu_2601_p3;
wire   [4:0] zext_ln415_2_fu_2609_p1;
wire   [4:0] zext_ln708_1_fu_2597_p1;
wire   [3:0] zext_ln415_3_fu_2613_p1;
wire   [4:0] add_ln415_1_fu_2617_p2;
wire   [0:0] tmp_19_fu_2629_p3;
wire   [3:0] add_ln746_1_fu_2623_p2;
wire   [3:0] select_ln340_1_fu_2637_p3;
wire   [3:0] tmp_25_fu_2649_p4;
wire   [0:0] tmp_27_fu_2663_p3;
wire   [4:0] zext_ln415_4_fu_2671_p1;
wire   [4:0] zext_ln708_2_fu_2659_p1;
wire   [3:0] zext_ln415_5_fu_2675_p1;
wire   [4:0] add_ln415_2_fu_2679_p2;
wire   [0:0] tmp_29_fu_2691_p3;
wire   [3:0] add_ln746_2_fu_2685_p2;
wire   [3:0] select_ln340_2_fu_2699_p3;
wire   [3:0] tmp_33_fu_2711_p4;
wire   [0:0] tmp_34_fu_2725_p3;
wire   [4:0] zext_ln415_6_fu_2733_p1;
wire   [4:0] zext_ln708_3_fu_2721_p1;
wire   [3:0] zext_ln415_7_fu_2737_p1;
wire   [4:0] add_ln415_3_fu_2741_p2;
wire   [0:0] tmp_35_fu_2753_p3;
wire   [3:0] add_ln746_3_fu_2747_p2;
wire   [3:0] select_ln340_3_fu_2761_p3;
wire   [3:0] tmp_36_fu_2773_p4;
wire   [0:0] tmp_50_fu_2787_p3;
wire   [4:0] zext_ln415_8_fu_2795_p1;
wire   [4:0] zext_ln708_4_fu_2783_p1;
wire   [3:0] zext_ln415_9_fu_2799_p1;
wire   [4:0] add_ln415_4_fu_2803_p2;
wire   [0:0] tmp_51_fu_2815_p3;
wire   [3:0] add_ln746_4_fu_2809_p2;
wire   [3:0] select_ln340_4_fu_2823_p3;
wire   [3:0] tmp_37_fu_2835_p4;
wire   [0:0] tmp_54_fu_2849_p3;
wire   [4:0] zext_ln415_10_fu_2857_p1;
wire   [4:0] zext_ln708_5_fu_2845_p1;
wire   [3:0] zext_ln415_11_fu_2861_p1;
wire   [4:0] add_ln415_5_fu_2865_p2;
wire   [0:0] tmp_55_fu_2877_p3;
wire   [3:0] add_ln746_5_fu_2871_p2;
wire   [3:0] select_ln340_5_fu_2885_p3;
wire   [3:0] tmp_38_fu_2897_p4;
wire   [0:0] tmp_58_fu_2911_p3;
wire   [4:0] zext_ln415_12_fu_2919_p1;
wire   [4:0] zext_ln708_6_fu_2907_p1;
wire   [3:0] zext_ln415_13_fu_2923_p1;
wire   [4:0] add_ln415_6_fu_2927_p2;
wire   [0:0] tmp_59_fu_2939_p3;
wire   [3:0] add_ln746_6_fu_2933_p2;
wire   [3:0] select_ln340_6_fu_2947_p3;
wire   [3:0] tmp_39_fu_2959_p4;
wire   [0:0] tmp_62_fu_2973_p3;
wire   [4:0] zext_ln415_14_fu_2981_p1;
wire   [4:0] zext_ln708_7_fu_2969_p1;
wire   [3:0] zext_ln415_15_fu_2985_p1;
wire   [4:0] add_ln415_7_fu_2989_p2;
wire   [0:0] tmp_63_fu_3001_p3;
wire   [3:0] add_ln746_7_fu_2995_p2;
wire   [3:0] select_ln340_7_fu_3009_p3;
wire   [3:0] tmp_40_fu_3021_p4;
wire   [0:0] tmp_66_fu_3035_p3;
wire   [4:0] zext_ln415_16_fu_3043_p1;
wire   [4:0] zext_ln708_8_fu_3031_p1;
wire   [3:0] zext_ln415_17_fu_3047_p1;
wire   [4:0] add_ln415_8_fu_3051_p2;
wire   [0:0] tmp_67_fu_3063_p3;
wire   [3:0] add_ln746_8_fu_3057_p2;
wire   [3:0] select_ln340_8_fu_3071_p3;
wire   [3:0] tmp_41_fu_3083_p4;
wire   [0:0] tmp_70_fu_3097_p3;
wire   [4:0] zext_ln415_18_fu_3105_p1;
wire   [4:0] zext_ln708_9_fu_3093_p1;
wire   [3:0] zext_ln415_19_fu_3109_p1;
wire   [4:0] add_ln415_9_fu_3113_p2;
wire   [0:0] tmp_71_fu_3125_p3;
wire   [3:0] add_ln746_9_fu_3119_p2;
wire   [3:0] select_ln340_9_fu_3133_p3;
wire   [3:0] tmp_42_fu_3145_p4;
wire   [0:0] tmp_74_fu_3159_p3;
wire   [4:0] zext_ln415_20_fu_3167_p1;
wire   [4:0] zext_ln708_10_fu_3155_p1;
wire   [3:0] zext_ln415_21_fu_3171_p1;
wire   [4:0] add_ln415_10_fu_3175_p2;
wire   [0:0] tmp_75_fu_3187_p3;
wire   [3:0] add_ln746_10_fu_3181_p2;
wire   [3:0] select_ln340_10_fu_3195_p3;
wire   [3:0] tmp_43_fu_3207_p4;
wire   [0:0] tmp_78_fu_3221_p3;
wire   [4:0] zext_ln415_22_fu_3229_p1;
wire   [4:0] zext_ln708_11_fu_3217_p1;
wire   [3:0] zext_ln415_23_fu_3233_p1;
wire   [4:0] add_ln415_11_fu_3237_p2;
wire   [0:0] tmp_79_fu_3249_p3;
wire   [3:0] add_ln746_11_fu_3243_p2;
wire   [3:0] select_ln340_11_fu_3257_p3;
wire   [3:0] tmp_44_fu_3269_p4;
wire   [0:0] tmp_82_fu_3283_p3;
wire   [4:0] zext_ln415_24_fu_3291_p1;
wire   [4:0] zext_ln708_12_fu_3279_p1;
wire   [3:0] zext_ln415_25_fu_3295_p1;
wire   [4:0] add_ln415_12_fu_3299_p2;
wire   [0:0] tmp_83_fu_3311_p3;
wire   [3:0] add_ln746_12_fu_3305_p2;
wire   [3:0] select_ln340_12_fu_3319_p3;
wire   [3:0] tmp_45_fu_3331_p4;
wire   [0:0] tmp_86_fu_3345_p3;
wire   [4:0] zext_ln415_26_fu_3353_p1;
wire   [4:0] zext_ln708_13_fu_3341_p1;
wire   [3:0] zext_ln415_27_fu_3357_p1;
wire   [4:0] add_ln415_13_fu_3361_p2;
wire   [0:0] tmp_87_fu_3373_p3;
wire   [3:0] add_ln746_13_fu_3367_p2;
wire   [3:0] select_ln340_13_fu_3381_p3;
wire   [3:0] tmp_46_fu_3393_p4;
wire   [0:0] tmp_90_fu_3407_p3;
wire   [4:0] zext_ln415_28_fu_3415_p1;
wire   [4:0] zext_ln708_14_fu_3403_p1;
wire   [3:0] zext_ln415_29_fu_3419_p1;
wire   [4:0] add_ln415_14_fu_3423_p2;
wire   [0:0] tmp_91_fu_3435_p3;
wire   [3:0] add_ln746_14_fu_3429_p2;
wire   [3:0] select_ln340_14_fu_3443_p3;
wire   [3:0] tmp_47_fu_3455_p4;
wire   [0:0] tmp_94_fu_3469_p3;
wire   [4:0] zext_ln415_30_fu_3477_p1;
wire   [4:0] zext_ln708_15_fu_3465_p1;
wire   [3:0] zext_ln415_31_fu_3481_p1;
wire   [4:0] add_ln415_15_fu_3485_p2;
wire   [0:0] tmp_95_fu_3497_p3;
wire   [3:0] add_ln746_15_fu_3491_p2;
wire   [3:0] select_ln340_15_fu_3505_p3;
wire   [4:0] zext_ln340_fu_2583_p1;
wire   [4:0] zext_ln340_1_fu_2645_p1;
wire   [4:0] zext_ln340_2_fu_2707_p1;
wire   [4:0] zext_ln340_3_fu_2769_p1;
wire   [4:0] zext_ln340_4_fu_2831_p1;
wire   [4:0] zext_ln340_5_fu_2893_p1;
wire   [4:0] zext_ln340_6_fu_2955_p1;
wire   [4:0] zext_ln340_7_fu_3017_p1;
wire   [4:0] zext_ln340_8_fu_3079_p1;
wire   [4:0] zext_ln340_9_fu_3141_p1;
wire   [4:0] zext_ln340_10_fu_3203_p1;
wire   [4:0] zext_ln340_11_fu_3265_p1;
wire   [4:0] zext_ln340_12_fu_3327_p1;
wire   [4:0] zext_ln340_13_fu_3389_p1;
wire   [4:0] zext_ln340_14_fu_3451_p1;
wire   [4:0] zext_ln340_15_fu_3513_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

sigmoid_sigmoid_tcud #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
sigmoid_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sigmoid_table2_address0),
    .ce0(sigmoid_table2_ce0),
    .q0(sigmoid_table2_q0),
    .address1(sigmoid_table2_address1),
    .ce1(sigmoid_table2_ce1),
    .q1(sigmoid_table2_q1),
    .address2(sigmoid_table2_address2),
    .ce2(sigmoid_table2_ce2),
    .q2(sigmoid_table2_q2),
    .address3(sigmoid_table2_address3),
    .ce3(sigmoid_table2_ce3),
    .q3(sigmoid_table2_q3),
    .address4(sigmoid_table2_address4),
    .ce4(sigmoid_table2_ce4),
    .q4(sigmoid_table2_q4),
    .address5(sigmoid_table2_address5),
    .ce5(sigmoid_table2_ce5),
    .q5(sigmoid_table2_q5),
    .address6(sigmoid_table2_address6),
    .ce6(sigmoid_table2_ce6),
    .q6(sigmoid_table2_q6),
    .address7(sigmoid_table2_address7),
    .ce7(sigmoid_table2_ce7),
    .q7(sigmoid_table2_q7),
    .address8(sigmoid_table2_address8),
    .ce8(sigmoid_table2_ce8),
    .q8(sigmoid_table2_q8),
    .address9(sigmoid_table2_address9),
    .ce9(sigmoid_table2_ce9),
    .q9(sigmoid_table2_q9),
    .address10(sigmoid_table2_address10),
    .ce10(sigmoid_table2_ce10),
    .q10(sigmoid_table2_q10),
    .address11(sigmoid_table2_address11),
    .ce11(sigmoid_table2_ce11),
    .q11(sigmoid_table2_q11),
    .address12(sigmoid_table2_address12),
    .ce12(sigmoid_table2_ce12),
    .q12(sigmoid_table2_q12),
    .address13(sigmoid_table2_address13),
    .ce13(sigmoid_table2_ce13),
    .q13(sigmoid_table2_q13),
    .address14(sigmoid_table2_address14),
    .ce14(sigmoid_table2_ce14),
    .q14(sigmoid_table2_q14),
    .address15(sigmoid_table2_address15),
    .ce15(sigmoid_table2_ce15),
    .q15(sigmoid_table2_q15)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce0 = 1'b1;
    end else begin
        sigmoid_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce1 = 1'b1;
    end else begin
        sigmoid_table2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce10 = 1'b1;
    end else begin
        sigmoid_table2_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce11 = 1'b1;
    end else begin
        sigmoid_table2_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce12 = 1'b1;
    end else begin
        sigmoid_table2_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce13 = 1'b1;
    end else begin
        sigmoid_table2_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce14 = 1'b1;
    end else begin
        sigmoid_table2_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce15 = 1'b1;
    end else begin
        sigmoid_table2_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce2 = 1'b1;
    end else begin
        sigmoid_table2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce3 = 1'b1;
    end else begin
        sigmoid_table2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce4 = 1'b1;
    end else begin
        sigmoid_table2_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce5 = 1'b1;
    end else begin
        sigmoid_table2_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce6 = 1'b1;
    end else begin
        sigmoid_table2_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce7 = 1'b1;
    end else begin
        sigmoid_table2_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce8 = 1'b1;
    end else begin
        sigmoid_table2_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sigmoid_table2_ce9 = 1'b1;
    end else begin
        sigmoid_table2_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln167_10_fu_1799_p2 = (13'd512 + select_ln850_10_fu_1787_p3);

assign add_ln167_11_fu_1932_p2 = (13'd512 + select_ln850_11_fu_1920_p3);

assign add_ln167_12_fu_2065_p2 = (13'd512 + select_ln850_12_fu_2053_p3);

assign add_ln167_13_fu_2198_p2 = (13'd512 + select_ln850_13_fu_2186_p3);

assign add_ln167_14_fu_2331_p2 = (13'd512 + select_ln850_14_fu_2319_p3);

assign add_ln167_15_fu_2464_p2 = (13'd512 + select_ln850_15_fu_2452_p3);

assign add_ln167_16_fu_475_p2 = (12'd512 + trunc_ln167_fu_465_p1);

assign add_ln167_17_fu_608_p2 = (12'd512 + trunc_ln167_1_fu_598_p1);

assign add_ln167_18_fu_741_p2 = (12'd512 + trunc_ln167_2_fu_731_p1);

assign add_ln167_19_fu_874_p2 = (12'd512 + trunc_ln167_3_fu_864_p1);

assign add_ln167_1_fu_602_p2 = (13'd512 + select_ln850_1_fu_590_p3);

assign add_ln167_20_fu_1007_p2 = (12'd512 + trunc_ln167_4_fu_997_p1);

assign add_ln167_21_fu_1140_p2 = (12'd512 + trunc_ln167_5_fu_1130_p1);

assign add_ln167_22_fu_1273_p2 = (12'd512 + trunc_ln167_6_fu_1263_p1);

assign add_ln167_23_fu_1406_p2 = (12'd512 + trunc_ln167_7_fu_1396_p1);

assign add_ln167_24_fu_1539_p2 = (12'd512 + trunc_ln167_8_fu_1529_p1);

assign add_ln167_25_fu_1672_p2 = (12'd512 + trunc_ln167_9_fu_1662_p1);

assign add_ln167_26_fu_1805_p2 = (12'd512 + trunc_ln167_10_fu_1795_p1);

assign add_ln167_27_fu_1938_p2 = (12'd512 + trunc_ln167_11_fu_1928_p1);

assign add_ln167_28_fu_2071_p2 = (12'd512 + trunc_ln167_12_fu_2061_p1);

assign add_ln167_29_fu_2204_p2 = (12'd512 + trunc_ln167_13_fu_2194_p1);

assign add_ln167_2_fu_735_p2 = (13'd512 + select_ln850_2_fu_723_p3);

assign add_ln167_30_fu_2337_p2 = (12'd512 + trunc_ln167_14_fu_2327_p1);

assign add_ln167_31_fu_2470_p2 = (12'd512 + trunc_ln167_15_fu_2460_p1);

assign add_ln167_3_fu_868_p2 = (13'd512 + select_ln850_3_fu_856_p3);

assign add_ln167_4_fu_1001_p2 = (13'd512 + select_ln850_4_fu_989_p3);

assign add_ln167_5_fu_1134_p2 = (13'd512 + select_ln850_5_fu_1122_p3);

assign add_ln167_6_fu_1267_p2 = (13'd512 + select_ln850_6_fu_1255_p3);

assign add_ln167_7_fu_1400_p2 = (13'd512 + select_ln850_7_fu_1388_p3);

assign add_ln167_8_fu_1533_p2 = (13'd512 + select_ln850_8_fu_1521_p3);

assign add_ln167_9_fu_1666_p2 = (13'd512 + select_ln850_9_fu_1654_p3);

assign add_ln167_fu_469_p2 = (13'd512 + select_ln850_fu_457_p3);

assign add_ln415_10_fu_3175_p2 = (zext_ln415_20_fu_3167_p1 + zext_ln708_10_fu_3155_p1);

assign add_ln415_11_fu_3237_p2 = (zext_ln415_22_fu_3229_p1 + zext_ln708_11_fu_3217_p1);

assign add_ln415_12_fu_3299_p2 = (zext_ln415_24_fu_3291_p1 + zext_ln708_12_fu_3279_p1);

assign add_ln415_13_fu_3361_p2 = (zext_ln415_26_fu_3353_p1 + zext_ln708_13_fu_3341_p1);

assign add_ln415_14_fu_3423_p2 = (zext_ln415_28_fu_3415_p1 + zext_ln708_14_fu_3403_p1);

assign add_ln415_15_fu_3485_p2 = (zext_ln415_30_fu_3477_p1 + zext_ln708_15_fu_3465_p1);

assign add_ln415_1_fu_2617_p2 = (zext_ln415_2_fu_2609_p1 + zext_ln708_1_fu_2597_p1);

assign add_ln415_2_fu_2679_p2 = (zext_ln415_4_fu_2671_p1 + zext_ln708_2_fu_2659_p1);

assign add_ln415_3_fu_2741_p2 = (zext_ln415_6_fu_2733_p1 + zext_ln708_3_fu_2721_p1);

assign add_ln415_4_fu_2803_p2 = (zext_ln415_8_fu_2795_p1 + zext_ln708_4_fu_2783_p1);

assign add_ln415_5_fu_2865_p2 = (zext_ln415_10_fu_2857_p1 + zext_ln708_5_fu_2845_p1);

assign add_ln415_6_fu_2927_p2 = (zext_ln415_12_fu_2919_p1 + zext_ln708_6_fu_2907_p1);

assign add_ln415_7_fu_2989_p2 = (zext_ln415_14_fu_2981_p1 + zext_ln708_7_fu_2969_p1);

assign add_ln415_8_fu_3051_p2 = (zext_ln415_16_fu_3043_p1 + zext_ln708_8_fu_3031_p1);

assign add_ln415_9_fu_3113_p2 = (zext_ln415_18_fu_3105_p1 + zext_ln708_9_fu_3093_p1);

assign add_ln415_fu_2555_p2 = (zext_ln415_fu_2547_p1 + zext_ln708_fu_2535_p1);

assign add_ln700_10_fu_1773_p2 = ($signed(13'd1) + $signed(sext_ln850_10_fu_1745_p1));

assign add_ln700_11_fu_1906_p2 = ($signed(13'd1) + $signed(sext_ln850_11_fu_1878_p1));

assign add_ln700_12_fu_2039_p2 = ($signed(13'd1) + $signed(sext_ln850_12_fu_2011_p1));

assign add_ln700_13_fu_2172_p2 = ($signed(13'd1) + $signed(sext_ln850_13_fu_2144_p1));

assign add_ln700_14_fu_2305_p2 = ($signed(13'd1) + $signed(sext_ln850_14_fu_2277_p1));

assign add_ln700_15_fu_2438_p2 = ($signed(13'd1) + $signed(sext_ln850_15_fu_2410_p1));

assign add_ln700_1_fu_576_p2 = ($signed(13'd1) + $signed(sext_ln850_1_fu_548_p1));

assign add_ln700_2_fu_709_p2 = ($signed(13'd1) + $signed(sext_ln850_2_fu_681_p1));

assign add_ln700_3_fu_842_p2 = ($signed(13'd1) + $signed(sext_ln850_3_fu_814_p1));

assign add_ln700_4_fu_975_p2 = ($signed(13'd1) + $signed(sext_ln850_4_fu_947_p1));

assign add_ln700_5_fu_1108_p2 = ($signed(13'd1) + $signed(sext_ln850_5_fu_1080_p1));

assign add_ln700_6_fu_1241_p2 = ($signed(13'd1) + $signed(sext_ln850_6_fu_1213_p1));

assign add_ln700_7_fu_1374_p2 = ($signed(13'd1) + $signed(sext_ln850_7_fu_1346_p1));

assign add_ln700_8_fu_1507_p2 = ($signed(13'd1) + $signed(sext_ln850_8_fu_1479_p1));

assign add_ln700_9_fu_1640_p2 = ($signed(13'd1) + $signed(sext_ln850_9_fu_1612_p1));

assign add_ln700_fu_443_p2 = ($signed(13'd1) + $signed(sext_ln850_fu_415_p1));

assign add_ln746_10_fu_3181_p2 = (tmp_42_fu_3145_p4 + zext_ln415_21_fu_3171_p1);

assign add_ln746_11_fu_3243_p2 = (tmp_43_fu_3207_p4 + zext_ln415_23_fu_3233_p1);

assign add_ln746_12_fu_3305_p2 = (tmp_44_fu_3269_p4 + zext_ln415_25_fu_3295_p1);

assign add_ln746_13_fu_3367_p2 = (tmp_45_fu_3331_p4 + zext_ln415_27_fu_3357_p1);

assign add_ln746_14_fu_3429_p2 = (tmp_46_fu_3393_p4 + zext_ln415_29_fu_3419_p1);

assign add_ln746_15_fu_3491_p2 = (tmp_47_fu_3455_p4 + zext_ln415_31_fu_3481_p1);

assign add_ln746_1_fu_2623_p2 = (tmp_15_fu_2587_p4 + zext_ln415_3_fu_2613_p1);

assign add_ln746_2_fu_2685_p2 = (tmp_25_fu_2649_p4 + zext_ln415_5_fu_2675_p1);

assign add_ln746_3_fu_2747_p2 = (tmp_33_fu_2711_p4 + zext_ln415_7_fu_2737_p1);

assign add_ln746_4_fu_2809_p2 = (tmp_36_fu_2773_p4 + zext_ln415_9_fu_2799_p1);

assign add_ln746_5_fu_2871_p2 = (tmp_37_fu_2835_p4 + zext_ln415_11_fu_2861_p1);

assign add_ln746_6_fu_2933_p2 = (tmp_38_fu_2897_p4 + zext_ln415_13_fu_2923_p1);

assign add_ln746_7_fu_2995_p2 = (tmp_39_fu_2959_p4 + zext_ln415_15_fu_2985_p1);

assign add_ln746_8_fu_3057_p2 = (tmp_40_fu_3021_p4 + zext_ln415_17_fu_3047_p1);

assign add_ln746_9_fu_3119_p2 = (tmp_41_fu_3083_p4 + zext_ln415_19_fu_3109_p1);

assign add_ln746_fu_2561_p2 = (tmp_s_fu_2525_p4 + zext_ln415_1_fu_2551_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = zext_ln340_fu_2583_p1;

assign ap_return_1 = zext_ln340_1_fu_2645_p1;

assign ap_return_10 = zext_ln340_10_fu_3203_p1;

assign ap_return_11 = zext_ln340_11_fu_3265_p1;

assign ap_return_12 = zext_ln340_12_fu_3327_p1;

assign ap_return_13 = zext_ln340_13_fu_3389_p1;

assign ap_return_14 = zext_ln340_14_fu_3451_p1;

assign ap_return_15 = zext_ln340_15_fu_3513_p1;

assign ap_return_2 = zext_ln340_2_fu_2707_p1;

assign ap_return_3 = zext_ln340_3_fu_2769_p1;

assign ap_return_4 = zext_ln340_4_fu_2831_p1;

assign ap_return_5 = zext_ln340_5_fu_2893_p1;

assign ap_return_6 = zext_ln340_6_fu_2955_p1;

assign ap_return_7 = zext_ln340_7_fu_3017_p1;

assign ap_return_8 = zext_ln340_8_fu_3079_p1;

assign ap_return_9 = zext_ln340_9_fu_3141_p1;

assign icmp_ln169_10_fu_1841_p2 = ((tmp_73_fu_1831_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_11_fu_1974_p2 = ((tmp_77_fu_1964_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_12_fu_2107_p2 = ((tmp_81_fu_2097_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_13_fu_2240_p2 = ((tmp_85_fu_2230_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_14_fu_2373_p2 = ((tmp_89_fu_2363_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_15_fu_2506_p2 = ((tmp_93_fu_2496_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_644_p2 = ((tmp_13_fu_634_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_777_p2 = ((tmp_23_fu_767_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_910_p2 = ((tmp_32_fu_900_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_1043_p2 = ((tmp_49_fu_1033_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_1176_p2 = ((tmp_53_fu_1166_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_1309_p2 = ((tmp_57_fu_1299_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_1442_p2 = ((tmp_61_fu_1432_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_8_fu_1575_p2 = ((tmp_65_fu_1565_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_9_fu_1708_p2 = ((tmp_69_fu_1698_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_511_p2 = ((tmp_4_fu_501_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_10_fu_1749_p2 = (($signed(shl_ln1118_s_fu_1727_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_11_fu_1882_p2 = (($signed(shl_ln1118_10_fu_1860_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_12_fu_2015_p2 = (($signed(shl_ln1118_11_fu_1993_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_13_fu_2148_p2 = (($signed(shl_ln1118_12_fu_2126_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_14_fu_2281_p2 = (($signed(shl_ln1118_13_fu_2259_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_15_fu_2414_p2 = (($signed(shl_ln1118_14_fu_2392_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_1_fu_552_p2 = (($signed(shl_ln1118_1_fu_530_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_2_fu_685_p2 = (($signed(shl_ln1118_2_fu_663_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_3_fu_818_p2 = (($signed(shl_ln1118_3_fu_796_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_4_fu_951_p2 = (($signed(shl_ln1118_4_fu_929_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_5_fu_1084_p2 = (($signed(shl_ln1118_5_fu_1062_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_6_fu_1217_p2 = (($signed(shl_ln1118_6_fu_1195_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_7_fu_1350_p2 = (($signed(shl_ln1118_7_fu_1328_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_8_fu_1483_p2 = (($signed(shl_ln1118_8_fu_1461_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_9_fu_1616_p2 = (($signed(shl_ln1118_9_fu_1594_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_419_p2 = (($signed(shl_ln_fu_397_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1767_p2 = ((p_Result_2_s_fu_1759_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1900_p2 = ((p_Result_2_10_fu_1892_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_12_fu_2033_p2 = ((p_Result_2_11_fu_2025_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_13_fu_2166_p2 = ((p_Result_2_12_fu_2158_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_14_fu_2299_p2 = ((p_Result_2_13_fu_2291_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_15_fu_2432_p2 = ((p_Result_2_14_fu_2424_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_570_p2 = ((p_Result_2_1_fu_562_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_703_p2 = ((p_Result_2_2_fu_695_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_836_p2 = ((p_Result_2_3_fu_828_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_969_p2 = ((p_Result_2_4_fu_961_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1102_p2 = ((p_Result_2_5_fu_1094_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_1235_p2 = ((p_Result_2_6_fu_1227_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_1368_p2 = ((p_Result_2_7_fu_1360_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1501_p2 = ((p_Result_2_8_fu_1493_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1634_p2 = ((p_Result_2_9_fu_1626_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_437_p2 = ((p_Result_2_fu_429_p3 == 10'd0) ? 1'b1 : 1'b0);

assign p_Result_2_10_fu_1892_p3 = {{trunc_ln851_11_fu_1888_p1}, {6'd0}};

assign p_Result_2_11_fu_2025_p3 = {{trunc_ln851_12_fu_2021_p1}, {6'd0}};

assign p_Result_2_12_fu_2158_p3 = {{trunc_ln851_13_fu_2154_p1}, {6'd0}};

assign p_Result_2_13_fu_2291_p3 = {{trunc_ln851_14_fu_2287_p1}, {6'd0}};

assign p_Result_2_14_fu_2424_p3 = {{trunc_ln851_15_fu_2420_p1}, {6'd0}};

assign p_Result_2_1_fu_562_p3 = {{trunc_ln851_1_fu_558_p1}, {6'd0}};

assign p_Result_2_2_fu_695_p3 = {{trunc_ln851_2_fu_691_p1}, {6'd0}};

assign p_Result_2_3_fu_828_p3 = {{trunc_ln851_3_fu_824_p1}, {6'd0}};

assign p_Result_2_4_fu_961_p3 = {{trunc_ln851_4_fu_957_p1}, {6'd0}};

assign p_Result_2_5_fu_1094_p3 = {{trunc_ln851_5_fu_1090_p1}, {6'd0}};

assign p_Result_2_6_fu_1227_p3 = {{trunc_ln851_6_fu_1223_p1}, {6'd0}};

assign p_Result_2_7_fu_1360_p3 = {{trunc_ln851_7_fu_1356_p1}, {6'd0}};

assign p_Result_2_8_fu_1493_p3 = {{trunc_ln851_8_fu_1489_p1}, {6'd0}};

assign p_Result_2_9_fu_1626_p3 = {{trunc_ln851_9_fu_1622_p1}, {6'd0}};

assign p_Result_2_fu_429_p3 = {{trunc_ln851_fu_425_p1}, {6'd0}};

assign p_Result_2_s_fu_1759_p3 = {{trunc_ln851_10_fu_1755_p1}, {6'd0}};

assign select_ln168_10_fu_1819_p3 = ((tmp_72_fu_1811_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_26_fu_1805_p2);

assign select_ln168_11_fu_1952_p3 = ((tmp_76_fu_1944_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_27_fu_1938_p2);

assign select_ln168_12_fu_2085_p3 = ((tmp_80_fu_2077_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_28_fu_2071_p2);

assign select_ln168_13_fu_2218_p3 = ((tmp_84_fu_2210_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_29_fu_2204_p2);

assign select_ln168_14_fu_2351_p3 = ((tmp_88_fu_2343_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_30_fu_2337_p2);

assign select_ln168_15_fu_2484_p3 = ((tmp_92_fu_2476_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_31_fu_2470_p2);

assign select_ln168_1_fu_622_p3 = ((tmp_11_fu_614_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_17_fu_608_p2);

assign select_ln168_2_fu_755_p3 = ((tmp_21_fu_747_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_18_fu_741_p2);

assign select_ln168_3_fu_888_p3 = ((tmp_31_fu_880_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_19_fu_874_p2);

assign select_ln168_4_fu_1021_p3 = ((tmp_48_fu_1013_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_20_fu_1007_p2);

assign select_ln168_5_fu_1154_p3 = ((tmp_52_fu_1146_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_21_fu_1140_p2);

assign select_ln168_6_fu_1287_p3 = ((tmp_56_fu_1279_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_22_fu_1273_p2);

assign select_ln168_7_fu_1420_p3 = ((tmp_60_fu_1412_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_23_fu_1406_p2);

assign select_ln168_8_fu_1553_p3 = ((tmp_64_fu_1545_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_24_fu_1539_p2);

assign select_ln168_9_fu_1686_p3 = ((tmp_68_fu_1678_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_25_fu_1672_p2);

assign select_ln168_fu_489_p3 = ((tmp_2_fu_481_p3[0:0] === 1'b1) ? 12'd0 : add_ln167_16_fu_475_p2);

assign select_ln169_10_fu_1847_p3 = ((icmp_ln169_10_fu_1841_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_10_fu_1827_p1);

assign select_ln169_11_fu_1980_p3 = ((icmp_ln169_11_fu_1974_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_11_fu_1960_p1);

assign select_ln169_12_fu_2113_p3 = ((icmp_ln169_12_fu_2107_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_12_fu_2093_p1);

assign select_ln169_13_fu_2246_p3 = ((icmp_ln169_13_fu_2240_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_13_fu_2226_p1);

assign select_ln169_14_fu_2379_p3 = ((icmp_ln169_14_fu_2373_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_14_fu_2359_p1);

assign select_ln169_15_fu_2512_p3 = ((icmp_ln169_15_fu_2506_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_15_fu_2492_p1);

assign select_ln169_1_fu_650_p3 = ((icmp_ln169_1_fu_644_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_1_fu_630_p1);

assign select_ln169_2_fu_783_p3 = ((icmp_ln169_2_fu_777_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_2_fu_763_p1);

assign select_ln169_3_fu_916_p3 = ((icmp_ln169_3_fu_910_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_3_fu_896_p1);

assign select_ln169_4_fu_1049_p3 = ((icmp_ln169_4_fu_1043_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_4_fu_1029_p1);

assign select_ln169_5_fu_1182_p3 = ((icmp_ln169_5_fu_1176_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_5_fu_1162_p1);

assign select_ln169_6_fu_1315_p3 = ((icmp_ln169_6_fu_1309_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_6_fu_1295_p1);

assign select_ln169_7_fu_1448_p3 = ((icmp_ln169_7_fu_1442_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_7_fu_1428_p1);

assign select_ln169_8_fu_1581_p3 = ((icmp_ln169_8_fu_1575_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_8_fu_1561_p1);

assign select_ln169_9_fu_1714_p3 = ((icmp_ln169_9_fu_1708_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_9_fu_1694_p1);

assign select_ln169_fu_517_p3 = ((icmp_ln169_fu_511_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln168_fu_497_p1);

assign select_ln340_10_fu_3195_p3 = ((tmp_75_fu_3187_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_10_fu_3181_p2);

assign select_ln340_11_fu_3257_p3 = ((tmp_79_fu_3249_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_11_fu_3243_p2);

assign select_ln340_12_fu_3319_p3 = ((tmp_83_fu_3311_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_12_fu_3305_p2);

assign select_ln340_13_fu_3381_p3 = ((tmp_87_fu_3373_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_13_fu_3367_p2);

assign select_ln340_14_fu_3443_p3 = ((tmp_91_fu_3435_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_14_fu_3429_p2);

assign select_ln340_15_fu_3505_p3 = ((tmp_95_fu_3497_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_15_fu_3491_p2);

assign select_ln340_1_fu_2637_p3 = ((tmp_19_fu_2629_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_1_fu_2623_p2);

assign select_ln340_2_fu_2699_p3 = ((tmp_29_fu_2691_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_2_fu_2685_p2);

assign select_ln340_3_fu_2761_p3 = ((tmp_35_fu_2753_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_3_fu_2747_p2);

assign select_ln340_4_fu_2823_p3 = ((tmp_51_fu_2815_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_4_fu_2809_p2);

assign select_ln340_5_fu_2885_p3 = ((tmp_55_fu_2877_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_5_fu_2871_p2);

assign select_ln340_6_fu_2947_p3 = ((tmp_59_fu_2939_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_6_fu_2933_p2);

assign select_ln340_7_fu_3009_p3 = ((tmp_63_fu_3001_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_7_fu_2995_p2);

assign select_ln340_8_fu_3071_p3 = ((tmp_67_fu_3063_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_8_fu_3057_p2);

assign select_ln340_9_fu_3133_p3 = ((tmp_71_fu_3125_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_9_fu_3119_p2);

assign select_ln340_fu_2575_p3 = ((tmp_8_fu_2567_p3[0:0] === 1'b1) ? 4'd15 : add_ln746_fu_2561_p2);

assign select_ln850_10_fu_1787_p3 = ((icmp_ln850_10_fu_1749_p2[0:0] === 1'b1) ? select_ln851_10_fu_1779_p3 : sext_ln850_10_fu_1745_p1);

assign select_ln850_11_fu_1920_p3 = ((icmp_ln850_11_fu_1882_p2[0:0] === 1'b1) ? select_ln851_11_fu_1912_p3 : sext_ln850_11_fu_1878_p1);

assign select_ln850_12_fu_2053_p3 = ((icmp_ln850_12_fu_2015_p2[0:0] === 1'b1) ? select_ln851_12_fu_2045_p3 : sext_ln850_12_fu_2011_p1);

assign select_ln850_13_fu_2186_p3 = ((icmp_ln850_13_fu_2148_p2[0:0] === 1'b1) ? select_ln851_13_fu_2178_p3 : sext_ln850_13_fu_2144_p1);

assign select_ln850_14_fu_2319_p3 = ((icmp_ln850_14_fu_2281_p2[0:0] === 1'b1) ? select_ln851_14_fu_2311_p3 : sext_ln850_14_fu_2277_p1);

assign select_ln850_15_fu_2452_p3 = ((icmp_ln850_15_fu_2414_p2[0:0] === 1'b1) ? select_ln851_15_fu_2444_p3 : sext_ln850_15_fu_2410_p1);

assign select_ln850_1_fu_590_p3 = ((icmp_ln850_1_fu_552_p2[0:0] === 1'b1) ? select_ln851_1_fu_582_p3 : sext_ln850_1_fu_548_p1);

assign select_ln850_2_fu_723_p3 = ((icmp_ln850_2_fu_685_p2[0:0] === 1'b1) ? select_ln851_2_fu_715_p3 : sext_ln850_2_fu_681_p1);

assign select_ln850_3_fu_856_p3 = ((icmp_ln850_3_fu_818_p2[0:0] === 1'b1) ? select_ln851_3_fu_848_p3 : sext_ln850_3_fu_814_p1);

assign select_ln850_4_fu_989_p3 = ((icmp_ln850_4_fu_951_p2[0:0] === 1'b1) ? select_ln851_4_fu_981_p3 : sext_ln850_4_fu_947_p1);

assign select_ln850_5_fu_1122_p3 = ((icmp_ln850_5_fu_1084_p2[0:0] === 1'b1) ? select_ln851_5_fu_1114_p3 : sext_ln850_5_fu_1080_p1);

assign select_ln850_6_fu_1255_p3 = ((icmp_ln850_6_fu_1217_p2[0:0] === 1'b1) ? select_ln851_6_fu_1247_p3 : sext_ln850_6_fu_1213_p1);

assign select_ln850_7_fu_1388_p3 = ((icmp_ln850_7_fu_1350_p2[0:0] === 1'b1) ? select_ln851_7_fu_1380_p3 : sext_ln850_7_fu_1346_p1);

assign select_ln850_8_fu_1521_p3 = ((icmp_ln850_8_fu_1483_p2[0:0] === 1'b1) ? select_ln851_8_fu_1513_p3 : sext_ln850_8_fu_1479_p1);

assign select_ln850_9_fu_1654_p3 = ((icmp_ln850_9_fu_1616_p2[0:0] === 1'b1) ? select_ln851_9_fu_1646_p3 : sext_ln850_9_fu_1612_p1);

assign select_ln850_fu_457_p3 = ((icmp_ln850_fu_419_p2[0:0] === 1'b1) ? select_ln851_fu_449_p3 : sext_ln850_fu_415_p1);

assign select_ln851_10_fu_1779_p3 = ((icmp_ln851_10_fu_1767_p2[0:0] === 1'b1) ? sext_ln850_10_fu_1745_p1 : add_ln700_10_fu_1773_p2);

assign select_ln851_11_fu_1912_p3 = ((icmp_ln851_11_fu_1900_p2[0:0] === 1'b1) ? sext_ln850_11_fu_1878_p1 : add_ln700_11_fu_1906_p2);

assign select_ln851_12_fu_2045_p3 = ((icmp_ln851_12_fu_2033_p2[0:0] === 1'b1) ? sext_ln850_12_fu_2011_p1 : add_ln700_12_fu_2039_p2);

assign select_ln851_13_fu_2178_p3 = ((icmp_ln851_13_fu_2166_p2[0:0] === 1'b1) ? sext_ln850_13_fu_2144_p1 : add_ln700_13_fu_2172_p2);

assign select_ln851_14_fu_2311_p3 = ((icmp_ln851_14_fu_2299_p2[0:0] === 1'b1) ? sext_ln850_14_fu_2277_p1 : add_ln700_14_fu_2305_p2);

assign select_ln851_15_fu_2444_p3 = ((icmp_ln851_15_fu_2432_p2[0:0] === 1'b1) ? sext_ln850_15_fu_2410_p1 : add_ln700_15_fu_2438_p2);

assign select_ln851_1_fu_582_p3 = ((icmp_ln851_1_fu_570_p2[0:0] === 1'b1) ? sext_ln850_1_fu_548_p1 : add_ln700_1_fu_576_p2);

assign select_ln851_2_fu_715_p3 = ((icmp_ln851_2_fu_703_p2[0:0] === 1'b1) ? sext_ln850_2_fu_681_p1 : add_ln700_2_fu_709_p2);

assign select_ln851_3_fu_848_p3 = ((icmp_ln851_3_fu_836_p2[0:0] === 1'b1) ? sext_ln850_3_fu_814_p1 : add_ln700_3_fu_842_p2);

assign select_ln851_4_fu_981_p3 = ((icmp_ln851_4_fu_969_p2[0:0] === 1'b1) ? sext_ln850_4_fu_947_p1 : add_ln700_4_fu_975_p2);

assign select_ln851_5_fu_1114_p3 = ((icmp_ln851_5_fu_1102_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1080_p1 : add_ln700_5_fu_1108_p2);

assign select_ln851_6_fu_1247_p3 = ((icmp_ln851_6_fu_1235_p2[0:0] === 1'b1) ? sext_ln850_6_fu_1213_p1 : add_ln700_6_fu_1241_p2);

assign select_ln851_7_fu_1380_p3 = ((icmp_ln851_7_fu_1368_p2[0:0] === 1'b1) ? sext_ln850_7_fu_1346_p1 : add_ln700_7_fu_1374_p2);

assign select_ln851_8_fu_1513_p3 = ((icmp_ln851_8_fu_1501_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1479_p1 : add_ln700_8_fu_1507_p2);

assign select_ln851_9_fu_1646_p3 = ((icmp_ln851_9_fu_1634_p2[0:0] === 1'b1) ? sext_ln850_9_fu_1612_p1 : add_ln700_9_fu_1640_p2);

assign select_ln851_fu_449_p3 = ((icmp_ln851_fu_437_p2[0:0] === 1'b1) ? sext_ln850_fu_415_p1 : add_ln700_fu_443_p2);

assign sext_ln850_10_fu_1745_p1 = $signed(tmp_20_fu_1735_p4);

assign sext_ln850_11_fu_1878_p1 = $signed(tmp_22_fu_1868_p4);

assign sext_ln850_12_fu_2011_p1 = $signed(tmp_24_fu_2001_p4);

assign sext_ln850_13_fu_2144_p1 = $signed(tmp_26_fu_2134_p4);

assign sext_ln850_14_fu_2277_p1 = $signed(tmp_28_fu_2267_p4);

assign sext_ln850_15_fu_2410_p1 = $signed(tmp_30_fu_2400_p4);

assign sext_ln850_1_fu_548_p1 = $signed(tmp_3_fu_538_p4);

assign sext_ln850_2_fu_681_p1 = $signed(tmp_5_fu_671_p4);

assign sext_ln850_3_fu_814_p1 = $signed(tmp_7_fu_804_p4);

assign sext_ln850_4_fu_947_p1 = $signed(tmp_9_fu_937_p4);

assign sext_ln850_5_fu_1080_p1 = $signed(tmp_10_fu_1070_p4);

assign sext_ln850_6_fu_1213_p1 = $signed(tmp_12_fu_1203_p4);

assign sext_ln850_7_fu_1346_p1 = $signed(tmp_14_fu_1336_p4);

assign sext_ln850_8_fu_1479_p1 = $signed(tmp_16_fu_1469_p4);

assign sext_ln850_9_fu_1612_p1 = $signed(tmp_18_fu_1602_p4);

assign sext_ln850_fu_415_p1 = $signed(tmp_1_fu_405_p4);

assign shl_ln1118_10_fu_1860_p3 = {{data_11_V_read}, {10'd0}};

assign shl_ln1118_11_fu_1993_p3 = {{data_12_V_read}, {10'd0}};

assign shl_ln1118_12_fu_2126_p3 = {{data_13_V_read}, {10'd0}};

assign shl_ln1118_13_fu_2259_p3 = {{data_14_V_read}, {10'd0}};

assign shl_ln1118_14_fu_2392_p3 = {{data_15_V_read}, {10'd0}};

assign shl_ln1118_1_fu_530_p3 = {{data_1_V_read}, {10'd0}};

assign shl_ln1118_2_fu_663_p3 = {{data_2_V_read}, {10'd0}};

assign shl_ln1118_3_fu_796_p3 = {{data_3_V_read}, {10'd0}};

assign shl_ln1118_4_fu_929_p3 = {{data_4_V_read}, {10'd0}};

assign shl_ln1118_5_fu_1062_p3 = {{data_5_V_read}, {10'd0}};

assign shl_ln1118_6_fu_1195_p3 = {{data_6_V_read}, {10'd0}};

assign shl_ln1118_7_fu_1328_p3 = {{data_7_V_read}, {10'd0}};

assign shl_ln1118_8_fu_1461_p3 = {{data_8_V_read}, {10'd0}};

assign shl_ln1118_9_fu_1594_p3 = {{data_9_V_read}, {10'd0}};

assign shl_ln1118_s_fu_1727_p3 = {{data_10_V_read}, {10'd0}};

assign shl_ln_fu_397_p3 = {{data_0_V_read}, {10'd0}};

assign sigmoid_table2_address0 = zext_ln779_fu_525_p1;

assign sigmoid_table2_address1 = zext_ln779_1_fu_658_p1;

assign sigmoid_table2_address10 = zext_ln779_10_fu_1855_p1;

assign sigmoid_table2_address11 = zext_ln779_11_fu_1988_p1;

assign sigmoid_table2_address12 = zext_ln779_12_fu_2121_p1;

assign sigmoid_table2_address13 = zext_ln779_13_fu_2254_p1;

assign sigmoid_table2_address14 = zext_ln779_14_fu_2387_p1;

assign sigmoid_table2_address15 = zext_ln779_15_fu_2520_p1;

assign sigmoid_table2_address2 = zext_ln779_2_fu_791_p1;

assign sigmoid_table2_address3 = zext_ln779_3_fu_924_p1;

assign sigmoid_table2_address4 = zext_ln779_4_fu_1057_p1;

assign sigmoid_table2_address5 = zext_ln779_5_fu_1190_p1;

assign sigmoid_table2_address6 = zext_ln779_6_fu_1323_p1;

assign sigmoid_table2_address7 = zext_ln779_7_fu_1456_p1;

assign sigmoid_table2_address8 = zext_ln779_8_fu_1589_p1;

assign sigmoid_table2_address9 = zext_ln779_9_fu_1722_p1;

assign tmp_10_fu_1070_p4 = {{data_5_V_read[15:4]}};

assign tmp_11_fu_614_p3 = add_ln167_1_fu_602_p2[32'd12];

assign tmp_12_fu_1203_p4 = {{data_6_V_read[15:4]}};

assign tmp_13_fu_634_p4 = {{select_ln168_1_fu_622_p3[11:10]}};

assign tmp_14_fu_1336_p4 = {{data_7_V_read[15:4]}};

assign tmp_15_fu_2587_p4 = {{sigmoid_table2_q1[9:6]}};

assign tmp_16_fu_1469_p4 = {{data_8_V_read[15:4]}};

assign tmp_17_fu_2601_p3 = sigmoid_table2_q1[32'd5];

assign tmp_18_fu_1602_p4 = {{data_9_V_read[15:4]}};

assign tmp_19_fu_2629_p3 = add_ln415_1_fu_2617_p2[32'd4];

assign tmp_1_fu_405_p4 = {{data_0_V_read[15:4]}};

assign tmp_20_fu_1735_p4 = {{data_10_V_read[15:4]}};

assign tmp_21_fu_747_p3 = add_ln167_2_fu_735_p2[32'd12];

assign tmp_22_fu_1868_p4 = {{data_11_V_read[15:4]}};

assign tmp_23_fu_767_p4 = {{select_ln168_2_fu_755_p3[11:10]}};

assign tmp_24_fu_2001_p4 = {{data_12_V_read[15:4]}};

assign tmp_25_fu_2649_p4 = {{sigmoid_table2_q2[9:6]}};

assign tmp_26_fu_2134_p4 = {{data_13_V_read[15:4]}};

assign tmp_27_fu_2663_p3 = sigmoid_table2_q2[32'd5];

assign tmp_28_fu_2267_p4 = {{data_14_V_read[15:4]}};

assign tmp_29_fu_2691_p3 = add_ln415_2_fu_2679_p2[32'd4];

assign tmp_2_fu_481_p3 = add_ln167_fu_469_p2[32'd12];

assign tmp_30_fu_2400_p4 = {{data_15_V_read[15:4]}};

assign tmp_31_fu_880_p3 = add_ln167_3_fu_868_p2[32'd12];

assign tmp_32_fu_900_p4 = {{select_ln168_3_fu_888_p3[11:10]}};

assign tmp_33_fu_2711_p4 = {{sigmoid_table2_q3[9:6]}};

assign tmp_34_fu_2725_p3 = sigmoid_table2_q3[32'd5];

assign tmp_35_fu_2753_p3 = add_ln415_3_fu_2741_p2[32'd4];

assign tmp_36_fu_2773_p4 = {{sigmoid_table2_q4[9:6]}};

assign tmp_37_fu_2835_p4 = {{sigmoid_table2_q5[9:6]}};

assign tmp_38_fu_2897_p4 = {{sigmoid_table2_q6[9:6]}};

assign tmp_39_fu_2959_p4 = {{sigmoid_table2_q7[9:6]}};

assign tmp_3_fu_538_p4 = {{data_1_V_read[15:4]}};

assign tmp_40_fu_3021_p4 = {{sigmoid_table2_q8[9:6]}};

assign tmp_41_fu_3083_p4 = {{sigmoid_table2_q9[9:6]}};

assign tmp_42_fu_3145_p4 = {{sigmoid_table2_q10[9:6]}};

assign tmp_43_fu_3207_p4 = {{sigmoid_table2_q11[9:6]}};

assign tmp_44_fu_3269_p4 = {{sigmoid_table2_q12[9:6]}};

assign tmp_45_fu_3331_p4 = {{sigmoid_table2_q13[9:6]}};

assign tmp_46_fu_3393_p4 = {{sigmoid_table2_q14[9:6]}};

assign tmp_47_fu_3455_p4 = {{sigmoid_table2_q15[9:6]}};

assign tmp_48_fu_1013_p3 = add_ln167_4_fu_1001_p2[32'd12];

assign tmp_49_fu_1033_p4 = {{select_ln168_4_fu_1021_p3[11:10]}};

assign tmp_4_fu_501_p4 = {{select_ln168_fu_489_p3[11:10]}};

assign tmp_50_fu_2787_p3 = sigmoid_table2_q4[32'd5];

assign tmp_51_fu_2815_p3 = add_ln415_4_fu_2803_p2[32'd4];

assign tmp_52_fu_1146_p3 = add_ln167_5_fu_1134_p2[32'd12];

assign tmp_53_fu_1166_p4 = {{select_ln168_5_fu_1154_p3[11:10]}};

assign tmp_54_fu_2849_p3 = sigmoid_table2_q5[32'd5];

assign tmp_55_fu_2877_p3 = add_ln415_5_fu_2865_p2[32'd4];

assign tmp_56_fu_1279_p3 = add_ln167_6_fu_1267_p2[32'd12];

assign tmp_57_fu_1299_p4 = {{select_ln168_6_fu_1287_p3[11:10]}};

assign tmp_58_fu_2911_p3 = sigmoid_table2_q6[32'd5];

assign tmp_59_fu_2939_p3 = add_ln415_6_fu_2927_p2[32'd4];

assign tmp_5_fu_671_p4 = {{data_2_V_read[15:4]}};

assign tmp_60_fu_1412_p3 = add_ln167_7_fu_1400_p2[32'd12];

assign tmp_61_fu_1432_p4 = {{select_ln168_7_fu_1420_p3[11:10]}};

assign tmp_62_fu_2973_p3 = sigmoid_table2_q7[32'd5];

assign tmp_63_fu_3001_p3 = add_ln415_7_fu_2989_p2[32'd4];

assign tmp_64_fu_1545_p3 = add_ln167_8_fu_1533_p2[32'd12];

assign tmp_65_fu_1565_p4 = {{select_ln168_8_fu_1553_p3[11:10]}};

assign tmp_66_fu_3035_p3 = sigmoid_table2_q8[32'd5];

assign tmp_67_fu_3063_p3 = add_ln415_8_fu_3051_p2[32'd4];

assign tmp_68_fu_1678_p3 = add_ln167_9_fu_1666_p2[32'd12];

assign tmp_69_fu_1698_p4 = {{select_ln168_9_fu_1686_p3[11:10]}};

assign tmp_6_fu_2539_p3 = sigmoid_table2_q0[32'd5];

assign tmp_70_fu_3097_p3 = sigmoid_table2_q9[32'd5];

assign tmp_71_fu_3125_p3 = add_ln415_9_fu_3113_p2[32'd4];

assign tmp_72_fu_1811_p3 = add_ln167_10_fu_1799_p2[32'd12];

assign tmp_73_fu_1831_p4 = {{select_ln168_10_fu_1819_p3[11:10]}};

assign tmp_74_fu_3159_p3 = sigmoid_table2_q10[32'd5];

assign tmp_75_fu_3187_p3 = add_ln415_10_fu_3175_p2[32'd4];

assign tmp_76_fu_1944_p3 = add_ln167_11_fu_1932_p2[32'd12];

assign tmp_77_fu_1964_p4 = {{select_ln168_11_fu_1952_p3[11:10]}};

assign tmp_78_fu_3221_p3 = sigmoid_table2_q11[32'd5];

assign tmp_79_fu_3249_p3 = add_ln415_11_fu_3237_p2[32'd4];

assign tmp_7_fu_804_p4 = {{data_3_V_read[15:4]}};

assign tmp_80_fu_2077_p3 = add_ln167_12_fu_2065_p2[32'd12];

assign tmp_81_fu_2097_p4 = {{select_ln168_12_fu_2085_p3[11:10]}};

assign tmp_82_fu_3283_p3 = sigmoid_table2_q12[32'd5];

assign tmp_83_fu_3311_p3 = add_ln415_12_fu_3299_p2[32'd4];

assign tmp_84_fu_2210_p3 = add_ln167_13_fu_2198_p2[32'd12];

assign tmp_85_fu_2230_p4 = {{select_ln168_13_fu_2218_p3[11:10]}};

assign tmp_86_fu_3345_p3 = sigmoid_table2_q13[32'd5];

assign tmp_87_fu_3373_p3 = add_ln415_13_fu_3361_p2[32'd4];

assign tmp_88_fu_2343_p3 = add_ln167_14_fu_2331_p2[32'd12];

assign tmp_89_fu_2363_p4 = {{select_ln168_14_fu_2351_p3[11:10]}};

assign tmp_8_fu_2567_p3 = add_ln415_fu_2555_p2[32'd4];

assign tmp_90_fu_3407_p3 = sigmoid_table2_q14[32'd5];

assign tmp_91_fu_3435_p3 = add_ln415_14_fu_3423_p2[32'd4];

assign tmp_92_fu_2476_p3 = add_ln167_15_fu_2464_p2[32'd12];

assign tmp_93_fu_2496_p4 = {{select_ln168_15_fu_2484_p3[11:10]}};

assign tmp_94_fu_3469_p3 = sigmoid_table2_q15[32'd5];

assign tmp_95_fu_3497_p3 = add_ln415_15_fu_3485_p2[32'd4];

assign tmp_9_fu_937_p4 = {{data_4_V_read[15:4]}};

assign tmp_s_fu_2525_p4 = {{sigmoid_table2_q0[9:6]}};

assign trunc_ln167_10_fu_1795_p1 = select_ln850_10_fu_1787_p3[11:0];

assign trunc_ln167_11_fu_1928_p1 = select_ln850_11_fu_1920_p3[11:0];

assign trunc_ln167_12_fu_2061_p1 = select_ln850_12_fu_2053_p3[11:0];

assign trunc_ln167_13_fu_2194_p1 = select_ln850_13_fu_2186_p3[11:0];

assign trunc_ln167_14_fu_2327_p1 = select_ln850_14_fu_2319_p3[11:0];

assign trunc_ln167_15_fu_2460_p1 = select_ln850_15_fu_2452_p3[11:0];

assign trunc_ln167_1_fu_598_p1 = select_ln850_1_fu_590_p3[11:0];

assign trunc_ln167_2_fu_731_p1 = select_ln850_2_fu_723_p3[11:0];

assign trunc_ln167_3_fu_864_p1 = select_ln850_3_fu_856_p3[11:0];

assign trunc_ln167_4_fu_997_p1 = select_ln850_4_fu_989_p3[11:0];

assign trunc_ln167_5_fu_1130_p1 = select_ln850_5_fu_1122_p3[11:0];

assign trunc_ln167_6_fu_1263_p1 = select_ln850_6_fu_1255_p3[11:0];

assign trunc_ln167_7_fu_1396_p1 = select_ln850_7_fu_1388_p3[11:0];

assign trunc_ln167_8_fu_1529_p1 = select_ln850_8_fu_1521_p3[11:0];

assign trunc_ln167_9_fu_1662_p1 = select_ln850_9_fu_1654_p3[11:0];

assign trunc_ln167_fu_465_p1 = select_ln850_fu_457_p3[11:0];

assign trunc_ln168_10_fu_1827_p1 = select_ln168_10_fu_1819_p3[9:0];

assign trunc_ln168_11_fu_1960_p1 = select_ln168_11_fu_1952_p3[9:0];

assign trunc_ln168_12_fu_2093_p1 = select_ln168_12_fu_2085_p3[9:0];

assign trunc_ln168_13_fu_2226_p1 = select_ln168_13_fu_2218_p3[9:0];

assign trunc_ln168_14_fu_2359_p1 = select_ln168_14_fu_2351_p3[9:0];

assign trunc_ln168_15_fu_2492_p1 = select_ln168_15_fu_2484_p3[9:0];

assign trunc_ln168_1_fu_630_p1 = select_ln168_1_fu_622_p3[9:0];

assign trunc_ln168_2_fu_763_p1 = select_ln168_2_fu_755_p3[9:0];

assign trunc_ln168_3_fu_896_p1 = select_ln168_3_fu_888_p3[9:0];

assign trunc_ln168_4_fu_1029_p1 = select_ln168_4_fu_1021_p3[9:0];

assign trunc_ln168_5_fu_1162_p1 = select_ln168_5_fu_1154_p3[9:0];

assign trunc_ln168_6_fu_1295_p1 = select_ln168_6_fu_1287_p3[9:0];

assign trunc_ln168_7_fu_1428_p1 = select_ln168_7_fu_1420_p3[9:0];

assign trunc_ln168_8_fu_1561_p1 = select_ln168_8_fu_1553_p3[9:0];

assign trunc_ln168_9_fu_1694_p1 = select_ln168_9_fu_1686_p3[9:0];

assign trunc_ln168_fu_497_p1 = select_ln168_fu_489_p3[9:0];

assign trunc_ln851_10_fu_1755_p1 = data_10_V_read[3:0];

assign trunc_ln851_11_fu_1888_p1 = data_11_V_read[3:0];

assign trunc_ln851_12_fu_2021_p1 = data_12_V_read[3:0];

assign trunc_ln851_13_fu_2154_p1 = data_13_V_read[3:0];

assign trunc_ln851_14_fu_2287_p1 = data_14_V_read[3:0];

assign trunc_ln851_15_fu_2420_p1 = data_15_V_read[3:0];

assign trunc_ln851_1_fu_558_p1 = data_1_V_read[3:0];

assign trunc_ln851_2_fu_691_p1 = data_2_V_read[3:0];

assign trunc_ln851_3_fu_824_p1 = data_3_V_read[3:0];

assign trunc_ln851_4_fu_957_p1 = data_4_V_read[3:0];

assign trunc_ln851_5_fu_1090_p1 = data_5_V_read[3:0];

assign trunc_ln851_6_fu_1223_p1 = data_6_V_read[3:0];

assign trunc_ln851_7_fu_1356_p1 = data_7_V_read[3:0];

assign trunc_ln851_8_fu_1489_p1 = data_8_V_read[3:0];

assign trunc_ln851_9_fu_1622_p1 = data_9_V_read[3:0];

assign trunc_ln851_fu_425_p1 = data_0_V_read[3:0];

assign zext_ln340_10_fu_3203_p1 = select_ln340_10_fu_3195_p3;

assign zext_ln340_11_fu_3265_p1 = select_ln340_11_fu_3257_p3;

assign zext_ln340_12_fu_3327_p1 = select_ln340_12_fu_3319_p3;

assign zext_ln340_13_fu_3389_p1 = select_ln340_13_fu_3381_p3;

assign zext_ln340_14_fu_3451_p1 = select_ln340_14_fu_3443_p3;

assign zext_ln340_15_fu_3513_p1 = select_ln340_15_fu_3505_p3;

assign zext_ln340_1_fu_2645_p1 = select_ln340_1_fu_2637_p3;

assign zext_ln340_2_fu_2707_p1 = select_ln340_2_fu_2699_p3;

assign zext_ln340_3_fu_2769_p1 = select_ln340_3_fu_2761_p3;

assign zext_ln340_4_fu_2831_p1 = select_ln340_4_fu_2823_p3;

assign zext_ln340_5_fu_2893_p1 = select_ln340_5_fu_2885_p3;

assign zext_ln340_6_fu_2955_p1 = select_ln340_6_fu_2947_p3;

assign zext_ln340_7_fu_3017_p1 = select_ln340_7_fu_3009_p3;

assign zext_ln340_8_fu_3079_p1 = select_ln340_8_fu_3071_p3;

assign zext_ln340_9_fu_3141_p1 = select_ln340_9_fu_3133_p3;

assign zext_ln340_fu_2583_p1 = select_ln340_fu_2575_p3;

assign zext_ln415_10_fu_2857_p1 = tmp_54_fu_2849_p3;

assign zext_ln415_11_fu_2861_p1 = tmp_54_fu_2849_p3;

assign zext_ln415_12_fu_2919_p1 = tmp_58_fu_2911_p3;

assign zext_ln415_13_fu_2923_p1 = tmp_58_fu_2911_p3;

assign zext_ln415_14_fu_2981_p1 = tmp_62_fu_2973_p3;

assign zext_ln415_15_fu_2985_p1 = tmp_62_fu_2973_p3;

assign zext_ln415_16_fu_3043_p1 = tmp_66_fu_3035_p3;

assign zext_ln415_17_fu_3047_p1 = tmp_66_fu_3035_p3;

assign zext_ln415_18_fu_3105_p1 = tmp_70_fu_3097_p3;

assign zext_ln415_19_fu_3109_p1 = tmp_70_fu_3097_p3;

assign zext_ln415_1_fu_2551_p1 = tmp_6_fu_2539_p3;

assign zext_ln415_20_fu_3167_p1 = tmp_74_fu_3159_p3;

assign zext_ln415_21_fu_3171_p1 = tmp_74_fu_3159_p3;

assign zext_ln415_22_fu_3229_p1 = tmp_78_fu_3221_p3;

assign zext_ln415_23_fu_3233_p1 = tmp_78_fu_3221_p3;

assign zext_ln415_24_fu_3291_p1 = tmp_82_fu_3283_p3;

assign zext_ln415_25_fu_3295_p1 = tmp_82_fu_3283_p3;

assign zext_ln415_26_fu_3353_p1 = tmp_86_fu_3345_p3;

assign zext_ln415_27_fu_3357_p1 = tmp_86_fu_3345_p3;

assign zext_ln415_28_fu_3415_p1 = tmp_90_fu_3407_p3;

assign zext_ln415_29_fu_3419_p1 = tmp_90_fu_3407_p3;

assign zext_ln415_2_fu_2609_p1 = tmp_17_fu_2601_p3;

assign zext_ln415_30_fu_3477_p1 = tmp_94_fu_3469_p3;

assign zext_ln415_31_fu_3481_p1 = tmp_94_fu_3469_p3;

assign zext_ln415_3_fu_2613_p1 = tmp_17_fu_2601_p3;

assign zext_ln415_4_fu_2671_p1 = tmp_27_fu_2663_p3;

assign zext_ln415_5_fu_2675_p1 = tmp_27_fu_2663_p3;

assign zext_ln415_6_fu_2733_p1 = tmp_34_fu_2725_p3;

assign zext_ln415_7_fu_2737_p1 = tmp_34_fu_2725_p3;

assign zext_ln415_8_fu_2795_p1 = tmp_50_fu_2787_p3;

assign zext_ln415_9_fu_2799_p1 = tmp_50_fu_2787_p3;

assign zext_ln415_fu_2547_p1 = tmp_6_fu_2539_p3;

assign zext_ln708_10_fu_3155_p1 = tmp_42_fu_3145_p4;

assign zext_ln708_11_fu_3217_p1 = tmp_43_fu_3207_p4;

assign zext_ln708_12_fu_3279_p1 = tmp_44_fu_3269_p4;

assign zext_ln708_13_fu_3341_p1 = tmp_45_fu_3331_p4;

assign zext_ln708_14_fu_3403_p1 = tmp_46_fu_3393_p4;

assign zext_ln708_15_fu_3465_p1 = tmp_47_fu_3455_p4;

assign zext_ln708_1_fu_2597_p1 = tmp_15_fu_2587_p4;

assign zext_ln708_2_fu_2659_p1 = tmp_25_fu_2649_p4;

assign zext_ln708_3_fu_2721_p1 = tmp_33_fu_2711_p4;

assign zext_ln708_4_fu_2783_p1 = tmp_36_fu_2773_p4;

assign zext_ln708_5_fu_2845_p1 = tmp_37_fu_2835_p4;

assign zext_ln708_6_fu_2907_p1 = tmp_38_fu_2897_p4;

assign zext_ln708_7_fu_2969_p1 = tmp_39_fu_2959_p4;

assign zext_ln708_8_fu_3031_p1 = tmp_40_fu_3021_p4;

assign zext_ln708_9_fu_3093_p1 = tmp_41_fu_3083_p4;

assign zext_ln708_fu_2535_p1 = tmp_s_fu_2525_p4;

assign zext_ln779_10_fu_1855_p1 = select_ln169_10_fu_1847_p3;

assign zext_ln779_11_fu_1988_p1 = select_ln169_11_fu_1980_p3;

assign zext_ln779_12_fu_2121_p1 = select_ln169_12_fu_2113_p3;

assign zext_ln779_13_fu_2254_p1 = select_ln169_13_fu_2246_p3;

assign zext_ln779_14_fu_2387_p1 = select_ln169_14_fu_2379_p3;

assign zext_ln779_15_fu_2520_p1 = select_ln169_15_fu_2512_p3;

assign zext_ln779_1_fu_658_p1 = select_ln169_1_fu_650_p3;

assign zext_ln779_2_fu_791_p1 = select_ln169_2_fu_783_p3;

assign zext_ln779_3_fu_924_p1 = select_ln169_3_fu_916_p3;

assign zext_ln779_4_fu_1057_p1 = select_ln169_4_fu_1049_p3;

assign zext_ln779_5_fu_1190_p1 = select_ln169_5_fu_1182_p3;

assign zext_ln779_6_fu_1323_p1 = select_ln169_6_fu_1315_p3;

assign zext_ln779_7_fu_1456_p1 = select_ln169_7_fu_1448_p3;

assign zext_ln779_8_fu_1589_p1 = select_ln169_8_fu_1581_p3;

assign zext_ln779_9_fu_1722_p1 = select_ln169_9_fu_1714_p3;

assign zext_ln779_fu_525_p1 = select_ln169_fu_517_p3;

endmodule //sigmoid
