Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 12 09:56:48 2024
| Host         : DESKTOP-PJ7659C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_s_control_sets_placed.rpt
| Design       : Top_s
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |              19 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             229 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+
|   Clock Signal   |          Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG   |                                 |                                  |                1 |              1 |         1.00 |
| ~sclk0/sclk_OBUF | OC0/SPI0/MOSI_t                 | OC0/SPI0/MOSI_t0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | IS0/OLEDPRst_t_i_1_n_0          |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | IS0/OLEDVbat_t_i_1_n_0          |                                  |                1 |              1 |         1.00 |
| ~sclk0/sclk_OBUF | OC0/SPI0/CS_t                   | OC0/SPI0/CS_t_i_1_n_0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | IS0/OLEDVddc_t_i_1_n_0          |                                  |                1 |              1 |         1.00 |
|  sclk0/sclk_OBUF |                                 |                                  |                1 |              2 |         2.00 |
| ~sclk0/sclk_OBUF |                                 |                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | OC0/BB0/nByteCount[3]_i_1_n_0   |                                  |                1 |              4 |         4.00 |
| ~sclk0/sclk_OBUF | OC0/SPI0/TxCount                |                                  |                1 |              4 |         4.00 |
| ~sclk0/sclk_OBUF | OC0/SPI0/byteCount_i[3]_i_1_n_0 | OC0/SPI0/MOSI_t0                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | sclk0/counter[3]_i_2_n_0        | sclk0/counter[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | OC0/LxCount[3]_i_1_n_0          | OC0/done0                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG   | IS0/OLEDBytes_t[0][5]_i_2_n_0   | IS0/OLEDRdy_t0                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG   |                                 | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                3 |              6 |         2.00 |
| ~sclk0/sclk_OBUF | OC0/SPI0/byteReg                |                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[2]_1          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[6]_8          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[8]_7          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[5]_9          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[1]_2          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[0]_3          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[4]_10         | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/byteFlag_w__0__0            | OC0/done0                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[6][7]_i_1__0_n_0  | OC0/done0                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[1][7]_i_1_n_0     | OC0/done0                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[5][7]_i_1__0_n_0  | OC0/done0                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[4][7]_i_1_n_0     | OC0/done0                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[2][7]_i_1__0_n_0  | OC0/done0                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[3][7]_i_1__0_n_0  | OC0/done0                        |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[9][7]_i_1__0_n_0  | OC0/done0                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[7][7]_i_1__0_n_0  | OC0/done0                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | OC0/bytesIN_i[8][7]_i_1_n_0     | OC0/done0                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[3]_11         | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   | OC0/BB0/byteOUT_t               | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[7]_6          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   | OC0/BB0/bytesIN_i[9]_5          | OC0/BB0/byteCountIN_i[2]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG   |                                 | rst_IBUF                         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG   | IS0/delay2ms[19]_i_2_n_0        | IS0/delay2ms[19]_i_1_n_0         |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG   | IS0/delay100ms[23]_i_2_n_0      | IS0/delay100ms[23]_i_1_n_0       |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG   |                                 |                                  |               10 |             28 |         2.80 |
+------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+


