<?xml version="1.0" encoding="UTF-8" ?>
<claims xmlns:gate="http://www.gate.ac.uk" gate:gateId="0" gate:annotMaxId="3366" id="claims" numberDependentClaims="0" numberIndependentClaims="262">
<claim gate:gateId="1" id="CLM-00001" body="one or more bus masters;
at least one high bandwidth bus slave;
a high bandwidth bus communicatively coupled to the one or more bus masters and the at least one high bandwidth bus slave;
a low bandwidth bus;
a bridge circuit coupled between the high bandwidth bus and the low bandwidth bus; and
at least one low bandwidth bus slave coupled to the low bandwidth bus, wherein the one or more bus masters are configured to access the at least one low bandwidth bus slave, wherein the one or more bus masters issue an early read transaction request in advance to a scheduled read transaction request associated with one of the at least one low bandwidth bus slave,
wherein the bridge circuit is configured to receive the early read transaction request and convert the early read transaction request to a low bandwidth bus read transaction request and send the low bandwidth bus read transaction request to one of the at least one low bandwidth bus slave via the low bandwidth bus to fetch data associated with the early read transaction request, and
wherein the bridge circuit is further configured to receive the scheduled read transaction request and convert the scheduled read transaction request to a low bandwidth bus read transaction request, and wherein the fetched data associated with the early read transaction request corresponding to the one of the at least one low bandwidth bus slave is sent to the one or more bus masters via the bridge circuit and the high bandwidth bus upon receiving the scheduled read transaction request.

" num="00001" claimType="independent" transPhrase=", comprising:
" claimSize="282" claimNumber="1" claim_preamble="A system-on-chip (SoC)">
<claim-text gate:gateId="2">1. A system-on-chip (SoC), comprising:
<claim-text gate:gateId="3">one or more bus masters;</claim-text>
<claim-text gate:gateId="4">at least one high bandwidth bus slave;</claim-text>
<claim-text gate:gateId="5">a high bandwidth bus communicatively coupled to the one or more bus masters and the at least one high bandwidth bus slave;</claim-text>
<claim-text gate:gateId="6">a low bandwidth bus;</claim-text>
<claim-text gate:gateId="7">a bridge circuit coupled between the high bandwidth bus and the low bandwidth bus; and</claim-text>
<claim-text gate:gateId="8">at least one low bandwidth bus slave coupled to the low bandwidth bus, wherein the one or more bus masters are configured to access the at least one low bandwidth bus slave, wherein the one or more bus masters issue an early read transaction request in advance to a scheduled read transaction request associated with one of the at least one low bandwidth bus slave,</claim-text>
<claim-text gate:gateId="9">wherein the bridge circuit is configured to receive the early read transaction request and convert the early read transaction request to a low bandwidth bus read transaction request and send the low bandwidth bus read transaction request to one of the at least one low bandwidth bus slave via the low bandwidth bus to fetch data associated with the early read transaction request, and</claim-text>
<claim-text gate:gateId="10">wherein the bridge circuit is further configured to receive the scheduled read transaction request and convert the scheduled read transaction request to a low bandwidth bus read transaction request, and wherein the fetched data associated with the early read transaction request corresponding to the one of the at least one low bandwidth bus slave is sent to the one or more bus masters via the bridge circuit and the high bandwidth bus upon receiving the scheduled read transaction request.</claim-text>
</claim-text>
</claim>
<claim gate:gateId="11" id="CLM-00002" body="the one or more bus masters are selected from the group consisting of one or more processors, one or more direct memory accesses (DMAs) and one or more digital signal processors (DSPs).
" claimType="dependent" num="00002" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="47" claim_preamble="The SoC" claimNumber="2" depends_on="1">
<claim-text gate:gateId="12">2. The SoC of <claim-ref gate:gateId="13" idref="CLM-00001">claim 1</claim-ref> , wherein the one or more bus masters are selected from the group consisting of one or more processors, one or more direct memory accesses (DMAs) and one or more digital signal processors (DSPs).</claim-text>
</claim>
<claim gate:gateId="14" id="CLM-00003" body="the at least one high bandwidth bus slave comprises a peripheral DMA.
" claimType="dependent" num="00003" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="22" claim_preamble="The SoC" claimNumber="3" depends_on="1">
<claim-text gate:gateId="15">3. The SoC of <claim-ref gate:gateId="16" idref="CLM-00001">claim 1</claim-ref> , wherein the at least one high bandwidth bus slave comprises a peripheral DMA.</claim-text>
</claim>
<claim gate:gateId="17" id="CLM-00004" body="the at least one low bandwidth bus slave comprises at least one peripheral device selected from the group consisting of a general purpose I/O (GPIO), a universal asynchronous receiver/transmitter (UART), and a synchronous serial peripheral interface (SSP).
" claimType="dependent" num="00004" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="59" claim_preamble="The SoC" claimNumber="4" depends_on="1">
<claim-text gate:gateId="18">4. The SoC of <claim-ref gate:gateId="19" idref="CLM-00001">claim 1</claim-ref> , wherein the at least one low bandwidth bus slave comprises at least one peripheral device selected from the group consisting of a general purpose I/O (GPIO), a universal asynchronous receiver/transmitter (UART), and a synchronous serial peripheral interface (SSP).</claim-text>
</claim>
<claim gate:gateId="20" id="CLM-00005" body="the high bandwidth bus comprises an advanced high performance bus (AHB) or an advanced extensible interface (AXI).
" claimType="dependent" num="00005" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="31" claim_preamble="The SoC" claimNumber="5" depends_on="1">
<claim-text gate:gateId="21">5. The SoC of <claim-ref gate:gateId="22" idref="CLM-00001">claim 1</claim-ref> , wherein the high bandwidth bus comprises an advanced high performance bus (AHB) or an advanced extensible interface (AXI).</claim-text>
</claim>
<claim gate:gateId="23" id="CLM-00006" body="the low bandwidth bus comprises an advanced peripheral bus (APB).
" claimType="dependent" num="00006" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="22" claim_preamble="The SoC" claimNumber="6" depends_on="1">
<claim-text gate:gateId="24">6. The SoC of <claim-ref gate:gateId="25" idref="CLM-00001">claim 1</claim-ref> , wherein the low bandwidth bus comprises an advanced peripheral bus (APB).</claim-text>
</claim>
<claim gate:gateId="26" id="CLM-00007" body="the bridge circuit is further configured to process substantially simultaneously the early read transaction request and a scheduled read/write transaction request to the at least one low bandwidth bus slave.
" claimType="dependent" num="00007" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="42" claim_preamble="The SoC" claimNumber="7" depends_on="1">
<claim-text gate:gateId="27">7. The SoC of <claim-ref gate:gateId="28" idref="CLM-00001">claim 1</claim-ref> , wherein the bridge circuit is further configured to process substantially simultaneously the early read transaction request and a scheduled read/write transaction request to the at least one low bandwidth bus slave.</claim-text>
</claim>
<claim gate:gateId="29" id="CLM-00008" body="the bridge circuit is further configured to initiate substantially simultaneously a read transaction in response to the early read transaction request and a write transaction in response to a scheduled write transaction request to the at least one low bandwidth bus slave.
" claimType="dependent" num="00008" claimBackReference="of claim 1" transPhrase=", wherein " claimSize="52" claim_preamble="The SoC" claimNumber="8" depends_on="1">
<claim-text gate:gateId="30">8. The SoC of <claim-ref gate:gateId="31" idref="CLM-00001">claim 1</claim-ref> , wherein the bridge circuit is further configured to initiate substantially simultaneously a read transaction in response to the early read transaction request and a write transaction in response to a scheduled write transaction request to the at least one low bandwidth bus slave.</claim-text>
</claim>
<claim gate:gateId="32" id="CLM-00009" body="an early read control block configured to interface with a high bandwidth bus and a low bandwidth bus, process an early read transaction request from one or more bus masters and initiate a read transaction to one of the at least one low bandwidth bus slave via the low bandwidth bus;
a control block configured to interface with the high bandwidth bus and the low bandwidth bus, process a scheduled read/write transaction request from the one or more bus masters and initiate a write transaction to one of the at least one low bandwidth bus slave via the low bandwidth bus;
a write data block configured to interface with the high bandwidth bus and the low bandwidth bus, receive write data from the one or more bus masters via the high bandwidth bus and convert the received write data to a low bandwidth bus write data format and forward the converted low bandwidth write data to an associated one of the at least one low bandwidth bus slave via the low bandwidth bus; and
a read data block configured to interface with the high bandwidth bus and the low bandwidth bus, read data received from the at least one low bandwidth bus slave via the low bandwidth bus in response to the early read transaction request from the one or more bus masters and convert it to high bandwidth bus read data format and forward the converted high bandwidth read data to the one of the one or more bus masters via the high bandwidth bus on receiving the scheduled read transaction request from one of the one or more bus masters.

" num="00009" claimType="independent" transPhrase=", comprising:
" claimSize="290" claimNumber="9" claim_preamble="A bridge circuit">
<claim-text gate:gateId="33">9. A bridge circuit, comprising:
<claim-text gate:gateId="34">an early read control block configured to interface with a high bandwidth bus and a low bandwidth bus, process an early read transaction request from one or more bus masters and initiate a read transaction to one of the at least one low bandwidth bus slave via the low bandwidth bus;</claim-text>
<claim-text gate:gateId="35">a control block configured to interface with the high bandwidth bus and the low bandwidth bus, process a scheduled read/write transaction request from the one or more bus masters and initiate a write transaction to one of the at least one low bandwidth bus slave via the low bandwidth bus;</claim-text>
<claim-text gate:gateId="36">a write data block configured to interface with the high bandwidth bus and the low bandwidth bus, receive write data from the one or more bus masters via the high bandwidth bus and convert the received write data to a low bandwidth bus write data format and forward the converted low bandwidth write data to an associated one of the at least one low bandwidth bus slave via the low bandwidth bus; and</claim-text>
<claim-text gate:gateId="37">a read data block configured to interface with the high bandwidth bus and the low bandwidth bus, read data received from the at least one low bandwidth bus slave via the low bandwidth bus in response to the early read transaction request from the one or more bus masters and convert it to high bandwidth bus read data format and forward the converted high bandwidth read data to the one of the one or more bus masters via the high bandwidth bus on receiving the scheduled read transaction request from one of the one or more bus masters.</claim-text>
</claim-text>
</claim>
<claim gate:gateId="38" id="CLM-00010" body="the read data block comprises an early read block and wherein the early read block stores the data corresponding to the early read transaction request.
" claimType="dependent" num="00010" claimBackReference="of claim 9" transPhrase=", wherein " claimSize="35" claim_preamble="The circuit" claimNumber="10" depends_on="9">
<claim-text gate:gateId="39">10. The circuit of <claim-ref gate:gateId="40" idref="CLM-00009">claim 9</claim-ref> , wherein the read data block comprises an early read block and wherein the early read block stores the data corresponding to the early read transaction request.</claim-text>
</claim>
<claim gate:gateId="41" id="CLM-00011" body="the one or more bus masters are selected from the group consisting of one or more processors, one or more direct memory accesses (DMAs) and one or more digital signal processors (DSPs).
" claimType="dependent" num="00011" claimBackReference="of claim 9" transPhrase=", wherein " claimSize="47" claim_preamble="The circuit" claimNumber="11" depends_on="9">
<claim-text gate:gateId="42">11. The circuit of <claim-ref gate:gateId="43" idref="CLM-00009">claim 9</claim-ref> , wherein the one or more bus masters are selected from the group consisting of one or more processors, one or more direct memory accesses (DMAs) and one or more digital signal processors (DSPs).</claim-text>
</claim>
<claim gate:gateId="44" id="CLM-00012" body="at least one low bandwidth bus slave comprises at least one peripheral device selected from the group consisting of a general purpose I/O (GPIO), a universal asynchronous receiver/transmitter (UART) and a synchronous serial peripheral interface (SSP).
" claimType="dependent" num="00012" claimBackReference="of claim 9" transPhrase=", wherein " claimSize="57" claim_preamble="The circuit" claimNumber="12" depends_on="9">
<claim-text gate:gateId="45">12. The circuit of <claim-ref gate:gateId="46" idref="CLM-00009">claim 9</claim-ref> , wherein at least one low bandwidth bus slave comprises at least one peripheral device selected from the group consisting of a general purpose I/O (GPIO), a universal asynchronous receiver/transmitter (UART) and a synchronous serial peripheral interface (SSP).</claim-text>
</claim>
<claim gate:gateId="47" id="CLM-00013" body="the high bandwidth bus comprises an advanced high performance bus (AHB) or an advanced extensible interface (AXI).
" claimType="dependent" num="00013" claimBackReference="of claim 9" transPhrase=", wherein " claimSize="31" claim_preamble="The circuit" claimNumber="13" depends_on="9">
<claim-text gate:gateId="48">13. The circuit of <claim-ref gate:gateId="49" idref="CLM-00009">claim 9</claim-ref> , wherein the high bandwidth bus comprises an advanced high performance bus (AHB) or an advanced extensible interface (AXI).</claim-text>
</claim>
<claim gate:gateId="50" id="CLM-00014" body="the low bandwidth bus comprises an advanced peripheral bus (APB).
" claimType="dependent" num="00014" claimBackReference="of claim 9" transPhrase=", wherein " claimSize="22" claim_preamble="The circuit" claimNumber="14" depends_on="9">
<claim-text gate:gateId="51">14. The circuit of <claim-ref gate:gateId="52" idref="CLM-00009">claim 9</claim-ref> , wherein the low bandwidth bus comprises an advanced peripheral bus (APB).</claim-text>
</claim>
<claim gate:gateId="53" id="CLM-00015" body="system-on-chip (SoC) bandwidth performance during high latency peripheral read accesses, wherein the SoC includes a bridge circuit, one or more bus masters, at least one high bandwidth bus slave and at least one low bandwidth bus slave that are communicatively coupled via a high bandwidth bus and a low bandwidth bus, the method comprising:
processing an early read transaction request received from the one or more bus masters and initiating a read transaction to one of the at least one low bandwidth bus slave via the low bandwidth bus by the bridge circuit;
reading data from the at least one low bandwidth bus slave in response to the early read transaction request received from the one or more bus masters, and converting the read data to a high bandwidth bus read data;
processing a scheduled read transaction request received from the one or more bus masters; and
transferring the converted high bandwidth read data to one of the one or more bus masters via the high bandwidth bus by the bridge circuit in response to the scheduled read transaction request.

" num="00015" claimType="independent" transPhrase=" for improving " claimSize="198" claimNumber="15" claim_preamble="A method">
<claim-text gate:gateId="54">15. A method for improving system-on-chip (SoC) bandwidth performance during high latency peripheral read accesses, wherein the SoC includes a bridge circuit, one or more bus masters, at least one high bandwidth bus slave and at least one low bandwidth bus slave that are communicatively coupled via a high bandwidth bus and a low bandwidth bus, the method comprising:
<claim-text gate:gateId="55">processing an early read transaction request received from the one or more bus masters and initiating a read transaction to one of the at least one low bandwidth bus slave via the low bandwidth bus by the bridge circuit;</claim-text>
<claim-text gate:gateId="56">reading data from the at least one low bandwidth bus slave in response to the early read transaction request received from the one or more bus masters, and converting the read data to a high bandwidth bus read data;</claim-text>
<claim-text gate:gateId="57">processing a scheduled read transaction request received from the one or more bus masters; and</claim-text>
<claim-text gate:gateId="58">transferring the converted high bandwidth read data to one of the one or more bus masters via the high bandwidth bus by the bridge circuit in response to the scheduled read transaction request.</claim-text>
</claim-text>
</claim>
<claim gate:gateId="59" id="CLM-00016" body="the data corresponding to the early read transaction request by the bridge circuit.

" claimType="dependent" num="00016" claimBackReference="of claim 15" transPhrase=", further comprising:
storing " claimSize="26" claim_preamble="The method" claimNumber="16" depends_on="15">
<claim-text gate:gateId="60">16. The method of <claim-ref gate:gateId="61" idref="CLM-00015">claim 15</claim-ref> , further comprising:
<claim-text gate:gateId="62">storing the data corresponding to the early read transaction request by the bridge circuit.</claim-text>
</claim-text>
</claim>
<claim gate:gateId="63" id="CLM-00017" body="the one or more bus masters are selected from the group consisting of one or more processors, one or more direct memory accesses (DMAs) and one or more digital signal processors (DSPs).
" claimType="dependent" num="00017" claimBackReference="of claim 15" transPhrase=", wherein " claimSize="47" claim_preamble="The method" claimNumber="17" depends_on="15">
<claim-text gate:gateId="64">17. The method of <claim-ref gate:gateId="65" idref="CLM-00015">claim 15</claim-ref> , wherein the one or more bus masters are selected from the group consisting of one or more processors, one or more direct memory accesses (DMAs) and one or more digital signal processors (DSPs).</claim-text>
</claim>
<claim gate:gateId="66" id="CLM-00018" body="the at least one high bandwidth bus slave comprises a peripheral DMA.
" claimType="dependent" num="00018" claimBackReference="of claim 15" transPhrase=", wherein " claimSize="22" claim_preamble="The method" claimNumber="18" depends_on="15">
<claim-text gate:gateId="67">18. The method of <claim-ref gate:gateId="68" idref="CLM-00015">claim 15</claim-ref> , wherein the at least one high bandwidth bus slave comprises a peripheral DMA.</claim-text>
</claim>
<claim gate:gateId="69" id="CLM-00019" body="the at least one low bandwidth bus slave comprises at least one peripheral device selected from the group consisting of a general purpose I/O (GPIO), a universal asynchronous receiver/transmitter (UART) and a synchronous serial peripheral interface (SSP).
" claimType="dependent" num="00019" claimBackReference="of claim 15" transPhrase=", wherein " claimSize="58" claim_preamble="The method" claimNumber="19" depends_on="15">
<claim-text gate:gateId="70">19. The method of <claim-ref gate:gateId="71" idref="CLM-00015">claim 15</claim-ref> , wherein the at least one low bandwidth bus slave comprises at least one peripheral device selected from the group consisting of a general purpose I/O (GPIO), a universal asynchronous receiver/transmitter (UART) and a synchronous serial peripheral interface (SSP).</claim-text>
</claim>
<claim gate:gateId="72" id="CLM-00020" body="the high bandwidth bus comprises an advanced high performance bus (AHB) or an advanced extensible interface (AXI).
" claimType="dependent" num="00020" claimBackReference="of claim 15" transPhrase=", wherein " claimSize="31" claim_preamble="The method" claimNumber="20" depends_on="15">
<claim-text gate:gateId="73">20. The method of <claim-ref gate:gateId="74" idref="CLM-00015">claim 15</claim-ref> , wherein the high bandwidth bus comprises an advanced high performance bus (AHB) or an advanced extensible interface (AXI).</claim-text>
</claim>
<claim gate:gateId="75" id="CLM-00021" body="the low bandwidth bus comprises an advanced peripheral bus (APB). 
" claimType="dependent" num="00021" claimBackReference="of claim 15" transPhrase=", wherein " claimSize="22" claim_preamble="The method" claimNumber="21" depends_on="15">
<claim-text gate:gateId="76">21. The method of <claim-ref gate:gateId="77" idref="CLM-00015">claim 15</claim-ref> , wherein the low bandwidth bus comprises an advanced peripheral bus (APB). </claim-text>
</claim>
<us-patent-grant gate:gateId="78" id="us-patent-grant" date-publ="20130806" status="PRODUCTION" file="US08504756-20130806.XML" dtd-version="v4.3 2012-12-04" date-produced="20130724" lang="EN" country="US"></us-patent-grant></claims>