Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 9d1be09701d84138a29cba5fbfe6284c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_3380_behav xil_defaultlib.CPU_3380 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture syn of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavior of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX31 [mux31_default]
Compiling architecture behavior of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.ALU_16Bit [alu_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_3380
Built simulation snapshot CPU_3380_behav
