// Seed: 251818303
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    output supply1 id_17,
    output supply0 id_18,
    input wand id_19,
    output tri id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri1 id_23,
    input wire id_24,
    output wire id_25,
    input supply1 id_26,
    input tri id_27,
    output tri id_28,
    input supply0 id_29,
    input uwire id_30,
    input uwire id_31,
    input uwire id_32,
    input wor id_33,
    input wor id_34,
    output uwire id_35,
    input uwire id_36,
    input tri id_37
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    output tri0  id_2,
    output tri1  id_3
);
  id_5 :
  assert property (@(negedge -1) id_5)
  else begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
endmodule
