-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "11/22/2018 18:50:24"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips IS
    PORT (
	KEY : IN std_logic_vector(3 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(8 DOWNTO 0)
	);
END mips;

-- Design Ports Information
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \detectorSub2|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \detectorSub|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \detectorSub|saidaQ~0_combout\ : std_logic;
SIGNAL \detectorSub|saidaQ~q\ : std_logic;
SIGNAL \detectorSub|saida~combout\ : std_logic;
SIGNAL \detectorSub|saida~clkctrl_outclk\ : std_logic;
SIGNAL \fd|Rom|content~0feeder_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \detectorSub2|saidaQ~0_combout\ : std_logic;
SIGNAL \detectorSub2|saidaQ~q\ : std_logic;
SIGNAL \detectorSub2|saida~combout\ : std_logic;
SIGNAL \detectorSub2|saida~clkctrl_outclk\ : std_logic;
SIGNAL \fd|Rom|content~0_q\ : std_logic;
SIGNAL \fd|adder|addsloop:4:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:5:add1to31|w3~combout\ : std_logic;
SIGNAL \fd|adder|addsloop:6:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \fd|Rom|content~17_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:7:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \fd|Rom|content~16_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:7:add1to31|soma~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:7:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \fd|Rom|content~3_combout\ : std_logic;
SIGNAL \fd|UCalu|output[0]~2_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ucfd|Equal2~1_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ucfd|Equal0~0_combout\ : std_logic;
SIGNAL \ucfd|Equal0~1_combout\ : std_logic;
SIGNAL \fd|UCalu|output[0]~3_combout\ : std_logic;
SIGNAL \fd|UCalu|output[1]~0_combout\ : std_logic;
SIGNAL \fd|UCalu|output[1]~4_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \fd|Rom|content~7_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \fd|Rom|content~5_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \fd|Rom|content~6_combout\ : std_logic;
SIGNAL \ucfd|Equal3~0_combout\ : std_logic;
SIGNAL \ucfd|Equal3~1_combout\ : std_logic;
SIGNAL \fd|UCalu|output[2]~1_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \fd|BankRegister|Equal1~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|Equal1~3_combout\ : std_logic;
SIGNAL \fd|Rom|content~14_combout\ : std_logic;
SIGNAL \fd|Rom|content~13_combout\ : std_logic;
SIGNAL \ucfd|Equal2~0_combout\ : std_logic;
SIGNAL \ucfd|Equal1~0_combout\ : std_logic;
SIGNAL \fd|Ram|ram~42feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~42_q\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \fd|Rom|content~9_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \fd|BankRegister|Equal0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|Equal0~3_combout\ : std_logic;
SIGNAL \fd|Rom|content~8_combout\ : std_logic;
SIGNAL \fd|Rom|content~11_combout\ : std_logic;
SIGNAL \fd|Reg_ID_EX|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \fd|Rom|content~15_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[4]~3_combout\ : std_logic;
SIGNAL \fd|Reg_ID_EX|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \fd|Rom|content~20_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[1]~1_combout\ : std_logic;
SIGNAL \fd|Reg_MEM_WB|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \fd|Rom|content~21_combout\ : std_logic;
SIGNAL \fd|Rom|content~12_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[0]~0_combout\ : std_logic;
SIGNAL \fd|Reg_MEM_WB|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \fd|Rom|content~10_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \fd|Rom|content~19_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[2]~2_combout\ : std_logic;
SIGNAL \fd|Reg_MEM_WB|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \fd|Reg_ID_EX|DOUT[142]~0_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[106]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~12_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \fd|Rom|content~18_combout\ : std_logic;
SIGNAL \fd|MuxRtRd|selected[3]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~30_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~595_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~596_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~16_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~590_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~591_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~592_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~593_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~594_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~20_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~588_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~589_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~597_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~34_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~32_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~33_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~598_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~599_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~9_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~600_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~601_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~35_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~602_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~603_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~604_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~37_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~36_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~38_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~605_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~39_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~606_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~607_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[3]~608_combout\ : std_logic;
SIGNAL \fd|Ram|ram~46_q\ : std_logic;
SIGNAL \ucfd|Equal2~2_combout\ : std_logic;
SIGNAL \fd|comb~1_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~43_q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~12_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~16_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~9_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[31]~20_combout\ : std_logic;
SIGNAL \ucfd|Mux3~0_combout\ : std_logic;
SIGNAL \fd|ALU|choiceB|selected[31]~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[0]~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][0]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~665_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~666_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~663_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~664_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~667_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~668_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~669_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~661_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~662_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~670_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~658_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~659_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~651_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~652_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~655_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~656_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~653_combout\ : std_logic;
SIGNAL \fd|BankRegister|Decoder0~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~654_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~657_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~660_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[0]~671_combout\ : std_logic;
SIGNAL \fd|ALU|choiceB|selected[0]~2_combout\ : std_logic;
SIGNAL \fd|ALU|choiceB|selected[0]~1_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[0]~3_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[0]~4_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[0]~70_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~44_q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~514_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~515_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][7]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~521_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~522_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~516_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~517_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~518_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~519_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~520_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~523_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~511_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~512_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~504_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~505_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~508_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~509_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~506_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~507_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~510_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~513_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[7]~524_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \fd|Rom|content~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~567_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~568_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~571_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~572_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~569_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~570_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~573_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~574_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~575_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~576_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~577_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~578_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~584_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~585_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~581_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~582_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~579_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~580_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~583_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~586_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[4]~587_combout\ : std_logic;
SIGNAL \fd|Ram|ram~47_q\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[4]~26_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[3]~27_combout\ : std_logic;
SIGNAL \fd|ALU|adder|a0|vaium~combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~640_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~641_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~647_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~648_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~642_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~643_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][1]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~644_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~645_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~646_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~649_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~630_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~631_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~632_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~633_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~634_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~635_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~636_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~637_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~638_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~639_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[1]~650_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~609_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~610_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~616_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~617_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~611_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~612_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~613_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~614_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~615_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~618_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~619_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][2]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~620_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~623_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~624_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~621_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~622_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~625_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~626_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~627_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~628_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[2]~629_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[2]~28_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[4]~16_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[4]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~546_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~547_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~553_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~554_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~548_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~549_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~550_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~551_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~552_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~555_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~563_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~564_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~556_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~557_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~560_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~561_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~558_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~559_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~562_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~565_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[5]~566_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~48_q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][8]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~500_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~501_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~493_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~494_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~495_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~496_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~497_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~498_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~499_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~502_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~483_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~484_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~490_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~491_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~487_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~488_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~485_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~486_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~489_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~492_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[8]~503_combout\ : std_logic;
SIGNAL \fd|Ram|ram~51_q\ : std_logic;
SIGNAL \fd|Ram|ram~52_q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~469_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~470_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~462_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~463_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~466_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~467_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~464_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~465_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~468_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~471_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~472_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~473_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][9]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~479_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~480_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~476_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~477_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~474_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~475_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~478_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~481_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[9]~482_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \fd|Rom|content~23_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[9]~21_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \fd|Rom|content~22_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[10]~20_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[10]~62_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~441_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~442_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~443_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~444_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~445_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~446_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~447_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~448_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~449_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~450_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~455_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~456_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~453_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~454_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~457_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~451_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~452_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][10]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~458_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~459_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~460_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[10]~461_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[10]~63_combout\ : std_logic;
SIGNAL \fd|Ram|ram~53_q\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[11]~19_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[11]~64_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~432_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~433_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~434_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~435_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~436_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~430_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~431_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~437_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~438_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~439_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~420_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~421_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~427_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~428_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~422_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~423_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~424_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~425_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~426_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~429_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[11]~440_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[11]~65_combout\ : std_logic;
SIGNAL \fd|Ram|ram~54_q\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[12]~18_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[12]~66_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~406_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~407_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~403_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~404_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~401_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~402_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~405_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~399_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~400_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~408_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~411_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~412_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~413_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~414_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~415_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~409_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~410_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~416_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~417_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~418_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[12]~419_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[12]~67_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~55_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[13]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~388_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~389_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~395_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~396_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~390_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~391_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~392_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~393_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~394_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~397_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~378_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~379_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~382_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~383_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~380_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~381_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~384_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~385_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~386_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~387_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[13]~398_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[14]~16_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[14]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~357_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~358_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~364_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~365_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~359_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~360_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~361_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~362_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~363_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~366_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~371_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~372_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~369_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~370_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~373_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~367_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~368_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][14]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~374_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~375_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~376_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[14]~377_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[14]~29_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~338_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~339_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~340_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~341_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~342_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~336_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~337_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~343_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~344_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~345_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~350_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~351_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~348_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~349_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~352_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~353_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~354_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~346_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~347_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~355_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[15]~356_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[15]~15_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[15]~60_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[15]~61_combout\ : std_logic;
SIGNAL \fd|Ram|ram~58_q\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[16]~14_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[16]~48_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~332_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~333_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~329_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~330_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~327_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~328_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~331_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~325_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~326_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~334_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~322_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~323_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~315_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~316_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~319_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~320_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~317_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~318_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~321_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~324_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[16]~335_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[16]~49_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~59_q\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[17]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~294_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~295_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~301_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~302_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~298_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~299_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~296_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~297_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~300_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~303_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~304_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~305_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~311_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][17]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~312_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~306_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~307_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~308_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~309_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~310_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~313_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[17]~314_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[17]~31_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:17:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[17]~69_combout\ : std_logic;
SIGNAL \fd|Ram|ram~60_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \fd|Ram|q[17]~54_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[17]~55_combout\ : std_logic;
SIGNAL \fd|Ram|q[17]~56_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[17]~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][17]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~301_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~302_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~294_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~295_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~296_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~297_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~298_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~299_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~300_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~303_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~306_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~307_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~308_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~309_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~310_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~304_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~305_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~311_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~312_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~313_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[17]~314_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \fd|Ram|q[16]~57_combout\ : std_logic;
SIGNAL \fd|Ram|q[16]~58_combout\ : std_logic;
SIGNAL \fd|Ram|q[16]~59_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[16]~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][16]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~332_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~333_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~325_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~326_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~329_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~330_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~327_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~328_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~331_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~334_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~317_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~318_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~319_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~320_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~321_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~315_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~316_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~322_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~323_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~324_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[16]~335_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \fd|Ram|q[15]~60_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[15]~61_combout\ : std_logic;
SIGNAL \fd|Ram|q[15]~62_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[15]~20_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][15]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~353_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~354_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~346_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~347_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~348_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~349_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~350_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~351_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~352_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~355_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~338_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~339_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~340_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~341_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~342_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~336_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~337_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~343_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~344_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~345_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[15]~356_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \fd|Ram|ram~57_q\ : std_logic;
SIGNAL \fd|Ram|q[14]~63_combout\ : std_logic;
SIGNAL \fd|Ram|q[14]~64_combout\ : std_logic;
SIGNAL \fd|Ram|q[14]~65_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[14]~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][14]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~371_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~372_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~369_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~370_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~373_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~374_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~375_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~367_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~368_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~376_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~364_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~365_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~357_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~358_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~361_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~362_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~359_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~360_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~363_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~366_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[14]~377_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \fd|Ram|ram~56_q\ : std_logic;
SIGNAL \fd|Ram|q[13]~66_combout\ : std_logic;
SIGNAL \fd|Ram|q[13]~67_combout\ : std_logic;
SIGNAL \fd|Ram|q[13]~68_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[13]~36_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[13]~37_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[13]~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][13]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~388_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~389_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~395_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~396_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~392_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~393_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~390_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~391_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~394_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~397_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~380_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~381_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~382_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~383_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~384_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~378_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~379_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~385_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~386_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~387_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[13]~398_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \fd|Ram|q[12]~69_combout\ : std_logic;
SIGNAL \fd|Ram|q[12]~70_combout\ : std_logic;
SIGNAL \fd|Ram|q[12]~71_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[12]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][12]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~399_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~400_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~406_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~407_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~401_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~402_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~403_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~404_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~405_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~408_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~411_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~412_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~413_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~414_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~415_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~416_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~417_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~409_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~410_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~418_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[12]~419_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \fd|Ram|q[11]~72_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[11]~73_combout\ : std_logic;
SIGNAL \fd|Ram|q[11]~74_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[11]~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][11]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~424_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~425_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~422_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~423_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~426_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~420_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~421_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~427_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~428_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~429_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~430_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~431_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~437_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~438_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~434_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~435_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~432_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~433_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~436_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~439_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[11]~440_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \fd|Ram|q[10]~75_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[10]~76_combout\ : std_logic;
SIGNAL \fd|Ram|q[10]~77_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[10]~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][10]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~445_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~446_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~443_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~444_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~447_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~448_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~449_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~441_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~442_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~450_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~451_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~452_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~458_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~459_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~455_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~456_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~453_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~454_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~457_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~460_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[10]~461_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \fd|Ram|q[9]~78_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[9]~79_combout\ : std_logic;
SIGNAL \fd|Ram|q[9]~80_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[9]~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][9]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~472_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~473_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~479_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~480_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~476_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~477_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~474_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~475_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~478_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~481_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~462_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~463_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~469_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~470_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~464_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~465_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~466_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~467_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~468_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~471_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[9]~482_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \fd|Ram|q[8]~81_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[8]~82_combout\ : std_logic;
SIGNAL \fd|Ram|q[8]~83_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[8]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][8]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~485_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~486_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~487_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~488_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~489_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~490_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~491_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~483_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~484_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~492_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~500_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~501_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~493_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~494_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~497_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~498_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~495_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~496_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~499_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~502_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[8]~503_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \fd|Rom|content~24_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[8]~22_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[8]~24_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[8]~25_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \fd|Ram|q[5]~90_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[5]~91_combout\ : std_logic;
SIGNAL \fd|Ram|q[5]~92_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[5]~30_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][5]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~563_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~564_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~560_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~561_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~558_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~559_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~562_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~556_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~557_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~565_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~546_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~547_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~553_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~554_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~548_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~549_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~550_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~551_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~552_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~555_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[5]~566_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[5]~25_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[5]~18_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[5]~19_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[42]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \fd|Ram|q[4]~93_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[4]~94_combout\ : std_logic;
SIGNAL \fd|Ram|q[4]~95_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[4]~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][4]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~571_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~572_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~569_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~570_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~573_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~567_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~568_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~574_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~575_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~576_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~579_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~580_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~581_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~582_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~583_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~577_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~578_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~584_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~585_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~586_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[4]~587_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[6]~20_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~539_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~540_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~537_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~538_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~541_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~535_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~536_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~542_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~543_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~544_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~525_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~526_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~527_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~528_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~529_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~530_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~531_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~532_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~533_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~534_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[6]~545_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[6]~21_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[43]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \fd|Ram|ram~49_q\ : std_logic;
SIGNAL \fd|Ram|q[6]~87_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[6]~88_combout\ : std_logic;
SIGNAL \fd|Ram|q[6]~89_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[6]~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][6]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~542_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~543_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~535_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~536_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~539_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~540_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~537_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~538_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~541_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~544_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~525_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~526_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~532_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~533_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~527_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~528_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~529_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~530_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~531_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~534_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[6]~545_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[6]~24_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[7]~22_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[7]~23_combout\ : std_logic;
SIGNAL \fd|Ram|ram~78_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~75_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~76_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~77_combout\ : std_logic;
SIGNAL \fd|Ram|ram~79_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~80_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[18]~12_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[18]~38_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~275_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~276_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~277_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~278_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~279_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~280_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~281_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~273_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~274_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~282_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~283_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~284_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~285_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~286_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~287_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~288_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~289_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~290_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~291_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~292_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[18]~293_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[18]~39_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~61_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[20]~10_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[19]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~252_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~253_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~254_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~255_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~256_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~257_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~258_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~259_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~260_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~261_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~264_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~265_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~266_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~267_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~268_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~262_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~263_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~269_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~270_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~271_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[19]~272_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[20]~56_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~241_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~242_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~245_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~246_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~243_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~244_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~247_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~248_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~249_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~250_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~238_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~239_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~231_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~232_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~233_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~234_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~235_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~236_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~237_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~240_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[20]~251_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[20]~57_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~220_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~221_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~227_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~228_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~224_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~225_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~222_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~223_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~226_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~229_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~217_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~218_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~210_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~211_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~212_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~213_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~214_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~215_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~216_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~219_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[21]~230_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[21]~9_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[21]~54_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[21]~55_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[22]~8_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[22]~58_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~189_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~190_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~193_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~194_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~191_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~192_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~195_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~196_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~197_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~198_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~201_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~202_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~203_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~204_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~205_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][22]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~206_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~207_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~199_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~200_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~208_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[22]~209_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[22]~59_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[23]~7_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[23]~50_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~185_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][23]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~186_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~182_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~183_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~180_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~181_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~184_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~178_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~179_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~187_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~175_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~176_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~168_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~169_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~172_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~173_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~170_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~171_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~174_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~177_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[23]~188_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[23]~51_combout\ : std_logic;
SIGNAL \fd|Ram|ram~67_q\ : std_logic;
SIGNAL \fd|Ram|ram~69_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[76]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~46_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~47_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~44_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~45_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~48_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~42_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~43_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~49_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~50_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~51_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~52_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~53_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~59_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~60_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~54_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~55_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~56_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~57_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~58_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~61_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[29]~62_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~30_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~32_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~38_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~39_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~33_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~34_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~35_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~36_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~37_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~40_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[30]~41_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[35]~feeder_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[36]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \fd|Ram|ram~71_q\ : std_logic;
SIGNAL \fd|Ram|q[28]~21_combout\ : std_logic;
SIGNAL \fd|Ram|q[28]~22_combout\ : std_logic;
SIGNAL \fd|Ram|q[28]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~65_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~66_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~67_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~68_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~69_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~63_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~64_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~70_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~71_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~72_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~77_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~78_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~75_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~76_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~79_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~80_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~81_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~73_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~74_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~82_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[28]~83_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[28]~2_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[25]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~130_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~131_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~128_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~129_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~132_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~126_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~127_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~133_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~134_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~135_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][25]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~143_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~144_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~140_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~141_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~138_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~139_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~142_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~136_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~137_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~145_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[25]~146_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[24]~6_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~164_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~165_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~157_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~158_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~159_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~160_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~161_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~162_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~163_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~166_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~154_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~155_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~151_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~152_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~149_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~150_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~153_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~147_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~148_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~156_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[24]~167_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[26]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~112_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~113_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~105_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~106_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~107_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~108_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~109_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~110_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~111_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~114_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~119_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~120_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~117_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~118_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~121_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~115_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~116_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~122_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][26]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~123_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~124_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[26]~125_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[27]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[14][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[12][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~101_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][27]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~102_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[10][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[11][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[8][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~94_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~95_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[2][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[1][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[0][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~98_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~99_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~96_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~97_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~100_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~103_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[20][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[28][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[16][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[24][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~88_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~89_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[21][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~86_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~87_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~90_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[22][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[26][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~84_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~85_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[19][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[23][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~91_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|registrador[27][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~92_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~93_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[27]~104_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[28]~40_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[28]~41_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[28]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][28]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~63_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~64_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~67_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~68_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~65_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~66_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~69_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~70_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~71_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~72_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~73_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~74_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~80_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~81_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~77_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~78_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~75_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~76_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~79_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~82_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[28]~83_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \fd|Ram|ram~70_q\ : std_logic;
SIGNAL \fd|Ram|q[27]~24_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[27]~25_combout\ : std_logic;
SIGNAL \fd|Ram|q[27]~26_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[27]~42_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[27]~43_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[27]~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][27]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~84_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~85_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~91_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~92_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~86_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~87_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~88_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~89_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~90_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~93_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~94_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~95_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~101_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~102_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~98_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~99_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~96_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~97_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~100_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~103_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[27]~104_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \fd|Ram|q[26]~27_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[26]~28_combout\ : std_logic;
SIGNAL \fd|Ram|q[26]~29_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[26]~52_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[26]~53_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[26]~9_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[4][26]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~115_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~116_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~122_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~123_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~117_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~118_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~119_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~120_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~121_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~124_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~112_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~113_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~109_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~110_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~107_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~108_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~111_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~105_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~106_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~114_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[26]~125_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \fd|Ram|ram~68_q\ : std_logic;
SIGNAL \fd|Ram|q[25]~30_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[25]~31_combout\ : std_logic;
SIGNAL \fd|Ram|q[25]~32_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[25]~44_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[25]~45_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[25]~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[13][25]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~143_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~144_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~136_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~137_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~140_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~141_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~138_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~139_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~142_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~145_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~130_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~131_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~128_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~129_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~132_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~126_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~127_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~133_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~134_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~135_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[25]~146_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \fd|Ram|q[24]~33_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[24]~34_combout\ : std_logic;
SIGNAL \fd|Ram|q[24]~35_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[24]~46_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[24]~47_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[24]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][24]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][24]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~164_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~165_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~161_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~162_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~159_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~160_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~163_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~157_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~158_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~166_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~147_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~148_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~154_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~155_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~151_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~152_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~149_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~150_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~153_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~156_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[24]~167_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \fd|Ram|ram~66_q\ : std_logic;
SIGNAL \fd|Ram|q[23]~36_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[23]~37_combout\ : std_logic;
SIGNAL \fd|Ram|q[23]~38_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[23]~12_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[9][23]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~178_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~179_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~180_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~181_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~182_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~183_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~184_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~185_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~186_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~187_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~175_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~176_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~170_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~171_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~172_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~173_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~174_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~168_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~169_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~177_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[23]~188_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \fd|Ram|ram~65_q\ : std_logic;
SIGNAL \fd|Ram|q[22]~39_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[22]~40_combout\ : std_logic;
SIGNAL \fd|Ram|q[22]~41_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[22]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[7][22]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~199_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~200_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~203_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~204_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~201_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~202_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~205_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~206_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~207_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~208_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~196_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~197_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~189_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~190_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~191_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~192_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~193_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~194_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~195_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~198_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[22]~209_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[27]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \fd|Ram|ram~64_q\ : std_logic;
SIGNAL \fd|Ram|q[21]~42_combout\ : std_logic;
SIGNAL \fd|Ram|q[21]~43_combout\ : std_logic;
SIGNAL \fd|Ram|q[21]~44_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[21]~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[29][21]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~212_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~213_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~214_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~215_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~216_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~217_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~218_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~210_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~211_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~219_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~227_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~228_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~222_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~223_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~224_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~225_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~226_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~220_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~221_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~229_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[21]~230_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[26]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \fd|Ram|ram~63_q\ : std_logic;
SIGNAL \fd|Ram|q[20]~45_combout\ : std_logic;
SIGNAL \fd|Ram|q[20]~46_combout\ : std_logic;
SIGNAL \fd|Ram|q[20]~47_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[20]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[3][20]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~245_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~246_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~243_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~244_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~247_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~248_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~249_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~241_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~242_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~250_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~238_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~239_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~231_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~232_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~235_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~236_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~233_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~234_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~237_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~240_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[20]~251_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \fd|Ram|ram~62_q\ : std_logic;
SIGNAL \fd|Ram|q[19]~48_combout\ : std_logic;
SIGNAL \fd|Ram|q[19]~49_combout\ : std_logic;
SIGNAL \fd|Ram|q[19]~50_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[19]~5_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[19]~6_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[19]~16_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][19]~feeder_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[15][19]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~269_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~270_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~262_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~263_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~264_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~265_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~266_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~267_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~268_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~271_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~259_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~260_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~252_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~253_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~256_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~257_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~254_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~255_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~258_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~261_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[19]~272_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \fd|Ram|q[18]~51_combout\ : std_logic;
SIGNAL \fd|Ram|q[18]~52_combout\ : std_logic;
SIGNAL \fd|Ram|q[18]~53_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[18]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[17][18]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~273_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~274_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~280_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~281_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~277_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~278_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~275_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~276_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~279_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~282_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~290_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~291_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~287_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~288_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~285_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~286_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~289_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~283_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~284_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~292_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[18]~293_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \fd|Ram|ram~45_q\ : std_logic;
SIGNAL \fd|Ram|q[2]~9_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[2]~10_combout\ : std_logic;
SIGNAL \fd|Ram|q[2]~11_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[2]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[18][2]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~611_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~612_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~613_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~614_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~615_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~616_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~617_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~609_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~610_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~618_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~619_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~620_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~626_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~627_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~623_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~624_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~621_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~622_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~625_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~628_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[2]~629_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[2]~12_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[2]~13_combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[39]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \fd|Ram|q[1]~0_combout\ : std_logic;
SIGNAL \fd|Ram|q[1]~1_combout\ : std_logic;
SIGNAL \fd|Ram|q[1]~2_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[1]~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[31][1]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~637_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~638_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~634_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~635_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~632_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~633_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~636_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~630_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~631_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~639_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~647_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~648_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~640_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~641_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~642_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~643_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~644_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~645_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~646_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~649_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[1]~650_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[1]~29_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[1]~7_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[1]~8_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \fd|Ram|q[0]~6_combout\ : std_logic;
SIGNAL \fd|Ram|q[0]~7_combout\ : std_logic;
SIGNAL \fd|Ram|q[0]~8_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[0]~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[6][0]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~663_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~664_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~665_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~666_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~667_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~668_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~669_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~661_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~662_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~670_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~658_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~659_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~653_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~654_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~655_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~656_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~657_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~651_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~652_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~660_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[0]~671_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \fd|Ram|q[3]~3_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[3]~4_combout\ : std_logic;
SIGNAL \fd|Ram|q[3]~5_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[3]~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][3]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~590_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~591_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~592_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~593_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~594_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~595_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~596_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~588_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~589_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~597_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~600_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~601_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~602_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~603_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~604_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~605_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~606_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~598_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~599_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~607_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[3]~608_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[3]~14_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[3]~15_combout\ : std_logic;
SIGNAL \fd|Ram|ram~81_combout\ : std_logic;
SIGNAL \fd|Ram|ram~82_combout\ : std_logic;
SIGNAL \fd|Ram|ram~83_combout\ : std_logic;
SIGNAL \fd|Ram|ram~50_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \fd|Ram|q[7]~84_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[7]~85_combout\ : std_logic;
SIGNAL \fd|Ram|q[7]~86_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[7]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[30][7]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~504_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~505_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~511_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~512_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~506_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~507_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~508_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~509_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~510_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~513_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~514_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~515_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~518_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~519_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~516_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~517_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~520_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~521_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~522_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~523_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaB[7]~524_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \fd|Rom|content~25_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[7]~23_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[9]~26_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[9]~27_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \fd|Ram|ram~72_q\ : std_logic;
SIGNAL \fd|Ram|q[29]~18_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[78]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|q[29]~19_combout\ : std_logic;
SIGNAL \fd|Ram|q[29]~20_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[29]~1_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[29]~34_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[29]~35_combout\ : std_logic;
SIGNAL \fd|Reg_MEM_WB|DOUT[34]~feeder_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[29]~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[5][29]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~54_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~55_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~56_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~57_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~58_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~59_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~60_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~52_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~53_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~61_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~44_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~45_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~46_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~47_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~48_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~49_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~50_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~42_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~43_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~51_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[29]~62_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|MuxSaidaBankRegister|selected[30]~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[30]~32_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[30]~33_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[80]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~73_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \fd|Ram|q[30]~15_combout\ : std_logic;
SIGNAL \fd|Ram|q[30]~16_combout\ : std_logic;
SIGNAL \fd|Ram|q[30]~17_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[30]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][30]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~21_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~22_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~28_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~29_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~25_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~26_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~23_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~24_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~27_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~30_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~31_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~32_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~35_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~36_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~33_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~34_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~37_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~38_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~39_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~40_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[30]~41_combout\ : std_logic;
SIGNAL \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[1]~9_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[31]~10_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[31]~68_combout\ : std_logic;
SIGNAL \fd|Reg_MEM_WB|DOUT[36]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0_bypass[82]~feeder_combout\ : std_logic;
SIGNAL \fd|Ram|ram~74_q\ : std_logic;
SIGNAL \fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \fd|Ram|q[31]~12_combout\ : std_logic;
SIGNAL \fd|Ram|q[31]~13_combout\ : std_logic;
SIGNAL \fd|Ram|q[31]~14_combout\ : std_logic;
SIGNAL \fd|MuxRegRam|selected[31]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|registrador[25][31]~q\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~0_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~1_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~2_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~3_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~4_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~5_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~6_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~7_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~8_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~9_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~17_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~18_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~14_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~15_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~12_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~13_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~16_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~10_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~11_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~19_combout\ : std_logic;
SIGNAL \fd|BankRegister|saidaA[31]~20_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[31]~11_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~1_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~2_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~6_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~7_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~8_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~9_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~10_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~3_combout\ : std_logic;
SIGNAL \fd|ALU|final|selected[17]~30_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~4_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~5_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~0_combout\ : std_logic;
SIGNAL \fd|ALU|flag|output~combout\ : std_logic;
SIGNAL \fd|comb~0_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[7]~5_combout\ : std_logic;
SIGNAL \ucfd|Mux1~0_combout\ : std_logic;
SIGNAL \ucfd|Mux1~1_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[6]~8_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \fd|Rom|content~1_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:4:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:6:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|Reg_EX_MEM|DOUT[76]~feeder_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[6]~4_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \fd|Rom|content~4_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[1]~7_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:4:add1to31|soma~0_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[4]~3_combout\ : std_logic;
SIGNAL \fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \fd|Rom|content~2_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:2:add1to31|w1~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[2]~1_combout\ : std_logic;
SIGNAL \fd|Reg_IF_ID|DOUT[34]~0_combout\ : std_logic;
SIGNAL \fd|Reg_ID_EX|DOUT[108]~feeder_combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:3:add1to31|soma~0_combout\ : std_logic;
SIGNAL \fd|PC|DOUT[3]~2_combout\ : std_logic;
SIGNAL \fd|adder|addsloop:5:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|adder2|addsloop:5:add1to31|soma~combout\ : std_logic;
SIGNAL \fd|PC|DOUT[5]~0_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex0|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex1|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex2|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex3|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex4|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex5|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex6|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \convhex7|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \fd|inLed|output~0_combout\ : std_logic;
SIGNAL \fd|inLed|output~3_combout\ : std_logic;
SIGNAL \fd|inLed|output~2_combout\ : std_logic;
SIGNAL \fd|inLed|output~1_combout\ : std_logic;
SIGNAL \fd|inLed|output~4_combout\ : std_logic;
SIGNAL \fd|inLed|output~7_combout\ : std_logic;
SIGNAL \fd|inLed|output~8_combout\ : std_logic;
SIGNAL \fd|inLed|output~5_combout\ : std_logic;
SIGNAL \fd|inLed|output~6_combout\ : std_logic;
SIGNAL \fd|inLed|output~9_combout\ : std_logic;
SIGNAL \fd|Led_Reg|DOUT[0]~0_combout\ : std_logic;
SIGNAL \fd|Reg_MEM_WB|DOUT\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \fd|Reg_EX_MEM|DOUT\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \fd|PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fd|Led_Reg|DOUT\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fd|Reg_ID_EX|DOUT\ : std_logic_vector(146 DOWNTO 0);
SIGNAL \fd|Ram|ram_rtl_0_bypass\ : std_logic_vector(0 TO 82);
SIGNAL \fd|Reg_IF_ID|DOUT\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \detectorSub2|ALT_INV_saida~clkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_KEY <= KEY;
ww_CLOCK_50 <= CLOCK_50;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fd|PC|DOUT\(7) & \fd|PC|DOUT\(6) & \fd|PC|DOUT\(5) & \fd|PC|DOUT\(4) & \fd|PC|DOUT\(3) & \fd|PC|DOUT\(2));

\fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a1\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a2\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a3\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a4\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a5\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a6\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a7\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a8\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a9\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a10\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a11\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a12\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a13\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a14\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a15\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a16\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a17\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a18\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a19\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a20\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a21\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a22\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a23\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a24\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a25\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a26\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a27\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a29\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a30\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\fd|Rom|content_rtl_0|auto_generated|ram_block1a31\ <= \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\fd|Reg_EX_MEM|DOUT\(36) & \fd|Reg_EX_MEM|DOUT\(35) & \fd|Reg_EX_MEM|DOUT\(34) & \fd|Reg_EX_MEM|DOUT\(33) & \fd|Reg_EX_MEM|DOUT\(32) & \fd|Reg_EX_MEM|DOUT\(31) & 
\fd|Reg_EX_MEM|DOUT\(30) & \fd|Reg_EX_MEM|DOUT\(29) & \fd|Reg_EX_MEM|DOUT\(28) & \fd|Reg_EX_MEM|DOUT\(27) & \fd|Reg_EX_MEM|DOUT\(26) & \fd|Reg_EX_MEM|DOUT\(25) & \fd|Reg_EX_MEM|DOUT\(24) & \fd|Reg_EX_MEM|DOUT\(23) & \fd|Reg_EX_MEM|DOUT\(8) & 
\fd|Reg_EX_MEM|DOUT\(7) & \fd|Reg_EX_MEM|DOUT\(6) & \fd|Reg_EX_MEM|DOUT\(5));

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fd|Reg_EX_MEM|DOUT\(45) & \fd|Reg_EX_MEM|DOUT\(44) & \fd|Reg_EX_MEM|DOUT\(43) & \fd|Reg_EX_MEM|DOUT\(42) & \fd|Reg_EX_MEM|DOUT\(41) & \fd|Reg_EX_MEM|DOUT\(40) & 
\fd|Reg_EX_MEM|DOUT\(39) & \fd|Reg_EX_MEM|DOUT\(38) & \fd|Reg_EX_MEM|DOUT\(37));

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fd|ALU|final|selected[8]~25_combout\ & \fd|ALU|final|selected[7]~23_combout\ & \fd|ALU|final|selected[6]~21_combout\ & \fd|ALU|final|selected[5]~19_combout\ & 
\fd|ALU|final|selected[4]~17_combout\ & \fd|ALU|final|selected[3]~15_combout\ & \fd|ALU|final|selected[2]~13_combout\ & \fd|ALU|final|selected[1]~8_combout\ & \fd|ALU|final|selected[0]~70_combout\);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \fd|Reg_EX_MEM|DOUT\(22) & \fd|Reg_EX_MEM|DOUT\(21) & \fd|Reg_EX_MEM|DOUT\(20) & \fd|Reg_EX_MEM|DOUT\(19) & \fd|Reg_EX_MEM|DOUT\(18) & 
\fd|Reg_EX_MEM|DOUT\(17) & \fd|Reg_EX_MEM|DOUT\(16) & \fd|Reg_EX_MEM|DOUT\(15) & \fd|Reg_EX_MEM|DOUT\(14) & \fd|Reg_EX_MEM|DOUT\(13) & \fd|Reg_EX_MEM|DOUT\(12) & \fd|Reg_EX_MEM|DOUT\(11) & \fd|Reg_EX_MEM|DOUT\(10) & \fd|Reg_EX_MEM|DOUT\(9));

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\fd|Reg_EX_MEM|DOUT\(45) & \fd|Reg_EX_MEM|DOUT\(44) & \fd|Reg_EX_MEM|DOUT\(43) & \fd|Reg_EX_MEM|DOUT\(42) & \fd|Reg_EX_MEM|DOUT\(41) & \fd|Reg_EX_MEM|DOUT\(40) & 
\fd|Reg_EX_MEM|DOUT\(39) & \fd|Reg_EX_MEM|DOUT\(38) & \fd|Reg_EX_MEM|DOUT\(37));

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\fd|ALU|final|selected[8]~25_combout\ & \fd|ALU|final|selected[7]~23_combout\ & \fd|ALU|final|selected[6]~21_combout\ & \fd|ALU|final|selected[5]~19_combout\ & 
\fd|ALU|final|selected[4]~17_combout\ & \fd|ALU|final|selected[3]~15_combout\ & \fd|ALU|final|selected[2]~13_combout\ & \fd|ALU|final|selected[1]~8_combout\ & \fd|ALU|final|selected[0]~70_combout\);

\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\ <= \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);

\detectorSub2|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \detectorSub2|saida~combout\);

\detectorSub|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \detectorSub|saida~combout\);
\detectorSub2|ALT_INV_saida~clkctrl_outclk\ <= NOT \detectorSub2|saida~clkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex0|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex1|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex2|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex3|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex4|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex5|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex6|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \convhex7|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fd|Led_Reg|DOUT\(0),
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: LCCOMB_X1_Y36_N22
\detectorSub|saidaQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \detectorSub|saidaQ~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[0]~input_o\,
	combout => \detectorSub|saidaQ~0_combout\);

-- Location: FF_X1_Y36_N13
\detectorSub|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \detectorSub|saidaQ~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \detectorSub|saidaQ~q\);

-- Location: LCCOMB_X1_Y36_N12
\detectorSub|saida\ : cycloneive_lcell_comb
-- Equation(s):
-- \detectorSub|saida~combout\ = LCELL((!\KEY[0]~input_o\ & !\detectorSub|saidaQ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \detectorSub|saidaQ~q\,
	combout => \detectorSub|saida~combout\);

-- Location: CLKCTRL_G1
\detectorSub|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \detectorSub|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \detectorSub|saida~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y39_N0
\fd|Rom|content~0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~0feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Rom|content~0feeder_combout\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X1_Y36_N18
\detectorSub2|saidaQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \detectorSub2|saidaQ~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \detectorSub2|saidaQ~0_combout\);

-- Location: FF_X1_Y36_N19
\detectorSub2|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \detectorSub2|saidaQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \detectorSub2|saidaQ~q\);

-- Location: LCCOMB_X1_Y36_N14
\detectorSub2|saida\ : cycloneive_lcell_comb
-- Equation(s):
-- \detectorSub2|saida~combout\ = (!\KEY[1]~input_o\ & !\detectorSub2|saidaQ~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \detectorSub2|saidaQ~q\,
	combout => \detectorSub2|saida~combout\);

-- Location: CLKCTRL_G2
\detectorSub2|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \detectorSub2|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \detectorSub2|saida~clkctrl_outclk\);

-- Location: FF_X63_Y39_N1
\fd|Rom|content~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~0feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Rom|content~0_q\);

-- Location: LCCOMB_X63_Y46_N28
\fd|adder|addsloop:4:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:4:add1to31|soma~combout\ = \fd|PC|DOUT\(4) $ (((\fd|PC|DOUT\(3) & \fd|PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \fd|adder|addsloop:4:add1to31|soma~combout\);

-- Location: FF_X63_Y46_N29
\fd|Reg_IF_ID|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder|addsloop:4:add1to31|soma~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_IF_ID|DOUT\(36));

-- Location: FF_X62_Y43_N31
\fd|Reg_ID_EX|DOUT[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_IF_ID|DOUT\(36),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(110));

-- Location: LCCOMB_X63_Y46_N22
\fd|adder|addsloop:5:add1to31|w3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:5:add1to31|w3~combout\ = (\fd|PC|DOUT\(3) & (\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(5) & \fd|PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(3),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(5),
	datad => \fd|PC|DOUT\(2),
	combout => \fd|adder|addsloop:5:add1to31|w3~combout\);

-- Location: LCCOMB_X63_Y46_N0
\fd|adder|addsloop:6:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:6:add1to31|soma~combout\ = \fd|adder|addsloop:5:add1to31|w3~combout\ $ (\fd|PC|DOUT\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|adder|addsloop:5:add1to31|w3~combout\,
	datad => \fd|PC|DOUT\(6),
	combout => \fd|adder|addsloop:6:add1to31|soma~combout\);

-- Location: FF_X63_Y46_N1
\fd|Reg_IF_ID|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder|addsloop:6:add1to31|soma~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_IF_ID|DOUT\(38));

-- Location: FF_X62_Y43_N23
\fd|Reg_ID_EX|DOUT[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_IF_ID|DOUT\(38),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(112));

-- Location: M9K_X64_Y43_N0
\fd|Rom|content_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022302500022282400041382A0AC03070500000000000000000000000000000000000000022182000000000000000000000000000000000000001021000800000000000000000000000000000000000000022202200000000000000000000000000000000000001022000800000000000000000000000000000000000008C01000408C020001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|romMif:Rom|altsyncram:content_rtl_0|altsyncram_9g41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \detectorSub|saida~clkctrl_outclk\,
	portaaddr => \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fd|Rom|content_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y43_N30
\fd|Rom|content~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~17_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a4\,
	combout => \fd|Rom|content~17_combout\);

-- Location: FF_X63_Y43_N31
\fd|Reg_ID_EX|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(14));

-- Location: LCCOMB_X63_Y46_N20
\fd|adder|addsloop:7:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:7:add1to31|soma~combout\ = \fd|PC|DOUT\(7) $ (((\fd|PC|DOUT\(6) & \fd|adder|addsloop:5:add1to31|w3~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|PC|DOUT\(6),
	datac => \fd|adder|addsloop:5:add1to31|w3~combout\,
	datad => \fd|PC|DOUT\(7),
	combout => \fd|adder|addsloop:7:add1to31|soma~combout\);

-- Location: FF_X63_Y46_N21
\fd|Reg_IF_ID|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder|addsloop:7:add1to31|soma~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_IF_ID|DOUT\(39));

-- Location: FF_X63_Y43_N13
\fd|Reg_ID_EX|DOUT[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_IF_ID|DOUT\(39),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(113));

-- Location: LCCOMB_X63_Y43_N28
\fd|Rom|content~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~16_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a5\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a5\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~16_combout\);

-- Location: FF_X63_Y43_N29
\fd|Reg_ID_EX|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(15));

-- Location: LCCOMB_X63_Y43_N12
\fd|adder2|addsloop:7:add1to31|soma~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:7:add1to31|soma~0_combout\ = \fd|Reg_ID_EX|DOUT\(113) $ (\fd|Reg_ID_EX|DOUT\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Reg_ID_EX|DOUT\(113),
	datad => \fd|Reg_ID_EX|DOUT\(15),
	combout => \fd|adder2|addsloop:7:add1to31|soma~0_combout\);

-- Location: LCCOMB_X63_Y43_N10
\fd|adder2|addsloop:7:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:7:add1to31|soma~combout\ = \fd|adder2|addsloop:7:add1to31|soma~0_combout\ $ (((\fd|Reg_ID_EX|DOUT\(112) & ((\fd|adder2|addsloop:5:add1to31|vaium~0_combout\) # (\fd|Reg_ID_EX|DOUT\(14)))) # (!\fd|Reg_ID_EX|DOUT\(112) & 
-- (\fd|adder2|addsloop:5:add1to31|vaium~0_combout\ & \fd|Reg_ID_EX|DOUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(112),
	datab => \fd|adder2|addsloop:5:add1to31|vaium~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(14),
	datad => \fd|adder2|addsloop:7:add1to31|soma~0_combout\,
	combout => \fd|adder2|addsloop:7:add1to31|soma~combout\);

-- Location: FF_X63_Y43_N11
\fd|Reg_EX_MEM|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder2|addsloop:7:add1to31|soma~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(77));

-- Location: LCCOMB_X63_Y46_N8
\fd|Rom|content~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~3_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a3\,
	combout => \fd|Rom|content~3_combout\);

-- Location: FF_X63_Y46_N9
\fd|Reg_ID_EX|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(13));

-- Location: LCCOMB_X58_Y45_N20
\fd|UCalu|output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[0]~2_combout\ = (\fd|Reg_ID_EX|DOUT\(11) & (\fd|Reg_ID_EX|DOUT\(13) & (!\fd|Reg_ID_EX|DOUT\(12) & !\fd|Reg_ID_EX|DOUT\(10)))) # (!\fd|Reg_ID_EX|DOUT\(11) & (!\fd|Reg_ID_EX|DOUT\(13) & (\fd|Reg_ID_EX|DOUT\(12) & \fd|Reg_ID_EX|DOUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(11),
	datab => \fd|Reg_ID_EX|DOUT\(13),
	datac => \fd|Reg_ID_EX|DOUT\(12),
	datad => \fd|Reg_ID_EX|DOUT\(10),
	combout => \fd|UCalu|output[0]~2_combout\);

-- Location: LCCOMB_X65_Y43_N30
\ucfd|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal2~1_combout\ = ((!\fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a30\)) # (!\fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30\,
	combout => \ucfd|Equal2~1_combout\);

-- Location: LCCOMB_X65_Y43_N12
\ucfd|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal0~0_combout\ = (\fd|Rom|content~0_q\ & ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a26\) # ((\fd|Rom|content_rtl_0|auto_generated|ram_block1a27\) # (\fd|Rom|content_rtl_0|auto_generated|ram_block1a31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27\,
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31\,
	combout => \ucfd|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y43_N28
\ucfd|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal0~1_combout\ = (\ucfd|Equal2~1_combout\ & (!\ucfd|Equal0~0_combout\ & ((!\fd|Rom|content~0_q\) # (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal2~1_combout\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\,
	datac => \fd|Rom|content~0_q\,
	datad => \ucfd|Equal0~0_combout\,
	combout => \ucfd|Equal0~1_combout\);

-- Location: FF_X65_Y43_N29
\fd|Reg_ID_EX|DOUT[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \ucfd|Equal0~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(141));

-- Location: LCCOMB_X58_Y45_N14
\fd|UCalu|output[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[0]~3_combout\ = (\fd|Reg_ID_EX|DOUT\(15) & (\fd|UCalu|output[0]~2_combout\ & (!\fd|Reg_ID_EX|DOUT\(14) & \fd|Reg_ID_EX|DOUT\(141))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(15),
	datab => \fd|UCalu|output[0]~2_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(14),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|UCalu|output[0]~3_combout\);

-- Location: LCCOMB_X58_Y45_N24
\fd|UCalu|output[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[1]~0_combout\ = (!\fd|Reg_ID_EX|DOUT\(14) & (!\fd|Reg_ID_EX|DOUT\(10) & (!\fd|Reg_ID_EX|DOUT\(12) & \fd|Reg_ID_EX|DOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(14),
	datab => \fd|Reg_ID_EX|DOUT\(10),
	datac => \fd|Reg_ID_EX|DOUT\(12),
	datad => \fd|Reg_ID_EX|DOUT\(15),
	combout => \fd|UCalu|output[1]~0_combout\);

-- Location: LCCOMB_X58_Y45_N8
\fd|UCalu|output[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[1]~4_combout\ = ((\fd|UCalu|output[1]~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(11)) # (!\fd|Reg_ID_EX|DOUT\(13))))) # (!\fd|Reg_ID_EX|DOUT\(141))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(11),
	datab => \fd|UCalu|output[1]~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(13),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|UCalu|output[1]~4_combout\);

-- Location: LCCOMB_X60_Y39_N16
\fd|Rom|content~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~7_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a21\,
	combout => \fd|Rom|content~7_combout\);

-- Location: LCCOMB_X62_Y40_N0
\fd|Rom|content~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~5_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a23\,
	combout => \fd|Rom|content~5_combout\);

-- Location: LCCOMB_X63_Y39_N24
\fd|Rom|content~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~6_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a24\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a24\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~6_combout\);

-- Location: LCCOMB_X65_Y43_N10
\ucfd|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal3~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a30\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a31\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a26\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\,
	combout => \ucfd|Equal3~0_combout\);

-- Location: LCCOMB_X65_Y43_N0
\ucfd|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal3~1_combout\ = (\fd|Rom|content~0_q\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a27\ & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ & \ucfd|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28\,
	datad => \ucfd|Equal3~0_combout\,
	combout => \ucfd|Equal3~1_combout\);

-- Location: FF_X65_Y43_N1
\fd|Reg_ID_EX|DOUT[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \ucfd|Equal3~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(139));

-- Location: LCCOMB_X58_Y45_N10
\fd|UCalu|output[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|UCalu|output[2]~1_combout\ = (\fd|Reg_ID_EX|DOUT\(141) & (\fd|Reg_ID_EX|DOUT\(11) & (\fd|UCalu|output[1]~0_combout\))) # (!\fd|Reg_ID_EX|DOUT\(141) & (((\fd|Reg_ID_EX|DOUT\(139)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(11),
	datab => \fd|UCalu|output[1]~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(139),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|UCalu|output[2]~1_combout\);

-- Location: LCCOMB_X60_Y40_N30
\fd|BankRegister|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Equal1~2_combout\ = ((!\fd|Rom|content_rtl_0|auto_generated|ram_block1a17\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a16\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a18\))) # (!\fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a17\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a16\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a18\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|BankRegister|Equal1~2_combout\);

-- Location: LCCOMB_X61_Y41_N18
\fd|BankRegister|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Equal1~3_combout\ = (\fd|BankRegister|Equal1~2_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|ram_block1a19\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a20\)) # (!\fd|Rom|content~0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a19\,
	datab => \fd|Rom|content~0_q\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a20\,
	datad => \fd|BankRegister|Equal1~2_combout\,
	combout => \fd|BankRegister|Equal1~3_combout\);

-- Location: LCCOMB_X61_Y41_N28
\fd|Rom|content~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~14_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a20\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a20\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~14_combout\);

-- Location: LCCOMB_X60_Y40_N28
\fd|Rom|content~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~13_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a17\,
	combout => \fd|Rom|content~13_combout\);

-- Location: LCCOMB_X63_Y43_N24
\ucfd|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal2~0_combout\ = (\fd|Rom|content~0_q\ & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a27\ & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a26\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31\,
	combout => \ucfd|Equal2~0_combout\);

-- Location: LCCOMB_X65_Y43_N8
\ucfd|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal1~0_combout\ = (\ucfd|Equal2~1_combout\ & (\ucfd|Equal2~0_combout\ & ((!\fd|Rom|content_rtl_0|auto_generated|ram_block1a29\) # (!\fd|Rom|content~0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ucfd|Equal2~1_combout\,
	datab => \ucfd|Equal2~0_combout\,
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\,
	combout => \ucfd|Equal1~0_combout\);

-- Location: FF_X65_Y43_N9
\fd|Reg_ID_EX|DOUT[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \ucfd|Equal1~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(143));

-- Location: FF_X65_Y43_N27
\fd|Reg_EX_MEM|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(143),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(103));

-- Location: LCCOMB_X50_Y42_N16
\fd|Ram|ram~42feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~42feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram~42feeder_combout\);

-- Location: FF_X50_Y42_N17
\fd|Ram|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram~42feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~42_q\);

-- Location: FF_X56_Y42_N19
\fd|Reg_EX_MEM|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(49),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(12));

-- Location: LCCOMB_X60_Y39_N10
\fd|Rom|content~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~9_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a25\,
	combout => \fd|Rom|content~9_combout\);

-- Location: LCCOMB_X60_Y39_N28
\fd|BankRegister|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Equal0~2_combout\ = ((!\fd|Rom|content_rtl_0|auto_generated|ram_block1a22\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a23\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a21\))) # (!\fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a22\,
	datab => \fd|Rom|content~0_q\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a23\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a21\,
	combout => \fd|BankRegister|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y39_N30
\fd|BankRegister|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Equal0~3_combout\ = (\fd|BankRegister|Equal0~2_combout\ & (((!\fd|Rom|content_rtl_0|auto_generated|ram_block1a24\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a25\)) # (!\fd|Rom|content~0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a24\,
	datab => \fd|BankRegister|Equal0~2_combout\,
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a25\,
	combout => \fd|BankRegister|Equal0~3_combout\);

-- Location: LCCOMB_X66_Y40_N16
\fd|Rom|content~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~8_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a22\,
	combout => \fd|Rom|content~8_combout\);

-- Location: LCCOMB_X60_Y43_N28
\fd|Rom|content~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~11_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a19\,
	combout => \fd|Rom|content~11_combout\);

-- Location: LCCOMB_X63_Y39_N28
\fd|Reg_ID_EX|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_ID_EX|DOUT[9]~feeder_combout\ = \fd|Rom|content~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Rom|content~14_combout\,
	combout => \fd|Reg_ID_EX|DOUT[9]~feeder_combout\);

-- Location: FF_X63_Y39_N29
\fd|Reg_ID_EX|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_ID_EX|DOUT[9]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(9));

-- Location: LCCOMB_X63_Y43_N18
\fd|Rom|content~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~15_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a15\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a15\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~15_combout\);

-- Location: FF_X63_Y43_N19
\fd|Reg_ID_EX|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(41));

-- Location: LCCOMB_X60_Y43_N8
\fd|MuxRtRd|selected[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[4]~3_combout\ = (\fd|Reg_ID_EX|DOUT\(141) & ((\fd|Reg_ID_EX|DOUT\(41)))) # (!\fd|Reg_ID_EX|DOUT\(141) & (\fd|Reg_ID_EX|DOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(9),
	datac => \fd|Reg_ID_EX|DOUT\(41),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|MuxRtRd|selected[4]~3_combout\);

-- Location: FF_X60_Y43_N9
\fd|Reg_EX_MEM|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|MuxRtRd|selected[4]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(4));

-- Location: FF_X60_Y43_N29
\fd|Reg_MEM_WB|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(4),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(4));

-- Location: LCCOMB_X61_Y43_N24
\fd|Reg_ID_EX|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_ID_EX|DOUT[6]~feeder_combout\ = \fd|Rom|content~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|Reg_ID_EX|DOUT[6]~feeder_combout\);

-- Location: FF_X61_Y43_N25
\fd|Reg_ID_EX|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_ID_EX|DOUT[6]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(6));

-- Location: LCCOMB_X63_Y43_N8
\fd|Rom|content~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~20_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a12\,
	combout => \fd|Rom|content~20_combout\);

-- Location: FF_X63_Y43_N9
\fd|Reg_ID_EX|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(22));

-- Location: LCCOMB_X61_Y43_N6
\fd|MuxRtRd|selected[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[1]~1_combout\ = (\fd|Reg_ID_EX|DOUT\(141) & ((\fd|Reg_ID_EX|DOUT\(22)))) # (!\fd|Reg_ID_EX|DOUT\(141) & (\fd|Reg_ID_EX|DOUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(6),
	datac => \fd|Reg_ID_EX|DOUT\(22),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|MuxRtRd|selected[1]~1_combout\);

-- Location: FF_X61_Y43_N7
\fd|Reg_EX_MEM|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|MuxRtRd|selected[1]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(1));

-- Location: LCCOMB_X62_Y39_N12
\fd|Reg_MEM_WB|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_MEM_WB|DOUT[1]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(1),
	combout => \fd|Reg_MEM_WB|DOUT[1]~feeder_combout\);

-- Location: FF_X62_Y39_N13
\fd|Reg_MEM_WB|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_MEM_WB|DOUT[1]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(1));

-- Location: LCCOMB_X63_Y43_N26
\fd|Rom|content~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~21_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a11\,
	combout => \fd|Rom|content~21_combout\);

-- Location: FF_X63_Y43_N27
\fd|Reg_ID_EX|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(21));

-- Location: LCCOMB_X60_Y40_N26
\fd|Rom|content~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~12_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a16\,
	combout => \fd|Rom|content~12_combout\);

-- Location: FF_X60_Y40_N27
\fd|Reg_ID_EX|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(5));

-- Location: LCCOMB_X61_Y43_N28
\fd|MuxRtRd|selected[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[0]~0_combout\ = (\fd|Reg_ID_EX|DOUT\(141) & (\fd|Reg_ID_EX|DOUT\(21))) # (!\fd|Reg_ID_EX|DOUT\(141) & ((\fd|Reg_ID_EX|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(21),
	datac => \fd|Reg_ID_EX|DOUT\(5),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|MuxRtRd|selected[0]~0_combout\);

-- Location: FF_X61_Y43_N29
\fd|Reg_EX_MEM|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|MuxRtRd|selected[0]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(0));

-- Location: LCCOMB_X62_Y39_N18
\fd|Reg_MEM_WB|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_MEM_WB|DOUT[0]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(0),
	combout => \fd|Reg_MEM_WB|DOUT[0]~feeder_combout\);

-- Location: FF_X62_Y39_N19
\fd|Reg_MEM_WB|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_MEM_WB|DOUT[0]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(0));

-- Location: LCCOMB_X60_Y40_N16
\fd|Rom|content~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~10_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content~0_q\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a18\,
	combout => \fd|Rom|content~10_combout\);

-- Location: FF_X60_Y43_N11
\fd|Reg_ID_EX|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Rom|content~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(7));

-- Location: LCCOMB_X60_Y43_N20
\fd|Rom|content~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~19_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a13\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a13\,
	datac => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~19_combout\);

-- Location: FF_X60_Y43_N21
\fd|Reg_ID_EX|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(23));

-- Location: LCCOMB_X60_Y43_N22
\fd|MuxRtRd|selected[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[2]~2_combout\ = (\fd|Reg_ID_EX|DOUT\(141) & ((\fd|Reg_ID_EX|DOUT\(23)))) # (!\fd|Reg_ID_EX|DOUT\(141) & (\fd|Reg_ID_EX|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(7),
	datab => \fd|Reg_ID_EX|DOUT\(23),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|MuxRtRd|selected[2]~2_combout\);

-- Location: FF_X60_Y43_N23
\fd|Reg_EX_MEM|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|MuxRtRd|selected[2]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(2));

-- Location: LCCOMB_X62_Y39_N22
\fd|Reg_MEM_WB|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_MEM_WB|DOUT[2]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(2),
	combout => \fd|Reg_MEM_WB|DOUT[2]~feeder_combout\);

-- Location: FF_X62_Y39_N23
\fd|Reg_MEM_WB|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_MEM_WB|DOUT[2]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(2));

-- Location: LCCOMB_X65_Y43_N18
\fd|Reg_ID_EX|DOUT[142]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_ID_EX|DOUT[142]~0_combout\ = (\ucfd|Equal0~1_combout\) # (\ucfd|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal0~1_combout\,
	datad => \ucfd|Equal1~0_combout\,
	combout => \fd|Reg_ID_EX|DOUT[142]~0_combout\);

-- Location: FF_X65_Y43_N19
\fd|Reg_ID_EX|DOUT[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_ID_EX|DOUT[142]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(146));

-- Location: LCCOMB_X65_Y43_N16
\fd|Reg_EX_MEM|DOUT[106]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[106]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(146)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(146),
	combout => \fd|Reg_EX_MEM|DOUT[106]~feeder_combout\);

-- Location: FF_X65_Y43_N17
\fd|Reg_EX_MEM|DOUT[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[106]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(106));

-- Location: FF_X62_Y39_N1
\fd|Reg_MEM_WB|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(106),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(70));

-- Location: LCCOMB_X62_Y39_N6
\fd|BankRegister|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~12_combout\ = (\fd|Reg_MEM_WB|DOUT\(1) & (\fd|Reg_MEM_WB|DOUT\(0) & (\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~12_combout\);

-- Location: LCCOMB_X60_Y43_N26
\fd|Rom|content~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~18_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a14\,
	combout => \fd|Rom|content~18_combout\);

-- Location: FF_X60_Y43_N27
\fd|Reg_ID_EX|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(24));

-- Location: FF_X60_Y42_N23
\fd|Reg_ID_EX|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Rom|content~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(8));

-- Location: LCCOMB_X60_Y43_N2
\fd|MuxRtRd|selected[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRtRd|selected[3]~4_combout\ = (\fd|Reg_ID_EX|DOUT\(141) & (\fd|Reg_ID_EX|DOUT\(24))) # (!\fd|Reg_ID_EX|DOUT\(141) & ((\fd|Reg_ID_EX|DOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(24),
	datac => \fd|Reg_ID_EX|DOUT\(8),
	datad => \fd|Reg_ID_EX|DOUT\(141),
	combout => \fd|MuxRtRd|selected[3]~4_combout\);

-- Location: FF_X60_Y43_N3
\fd|Reg_EX_MEM|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|MuxRtRd|selected[3]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(3));

-- Location: FF_X60_Y42_N21
\fd|Reg_MEM_WB|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(3),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(3));

-- Location: LCCOMB_X59_Y34_N20
\fd|BankRegister|Decoder0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~30_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~12_combout\ & \fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datac => \fd|BankRegister|Decoder0~12_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~30_combout\);

-- Location: FF_X60_Y35_N25
\fd|BankRegister|registrador[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][3]~q\);

-- Location: LCCOMB_X62_Y39_N4
\fd|BankRegister|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~4_combout\ = (\fd|Reg_MEM_WB|DOUT\(1) & (\fd|Reg_MEM_WB|DOUT\(0) & (!\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~4_combout\);

-- Location: LCCOMB_X62_Y42_N20
\fd|BankRegister|Decoder0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~28_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~4_combout\,
	combout => \fd|BankRegister|Decoder0~28_combout\);

-- Location: FF_X59_Y33_N13
\fd|BankRegister|registrador[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][3]~q\);

-- Location: LCCOMB_X61_Y36_N14
\fd|BankRegister|Decoder0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~29_combout\ = (!\fd|Reg_MEM_WB|DOUT\(3) & (\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~4_combout\,
	combout => \fd|BankRegister|Decoder0~29_combout\);

-- Location: FF_X59_Y33_N15
\fd|BankRegister|registrador[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][3]~q\);

-- Location: LCCOMB_X59_Y34_N18
\fd|BankRegister|Decoder0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~27_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~12_combout\ & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datac => \fd|BankRegister|Decoder0~12_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~27_combout\);

-- Location: FF_X58_Y33_N13
\fd|BankRegister|registrador[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][3]~q\);

-- Location: LCCOMB_X58_Y33_N12
\fd|BankRegister|saidaB[3]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~595_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[23][3]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[19][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[19][3]~q\,
	datac => \fd|BankRegister|registrador[23][3]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[3]~595_combout\);

-- Location: LCCOMB_X59_Y33_N12
\fd|BankRegister|saidaB[3]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~596_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[3]~595_combout\ & (\fd|BankRegister|registrador[31][3]~q\)) # (!\fd|BankRegister|saidaB[3]~595_combout\ & ((\fd|BankRegister|registrador[27][3]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[3]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[31][3]~q\,
	datac => \fd|BankRegister|registrador[27][3]~q\,
	datad => \fd|BankRegister|saidaB[3]~595_combout\,
	combout => \fd|BankRegister|saidaB[3]~596_combout\);

-- Location: LCCOMB_X62_Y39_N8
\fd|BankRegister|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~8_combout\ = (!\fd|Reg_MEM_WB|DOUT\(1) & (\fd|Reg_MEM_WB|DOUT\(0) & (\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~8_combout\);

-- Location: LCCOMB_X59_Y34_N26
\fd|BankRegister|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~17_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~8_combout\,
	combout => \fd|BankRegister|Decoder0~17_combout\);

-- Location: FF_X54_Y35_N27
\fd|BankRegister|registrador[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][3]~q\);

-- Location: LCCOMB_X59_Y34_N24
\fd|BankRegister|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~14_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (!\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~8_combout\,
	combout => \fd|BankRegister|Decoder0~14_combout\);

-- Location: FF_X54_Y35_N9
\fd|BankRegister|registrador[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][3]~q\);

-- Location: LCCOMB_X62_Y39_N24
\fd|BankRegister|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~0_combout\ = (!\fd|Reg_MEM_WB|DOUT\(1) & (\fd|Reg_MEM_WB|DOUT\(0) & (!\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~0_combout\);

-- Location: LCCOMB_X61_Y37_N10
\fd|BankRegister|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~16_combout\ = (!\fd|Reg_MEM_WB|DOUT\(3) & (\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~0_combout\,
	combout => \fd|BankRegister|Decoder0~16_combout\);

-- Location: FF_X58_Y35_N21
\fd|BankRegister|registrador[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][3]~q\);

-- Location: LCCOMB_X54_Y35_N8
\fd|BankRegister|saidaB[3]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~590_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[21][3]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][3]~q\,
	datad => \fd|BankRegister|registrador[17][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~590_combout\);

-- Location: LCCOMB_X53_Y35_N12
\fd|BankRegister|saidaB[3]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~591_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[3]~590_combout\ & (\fd|BankRegister|registrador[29][3]~q\)) # (!\fd|BankRegister|saidaB[3]~590_combout\ & ((\fd|BankRegister|registrador[25][3]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[3]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[29][3]~q\,
	datac => \fd|BankRegister|registrador[25][3]~q\,
	datad => \fd|BankRegister|saidaB[3]~590_combout\,
	combout => \fd|BankRegister|saidaB[3]~591_combout\);

-- Location: LCCOMB_X62_Y39_N14
\fd|BankRegister|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~6_combout\ = (!\fd|Reg_MEM_WB|DOUT\(1) & (!\fd|Reg_MEM_WB|DOUT\(0) & (\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~6_combout\);

-- Location: LCCOMB_X61_Y36_N28
\fd|BankRegister|Decoder0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~26_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (\fd|BankRegister|Decoder0~6_combout\ & \fd|Reg_MEM_WB|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|BankRegister|Decoder0~6_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	combout => \fd|BankRegister|Decoder0~26_combout\);

-- Location: FF_X58_Y35_N7
\fd|BankRegister|registrador[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][3]~q\);

-- Location: LCCOMB_X62_Y39_N2
\fd|BankRegister|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~22_combout\ = (!\fd|Reg_MEM_WB|DOUT\(1) & (!\fd|Reg_MEM_WB|DOUT\(0) & (!\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~22_combout\);

-- Location: LCCOMB_X59_Y38_N28
\fd|BankRegister|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~23_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~22_combout\ & \fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|BankRegister|Decoder0~22_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~23_combout\);

-- Location: FF_X56_Y38_N11
\fd|BankRegister|registrador[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][3]~q\);

-- Location: LCCOMB_X59_Y34_N8
\fd|BankRegister|Decoder0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~25_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~22_combout\ & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|BankRegister|Decoder0~22_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~25_combout\);

-- Location: FF_X57_Y38_N25
\fd|BankRegister|registrador[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][3]~q\);

-- Location: LCCOMB_X56_Y38_N10
\fd|BankRegister|saidaB[3]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~592_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][3]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][3]~q\,
	datad => \fd|BankRegister|registrador[16][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~592_combout\);

-- Location: LCCOMB_X61_Y36_N10
\fd|BankRegister|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~24_combout\ = (!\fd|Reg_MEM_WB|DOUT\(3) & (\fd|BankRegister|Decoder0~6_combout\ & \fd|Reg_MEM_WB|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|BankRegister|Decoder0~6_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	combout => \fd|BankRegister|Decoder0~24_combout\);

-- Location: FF_X57_Y38_N31
\fd|BankRegister|registrador[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][3]~q\);

-- Location: LCCOMB_X57_Y38_N30
\fd|BankRegister|saidaB[3]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~593_combout\ = (\fd|BankRegister|saidaB[3]~592_combout\ & ((\fd|BankRegister|registrador[28][3]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[3]~592_combout\ & (((\fd|BankRegister|registrador[20][3]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][3]~q\,
	datab => \fd|BankRegister|saidaB[3]~592_combout\,
	datac => \fd|BankRegister|registrador[20][3]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[3]~593_combout\);

-- Location: LCCOMB_X56_Y36_N20
\fd|BankRegister|saidaB[3]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~594_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[3]~591_combout\) # ((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[3]~593_combout\ & 
-- !\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[3]~591_combout\,
	datac => \fd|BankRegister|saidaB[3]~593_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[3]~594_combout\);

-- Location: LCCOMB_X62_Y39_N26
\fd|BankRegister|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~10_combout\ = (\fd|Reg_MEM_WB|DOUT\(1) & (!\fd|Reg_MEM_WB|DOUT\(0) & (\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~10_combout\);

-- Location: LCCOMB_X59_Y34_N14
\fd|BankRegister|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~21_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~10_combout\,
	combout => \fd|BankRegister|Decoder0~21_combout\);

-- Location: FF_X59_Y35_N3
\fd|BankRegister|registrador[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][3]~q\);

-- Location: LCCOMB_X59_Y34_N12
\fd|BankRegister|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~19_combout\ = (\fd|Reg_MEM_WB|DOUT\(4) & (!\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~10_combout\,
	combout => \fd|BankRegister|Decoder0~19_combout\);

-- Location: FF_X59_Y35_N1
\fd|BankRegister|registrador[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][3]~q\);

-- Location: LCCOMB_X62_Y39_N10
\fd|BankRegister|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~2_combout\ = (\fd|Reg_MEM_WB|DOUT\(1) & (!\fd|Reg_MEM_WB|DOUT\(0) & (!\fd|Reg_MEM_WB|DOUT\(2) & \fd|Reg_MEM_WB|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(1),
	datab => \fd|Reg_MEM_WB|DOUT\(0),
	datac => \fd|Reg_MEM_WB|DOUT\(2),
	datad => \fd|Reg_MEM_WB|DOUT\(70),
	combout => \fd|BankRegister|Decoder0~2_combout\);

-- Location: LCCOMB_X61_Y36_N0
\fd|BankRegister|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~20_combout\ = (\fd|BankRegister|Decoder0~2_combout\ & (\fd|Reg_MEM_WB|DOUT\(4) & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|Decoder0~2_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~20_combout\);

-- Location: FF_X58_Y36_N1
\fd|BankRegister|registrador[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][3]~q\);

-- Location: LCCOMB_X61_Y36_N22
\fd|BankRegister|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~18_combout\ = (\fd|BankRegister|Decoder0~2_combout\ & (\fd|Reg_MEM_WB|DOUT\(4) & \fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|Decoder0~2_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~18_combout\);

-- Location: FF_X58_Y36_N31
\fd|BankRegister|registrador[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][3]~q\);

-- Location: LCCOMB_X58_Y36_N30
\fd|BankRegister|saidaB[3]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~588_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[26][3]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[18][3]~q\,
	datac => \fd|BankRegister|registrador[26][3]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[3]~588_combout\);

-- Location: LCCOMB_X59_Y35_N0
\fd|BankRegister|saidaB[3]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~589_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[3]~588_combout\ & (\fd|BankRegister|registrador[30][3]~q\)) # (!\fd|BankRegister|saidaB[3]~588_combout\ & ((\fd|BankRegister|registrador[22][3]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[3]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][3]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][3]~q\,
	datad => \fd|BankRegister|saidaB[3]~588_combout\,
	combout => \fd|BankRegister|saidaB[3]~589_combout\);

-- Location: LCCOMB_X56_Y36_N30
\fd|BankRegister|saidaB[3]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~597_combout\ = (\fd|BankRegister|saidaB[3]~594_combout\ & ((\fd|BankRegister|saidaB[3]~596_combout\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[3]~594_combout\ & (((\fd|BankRegister|saidaB[3]~589_combout\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[3]~596_combout\,
	datab => \fd|BankRegister|saidaB[3]~594_combout\,
	datac => \fd|BankRegister|saidaB[3]~589_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[3]~597_combout\);

-- Location: LCCOMB_X61_Y36_N26
\fd|BankRegister|Decoder0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~34_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (!\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~4_combout\,
	combout => \fd|BankRegister|Decoder0~34_combout\);

-- Location: FF_X63_Y37_N29
\fd|BankRegister|registrador[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][3]~q\);

-- Location: LCCOMB_X61_Y36_N16
\fd|BankRegister|Decoder0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~32_combout\ = (\fd|BankRegister|Decoder0~2_combout\ & (!\fd|Reg_MEM_WB|DOUT\(4) & \fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|Decoder0~2_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~32_combout\);

-- Location: FF_X67_Y37_N25
\fd|BankRegister|registrador[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][3]~q\);

-- Location: LCCOMB_X62_Y39_N20
\fd|BankRegister|Decoder0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~31_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (!\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~0_combout\,
	combout => \fd|BankRegister|Decoder0~31_combout\);

-- Location: FF_X66_Y37_N15
\fd|BankRegister|registrador[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][3]~q\);

-- Location: LCCOMB_X59_Y34_N30
\fd|BankRegister|Decoder0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~33_combout\ = (!\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~22_combout\ & \fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|BankRegister|Decoder0~22_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~33_combout\);

-- Location: FF_X67_Y37_N19
\fd|BankRegister|registrador[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][3]~q\);

-- Location: LCCOMB_X66_Y37_N14
\fd|BankRegister|saidaB[3]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~598_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][3]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][3]~q\,
	datad => \fd|BankRegister|registrador[8][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~598_combout\);

-- Location: LCCOMB_X67_Y37_N24
\fd|BankRegister|saidaB[3]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~599_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[3]~598_combout\ & (\fd|BankRegister|registrador[11][3]~q\)) # (!\fd|BankRegister|saidaB[3]~598_combout\ & ((\fd|BankRegister|registrador[10][3]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[3]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][3]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][3]~q\,
	datad => \fd|BankRegister|saidaB[3]~598_combout\,
	combout => \fd|BankRegister|saidaB[3]~599_combout\);

-- Location: LCCOMB_X59_Y34_N10
\fd|BankRegister|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~13_combout\ = (!\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~12_combout\ & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datac => \fd|BankRegister|Decoder0~12_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~13_combout\);

-- Location: FF_X65_Y34_N23
\fd|BankRegister|registrador[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][3]~q\);

-- Location: LCCOMB_X59_Y34_N16
\fd|BankRegister|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~9_combout\ = (!\fd|Reg_MEM_WB|DOUT\(4) & (!\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~8_combout\,
	combout => \fd|BankRegister|Decoder0~9_combout\);

-- Location: FF_X65_Y34_N19
\fd|BankRegister|registrador[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][3]~q\);

-- Location: LCCOMB_X62_Y39_N28
\fd|BankRegister|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~11_combout\ = (\fd|BankRegister|Decoder0~10_combout\ & (!\fd|Reg_MEM_WB|DOUT\(4) & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Decoder0~10_combout\,
	datab => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~11_combout\);

-- Location: FF_X68_Y32_N17
\fd|BankRegister|registrador[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][3]~q\);

-- Location: LCCOMB_X61_Y36_N6
\fd|BankRegister|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~7_combout\ = (!\fd|Reg_MEM_WB|DOUT\(3) & (\fd|BankRegister|Decoder0~6_combout\ & !\fd|Reg_MEM_WB|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|BankRegister|Decoder0~6_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	combout => \fd|BankRegister|Decoder0~7_combout\);

-- Location: FF_X68_Y32_N3
\fd|BankRegister|registrador[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][3]~q\);

-- Location: LCCOMB_X68_Y32_N20
\fd|BankRegister|saidaB[3]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~600_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[6][3]~q\) # ((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (((!\fd|Rom|content~12_combout\ & 
-- \fd|BankRegister|registrador[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~600_combout\);

-- Location: LCCOMB_X65_Y34_N18
\fd|BankRegister|saidaB[3]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~601_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[3]~600_combout\ & (\fd|BankRegister|registrador[7][3]~q\)) # (!\fd|BankRegister|saidaB[3]~600_combout\ & ((\fd|BankRegister|registrador[5][3]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[3]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[7][3]~q\,
	datac => \fd|BankRegister|registrador[5][3]~q\,
	datad => \fd|BankRegister|saidaB[3]~600_combout\,
	combout => \fd|BankRegister|saidaB[3]~601_combout\);

-- Location: LCCOMB_X61_Y36_N20
\fd|BankRegister|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~5_combout\ = (!\fd|Reg_MEM_WB|DOUT\(3) & (!\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~4_combout\,
	combout => \fd|BankRegister|Decoder0~5_combout\);

-- Location: FF_X62_Y32_N23
\fd|BankRegister|registrador[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][3]~q\);

-- Location: LCCOMB_X59_Y34_N0
\fd|BankRegister|Decoder0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~35_combout\ = (!\fd|Reg_MEM_WB|DOUT\(4) & (\fd|BankRegister|Decoder0~22_combout\ & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|BankRegister|Decoder0~22_combout\,
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~35_combout\);

-- Location: FF_X62_Y33_N7
\fd|BankRegister|registrador[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][3]~q\);

-- Location: LCCOMB_X61_Y36_N24
\fd|BankRegister|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~1_combout\ = (!\fd|Reg_MEM_WB|DOUT\(3) & (!\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~0_combout\,
	combout => \fd|BankRegister|Decoder0~1_combout\);

-- Location: FF_X62_Y32_N1
\fd|BankRegister|registrador[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][3]~q\);

-- Location: LCCOMB_X62_Y32_N0
\fd|BankRegister|saidaB[3]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~602_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][3]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][3]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][3]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[3]~602_combout\);

-- Location: LCCOMB_X61_Y36_N2
\fd|BankRegister|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~3_combout\ = (\fd|BankRegister|Decoder0~2_combout\ & (!\fd|Reg_MEM_WB|DOUT\(4) & !\fd|Reg_MEM_WB|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|BankRegister|Decoder0~2_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|Reg_MEM_WB|DOUT\(3),
	combout => \fd|BankRegister|Decoder0~3_combout\);

-- Location: FF_X62_Y33_N27
\fd|BankRegister|registrador[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][3]~q\);

-- Location: LCCOMB_X62_Y32_N6
\fd|BankRegister|saidaB[3]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~603_combout\ = (\fd|BankRegister|saidaB[3]~602_combout\ & ((\fd|BankRegister|registrador[3][3]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[3]~602_combout\ & (((\fd|Rom|content~13_combout\ & 
-- \fd|BankRegister|registrador[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][3]~q\,
	datab => \fd|BankRegister|saidaB[3]~602_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|registrador[2][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~603_combout\);

-- Location: LCCOMB_X62_Y35_N6
\fd|BankRegister|saidaB[3]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~604_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[3]~601_combout\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|saidaB[3]~603_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[3]~601_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[3]~603_combout\,
	combout => \fd|BankRegister|saidaB[3]~604_combout\);

-- Location: LCCOMB_X59_Y34_N28
\fd|BankRegister|Decoder0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~37_combout\ = (!\fd|Reg_MEM_WB|DOUT\(4) & (\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~8_combout\,
	combout => \fd|BankRegister|Decoder0~37_combout\);

-- Location: FF_X60_Y36_N23
\fd|BankRegister|registrador[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][3]~q\);

-- Location: LCCOMB_X59_Y34_N2
\fd|BankRegister|Decoder0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~36_combout\ = (!\fd|Reg_MEM_WB|DOUT\(4) & (\fd|Reg_MEM_WB|DOUT\(3) & \fd|BankRegister|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(4),
	datab => \fd|Reg_MEM_WB|DOUT\(3),
	datad => \fd|BankRegister|Decoder0~10_combout\,
	combout => \fd|BankRegister|Decoder0~36_combout\);

-- Location: FF_X61_Y36_N13
\fd|BankRegister|registrador[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][3]~q\);

-- Location: LCCOMB_X61_Y36_N4
\fd|BankRegister|Decoder0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~38_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (\fd|BankRegister|Decoder0~6_combout\ & !\fd|Reg_MEM_WB|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|BankRegister|Decoder0~6_combout\,
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	combout => \fd|BankRegister|Decoder0~38_combout\);

-- Location: FF_X60_Y36_N9
\fd|BankRegister|registrador[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][3]~q\);

-- Location: LCCOMB_X61_Y36_N12
\fd|BankRegister|saidaB[3]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~605_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][3]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][3]~q\,
	datad => \fd|BankRegister|registrador[12][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~605_combout\);

-- Location: LCCOMB_X62_Y39_N30
\fd|BankRegister|Decoder0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~39_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (!\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datab => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~12_combout\,
	combout => \fd|BankRegister|Decoder0~39_combout\);

-- Location: FF_X53_Y39_N15
\fd|BankRegister|registrador[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][3]~q\);

-- Location: LCCOMB_X60_Y36_N26
\fd|BankRegister|saidaB[3]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~606_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[3]~605_combout\ & ((\fd|BankRegister|registrador[15][3]~q\))) # (!\fd|BankRegister|saidaB[3]~605_combout\ & (\fd|BankRegister|registrador[13][3]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[3]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[13][3]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[3]~605_combout\,
	datad => \fd|BankRegister|registrador[15][3]~q\,
	combout => \fd|BankRegister|saidaB[3]~606_combout\);

-- Location: LCCOMB_X56_Y36_N0
\fd|BankRegister|saidaB[3]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~607_combout\ = (\fd|BankRegister|saidaB[3]~604_combout\ & (((\fd|BankRegister|saidaB[3]~606_combout\) # (!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[3]~604_combout\ & (\fd|BankRegister|saidaB[3]~599_combout\ & 
-- (\fd|Rom|content~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[3]~599_combout\,
	datab => \fd|BankRegister|saidaB[3]~604_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[3]~606_combout\,
	combout => \fd|BankRegister|saidaB[3]~607_combout\);

-- Location: LCCOMB_X56_Y36_N4
\fd|BankRegister|saidaB[3]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[3]~608_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[3]~597_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[3]~607_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[3]~597_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[3]~607_combout\,
	combout => \fd|BankRegister|saidaB[3]~608_combout\);

-- Location: FF_X56_Y36_N5
\fd|Reg_ID_EX|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[3]~608_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(45));

-- Location: FF_X50_Y44_N9
\fd|Reg_EX_MEM|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(45),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(8));

-- Location: FF_X50_Y43_N23
\fd|Ram|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(8),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~46_q\);

-- Location: LCCOMB_X65_Y43_N4
\ucfd|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Equal2~2_combout\ = (\ucfd|Equal2~0_combout\ & (\ucfd|Equal2~1_combout\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal2~0_combout\,
	datac => \ucfd|Equal2~1_combout\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\,
	combout => \ucfd|Equal2~2_combout\);

-- Location: FF_X65_Y43_N5
\fd|Reg_ID_EX|DOUT[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \ucfd|Equal2~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(142));

-- Location: FF_X58_Y42_N5
\fd|Reg_EX_MEM|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(142),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(102));

-- Location: LCCOMB_X58_Y42_N4
\fd|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|comb~1_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Reg_EX_MEM|DOUT\(102))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(102),
	combout => \fd|comb~1_combout\);

-- Location: LCCOMB_X50_Y43_N6
\fd|Ram|ram_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X50_Y43_N7
\fd|Ram|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(20));

-- Location: FF_X50_Y43_N29
\fd|Ram|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(5),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~43_q\);

-- Location: FF_X52_Y34_N11
\fd|BankRegister|registrador[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][31]~q\);

-- Location: FF_X52_Y34_N17
\fd|BankRegister|registrador[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][31]~q\);

-- Location: LCCOMB_X52_Y34_N10
\fd|BankRegister|saidaB[31]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~17_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][31]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[12][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[12][31]~q\,
	datad => \fd|BankRegister|registrador[13][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~17_combout\);

-- Location: FF_X52_Y37_N1
\fd|BankRegister|registrador[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][31]~q\);

-- Location: FF_X52_Y37_N19
\fd|BankRegister|registrador[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][31]~q\);

-- Location: LCCOMB_X52_Y37_N0
\fd|BankRegister|saidaB[31]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~18_combout\ = (\fd|BankRegister|saidaB[31]~17_combout\ & (((\fd|BankRegister|registrador[15][31]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[31]~17_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[14][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~17_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][31]~q\,
	datad => \fd|BankRegister|registrador[15][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~18_combout\);

-- Location: FF_X66_Y34_N19
\fd|BankRegister|registrador[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][31]~q\);

-- Location: FF_X66_Y34_N25
\fd|BankRegister|registrador[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][31]~q\);

-- Location: LCCOMB_X66_Y34_N18
\fd|BankRegister|saidaB[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~10_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][31]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[4][31]~q\,
	datad => \fd|BankRegister|registrador[5][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~10_combout\);

-- Location: FF_X56_Y34_N11
\fd|BankRegister|registrador[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][31]~q\);

-- Location: FF_X56_Y34_N17
\fd|BankRegister|registrador[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][31]~q\);

-- Location: LCCOMB_X56_Y34_N10
\fd|BankRegister|saidaB[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~11_combout\ = (\fd|BankRegister|saidaB[31]~10_combout\ & (((\fd|BankRegister|registrador[7][31]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[31]~10_combout\ & (\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[6][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~10_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[7][31]~q\,
	datad => \fd|BankRegister|registrador[6][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~11_combout\);

-- Location: FF_X66_Y37_N17
\fd|BankRegister|registrador[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][31]~q\);

-- Location: FF_X66_Y37_N19
\fd|BankRegister|registrador[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][31]~q\);

-- Location: FF_X65_Y37_N3
\fd|BankRegister|registrador[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][31]~q\);

-- Location: FF_X65_Y37_N1
\fd|BankRegister|registrador[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][31]~q\);

-- Location: LCCOMB_X65_Y37_N2
\fd|BankRegister|saidaB[31]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~12_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[10][31]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[8][31]~q\,
	datad => \fd|BankRegister|registrador[10][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~12_combout\);

-- Location: LCCOMB_X66_Y37_N18
\fd|BankRegister|saidaB[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~13_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[31]~12_combout\ & ((\fd|BankRegister|registrador[11][31]~q\))) # (!\fd|BankRegister|saidaB[31]~12_combout\ & (\fd|BankRegister|registrador[9][31]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[31]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[9][31]~q\,
	datac => \fd|BankRegister|registrador[11][31]~q\,
	datad => \fd|BankRegister|saidaB[31]~12_combout\,
	combout => \fd|BankRegister|saidaB[31]~13_combout\);

-- Location: FF_X57_Y34_N19
\fd|BankRegister|registrador[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][31]~q\);

-- Location: FF_X57_Y34_N9
\fd|BankRegister|registrador[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][31]~q\);

-- Location: LCCOMB_X57_Y34_N18
\fd|BankRegister|saidaB[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~14_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[2][31]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[0][31]~q\,
	datad => \fd|BankRegister|registrador[2][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~14_combout\);

-- Location: FF_X60_Y33_N19
\fd|BankRegister|registrador[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][31]~q\);

-- Location: FF_X60_Y33_N9
\fd|BankRegister|registrador[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][31]~q\);

-- Location: LCCOMB_X60_Y33_N18
\fd|BankRegister|saidaB[31]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~15_combout\ = (\fd|BankRegister|saidaB[31]~14_combout\ & (((\fd|BankRegister|registrador[3][31]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[31]~14_combout\ & (\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[1][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~14_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[3][31]~q\,
	datad => \fd|BankRegister|registrador[1][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~15_combout\);

-- Location: LCCOMB_X58_Y34_N6
\fd|BankRegister|saidaB[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~16_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[31]~13_combout\) # ((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (((!\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[31]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~13_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[31]~15_combout\,
	combout => \fd|BankRegister|saidaB[31]~16_combout\);

-- Location: LCCOMB_X58_Y34_N16
\fd|BankRegister|saidaB[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~19_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[31]~16_combout\ & (\fd|BankRegister|saidaB[31]~18_combout\)) # (!\fd|BankRegister|saidaB[31]~16_combout\ & ((\fd|BankRegister|saidaB[31]~11_combout\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[31]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~18_combout\,
	datab => \fd|BankRegister|saidaB[31]~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[31]~16_combout\,
	combout => \fd|BankRegister|saidaB[31]~19_combout\);

-- Location: FF_X55_Y38_N3
\fd|BankRegister|registrador[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][31]~q\);

-- Location: FF_X55_Y38_N1
\fd|BankRegister|registrador[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][31]~q\);

-- Location: LCCOMB_X55_Y38_N2
\fd|BankRegister|saidaB[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~4_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[20][31]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[16][31]~q\,
	datad => \fd|BankRegister|registrador[20][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~4_combout\);

-- Location: FF_X54_Y38_N17
\fd|BankRegister|registrador[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][31]~q\);

-- Location: FF_X54_Y38_N19
\fd|BankRegister|registrador[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][31]~q\);

-- Location: LCCOMB_X54_Y38_N18
\fd|BankRegister|saidaB[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~5_combout\ = (\fd|BankRegister|saidaB[31]~4_combout\ & (((\fd|BankRegister|registrador[28][31]~q\) # (!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[31]~4_combout\ & (\fd|BankRegister|registrador[24][31]~q\ & 
-- ((\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~4_combout\,
	datab => \fd|BankRegister|registrador[24][31]~q\,
	datac => \fd|BankRegister|registrador[28][31]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[31]~5_combout\);

-- Location: FF_X54_Y37_N11
\fd|BankRegister|registrador[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][31]~q\);

-- Location: FF_X54_Y37_N17
\fd|BankRegister|registrador[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][31]~q\);

-- Location: LCCOMB_X54_Y37_N10
\fd|BankRegister|saidaB[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~2_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[22][31]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[18][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[18][31]~q\,
	datad => \fd|BankRegister|registrador[22][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~2_combout\);

-- Location: FF_X53_Y37_N11
\fd|BankRegister|registrador[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][31]~q\);

-- Location: FF_X53_Y37_N1
\fd|BankRegister|registrador[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][31]~q\);

-- Location: LCCOMB_X53_Y37_N10
\fd|BankRegister|saidaB[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~3_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[31]~2_combout\ & (\fd|BankRegister|registrador[30][31]~q\)) # (!\fd|BankRegister|saidaB[31]~2_combout\ & ((\fd|BankRegister|registrador[26][31]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[31]~2_combout\,
	datac => \fd|BankRegister|registrador[30][31]~q\,
	datad => \fd|BankRegister|registrador[26][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~3_combout\);

-- Location: LCCOMB_X59_Y36_N10
\fd|BankRegister|saidaB[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~6_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[31]~3_combout\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|saidaB[31]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~5_combout\,
	datab => \fd|BankRegister|saidaB[31]~3_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[31]~6_combout\);

-- Location: FF_X53_Y36_N17
\fd|BankRegister|registrador[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][31]~q\);

-- Location: FF_X53_Y35_N3
\fd|BankRegister|registrador[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][31]~q\);

-- Location: LCCOMB_X53_Y35_N2
\fd|BankRegister|saidaB[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~0_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][31]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[17][31]~q\,
	datad => \fd|BankRegister|registrador[25][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~0_combout\);

-- Location: FF_X53_Y36_N3
\fd|BankRegister|registrador[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][31]~q\);

-- Location: LCCOMB_X53_Y36_N2
\fd|BankRegister|saidaB[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~1_combout\ = (\fd|BankRegister|saidaB[31]~0_combout\ & (((\fd|BankRegister|registrador[29][31]~q\) # (!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[31]~0_combout\ & (\fd|BankRegister|registrador[21][31]~q\ & 
-- ((\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[21][31]~q\,
	datab => \fd|BankRegister|saidaB[31]~0_combout\,
	datac => \fd|BankRegister|registrador[29][31]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[31]~1_combout\);

-- Location: FF_X58_Y33_N17
\fd|BankRegister|registrador[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][31]~q\);

-- Location: FF_X59_Y36_N17
\fd|BankRegister|registrador[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][31]~q\);

-- Location: FF_X57_Y36_N27
\fd|BankRegister|registrador[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][31]~q\);

-- Location: FF_X57_Y36_N25
\fd|BankRegister|registrador[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][31]~q\);

-- Location: LCCOMB_X57_Y36_N26
\fd|BankRegister|saidaB[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~7_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][31]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[19][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[19][31]~q\,
	datad => \fd|BankRegister|registrador[27][31]~q\,
	combout => \fd|BankRegister|saidaB[31]~7_combout\);

-- Location: LCCOMB_X59_Y36_N16
\fd|BankRegister|saidaB[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~8_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[31]~7_combout\ & ((\fd|BankRegister|registrador[31][31]~q\))) # (!\fd|BankRegister|saidaB[31]~7_combout\ & (\fd|BankRegister|registrador[23][31]~q\)))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[23][31]~q\,
	datac => \fd|BankRegister|registrador[31][31]~q\,
	datad => \fd|BankRegister|saidaB[31]~7_combout\,
	combout => \fd|BankRegister|saidaB[31]~8_combout\);

-- Location: LCCOMB_X59_Y36_N20
\fd|BankRegister|saidaB[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~9_combout\ = (\fd|BankRegister|saidaB[31]~6_combout\ & (((\fd|BankRegister|saidaB[31]~8_combout\) # (!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[31]~6_combout\ & (\fd|BankRegister|saidaB[31]~1_combout\ & 
-- (\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[31]~6_combout\,
	datab => \fd|BankRegister|saidaB[31]~1_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[31]~8_combout\,
	combout => \fd|BankRegister|saidaB[31]~9_combout\);

-- Location: LCCOMB_X58_Y34_N0
\fd|BankRegister|saidaB[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[31]~20_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[31]~9_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[31]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[31]~19_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[31]~9_combout\,
	combout => \fd|BankRegister|saidaB[31]~20_combout\);

-- Location: FF_X58_Y34_N1
\fd|Reg_ID_EX|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[31]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(73));

-- Location: LCCOMB_X65_Y43_N2
\ucfd|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux3~0_combout\ = (\ucfd|Equal2~0_combout\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ucfd|Equal2~0_combout\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30\,
	combout => \ucfd|Mux3~0_combout\);

-- Location: FF_X65_Y43_N3
\fd|Reg_ID_EX|DOUT[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \ucfd|Mux3~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(138));

-- Location: LCCOMB_X55_Y44_N18
\fd|ALU|choiceB|selected[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|choiceB|selected[31]~0_combout\ = \fd|UCalu|output[2]~1_combout\ $ (((\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(73))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(73),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|ALU|choiceB|selected[31]~0_combout\);

-- Location: LCCOMB_X53_Y43_N2
\fd|ALU|final|selected[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[0]~2_combout\ = (\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(105) & \fd|ALU|choiceB|selected[31]~0_combout\)) # (!\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(105)) # 
-- (\fd|ALU|choiceB|selected[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(105),
	datad => \fd|ALU|choiceB|selected[31]~0_combout\,
	combout => \fd|ALU|final|selected[0]~2_combout\);

-- Location: FF_X62_Y33_N21
\fd|BankRegister|registrador[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][0]~q\);

-- Location: FF_X62_Y32_N9
\fd|BankRegister|registrador[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][0]~q\);

-- Location: LCCOMB_X62_Y32_N10
\fd|BankRegister|registrador[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[1][0]~feeder_combout\ = \fd|MuxRegRam|selected[0]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[0]~2_combout\,
	combout => \fd|BankRegister|registrador[1][0]~feeder_combout\);

-- Location: FF_X62_Y32_N11
\fd|BankRegister|registrador[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[1][0]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][0]~q\);

-- Location: FF_X62_Y33_N23
\fd|BankRegister|registrador[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][0]~q\);

-- Location: LCCOMB_X63_Y33_N12
\fd|BankRegister|saidaA[0]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~665_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[1][0]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[0][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~665_combout\);

-- Location: LCCOMB_X63_Y33_N6
\fd|BankRegister|saidaA[0]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~666_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[0]~665_combout\ & ((\fd|BankRegister|registrador[3][0]~q\))) # (!\fd|BankRegister|saidaA[0]~665_combout\ & (\fd|BankRegister|registrador[2][0]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[0]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[2][0]~q\,
	datac => \fd|BankRegister|registrador[3][0]~q\,
	datad => \fd|BankRegister|saidaA[0]~665_combout\,
	combout => \fd|BankRegister|saidaA[0]~666_combout\);

-- Location: FF_X68_Y32_N5
\fd|BankRegister|registrador[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][0]~q\);

-- Location: LCCOMB_X68_Y32_N4
\fd|BankRegister|saidaA[0]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~663_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[6][0]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~663_combout\);

-- Location: FF_X65_Y34_N13
\fd|BankRegister|registrador[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][0]~q\);

-- Location: FF_X65_Y34_N9
\fd|BankRegister|registrador[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][0]~q\);

-- Location: LCCOMB_X65_Y34_N12
\fd|BankRegister|saidaA[0]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~664_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[0]~663_combout\ & ((\fd|BankRegister|registrador[7][0]~q\))) # (!\fd|BankRegister|saidaA[0]~663_combout\ & (\fd|BankRegister|registrador[5][0]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[0]~663_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[0]~663_combout\,
	datac => \fd|BankRegister|registrador[5][0]~q\,
	datad => \fd|BankRegister|registrador[7][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~664_combout\);

-- Location: LCCOMB_X66_Y33_N0
\fd|BankRegister|saidaA[0]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~667_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[0]~664_combout\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[0]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[0]~666_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[0]~664_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[0]~667_combout\);

-- Location: FF_X66_Y39_N23
\fd|BankRegister|registrador[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][0]~q\);

-- Location: FF_X67_Y39_N25
\fd|BankRegister|registrador[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][0]~q\);

-- Location: LCCOMB_X67_Y39_N24
\fd|BankRegister|saidaA[0]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~668_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|BankRegister|registrador[14][0]~q\) # (\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[12][0]~q\ & 
-- ((!\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[12][0]~q\,
	datac => \fd|BankRegister|registrador[14][0]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[0]~668_combout\);

-- Location: FF_X62_Y42_N21
\fd|BankRegister|registrador[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][0]~q\);

-- Location: FF_X66_Y39_N21
\fd|BankRegister|registrador[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][0]~q\);

-- Location: LCCOMB_X66_Y39_N24
\fd|BankRegister|saidaA[0]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~669_combout\ = (\fd|BankRegister|saidaA[0]~668_combout\ & ((\fd|BankRegister|registrador[15][0]~q\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[0]~668_combout\ & (((\fd|Rom|content~7_combout\ & 
-- \fd|BankRegister|registrador[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[0]~668_combout\,
	datab => \fd|BankRegister|registrador[15][0]~q\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|registrador[13][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~669_combout\);

-- Location: FF_X65_Y36_N23
\fd|BankRegister|registrador[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][0]~q\);

-- Location: FF_X65_Y36_N5
\fd|BankRegister|registrador[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][0]~q\);

-- Location: LCCOMB_X65_Y36_N4
\fd|BankRegister|saidaA[0]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~661_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[9][0]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][0]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[9][0]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[0]~661_combout\);

-- Location: FF_X66_Y36_N1
\fd|BankRegister|registrador[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][0]~q\);

-- Location: FF_X66_Y36_N19
\fd|BankRegister|registrador[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][0]~q\);

-- Location: LCCOMB_X66_Y36_N0
\fd|BankRegister|saidaA[0]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~662_combout\ = (\fd|BankRegister|saidaA[0]~661_combout\ & (((\fd|BankRegister|registrador[11][0]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[0]~661_combout\ & (\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[10][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[0]~661_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[10][0]~q\,
	datad => \fd|BankRegister|registrador[11][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~662_combout\);

-- Location: LCCOMB_X65_Y40_N0
\fd|BankRegister|saidaA[0]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~670_combout\ = (\fd|BankRegister|saidaA[0]~667_combout\ & ((\fd|BankRegister|saidaA[0]~669_combout\) # ((!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[0]~667_combout\ & (((\fd|BankRegister|saidaA[0]~662_combout\ & 
-- \fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[0]~667_combout\,
	datab => \fd|BankRegister|saidaA[0]~669_combout\,
	datac => \fd|BankRegister|saidaA[0]~662_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[0]~670_combout\);

-- Location: FF_X62_Y40_N5
\fd|BankRegister|registrador[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][0]~q\);

-- Location: FF_X62_Y40_N7
\fd|BankRegister|registrador[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][0]~q\);

-- Location: LCCOMB_X62_Y40_N4
\fd|BankRegister|saidaA[0]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~658_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[23][0]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[23][0]~q\,
	datad => \fd|BankRegister|registrador[19][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~658_combout\);

-- Location: FF_X65_Y39_N17
\fd|BankRegister|registrador[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][0]~q\);

-- Location: FF_X65_Y42_N13
\fd|BankRegister|registrador[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][0]~q\);

-- Location: LCCOMB_X65_Y39_N16
\fd|BankRegister|saidaA[0]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~659_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[0]~658_combout\ & ((\fd|BankRegister|registrador[31][0]~q\))) # (!\fd|BankRegister|saidaA[0]~658_combout\ & (\fd|BankRegister|registrador[27][0]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[0]~658_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[0]~658_combout\,
	datac => \fd|BankRegister|registrador[27][0]~q\,
	datad => \fd|BankRegister|registrador[31][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~659_combout\);

-- Location: FF_X58_Y38_N31
\fd|BankRegister|registrador[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][0]~q\);

-- Location: FF_X58_Y36_N23
\fd|BankRegister|registrador[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][0]~q\);

-- Location: FF_X58_Y36_N25
\fd|BankRegister|registrador[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][0]~q\);

-- Location: LCCOMB_X58_Y36_N22
\fd|BankRegister|saidaA[0]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~651_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[26][0]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[26][0]~q\,
	datad => \fd|BankRegister|registrador[18][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~651_combout\);

-- Location: FF_X58_Y38_N5
\fd|BankRegister|registrador[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][0]~q\);

-- Location: LCCOMB_X58_Y38_N4
\fd|BankRegister|saidaA[0]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~652_combout\ = (\fd|BankRegister|saidaA[0]~651_combout\ & ((\fd|BankRegister|registrador[30][0]~q\) # ((!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[0]~651_combout\ & (((\fd|BankRegister|registrador[22][0]~q\ & 
-- \fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][0]~q\,
	datab => \fd|BankRegister|saidaA[0]~651_combout\,
	datac => \fd|BankRegister|registrador[22][0]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[0]~652_combout\);

-- Location: FF_X57_Y40_N19
\fd|BankRegister|registrador[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][0]~q\);

-- Location: FF_X57_Y40_N1
\fd|BankRegister|registrador[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][0]~q\);

-- Location: FF_X58_Y41_N9
\fd|BankRegister|registrador[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][0]~q\);

-- Location: FF_X58_Y41_N3
\fd|BankRegister|registrador[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][0]~q\);

-- Location: LCCOMB_X58_Y41_N8
\fd|BankRegister|saidaA[0]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~655_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[24][0]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[24][0]~q\,
	datad => \fd|BankRegister|registrador[16][0]~q\,
	combout => \fd|BankRegister|saidaA[0]~655_combout\);

-- Location: LCCOMB_X57_Y40_N0
\fd|BankRegister|saidaA[0]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~656_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[0]~655_combout\ & (\fd|BankRegister|registrador[28][0]~q\)) # (!\fd|BankRegister|saidaA[0]~655_combout\ & ((\fd|BankRegister|registrador[20][0]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[0]~655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[28][0]~q\,
	datac => \fd|BankRegister|registrador[20][0]~q\,
	datad => \fd|BankRegister|saidaA[0]~655_combout\,
	combout => \fd|BankRegister|saidaA[0]~656_combout\);

-- Location: FF_X58_Y39_N7
\fd|BankRegister|registrador[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][0]~q\);

-- Location: FF_X57_Y39_N31
\fd|BankRegister|registrador[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][0]~q\);

-- Location: FF_X57_Y39_N21
\fd|BankRegister|registrador[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][0]~q\);

-- Location: LCCOMB_X57_Y39_N20
\fd|BankRegister|saidaA[0]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~653_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[21][0]~q\) # (\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[17][0]~q\ & 
-- ((!\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[17][0]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[21][0]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[0]~653_combout\);

-- Location: LCCOMB_X61_Y37_N0
\fd|BankRegister|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|Decoder0~15_combout\ = (\fd|Reg_MEM_WB|DOUT\(3) & (\fd|Reg_MEM_WB|DOUT\(4) & \fd|BankRegister|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(3),
	datac => \fd|Reg_MEM_WB|DOUT\(4),
	datad => \fd|BankRegister|Decoder0~0_combout\,
	combout => \fd|BankRegister|Decoder0~15_combout\);

-- Location: FF_X58_Y39_N13
\fd|BankRegister|registrador[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][0]~q\);

-- Location: LCCOMB_X58_Y39_N12
\fd|BankRegister|saidaA[0]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~654_combout\ = (\fd|BankRegister|saidaA[0]~653_combout\ & ((\fd|BankRegister|registrador[29][0]~q\) # ((!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[0]~653_combout\ & (((\fd|BankRegister|registrador[25][0]~q\ & 
-- \fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][0]~q\,
	datab => \fd|BankRegister|saidaA[0]~653_combout\,
	datac => \fd|BankRegister|registrador[25][0]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[0]~654_combout\);

-- Location: LCCOMB_X57_Y40_N20
\fd|BankRegister|saidaA[0]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~657_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[0]~654_combout\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|saidaA[0]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[0]~656_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[0]~654_combout\,
	combout => \fd|BankRegister|saidaA[0]~657_combout\);

-- Location: LCCOMB_X57_Y40_N6
\fd|BankRegister|saidaA[0]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~660_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[0]~657_combout\ & (\fd|BankRegister|saidaA[0]~659_combout\)) # (!\fd|BankRegister|saidaA[0]~657_combout\ & ((\fd|BankRegister|saidaA[0]~652_combout\))))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[0]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[0]~659_combout\,
	datab => \fd|BankRegister|saidaA[0]~652_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[0]~657_combout\,
	combout => \fd|BankRegister|saidaA[0]~660_combout\);

-- Location: LCCOMB_X56_Y41_N2
\fd|BankRegister|saidaA[0]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[0]~671_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[0]~660_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[0]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|BankRegister|saidaA[0]~670_combout\,
	datad => \fd|BankRegister|saidaA[0]~660_combout\,
	combout => \fd|BankRegister|saidaA[0]~671_combout\);

-- Location: FF_X56_Y41_N3
\fd|Reg_ID_EX|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[0]~671_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(74));

-- Location: LCCOMB_X55_Y44_N10
\fd|ALU|choiceB|selected[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|choiceB|selected[0]~2_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(10)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(42),
	datab => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(10),
	combout => \fd|ALU|choiceB|selected[0]~2_combout\);

-- Location: LCCOMB_X55_Y44_N24
\fd|ALU|choiceB|selected[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|choiceB|selected[0]~1_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((!\fd|Reg_ID_EX|DOUT\(10)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (!\fd|Reg_ID_EX|DOUT\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(42),
	datab => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(10),
	combout => \fd|ALU|choiceB|selected[0]~1_combout\);

-- Location: LCCOMB_X55_Y44_N8
\fd|ALU|final|selected[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[0]~3_combout\ = (\fd|UCalu|output[2]~1_combout\ & ((\fd|UCalu|output[1]~4_combout\ $ (\fd|ALU|choiceB|selected[0]~1_combout\)))) # (!\fd|UCalu|output[2]~1_combout\ & (\fd|ALU|choiceB|selected[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|choiceB|selected[0]~2_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|ALU|choiceB|selected[0]~1_combout\,
	combout => \fd|ALU|final|selected[0]~3_combout\);

-- Location: LCCOMB_X55_Y44_N2
\fd|ALU|final|selected[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[0]~4_combout\ = (\fd|Reg_ID_EX|DOUT\(74) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|ALU|final|selected[0]~3_combout\) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(74) & (\fd|ALU|final|selected[0]~3_combout\ & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(74),
	datab => \fd|ALU|final|selected[0]~3_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[0]~4_combout\);

-- Location: LCCOMB_X55_Y44_N26
\fd|ALU|final|selected[0]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[0]~70_combout\ = (\fd|UCalu|output[1]~4_combout\ & ((\fd|UCalu|output[0]~3_combout\ & (\fd|ALU|final|selected[0]~2_combout\ & !\fd|ALU|final|selected[0]~4_combout\)) # (!\fd|UCalu|output[0]~3_combout\ & 
-- ((\fd|ALU|final|selected[0]~4_combout\))))) # (!\fd|UCalu|output[1]~4_combout\ & (((\fd|ALU|final|selected[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[0]~2_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|ALU|final|selected[0]~4_combout\,
	combout => \fd|ALU|final|selected[0]~70_combout\);

-- Location: FF_X55_Y44_N31
\fd|Reg_EX_MEM|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[0]~70_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(37));

-- Location: FF_X54_Y41_N17
\fd|Reg_MEM_WB|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(38),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(6));

-- Location: LCCOMB_X50_Y43_N10
\fd|Ram|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X50_Y43_N11
\fd|Ram|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(22));

-- Location: FF_X61_Y43_N3
\fd|Reg_EX_MEM|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(43),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(6));

-- Location: FF_X50_Y43_N1
\fd|Ram|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(6),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~44_q\);

-- Location: FF_X56_Y41_N9
\fd|Reg_MEM_WB|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(103),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(69));

-- Location: FF_X61_Y41_N27
\fd|Reg_MEM_WB|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(39),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(7));

-- Location: FF_X62_Y36_N23
\fd|BankRegister|registrador[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][7]~q\);

-- Location: FF_X62_Y36_N17
\fd|BankRegister|registrador[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][7]~q\);

-- Location: LCCOMB_X62_Y36_N16
\fd|BankRegister|saidaA[7]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~514_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[9][7]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][7]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][7]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[7]~514_combout\);

-- Location: FF_X59_Y42_N27
\fd|BankRegister|registrador[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][7]~q\);

-- Location: FF_X59_Y42_N25
\fd|BankRegister|registrador[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][7]~q\);

-- Location: LCCOMB_X59_Y42_N26
\fd|BankRegister|saidaA[7]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~515_combout\ = (\fd|BankRegister|saidaA[7]~514_combout\ & (((\fd|BankRegister|registrador[11][7]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[7]~514_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[7]~514_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][7]~q\,
	datad => \fd|BankRegister|registrador[10][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~515_combout\);

-- Location: LCCOMB_X62_Y42_N26
\fd|BankRegister|registrador[15][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][7]~feeder_combout\ = \fd|MuxRegRam|selected[7]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[7]~28_combout\,
	combout => \fd|BankRegister|registrador[15][7]~feeder_combout\);

-- Location: FF_X62_Y42_N27
\fd|BankRegister|registrador[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][7]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][7]~q\);

-- Location: FF_X65_Y40_N27
\fd|BankRegister|registrador[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][7]~q\);

-- Location: FF_X66_Y38_N1
\fd|BankRegister|registrador[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][7]~q\);

-- Location: FF_X65_Y40_N29
\fd|BankRegister|registrador[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][7]~q\);

-- Location: LCCOMB_X65_Y40_N28
\fd|BankRegister|saidaA[7]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~521_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[14][7]~q\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|registrador[12][7]~q\ & 
-- !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[14][7]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[12][7]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[7]~521_combout\);

-- Location: LCCOMB_X65_Y40_N26
\fd|BankRegister|saidaA[7]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~522_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[7]~521_combout\ & (\fd|BankRegister|registrador[15][7]~q\)) # (!\fd|BankRegister|saidaA[7]~521_combout\ & ((\fd|BankRegister|registrador[13][7]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[7]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[15][7]~q\,
	datac => \fd|BankRegister|registrador[13][7]~q\,
	datad => \fd|BankRegister|saidaA[7]~521_combout\,
	combout => \fd|BankRegister|saidaA[7]~522_combout\);

-- Location: FF_X61_Y38_N11
\fd|BankRegister|registrador[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][7]~q\);

-- Location: FF_X61_Y39_N11
\fd|BankRegister|registrador[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][7]~q\);

-- Location: FF_X63_Y38_N31
\fd|BankRegister|registrador[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][7]~q\);

-- Location: FF_X63_Y38_N29
\fd|BankRegister|registrador[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][7]~q\);

-- Location: LCCOMB_X63_Y38_N30
\fd|BankRegister|saidaA[7]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~516_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[6][7]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][7]~q\,
	datad => \fd|BankRegister|registrador[6][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~516_combout\);

-- Location: LCCOMB_X61_Y39_N10
\fd|BankRegister|saidaA[7]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~517_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[7]~516_combout\ & ((\fd|BankRegister|registrador[7][7]~q\))) # (!\fd|BankRegister|saidaA[7]~516_combout\ & (\fd|BankRegister|registrador[5][7]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[7]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][7]~q\,
	datac => \fd|BankRegister|registrador[7][7]~q\,
	datad => \fd|BankRegister|saidaA[7]~516_combout\,
	combout => \fd|BankRegister|saidaA[7]~517_combout\);

-- Location: FF_X62_Y35_N5
\fd|BankRegister|registrador[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][7]~q\);

-- Location: FF_X61_Y35_N5
\fd|BankRegister|registrador[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][7]~q\);

-- Location: FF_X61_Y35_N3
\fd|BankRegister|registrador[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][7]~q\);

-- Location: LCCOMB_X61_Y35_N4
\fd|BankRegister|saidaA[7]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~518_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[1][7]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][7]~q\,
	datad => \fd|BankRegister|registrador[1][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~518_combout\);

-- Location: FF_X61_Y39_N21
\fd|BankRegister|registrador[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][7]~q\);

-- Location: LCCOMB_X61_Y39_N20
\fd|BankRegister|saidaA[7]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~519_combout\ = (\fd|BankRegister|saidaA[7]~518_combout\ & (((\fd|BankRegister|registrador[3][7]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[7]~518_combout\ & (\fd|BankRegister|registrador[2][7]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][7]~q\,
	datab => \fd|BankRegister|saidaA[7]~518_combout\,
	datac => \fd|BankRegister|registrador[3][7]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[7]~519_combout\);

-- Location: LCCOMB_X61_Y39_N6
\fd|BankRegister|saidaA[7]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~520_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[7]~517_combout\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[7]~519_combout\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[7]~517_combout\,
	datab => \fd|BankRegister|saidaA[7]~519_combout\,
	datac => \fd|Rom|content~5_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[7]~520_combout\);

-- Location: LCCOMB_X59_Y42_N30
\fd|BankRegister|saidaA[7]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~523_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[7]~520_combout\ & ((\fd|BankRegister|saidaA[7]~522_combout\))) # (!\fd|BankRegister|saidaA[7]~520_combout\ & (\fd|BankRegister|saidaA[7]~515_combout\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[7]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[7]~515_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[7]~522_combout\,
	datad => \fd|BankRegister|saidaA[7]~520_combout\,
	combout => \fd|BankRegister|saidaA[7]~523_combout\);

-- Location: FF_X58_Y33_N15
\fd|BankRegister|registrador[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][7]~q\);

-- Location: FF_X59_Y33_N31
\fd|BankRegister|registrador[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][7]~q\);

-- Location: LCCOMB_X59_Y33_N30
\fd|BankRegister|saidaA[7]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~511_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[23][7]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[23][7]~q\,
	datac => \fd|BankRegister|registrador[19][7]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[7]~511_combout\);

-- Location: FF_X59_Y37_N9
\fd|BankRegister|registrador[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][7]~q\);

-- Location: FF_X59_Y33_N5
\fd|BankRegister|registrador[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][7]~q\);

-- Location: LCCOMB_X59_Y37_N8
\fd|BankRegister|saidaA[7]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~512_combout\ = (\fd|BankRegister|saidaA[7]~511_combout\ & (((\fd|BankRegister|registrador[31][7]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[7]~511_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[27][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[7]~511_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[31][7]~q\,
	datad => \fd|BankRegister|registrador[27][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~512_combout\);

-- Location: FF_X58_Y36_N17
\fd|BankRegister|registrador[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][7]~q\);

-- Location: FF_X58_Y36_N7
\fd|BankRegister|registrador[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][7]~q\);

-- Location: LCCOMB_X58_Y36_N16
\fd|BankRegister|saidaA[7]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~504_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[26][7]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][7]~q\,
	datad => \fd|BankRegister|registrador[26][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~504_combout\);

-- Location: FF_X58_Y38_N21
\fd|BankRegister|registrador[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][7]~q\);

-- Location: LCCOMB_X58_Y38_N22
\fd|BankRegister|saidaA[7]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~505_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[7]~504_combout\ & (\fd|BankRegister|registrador[30][7]~q\)) # (!\fd|BankRegister|saidaA[7]~504_combout\ & ((\fd|BankRegister|registrador[22][7]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[7]~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[7]~504_combout\,
	datac => \fd|BankRegister|registrador[30][7]~q\,
	datad => \fd|BankRegister|registrador[22][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~505_combout\);

-- Location: FF_X54_Y40_N11
\fd|BankRegister|registrador[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][7]~q\);

-- Location: FF_X59_Y40_N5
\fd|BankRegister|registrador[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][7]~q\);

-- Location: LCCOMB_X54_Y40_N10
\fd|BankRegister|saidaA[7]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~508_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][7]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][7]~q\,
	datad => \fd|BankRegister|registrador[24][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~508_combout\);

-- Location: FF_X59_Y40_N31
\fd|BankRegister|registrador[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][7]~q\);

-- Location: FF_X60_Y40_N9
\fd|BankRegister|registrador[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][7]~q\);

-- Location: LCCOMB_X59_Y40_N30
\fd|BankRegister|saidaA[7]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~509_combout\ = (\fd|BankRegister|saidaA[7]~508_combout\ & (((\fd|BankRegister|registrador[28][7]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[7]~508_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[20][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[7]~508_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][7]~q\,
	datad => \fd|BankRegister|registrador[20][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~509_combout\);

-- Location: FF_X59_Y37_N31
\fd|BankRegister|registrador[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][7]~q\);

-- Location: FF_X54_Y35_N31
\fd|BankRegister|registrador[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][7]~q\);

-- Location: FF_X55_Y35_N7
\fd|BankRegister|registrador[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][7]~q\);

-- Location: FF_X54_Y35_N5
\fd|BankRegister|registrador[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][7]~q\);

-- Location: LCCOMB_X55_Y35_N6
\fd|BankRegister|saidaA[7]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~506_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[21][7]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][7]~q\,
	datad => \fd|BankRegister|registrador[21][7]~q\,
	combout => \fd|BankRegister|saidaA[7]~506_combout\);

-- Location: LCCOMB_X54_Y35_N30
\fd|BankRegister|saidaA[7]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~507_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[7]~506_combout\ & ((\fd|BankRegister|registrador[29][7]~q\))) # (!\fd|BankRegister|saidaA[7]~506_combout\ & (\fd|BankRegister|registrador[25][7]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[7]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[25][7]~q\,
	datac => \fd|BankRegister|registrador[29][7]~q\,
	datad => \fd|BankRegister|saidaA[7]~506_combout\,
	combout => \fd|BankRegister|saidaA[7]~507_combout\);

-- Location: LCCOMB_X59_Y40_N16
\fd|BankRegister|saidaA[7]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~510_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|saidaA[7]~507_combout\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|saidaA[7]~509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[7]~509_combout\,
	datad => \fd|BankRegister|saidaA[7]~507_combout\,
	combout => \fd|BankRegister|saidaA[7]~510_combout\);

-- Location: LCCOMB_X58_Y43_N30
\fd|BankRegister|saidaA[7]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~513_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[7]~510_combout\ & (\fd|BankRegister|saidaA[7]~512_combout\)) # (!\fd|BankRegister|saidaA[7]~510_combout\ & ((\fd|BankRegister|saidaA[7]~505_combout\))))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[7]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[7]~512_combout\,
	datac => \fd|BankRegister|saidaA[7]~505_combout\,
	datad => \fd|BankRegister|saidaA[7]~510_combout\,
	combout => \fd|BankRegister|saidaA[7]~513_combout\);

-- Location: LCCOMB_X58_Y43_N22
\fd|BankRegister|saidaA[7]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[7]~524_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[7]~513_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[7]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal0~3_combout\,
	datab => \fd|BankRegister|saidaA[7]~523_combout\,
	datac => \fd|BankRegister|saidaA[7]~513_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[7]~524_combout\);

-- Location: FF_X58_Y43_N23
\fd|Reg_ID_EX|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[7]~524_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(81));

-- Location: LCCOMB_X59_Y43_N20
\fd|Rom|content~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~26_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a6\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a6\,
	datac => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~26_combout\);

-- Location: FF_X59_Y43_N21
\fd|Reg_ID_EX|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(16));

-- Location: FF_X53_Y36_N11
\fd|BankRegister|registrador[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][4]~q\);

-- Location: FF_X55_Y35_N1
\fd|BankRegister|registrador[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][4]~q\);

-- Location: FF_X55_Y35_N11
\fd|BankRegister|registrador[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][4]~q\);

-- Location: LCCOMB_X55_Y35_N0
\fd|BankRegister|saidaB[4]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~567_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[25][4]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][4]~q\,
	datad => \fd|BankRegister|registrador[17][4]~q\,
	combout => \fd|BankRegister|saidaB[4]~567_combout\);

-- Location: FF_X53_Y36_N25
\fd|BankRegister|registrador[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][4]~q\);

-- Location: LCCOMB_X53_Y36_N24
\fd|BankRegister|saidaB[4]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~568_combout\ = (\fd|BankRegister|saidaB[4]~567_combout\ & ((\fd|BankRegister|registrador[29][4]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[4]~567_combout\ & (((\fd|BankRegister|registrador[21][4]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][4]~q\,
	datab => \fd|BankRegister|saidaB[4]~567_combout\,
	datac => \fd|BankRegister|registrador[21][4]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[4]~568_combout\);

-- Location: FF_X54_Y38_N23
\fd|BankRegister|registrador[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][4]~q\);

-- Location: FF_X57_Y38_N11
\fd|BankRegister|registrador[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][4]~q\);

-- Location: FF_X57_Y38_N13
\fd|BankRegister|registrador[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][4]~q\);

-- Location: LCCOMB_X57_Y38_N10
\fd|BankRegister|saidaB[4]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~571_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[20][4]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][4]~q\,
	datad => \fd|BankRegister|registrador[16][4]~q\,
	combout => \fd|BankRegister|saidaB[4]~571_combout\);

-- Location: LCCOMB_X54_Y38_N12
\fd|BankRegister|saidaB[4]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~572_combout\ = (\fd|BankRegister|saidaB[4]~571_combout\ & ((\fd|BankRegister|registrador[28][4]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[4]~571_combout\ & (((\fd|BankRegister|registrador[24][4]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][4]~q\,
	datab => \fd|BankRegister|saidaB[4]~571_combout\,
	datac => \fd|BankRegister|registrador[24][4]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[4]~572_combout\);

-- Location: FF_X59_Y32_N31
\fd|BankRegister|registrador[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][4]~q\);

-- Location: FF_X59_Y32_N13
\fd|BankRegister|registrador[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][4]~q\);

-- Location: FF_X59_Y35_N7
\fd|BankRegister|registrador[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][4]~q\);

-- Location: FF_X57_Y35_N23
\fd|BankRegister|registrador[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][4]~q\);

-- Location: LCCOMB_X59_Y35_N6
\fd|BankRegister|saidaB[4]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~569_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[22][4]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][4]~q\,
	datad => \fd|BankRegister|registrador[18][4]~q\,
	combout => \fd|BankRegister|saidaB[4]~569_combout\);

-- Location: LCCOMB_X59_Y32_N12
\fd|BankRegister|saidaB[4]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~570_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[4]~569_combout\ & (\fd|BankRegister|registrador[30][4]~q\)) # (!\fd|BankRegister|saidaB[4]~569_combout\ & ((\fd|BankRegister|registrador[26][4]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[4]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][4]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][4]~q\,
	datad => \fd|BankRegister|saidaB[4]~569_combout\,
	combout => \fd|BankRegister|saidaB[4]~570_combout\);

-- Location: LCCOMB_X58_Y34_N30
\fd|BankRegister|saidaB[4]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~573_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[4]~570_combout\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[4]~572_combout\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[4]~572_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[4]~570_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[4]~573_combout\);

-- Location: FF_X60_Y37_N17
\fd|BankRegister|registrador[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][4]~q\);

-- Location: FF_X58_Y33_N27
\fd|BankRegister|registrador[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][4]~q\);

-- Location: FF_X59_Y33_N17
\fd|BankRegister|registrador[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][4]~q\);

-- Location: FF_X59_Y33_N3
\fd|BankRegister|registrador[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][4]~q\);

-- Location: LCCOMB_X59_Y33_N16
\fd|BankRegister|saidaB[4]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~574_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][4]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][4]~q\,
	datad => \fd|BankRegister|registrador[19][4]~q\,
	combout => \fd|BankRegister|saidaB[4]~574_combout\);

-- Location: LCCOMB_X58_Y33_N26
\fd|BankRegister|saidaB[4]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~575_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[4]~574_combout\ & (\fd|BankRegister|registrador[31][4]~q\)) # (!\fd|BankRegister|saidaB[4]~574_combout\ & ((\fd|BankRegister|registrador[23][4]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[4]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][4]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[23][4]~q\,
	datad => \fd|BankRegister|saidaB[4]~574_combout\,
	combout => \fd|BankRegister|saidaB[4]~575_combout\);

-- Location: LCCOMB_X58_Y34_N8
\fd|BankRegister|saidaB[4]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~576_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[4]~573_combout\ & ((\fd|BankRegister|saidaB[4]~575_combout\))) # (!\fd|BankRegister|saidaB[4]~573_combout\ & (\fd|BankRegister|saidaB[4]~568_combout\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[4]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[4]~568_combout\,
	datac => \fd|BankRegister|saidaB[4]~573_combout\,
	datad => \fd|BankRegister|saidaB[4]~575_combout\,
	combout => \fd|BankRegister|saidaB[4]~576_combout\);

-- Location: FF_X61_Y38_N15
\fd|BankRegister|registrador[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][4]~q\);

-- Location: FF_X61_Y38_N21
\fd|BankRegister|registrador[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][4]~q\);

-- Location: LCCOMB_X61_Y38_N20
\fd|BankRegister|saidaB[4]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~577_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][4]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[4][4]~q\,
	datac => \fd|BankRegister|registrador[5][4]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[4]~577_combout\);

-- Location: FF_X56_Y34_N21
\fd|BankRegister|registrador[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][4]~q\);

-- Location: FF_X56_Y34_N19
\fd|BankRegister|registrador[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][4]~q\);

-- Location: LCCOMB_X56_Y34_N18
\fd|BankRegister|saidaB[4]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~578_combout\ = (\fd|BankRegister|saidaB[4]~577_combout\ & ((\fd|BankRegister|registrador[7][4]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[4]~577_combout\ & (((\fd|BankRegister|registrador[6][4]~q\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[4]~577_combout\,
	datab => \fd|BankRegister|registrador[7][4]~q\,
	datac => \fd|BankRegister|registrador[6][4]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[4]~578_combout\);

-- Location: FF_X62_Y37_N23
\fd|BankRegister|registrador[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][4]~q\);

-- Location: FF_X66_Y41_N27
\fd|BankRegister|registrador[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][4]~q\);

-- Location: FF_X66_Y41_N17
\fd|BankRegister|registrador[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][4]~q\);

-- Location: LCCOMB_X66_Y41_N16
\fd|BankRegister|saidaB[4]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~584_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[13][4]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][4]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][4]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[4]~584_combout\);

-- Location: FF_X62_Y37_N9
\fd|BankRegister|registrador[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][4]~q\);

-- Location: LCCOMB_X62_Y37_N8
\fd|BankRegister|saidaB[4]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~585_combout\ = (\fd|BankRegister|saidaB[4]~584_combout\ & (((\fd|BankRegister|registrador[15][4]~q\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[4]~584_combout\ & (\fd|BankRegister|registrador[14][4]~q\ & 
-- ((\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[14][4]~q\,
	datab => \fd|BankRegister|saidaB[4]~584_combout\,
	datac => \fd|BankRegister|registrador[15][4]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[4]~585_combout\);

-- Location: FF_X61_Y32_N23
\fd|BankRegister|registrador[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][4]~q\);

-- Location: FF_X61_Y32_N5
\fd|BankRegister|registrador[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][4]~q\);

-- Location: LCCOMB_X61_Y32_N4
\fd|BankRegister|saidaB[4]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~581_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[2][4]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[0][4]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][4]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][4]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[4]~581_combout\);

-- Location: FF_X62_Y34_N25
\fd|BankRegister|registrador[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][4]~q\);

-- Location: FF_X62_Y34_N11
\fd|BankRegister|registrador[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][4]~q\);

-- Location: LCCOMB_X62_Y34_N24
\fd|BankRegister|saidaB[4]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~582_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[4]~581_combout\ & ((\fd|BankRegister|registrador[3][4]~q\))) # (!\fd|BankRegister|saidaB[4]~581_combout\ & (\fd|BankRegister|registrador[1][4]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[4]~581_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[4]~581_combout\,
	datac => \fd|BankRegister|registrador[1][4]~q\,
	datad => \fd|BankRegister|registrador[3][4]~q\,
	combout => \fd|BankRegister|saidaB[4]~582_combout\);

-- Location: FF_X66_Y37_N5
\fd|BankRegister|registrador[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][4]~q\);

-- Location: FF_X66_Y37_N27
\fd|BankRegister|registrador[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][4]~q\);

-- Location: FF_X67_Y37_N29
\fd|BankRegister|registrador[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][4]~q\);

-- Location: FF_X67_Y37_N7
\fd|BankRegister|registrador[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][4]~q\);

-- Location: LCCOMB_X67_Y37_N28
\fd|BankRegister|saidaB[4]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~579_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[10][4]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][4]~q\,
	datad => \fd|BankRegister|registrador[8][4]~q\,
	combout => \fd|BankRegister|saidaB[4]~579_combout\);

-- Location: LCCOMB_X66_Y37_N26
\fd|BankRegister|saidaB[4]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~580_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[4]~579_combout\ & (\fd|BankRegister|registrador[11][4]~q\)) # (!\fd|BankRegister|saidaB[4]~579_combout\ & ((\fd|BankRegister|registrador[9][4]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[4]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[11][4]~q\,
	datac => \fd|BankRegister|registrador[9][4]~q\,
	datad => \fd|BankRegister|saidaB[4]~579_combout\,
	combout => \fd|BankRegister|saidaB[4]~580_combout\);

-- Location: LCCOMB_X62_Y37_N12
\fd|BankRegister|saidaB[4]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~583_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[4]~580_combout\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[4]~582_combout\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[4]~582_combout\,
	datac => \fd|BankRegister|saidaB[4]~580_combout\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[4]~583_combout\);

-- Location: LCCOMB_X62_Y37_N18
\fd|BankRegister|saidaB[4]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~586_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[4]~583_combout\ & ((\fd|BankRegister|saidaB[4]~585_combout\))) # (!\fd|BankRegister|saidaB[4]~583_combout\ & (\fd|BankRegister|saidaB[4]~578_combout\)))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[4]~583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[4]~578_combout\,
	datac => \fd|BankRegister|saidaB[4]~585_combout\,
	datad => \fd|BankRegister|saidaB[4]~583_combout\,
	combout => \fd|BankRegister|saidaB[4]~586_combout\);

-- Location: LCCOMB_X58_Y34_N20
\fd|BankRegister|saidaB[4]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[4]~587_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[4]~576_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[4]~586_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[4]~576_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[4]~586_combout\,
	combout => \fd|BankRegister|saidaB[4]~587_combout\);

-- Location: FF_X58_Y34_N21
\fd|Reg_ID_EX|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[4]~587_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(46));

-- Location: FF_X56_Y42_N31
\fd|Reg_EX_MEM|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(46),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(9));

-- Location: FF_X50_Y43_N13
\fd|Ram|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(9),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~47_q\);

-- Location: LCCOMB_X55_Y44_N30
\fd|MuxSaidaBankRegister|selected[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[4]~26_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(14)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(46),
	datab => \fd|Reg_ID_EX|DOUT\(14),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[4]~26_combout\);

-- Location: LCCOMB_X55_Y44_N0
\fd|MuxSaidaBankRegister|selected[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[3]~27_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(13)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(45),
	datab => \fd|Reg_ID_EX|DOUT\(13),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[3]~27_combout\);

-- Location: LCCOMB_X55_Y44_N28
\fd|ALU|adder|a0|vaium\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|a0|vaium~combout\ = (\fd|UCalu|output[2]~1_combout\ & (((\fd|ALU|choiceB|selected[0]~1_combout\) # (\fd|Reg_ID_EX|DOUT\(74))))) # (!\fd|UCalu|output[2]~1_combout\ & (\fd|ALU|choiceB|selected[0]~2_combout\ & ((\fd|Reg_ID_EX|DOUT\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|choiceB|selected[0]~2_combout\,
	datab => \fd|ALU|choiceB|selected[0]~1_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(74),
	combout => \fd|ALU|adder|a0|vaium~combout\);

-- Location: FF_X62_Y36_N13
\fd|BankRegister|registrador[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][1]~q\);

-- Location: FF_X62_Y36_N11
\fd|BankRegister|registrador[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][1]~q\);

-- Location: LCCOMB_X62_Y36_N12
\fd|BankRegister|saidaA[1]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~640_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[9][1]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][1]~q\,
	datad => \fd|BankRegister|registrador[9][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~640_combout\);

-- Location: FF_X63_Y36_N31
\fd|BankRegister|registrador[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][1]~q\);

-- Location: FF_X63_Y36_N29
\fd|BankRegister|registrador[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][1]~q\);

-- Location: LCCOMB_X63_Y36_N30
\fd|BankRegister|saidaA[1]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~641_combout\ = (\fd|BankRegister|saidaA[1]~640_combout\ & (((\fd|BankRegister|registrador[11][1]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[1]~640_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[1]~640_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][1]~q\,
	datad => \fd|BankRegister|registrador[10][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~641_combout\);

-- Location: FF_X60_Y36_N31
\fd|BankRegister|registrador[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][1]~q\);

-- Location: FF_X62_Y37_N25
\fd|BankRegister|registrador[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][1]~q\);

-- Location: LCCOMB_X60_Y36_N30
\fd|BankRegister|saidaA[1]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~647_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][1]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][1]~q\,
	datad => \fd|BankRegister|registrador[14][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~647_combout\);

-- Location: FF_X62_Y37_N27
\fd|BankRegister|registrador[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][1]~q\);

-- Location: FF_X60_Y36_N13
\fd|BankRegister|registrador[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][1]~q\);

-- Location: LCCOMB_X60_Y36_N12
\fd|BankRegister|saidaA[1]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~648_combout\ = (\fd|BankRegister|saidaA[1]~647_combout\ & ((\fd|BankRegister|registrador[15][1]~q\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[1]~647_combout\ & (((\fd|BankRegister|registrador[13][1]~q\ & 
-- \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[1]~647_combout\,
	datab => \fd|BankRegister|registrador[15][1]~q\,
	datac => \fd|BankRegister|registrador[13][1]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[1]~648_combout\);

-- Location: LCCOMB_X65_Y34_N0
\fd|BankRegister|registrador[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[5][1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~0_combout\,
	combout => \fd|BankRegister|registrador[5][1]~feeder_combout\);

-- Location: FF_X65_Y34_N1
\fd|BankRegister|registrador[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[5][1]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][1]~q\);

-- Location: FF_X65_Y34_N5
\fd|BankRegister|registrador[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][1]~q\);

-- Location: FF_X68_Y32_N7
\fd|BankRegister|registrador[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][1]~q\);

-- Location: FF_X68_Y32_N1
\fd|BankRegister|registrador[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][1]~q\);

-- Location: LCCOMB_X68_Y32_N6
\fd|BankRegister|saidaA[1]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~642_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[6][1]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[6][1]~q\,
	datad => \fd|BankRegister|registrador[4][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~642_combout\);

-- Location: LCCOMB_X65_Y34_N4
\fd|BankRegister|saidaA[1]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~643_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[1]~642_combout\ & ((\fd|BankRegister|registrador[7][1]~q\))) # (!\fd|BankRegister|saidaA[1]~642_combout\ & (\fd|BankRegister|registrador[5][1]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[1]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][1]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|saidaA[1]~642_combout\,
	combout => \fd|BankRegister|saidaA[1]~643_combout\);

-- Location: FF_X62_Y33_N1
\fd|BankRegister|registrador[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][1]~q\);

-- Location: LCCOMB_X61_Y34_N26
\fd|BankRegister|registrador[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[3][1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~0_combout\,
	combout => \fd|BankRegister|registrador[3][1]~feeder_combout\);

-- Location: FF_X61_Y34_N27
\fd|BankRegister|registrador[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[3][1]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][1]~q\);

-- Location: LCCOMB_X61_Y34_N0
\fd|BankRegister|registrador[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[1][1]~feeder_combout\ = \fd|MuxRegRam|selected[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[1]~0_combout\,
	combout => \fd|BankRegister|registrador[1][1]~feeder_combout\);

-- Location: FF_X61_Y34_N1
\fd|BankRegister|registrador[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[1][1]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][1]~q\);

-- Location: FF_X62_Y33_N11
\fd|BankRegister|registrador[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][1]~q\);

-- Location: LCCOMB_X62_Y33_N10
\fd|BankRegister|saidaA[1]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~644_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][1]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[0][1]~q\ & !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][1]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][1]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[1]~644_combout\);

-- Location: LCCOMB_X62_Y33_N12
\fd|BankRegister|saidaA[1]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~645_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[1]~644_combout\ & ((\fd|BankRegister|registrador[3][1]~q\))) # (!\fd|BankRegister|saidaA[1]~644_combout\ & (\fd|BankRegister|registrador[2][1]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[1]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[3][1]~q\,
	datad => \fd|BankRegister|saidaA[1]~644_combout\,
	combout => \fd|BankRegister|saidaA[1]~645_combout\);

-- Location: LCCOMB_X63_Y36_N0
\fd|BankRegister|saidaA[1]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~646_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[1]~643_combout\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((!\fd|Rom|content~6_combout\ & 
-- \fd|BankRegister|saidaA[1]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[1]~643_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[1]~645_combout\,
	combout => \fd|BankRegister|saidaA[1]~646_combout\);

-- Location: LCCOMB_X63_Y36_N10
\fd|BankRegister|saidaA[1]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~649_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[1]~646_combout\ & ((\fd|BankRegister|saidaA[1]~648_combout\))) # (!\fd|BankRegister|saidaA[1]~646_combout\ & (\fd|BankRegister|saidaA[1]~641_combout\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[1]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[1]~641_combout\,
	datab => \fd|BankRegister|saidaA[1]~648_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[1]~646_combout\,
	combout => \fd|BankRegister|saidaA[1]~649_combout\);

-- Location: FF_X58_Y36_N27
\fd|BankRegister|registrador[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][1]~q\);

-- Location: FF_X58_Y36_N13
\fd|BankRegister|registrador[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][1]~q\);

-- Location: LCCOMB_X58_Y36_N12
\fd|BankRegister|saidaA[1]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~630_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[26][1]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][1]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][1]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[1]~630_combout\);

-- Location: FF_X58_Y38_N19
\fd|BankRegister|registrador[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][1]~q\);

-- Location: FF_X58_Y38_N1
\fd|BankRegister|registrador[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][1]~q\);

-- Location: LCCOMB_X58_Y38_N18
\fd|BankRegister|saidaA[1]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~631_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[1]~630_combout\ & (\fd|BankRegister|registrador[30][1]~q\)) # (!\fd|BankRegister|saidaA[1]~630_combout\ & ((\fd|BankRegister|registrador[22][1]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[1]~630_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[1]~630_combout\,
	datac => \fd|BankRegister|registrador[30][1]~q\,
	datad => \fd|BankRegister|registrador[22][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~631_combout\);

-- Location: FF_X59_Y39_N29
\fd|BankRegister|registrador[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][1]~q\);

-- Location: FF_X59_Y39_N15
\fd|BankRegister|registrador[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][1]~q\);

-- Location: LCCOMB_X59_Y39_N14
\fd|BankRegister|saidaA[1]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~632_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[21][1]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[21][1]~q\,
	datac => \fd|BankRegister|registrador[17][1]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[1]~632_combout\);

-- Location: FF_X56_Y39_N25
\fd|BankRegister|registrador[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][1]~q\);

-- Location: FF_X56_Y39_N3
\fd|BankRegister|registrador[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][1]~q\);

-- Location: LCCOMB_X56_Y39_N2
\fd|BankRegister|saidaA[1]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~633_combout\ = (\fd|BankRegister|saidaA[1]~632_combout\ & (((\fd|BankRegister|registrador[29][1]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[1]~632_combout\ & (\fd|BankRegister|registrador[25][1]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[1]~632_combout\,
	datab => \fd|BankRegister|registrador[25][1]~q\,
	datac => \fd|BankRegister|registrador[29][1]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[1]~633_combout\);

-- Location: FF_X57_Y41_N17
\fd|BankRegister|registrador[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][1]~q\);

-- Location: FF_X57_Y41_N27
\fd|BankRegister|registrador[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][1]~q\);

-- Location: FF_X58_Y40_N7
\fd|BankRegister|registrador[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][1]~q\);

-- Location: FF_X58_Y40_N29
\fd|BankRegister|registrador[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][1]~q\);

-- Location: LCCOMB_X58_Y40_N6
\fd|BankRegister|saidaA[1]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~634_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][1]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][1]~q\,
	datad => \fd|BankRegister|registrador[24][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~634_combout\);

-- Location: LCCOMB_X57_Y41_N26
\fd|BankRegister|saidaA[1]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~635_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[1]~634_combout\ & ((\fd|BankRegister|registrador[28][1]~q\))) # (!\fd|BankRegister|saidaA[1]~634_combout\ & (\fd|BankRegister|registrador[20][1]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[1]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][1]~q\,
	datac => \fd|BankRegister|registrador[28][1]~q\,
	datad => \fd|BankRegister|saidaA[1]~634_combout\,
	combout => \fd|BankRegister|saidaA[1]~635_combout\);

-- Location: LCCOMB_X60_Y41_N30
\fd|BankRegister|saidaA[1]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~636_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[1]~633_combout\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|saidaA[1]~635_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[1]~633_combout\,
	datad => \fd|BankRegister|saidaA[1]~635_combout\,
	combout => \fd|BankRegister|saidaA[1]~636_combout\);

-- Location: FF_X61_Y37_N31
\fd|BankRegister|registrador[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][1]~q\);

-- Location: FF_X61_Y37_N13
\fd|BankRegister|registrador[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][1]~q\);

-- Location: LCCOMB_X61_Y37_N30
\fd|BankRegister|saidaA[1]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~637_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][1]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][1]~q\,
	datad => \fd|BankRegister|registrador[23][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~637_combout\);

-- Location: FF_X63_Y40_N29
\fd|BankRegister|registrador[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][1]~q\);

-- Location: LCCOMB_X63_Y40_N6
\fd|BankRegister|saidaA[1]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~638_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[1]~637_combout\ & (\fd|BankRegister|registrador[31][1]~q\)) # (!\fd|BankRegister|saidaA[1]~637_combout\ & ((\fd|BankRegister|registrador[27][1]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[1]~637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[1]~637_combout\,
	datac => \fd|BankRegister|registrador[31][1]~q\,
	datad => \fd|BankRegister|registrador[27][1]~q\,
	combout => \fd|BankRegister|saidaA[1]~638_combout\);

-- Location: LCCOMB_X66_Y40_N22
\fd|BankRegister|saidaA[1]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~639_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[1]~636_combout\ & ((\fd|BankRegister|saidaA[1]~638_combout\))) # (!\fd|BankRegister|saidaA[1]~636_combout\ & (\fd|BankRegister|saidaA[1]~631_combout\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[1]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[1]~631_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[1]~636_combout\,
	datad => \fd|BankRegister|saidaA[1]~638_combout\,
	combout => \fd|BankRegister|saidaA[1]~639_combout\);

-- Location: LCCOMB_X55_Y43_N28
\fd|BankRegister|saidaA[1]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[1]~650_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[1]~639_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[1]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[1]~649_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[1]~639_combout\,
	combout => \fd|BankRegister|saidaA[1]~650_combout\);

-- Location: FF_X55_Y43_N29
\fd|Reg_ID_EX|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[1]~650_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(75));

-- Location: LCCOMB_X58_Y45_N16
\fd|ALU|adder|addsloop:1:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ = (\fd|ALU|adder|a0|vaium~combout\ & ((\fd|Reg_ID_EX|DOUT\(75)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[1]~29_combout\)))) # (!\fd|ALU|adder|a0|vaium~combout\ & 
-- (\fd|Reg_ID_EX|DOUT\(75) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|ALU|adder|a0|vaium~combout\,
	datac => \fd|MuxSaidaBankRegister|selected[1]~29_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(75),
	combout => \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\);

-- Location: FF_X53_Y36_N31
\fd|BankRegister|registrador[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][2]~q\);

-- Location: FF_X55_Y35_N15
\fd|BankRegister|registrador[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][2]~q\);

-- Location: FF_X55_Y35_N13
\fd|BankRegister|registrador[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][2]~q\);

-- Location: LCCOMB_X55_Y35_N12
\fd|BankRegister|saidaB[2]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~609_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][2]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][2]~q\,
	datac => \fd|BankRegister|registrador[25][2]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[2]~609_combout\);

-- Location: FF_X53_Y36_N5
\fd|BankRegister|registrador[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][2]~q\);

-- Location: LCCOMB_X53_Y36_N4
\fd|BankRegister|saidaB[2]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~610_combout\ = (\fd|BankRegister|saidaB[2]~609_combout\ & ((\fd|BankRegister|registrador[29][2]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[2]~609_combout\ & (((\fd|BankRegister|registrador[21][2]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][2]~q\,
	datab => \fd|BankRegister|saidaB[2]~609_combout\,
	datac => \fd|BankRegister|registrador[21][2]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[2]~610_combout\);

-- Location: FF_X59_Y33_N9
\fd|BankRegister|registrador[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][2]~q\);

-- Location: FF_X59_Y33_N19
\fd|BankRegister|registrador[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][2]~q\);

-- Location: LCCOMB_X59_Y33_N8
\fd|BankRegister|saidaB[2]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~616_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][2]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][2]~q\,
	datad => \fd|BankRegister|registrador[19][2]~q\,
	combout => \fd|BankRegister|saidaB[2]~616_combout\);

-- Location: FF_X60_Y37_N5
\fd|BankRegister|registrador[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][2]~q\);

-- Location: FF_X60_Y37_N11
\fd|BankRegister|registrador[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][2]~q\);

-- Location: LCCOMB_X60_Y37_N10
\fd|BankRegister|saidaB[2]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~617_combout\ = (\fd|BankRegister|saidaB[2]~616_combout\ & ((\fd|BankRegister|registrador[31][2]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[2]~616_combout\ & (((\fd|BankRegister|registrador[23][2]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~616_combout\,
	datab => \fd|BankRegister|registrador[31][2]~q\,
	datac => \fd|BankRegister|registrador[23][2]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[2]~617_combout\);

-- Location: FF_X57_Y35_N25
\fd|BankRegister|registrador[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][2]~q\);

-- Location: LCCOMB_X57_Y35_N24
\fd|BankRegister|saidaB[2]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~611_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[22][2]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[18][2]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][2]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][2]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[2]~611_combout\);

-- Location: FF_X59_Y32_N9
\fd|BankRegister|registrador[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][2]~q\);

-- Location: FF_X59_Y32_N19
\fd|BankRegister|registrador[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][2]~q\);

-- Location: LCCOMB_X59_Y32_N8
\fd|BankRegister|saidaB[2]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~612_combout\ = (\fd|BankRegister|saidaB[2]~611_combout\ & (((\fd|BankRegister|registrador[30][2]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[2]~611_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[26][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~611_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][2]~q\,
	datad => \fd|BankRegister|registrador[30][2]~q\,
	combout => \fd|BankRegister|saidaB[2]~612_combout\);

-- Location: FF_X59_Y38_N27
\fd|BankRegister|registrador[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][2]~q\);

-- Location: FF_X59_Y38_N17
\fd|BankRegister|registrador[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][2]~q\);

-- Location: LCCOMB_X59_Y38_N16
\fd|BankRegister|saidaB[2]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~613_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[20][2]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][2]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][2]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[2]~613_combout\);

-- Location: FF_X59_Y40_N3
\fd|BankRegister|registrador[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][2]~q\);

-- Location: FF_X59_Y40_N29
\fd|BankRegister|registrador[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][2]~q\);

-- Location: LCCOMB_X59_Y40_N2
\fd|BankRegister|saidaB[2]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~614_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[2]~613_combout\ & ((\fd|BankRegister|registrador[28][2]~q\))) # (!\fd|BankRegister|saidaB[2]~613_combout\ & (\fd|BankRegister|registrador[24][2]~q\)))) # 
-- (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[2]~613_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[2]~613_combout\,
	datac => \fd|BankRegister|registrador[24][2]~q\,
	datad => \fd|BankRegister|registrador[28][2]~q\,
	combout => \fd|BankRegister|saidaB[2]~614_combout\);

-- Location: LCCOMB_X60_Y40_N2
\fd|BankRegister|saidaB[2]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~615_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[2]~612_combout\) # ((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (((!\fd|Rom|content~12_combout\ & 
-- \fd|BankRegister|saidaB[2]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~612_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[2]~614_combout\,
	combout => \fd|BankRegister|saidaB[2]~615_combout\);

-- Location: LCCOMB_X60_Y40_N20
\fd|BankRegister|saidaB[2]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~618_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[2]~615_combout\ & ((\fd|BankRegister|saidaB[2]~617_combout\))) # (!\fd|BankRegister|saidaB[2]~615_combout\ & (\fd|BankRegister|saidaB[2]~610_combout\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[2]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~610_combout\,
	datab => \fd|BankRegister|saidaB[2]~617_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[2]~615_combout\,
	combout => \fd|BankRegister|saidaB[2]~618_combout\);

-- Location: FF_X65_Y34_N31
\fd|BankRegister|registrador[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][2]~q\);

-- Location: LCCOMB_X69_Y32_N24
\fd|BankRegister|registrador[4][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[4][2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~3_combout\,
	combout => \fd|BankRegister|registrador[4][2]~feeder_combout\);

-- Location: FF_X69_Y32_N25
\fd|BankRegister|registrador[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[4][2]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][2]~q\);

-- Location: LCCOMB_X69_Y32_N0
\fd|BankRegister|saidaB[2]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~619_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][2]~q\) # ((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (((!\fd|Rom|content~13_combout\ & 
-- \fd|BankRegister|registrador[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[5][2]~q\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|registrador[4][2]~q\,
	combout => \fd|BankRegister|saidaB[2]~619_combout\);

-- Location: LCCOMB_X68_Y32_N12
\fd|BankRegister|registrador[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[6][2]~feeder_combout\ = \fd|MuxRegRam|selected[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[2]~3_combout\,
	combout => \fd|BankRegister|registrador[6][2]~feeder_combout\);

-- Location: FF_X68_Y32_N13
\fd|BankRegister|registrador[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[6][2]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][2]~q\);

-- Location: FF_X68_Y34_N25
\fd|BankRegister|registrador[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][2]~q\);

-- Location: LCCOMB_X68_Y34_N24
\fd|BankRegister|saidaB[2]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~620_combout\ = (\fd|BankRegister|saidaB[2]~619_combout\ & (((\fd|BankRegister|registrador[7][2]~q\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[2]~619_combout\ & (\fd|BankRegister|registrador[6][2]~q\ & 
-- ((\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~619_combout\,
	datab => \fd|BankRegister|registrador[6][2]~q\,
	datac => \fd|BankRegister|registrador[7][2]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[2]~620_combout\);

-- Location: FF_X62_Y33_N9
\fd|BankRegister|registrador[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][2]~q\);

-- Location: FF_X62_Y33_N31
\fd|BankRegister|registrador[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][2]~q\);

-- Location: LCCOMB_X62_Y33_N30
\fd|BankRegister|saidaB[2]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~623_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[2][2]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[0][2]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[0][2]~q\,
	datac => \fd|BankRegister|registrador[2][2]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[2]~623_combout\);

-- Location: FF_X62_Y32_N5
\fd|BankRegister|registrador[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][2]~q\);

-- Location: FF_X62_Y32_N19
\fd|BankRegister|registrador[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][2]~q\);

-- Location: LCCOMB_X62_Y32_N4
\fd|BankRegister|saidaB[2]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~624_combout\ = (\fd|BankRegister|saidaB[2]~623_combout\ & (((\fd|BankRegister|registrador[3][2]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[2]~623_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~623_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][2]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \fd|BankRegister|saidaB[2]~624_combout\);

-- Location: FF_X68_Y38_N31
\fd|BankRegister|registrador[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][2]~q\);

-- Location: FF_X68_Y38_N29
\fd|BankRegister|registrador[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][2]~q\);

-- Location: FF_X67_Y37_N31
\fd|BankRegister|registrador[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][2]~q\);

-- Location: FF_X67_Y37_N21
\fd|BankRegister|registrador[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][2]~q\);

-- Location: LCCOMB_X67_Y37_N20
\fd|BankRegister|saidaB[2]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~621_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[10][2]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[8][2]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][2]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][2]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[2]~621_combout\);

-- Location: LCCOMB_X68_Y38_N28
\fd|BankRegister|saidaB[2]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~622_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[2]~621_combout\ & (\fd|BankRegister|registrador[11][2]~q\)) # (!\fd|BankRegister|saidaB[2]~621_combout\ & ((\fd|BankRegister|registrador[9][2]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[2]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][2]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[9][2]~q\,
	datad => \fd|BankRegister|saidaB[2]~621_combout\,
	combout => \fd|BankRegister|saidaB[2]~622_combout\);

-- Location: LCCOMB_X66_Y40_N26
\fd|BankRegister|saidaB[2]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~625_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[2]~622_combout\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[2]~624_combout\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[2]~624_combout\,
	datac => \fd|BankRegister|saidaB[2]~622_combout\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[2]~625_combout\);

-- Location: FF_X66_Y41_N23
\fd|BankRegister|registrador[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][2]~q\);

-- Location: FF_X66_Y41_N13
\fd|BankRegister|registrador[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][2]~q\);

-- Location: LCCOMB_X66_Y41_N12
\fd|BankRegister|saidaB[2]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~626_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[13][2]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][2]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][2]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[2]~626_combout\);

-- Location: FF_X61_Y41_N7
\fd|BankRegister|registrador[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][2]~q\);

-- Location: FF_X66_Y40_N21
\fd|BankRegister|registrador[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][2]~q\);

-- Location: LCCOMB_X61_Y41_N6
\fd|BankRegister|saidaB[2]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~627_combout\ = (\fd|BankRegister|saidaB[2]~626_combout\ & (((\fd|BankRegister|registrador[15][2]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[2]~626_combout\ & (\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[14][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~626_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[15][2]~q\,
	datad => \fd|BankRegister|registrador[14][2]~q\,
	combout => \fd|BankRegister|saidaB[2]~627_combout\);

-- Location: LCCOMB_X61_Y41_N16
\fd|BankRegister|saidaB[2]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~628_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[2]~625_combout\ & ((\fd|BankRegister|saidaB[2]~627_combout\))) # (!\fd|BankRegister|saidaB[2]~625_combout\ & (\fd|BankRegister|saidaB[2]~620_combout\)))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[2]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[2]~620_combout\,
	datac => \fd|BankRegister|saidaB[2]~625_combout\,
	datad => \fd|BankRegister|saidaB[2]~627_combout\,
	combout => \fd|BankRegister|saidaB[2]~628_combout\);

-- Location: LCCOMB_X61_Y41_N22
\fd|BankRegister|saidaB[2]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[2]~629_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[2]~618_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[2]~628_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[2]~618_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|Rom|content~14_combout\,
	datad => \fd|BankRegister|saidaB[2]~628_combout\,
	combout => \fd|BankRegister|saidaB[2]~629_combout\);

-- Location: FF_X61_Y41_N23
\fd|Reg_ID_EX|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[2]~629_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(44));

-- Location: LCCOMB_X58_Y45_N12
\fd|MuxSaidaBankRegister|selected[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[2]~28_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(12)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(44),
	datac => \fd|Reg_ID_EX|DOUT\(12),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[2]~28_combout\);

-- Location: LCCOMB_X58_Y45_N26
\fd|ALU|adder|addsloop:2:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(76)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[2]~28_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(76) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(76),
	datad => \fd|MuxSaidaBankRegister|selected[2]~28_combout\,
	combout => \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N24
\fd|ALU|adder|addsloop:3:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(77) & ((\fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[3]~27_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(77) & 
-- (\fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\ & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(77),
	datac => \fd|MuxSaidaBankRegister|selected[3]~27_combout\,
	datad => \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y41_N8
\fd|ALU|final|selected[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[4]~16_combout\ = \fd|MuxSaidaBankRegister|selected[4]~26_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[4]~26_combout\,
	datab => \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[2]~1_combout\,
	combout => \fd|ALU|final|selected[4]~16_combout\);

-- Location: LCCOMB_X55_Y41_N18
\fd|ALU|final|selected[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[4]~17_combout\ = (\fd|ALU|final|selected[4]~16_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(78)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[4]~16_combout\ & (\fd|Reg_ID_EX|DOUT\(78) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[1]~4_combout\,
	datab => \fd|ALU|final|selected[4]~16_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(78),
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[4]~17_combout\);

-- Location: FF_X55_Y41_N19
\fd|Reg_EX_MEM|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[4]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(41));

-- Location: FF_X56_Y43_N11
\fd|Reg_MEM_WB|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(42),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(10));

-- Location: FF_X59_Y35_N13
\fd|BankRegister|registrador[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][5]~q\);

-- Location: FF_X59_Y35_N11
\fd|BankRegister|registrador[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][5]~q\);

-- Location: FF_X58_Y36_N11
\fd|BankRegister|registrador[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][5]~q\);

-- Location: FF_X58_Y36_N21
\fd|BankRegister|registrador[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][5]~q\);

-- Location: LCCOMB_X58_Y36_N10
\fd|BankRegister|saidaB[5]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~546_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[26][5]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][5]~q\,
	datad => \fd|BankRegister|registrador[18][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~546_combout\);

-- Location: LCCOMB_X59_Y35_N10
\fd|BankRegister|saidaB[5]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~547_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[5]~546_combout\ & (\fd|BankRegister|registrador[30][5]~q\)) # (!\fd|BankRegister|saidaB[5]~546_combout\ & ((\fd|BankRegister|registrador[22][5]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[5]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][5]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][5]~q\,
	datad => \fd|BankRegister|saidaB[5]~546_combout\,
	combout => \fd|BankRegister|saidaB[5]~547_combout\);

-- Location: FF_X59_Y37_N3
\fd|BankRegister|registrador[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][5]~q\);

-- Location: FF_X59_Y33_N21
\fd|BankRegister|registrador[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][5]~q\);

-- Location: FF_X58_Y33_N9
\fd|BankRegister|registrador[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][5]~q\);

-- Location: FF_X59_Y33_N23
\fd|BankRegister|registrador[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][5]~q\);

-- Location: LCCOMB_X58_Y33_N8
\fd|BankRegister|saidaB[5]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~553_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[23][5]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[23][5]~q\,
	datad => \fd|BankRegister|registrador[19][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~553_combout\);

-- Location: LCCOMB_X59_Y33_N20
\fd|BankRegister|saidaB[5]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~554_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[5]~553_combout\ & (\fd|BankRegister|registrador[31][5]~q\)) # (!\fd|BankRegister|saidaB[5]~553_combout\ & ((\fd|BankRegister|registrador[27][5]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[5]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[31][5]~q\,
	datac => \fd|BankRegister|registrador[27][5]~q\,
	datad => \fd|BankRegister|saidaB[5]~553_combout\,
	combout => \fd|BankRegister|saidaB[5]~554_combout\);

-- Location: FF_X54_Y35_N21
\fd|BankRegister|registrador[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][5]~q\);

-- Location: FF_X55_Y35_N31
\fd|BankRegister|registrador[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][5]~q\);

-- Location: LCCOMB_X54_Y35_N20
\fd|BankRegister|saidaB[5]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~548_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[21][5]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][5]~q\,
	datad => \fd|BankRegister|registrador[17][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~548_combout\);

-- Location: FF_X55_Y35_N5
\fd|BankRegister|registrador[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][5]~q\);

-- Location: FF_X54_Y35_N23
\fd|BankRegister|registrador[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][5]~q\);

-- Location: LCCOMB_X55_Y35_N4
\fd|BankRegister|saidaB[5]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~549_combout\ = (\fd|BankRegister|saidaB[5]~548_combout\ & (((\fd|BankRegister|registrador[29][5]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[5]~548_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[25][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[5]~548_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][5]~q\,
	datad => \fd|BankRegister|registrador[29][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~549_combout\);

-- Location: FF_X59_Y40_N1
\fd|BankRegister|registrador[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][5]~q\);

-- Location: FF_X57_Y40_N31
\fd|BankRegister|registrador[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][5]~q\);

-- Location: FF_X59_Y40_N7
\fd|BankRegister|registrador[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][5]~q\);

-- Location: FF_X58_Y40_N19
\fd|BankRegister|registrador[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][5]~q\);

-- Location: LCCOMB_X59_Y40_N6
\fd|BankRegister|saidaB[5]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~550_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[24][5]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[24][5]~q\,
	datad => \fd|BankRegister|registrador[16][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~550_combout\);

-- Location: LCCOMB_X57_Y40_N30
\fd|BankRegister|saidaB[5]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~551_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[5]~550_combout\ & (\fd|BankRegister|registrador[28][5]~q\)) # (!\fd|BankRegister|saidaB[5]~550_combout\ & ((\fd|BankRegister|registrador[20][5]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[5]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[28][5]~q\,
	datac => \fd|BankRegister|registrador[20][5]~q\,
	datad => \fd|BankRegister|saidaB[5]~550_combout\,
	combout => \fd|BankRegister|saidaB[5]~551_combout\);

-- Location: LCCOMB_X62_Y35_N20
\fd|BankRegister|saidaB[5]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~552_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[5]~549_combout\) # ((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[5]~551_combout\ & 
-- !\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[5]~549_combout\,
	datac => \fd|BankRegister|saidaB[5]~551_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[5]~552_combout\);

-- Location: LCCOMB_X62_Y34_N14
\fd|BankRegister|saidaB[5]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~555_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[5]~552_combout\ & ((\fd|BankRegister|saidaB[5]~554_combout\))) # (!\fd|BankRegister|saidaB[5]~552_combout\ & (\fd|BankRegister|saidaB[5]~547_combout\)))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[5]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[5]~547_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[5]~554_combout\,
	datad => \fd|BankRegister|saidaB[5]~552_combout\,
	combout => \fd|BankRegister|saidaB[5]~555_combout\);

-- Location: FF_X69_Y38_N1
\fd|BankRegister|registrador[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][5]~q\);

-- Location: FF_X72_Y38_N21
\fd|BankRegister|registrador[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][5]~q\);

-- Location: LCCOMB_X69_Y38_N0
\fd|BankRegister|saidaB[5]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~563_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|registrador[14][5]~q\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[14][5]~q\,
	datad => \fd|BankRegister|registrador[12][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~563_combout\);

-- Location: FF_X62_Y43_N17
\fd|BankRegister|registrador[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][5]~q\);

-- Location: LCCOMB_X62_Y43_N26
\fd|BankRegister|saidaB[5]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~564_combout\ = (\fd|BankRegister|saidaB[5]~563_combout\ & (((\fd|BankRegister|registrador[15][5]~q\) # (!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[5]~563_combout\ & (\fd|BankRegister|registrador[13][5]~q\ & 
-- (\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[5]~563_combout\,
	datab => \fd|BankRegister|registrador[13][5]~q\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|registrador[15][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~564_combout\);

-- Location: FF_X63_Y37_N17
\fd|BankRegister|registrador[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][5]~q\);

-- Location: FF_X67_Y37_N9
\fd|BankRegister|registrador[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][5]~q\);

-- Location: FF_X63_Y37_N15
\fd|BankRegister|registrador[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][5]~q\);

-- Location: FF_X67_Y37_N11
\fd|BankRegister|registrador[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][5]~q\);

-- Location: LCCOMB_X63_Y37_N14
\fd|BankRegister|saidaB[5]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~556_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][5]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][5]~q\,
	datad => \fd|BankRegister|registrador[8][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~556_combout\);

-- Location: LCCOMB_X67_Y37_N8
\fd|BankRegister|saidaB[5]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~557_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[5]~556_combout\ & (\fd|BankRegister|registrador[11][5]~q\)) # (!\fd|BankRegister|saidaB[5]~556_combout\ & ((\fd|BankRegister|registrador[10][5]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[5]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][5]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][5]~q\,
	datad => \fd|BankRegister|saidaB[5]~556_combout\,
	combout => \fd|BankRegister|saidaB[5]~557_combout\);

-- Location: FF_X65_Y35_N31
\fd|BankRegister|registrador[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][5]~q\);

-- Location: FF_X66_Y35_N7
\fd|BankRegister|registrador[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][5]~q\);

-- Location: FF_X66_Y35_N13
\fd|BankRegister|registrador[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][5]~q\);

-- Location: LCCOMB_X66_Y35_N12
\fd|BankRegister|saidaB[5]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~560_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][5]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][5]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][5]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[5]~560_combout\);

-- Location: FF_X65_Y35_N5
\fd|BankRegister|registrador[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][5]~q\);

-- Location: LCCOMB_X65_Y35_N4
\fd|BankRegister|saidaB[5]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~561_combout\ = (\fd|BankRegister|saidaB[5]~560_combout\ & ((\fd|BankRegister|registrador[3][5]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[5]~560_combout\ & (((\fd|BankRegister|registrador[2][5]~q\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][5]~q\,
	datab => \fd|BankRegister|saidaB[5]~560_combout\,
	datac => \fd|BankRegister|registrador[2][5]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[5]~561_combout\);

-- Location: FF_X63_Y38_N13
\fd|BankRegister|registrador[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][5]~q\);

-- Location: FF_X63_Y38_N11
\fd|BankRegister|registrador[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][5]~q\);

-- Location: LCCOMB_X63_Y38_N10
\fd|BankRegister|saidaB[5]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~558_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[6][5]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[4][5]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][5]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][5]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[5]~558_combout\);

-- Location: FF_X62_Y38_N1
\fd|BankRegister|registrador[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][5]~q\);

-- Location: FF_X62_Y38_N19
\fd|BankRegister|registrador[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][5]~q\);

-- Location: LCCOMB_X62_Y38_N0
\fd|BankRegister|saidaB[5]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~559_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[5]~558_combout\ & ((\fd|BankRegister|registrador[7][5]~q\))) # (!\fd|BankRegister|saidaB[5]~558_combout\ & (\fd|BankRegister|registrador[5][5]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[5]~558_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[5]~558_combout\,
	datac => \fd|BankRegister|registrador[5][5]~q\,
	datad => \fd|BankRegister|registrador[7][5]~q\,
	combout => \fd|BankRegister|saidaB[5]~559_combout\);

-- Location: LCCOMB_X62_Y43_N14
\fd|BankRegister|saidaB[5]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~562_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[5]~559_combout\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|saidaB[5]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[5]~561_combout\,
	datad => \fd|BankRegister|saidaB[5]~559_combout\,
	combout => \fd|BankRegister|saidaB[5]~562_combout\);

-- Location: LCCOMB_X62_Y43_N12
\fd|BankRegister|saidaB[5]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~565_combout\ = (\fd|BankRegister|saidaB[5]~562_combout\ & ((\fd|BankRegister|saidaB[5]~564_combout\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[5]~562_combout\ & (((\fd|BankRegister|saidaB[5]~557_combout\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[5]~564_combout\,
	datab => \fd|BankRegister|saidaB[5]~557_combout\,
	datac => \fd|BankRegister|saidaB[5]~562_combout\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[5]~565_combout\);

-- Location: LCCOMB_X62_Y43_N24
\fd|BankRegister|saidaB[5]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[5]~566_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[5]~555_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[5]~565_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal1~3_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|saidaB[5]~555_combout\,
	datad => \fd|BankRegister|saidaB[5]~565_combout\,
	combout => \fd|BankRegister|saidaB[5]~566_combout\);

-- Location: FF_X62_Y43_N25
\fd|Reg_ID_EX|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[5]~566_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(47));

-- Location: LCCOMB_X61_Y43_N0
\fd|Reg_EX_MEM|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[10]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(47),
	combout => \fd|Reg_EX_MEM|DOUT[10]~feeder_combout\);

-- Location: FF_X61_Y43_N1
\fd|Reg_EX_MEM|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[10]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(10));

-- Location: FF_X56_Y42_N15
\fd|Ram|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(10),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~48_q\);

-- Location: FF_X62_Y42_N29
\fd|Reg_MEM_WB|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(45),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(13));

-- Location: LCCOMB_X62_Y42_N16
\fd|BankRegister|registrador[15][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][8]~feeder_combout\ = \fd|MuxRegRam|selected[8]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[8]~27_combout\,
	combout => \fd|BankRegister|registrador[15][8]~feeder_combout\);

-- Location: FF_X62_Y42_N17
\fd|BankRegister|registrador[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][8]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][8]~q\);

-- Location: FF_X66_Y41_N9
\fd|BankRegister|registrador[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][8]~q\);

-- Location: FF_X66_Y41_N19
\fd|BankRegister|registrador[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][8]~q\);

-- Location: LCCOMB_X66_Y41_N8
\fd|BankRegister|saidaB[8]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~500_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][8]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][8]~q\,
	datad => \fd|BankRegister|registrador[12][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~500_combout\);

-- Location: FF_X66_Y38_N29
\fd|BankRegister|registrador[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][8]~q\);

-- Location: LCCOMB_X66_Y38_N14
\fd|BankRegister|saidaB[8]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~501_combout\ = (\fd|BankRegister|saidaB[8]~500_combout\ & ((\fd|BankRegister|registrador[15][8]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[8]~500_combout\ & (((\fd|Rom|content~13_combout\ & 
-- \fd|BankRegister|registrador[14][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][8]~q\,
	datab => \fd|BankRegister|saidaB[8]~500_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|registrador[14][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~501_combout\);

-- Location: FF_X61_Y38_N1
\fd|BankRegister|registrador[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][8]~q\);

-- Location: FF_X61_Y38_N23
\fd|BankRegister|registrador[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][8]~q\);

-- Location: LCCOMB_X61_Y38_N22
\fd|BankRegister|saidaB[8]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~493_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][8]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[4][8]~q\,
	datac => \fd|BankRegister|registrador[5][8]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[8]~493_combout\);

-- Location: FF_X61_Y39_N31
\fd|BankRegister|registrador[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][8]~q\);

-- Location: FF_X63_Y38_N27
\fd|BankRegister|registrador[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][8]~q\);

-- Location: LCCOMB_X63_Y38_N26
\fd|BankRegister|saidaB[8]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~494_combout\ = (\fd|BankRegister|saidaB[8]~493_combout\ & ((\fd|BankRegister|registrador[7][8]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[8]~493_combout\ & (((\fd|BankRegister|registrador[6][8]~q\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~493_combout\,
	datab => \fd|BankRegister|registrador[7][8]~q\,
	datac => \fd|BankRegister|registrador[6][8]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[8]~494_combout\);

-- Location: FF_X67_Y37_N17
\fd|BankRegister|registrador[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][8]~q\);

-- Location: FF_X67_Y37_N3
\fd|BankRegister|registrador[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][8]~q\);

-- Location: LCCOMB_X67_Y37_N16
\fd|BankRegister|saidaB[8]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~495_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[10][8]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][8]~q\,
	datad => \fd|BankRegister|registrador[8][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~495_combout\);

-- Location: FF_X68_Y38_N25
\fd|BankRegister|registrador[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][8]~q\);

-- Location: FF_X68_Y38_N11
\fd|BankRegister|registrador[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][8]~q\);

-- Location: LCCOMB_X68_Y38_N24
\fd|BankRegister|saidaB[8]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~496_combout\ = (\fd|BankRegister|saidaB[8]~495_combout\ & (((\fd|BankRegister|registrador[11][8]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[8]~495_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[9][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~495_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[9][8]~q\,
	datad => \fd|BankRegister|registrador[11][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~496_combout\);

-- Location: FF_X61_Y39_N17
\fd|BankRegister|registrador[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][8]~q\);

-- Location: FF_X62_Y35_N19
\fd|BankRegister|registrador[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][8]~q\);

-- Location: FF_X62_Y35_N25
\fd|BankRegister|registrador[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][8]~q\);

-- Location: LCCOMB_X62_Y35_N24
\fd|BankRegister|saidaB[8]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~497_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[2][8]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[0][8]~q\,
	datac => \fd|BankRegister|registrador[2][8]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[8]~497_combout\);

-- Location: FF_X61_Y35_N1
\fd|BankRegister|registrador[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][8]~q\);

-- Location: LCCOMB_X61_Y35_N0
\fd|BankRegister|saidaB[8]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~498_combout\ = (\fd|BankRegister|saidaB[8]~497_combout\ & ((\fd|BankRegister|registrador[3][8]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[8]~497_combout\ & (((\fd|BankRegister|registrador[1][8]~q\ & 
-- \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][8]~q\,
	datab => \fd|BankRegister|saidaB[8]~497_combout\,
	datac => \fd|BankRegister|registrador[1][8]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[8]~498_combout\);

-- Location: LCCOMB_X60_Y38_N10
\fd|BankRegister|saidaB[8]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~499_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[8]~496_combout\) # ((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (((!\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[8]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[8]~496_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[8]~498_combout\,
	combout => \fd|BankRegister|saidaB[8]~499_combout\);

-- Location: LCCOMB_X62_Y38_N22
\fd|BankRegister|saidaB[8]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~502_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[8]~499_combout\ & (\fd|BankRegister|saidaB[8]~501_combout\)) # (!\fd|BankRegister|saidaB[8]~499_combout\ & ((\fd|BankRegister|saidaB[8]~494_combout\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[8]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~501_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[8]~494_combout\,
	datad => \fd|BankRegister|saidaB[8]~499_combout\,
	combout => \fd|BankRegister|saidaB[8]~502_combout\);

-- Location: FF_X55_Y35_N19
\fd|BankRegister|registrador[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][8]~q\);

-- Location: FF_X55_Y35_N21
\fd|BankRegister|registrador[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][8]~q\);

-- Location: LCCOMB_X55_Y35_N18
\fd|BankRegister|saidaB[8]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~483_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[25][8]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][8]~q\,
	datad => \fd|BankRegister|registrador[17][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~483_combout\);

-- Location: FF_X54_Y35_N25
\fd|BankRegister|registrador[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][8]~q\);

-- Location: FF_X54_Y35_N19
\fd|BankRegister|registrador[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][8]~q\);

-- Location: LCCOMB_X54_Y35_N24
\fd|BankRegister|saidaB[8]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~484_combout\ = (\fd|BankRegister|saidaB[8]~483_combout\ & (((\fd|BankRegister|registrador[29][8]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[8]~483_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[21][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~483_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][8]~q\,
	datad => \fd|BankRegister|registrador[29][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~484_combout\);

-- Location: FF_X59_Y33_N25
\fd|BankRegister|registrador[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][8]~q\);

-- Location: FF_X59_Y33_N11
\fd|BankRegister|registrador[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][8]~q\);

-- Location: LCCOMB_X59_Y33_N24
\fd|BankRegister|saidaB[8]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~490_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][8]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][8]~q\,
	datad => \fd|BankRegister|registrador[19][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~490_combout\);

-- Location: FF_X61_Y37_N3
\fd|BankRegister|registrador[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][8]~q\);

-- Location: FF_X60_Y39_N9
\fd|BankRegister|registrador[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][8]~q\);

-- Location: LCCOMB_X61_Y37_N2
\fd|BankRegister|saidaB[8]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~491_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[8]~490_combout\ & ((\fd|BankRegister|registrador[31][8]~q\))) # (!\fd|BankRegister|saidaB[8]~490_combout\ & (\fd|BankRegister|registrador[23][8]~q\)))) # 
-- (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[8]~490_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[8]~490_combout\,
	datac => \fd|BankRegister|registrador[23][8]~q\,
	datad => \fd|BankRegister|registrador[31][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~491_combout\);

-- Location: FF_X57_Y38_N23
\fd|BankRegister|registrador[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][8]~q\);

-- Location: FF_X57_Y38_N17
\fd|BankRegister|registrador[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][8]~q\);

-- Location: LCCOMB_X57_Y38_N22
\fd|BankRegister|saidaB[8]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~487_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[20][8]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][8]~q\,
	datad => \fd|BankRegister|registrador[16][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~487_combout\);

-- Location: FF_X58_Y41_N23
\fd|BankRegister|registrador[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][8]~q\);

-- Location: FF_X58_Y42_N29
\fd|BankRegister|registrador[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][8]~q\);

-- Location: LCCOMB_X58_Y41_N22
\fd|BankRegister|saidaB[8]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~488_combout\ = (\fd|BankRegister|saidaB[8]~487_combout\ & (((\fd|BankRegister|registrador[28][8]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[8]~487_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[24][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~487_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][8]~q\,
	datad => \fd|BankRegister|registrador[28][8]~q\,
	combout => \fd|BankRegister|saidaB[8]~488_combout\);

-- Location: FF_X54_Y39_N11
\fd|BankRegister|registrador[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][8]~q\);

-- Location: FF_X55_Y39_N7
\fd|BankRegister|registrador[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][8]~q\);

-- Location: FF_X54_Y39_N25
\fd|BankRegister|registrador[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][8]~q\);

-- Location: LCCOMB_X54_Y39_N24
\fd|BankRegister|saidaB[8]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~485_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[22][8]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[18][8]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[18][8]~q\,
	datac => \fd|BankRegister|registrador[22][8]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[8]~485_combout\);

-- Location: LCCOMB_X55_Y39_N20
\fd|BankRegister|saidaB[8]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~486_combout\ = (\fd|BankRegister|saidaB[8]~485_combout\ & ((\fd|BankRegister|registrador[30][8]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[8]~485_combout\ & (((\fd|BankRegister|registrador[26][8]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][8]~q\,
	datab => \fd|BankRegister|saidaB[8]~485_combout\,
	datac => \fd|BankRegister|registrador[26][8]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[8]~486_combout\);

-- Location: LCCOMB_X58_Y42_N6
\fd|BankRegister|saidaB[8]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~489_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\) # (\fd|BankRegister|saidaB[8]~486_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[8]~488_combout\ & 
-- (!\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~488_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[8]~486_combout\,
	combout => \fd|BankRegister|saidaB[8]~489_combout\);

-- Location: LCCOMB_X58_Y42_N0
\fd|BankRegister|saidaB[8]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~492_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[8]~489_combout\ & ((\fd|BankRegister|saidaB[8]~491_combout\))) # (!\fd|BankRegister|saidaB[8]~489_combout\ & (\fd|BankRegister|saidaB[8]~484_combout\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[8]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[8]~484_combout\,
	datab => \fd|BankRegister|saidaB[8]~491_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[8]~489_combout\,
	combout => \fd|BankRegister|saidaB[8]~492_combout\);

-- Location: LCCOMB_X58_Y42_N2
\fd|BankRegister|saidaB[8]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[8]~503_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[8]~492_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[8]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal1~3_combout\,
	datab => \fd|BankRegister|saidaB[8]~502_combout\,
	datac => \fd|Rom|content~14_combout\,
	datad => \fd|BankRegister|saidaB[8]~492_combout\,
	combout => \fd|BankRegister|saidaB[8]~503_combout\);

-- Location: FF_X58_Y42_N3
\fd|Reg_ID_EX|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[8]~503_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(50));

-- Location: FF_X56_Y42_N25
\fd|Reg_EX_MEM|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(50),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(13));

-- Location: FF_X56_Y42_N27
\fd|Ram|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(13),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~51_q\);

-- Location: FF_X56_Y42_N13
\fd|Reg_EX_MEM|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(48),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(11));

-- Location: FF_X56_Y42_N17
\fd|Ram|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(14),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~52_q\);

-- Location: FF_X61_Y37_N23
\fd|BankRegister|registrador[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][9]~q\);

-- Location: FF_X61_Y37_N29
\fd|BankRegister|registrador[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][9]~q\);

-- Location: LCCOMB_X61_Y37_N22
\fd|BankRegister|saidaA[9]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~469_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][9]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][9]~q\,
	datad => \fd|BankRegister|registrador[23][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~469_combout\);

-- Location: FF_X60_Y37_N15
\fd|BankRegister|registrador[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][9]~q\);

-- Location: FF_X63_Y40_N11
\fd|BankRegister|registrador[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][9]~q\);

-- Location: LCCOMB_X60_Y37_N14
\fd|BankRegister|saidaA[9]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~470_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[9]~469_combout\ & (\fd|BankRegister|registrador[31][9]~q\)) # (!\fd|BankRegister|saidaA[9]~469_combout\ & ((\fd|BankRegister|registrador[27][9]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[9]~469_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[9]~469_combout\,
	datac => \fd|BankRegister|registrador[31][9]~q\,
	datad => \fd|BankRegister|registrador[27][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~470_combout\);

-- Location: FF_X58_Y36_N29
\fd|BankRegister|registrador[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][9]~q\);

-- Location: FF_X58_Y36_N19
\fd|BankRegister|registrador[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][9]~q\);

-- Location: LCCOMB_X58_Y36_N28
\fd|BankRegister|saidaA[9]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~462_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[26][9]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[18][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][9]~q\,
	datad => \fd|BankRegister|registrador[26][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~462_combout\);

-- Location: FF_X58_Y38_N3
\fd|BankRegister|registrador[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][9]~q\);

-- Location: FF_X58_Y38_N17
\fd|BankRegister|registrador[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][9]~q\);

-- Location: LCCOMB_X58_Y38_N2
\fd|BankRegister|saidaA[9]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~463_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[9]~462_combout\ & (\fd|BankRegister|registrador[30][9]~q\)) # (!\fd|BankRegister|saidaA[9]~462_combout\ & ((\fd|BankRegister|registrador[22][9]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[9]~462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[9]~462_combout\,
	datac => \fd|BankRegister|registrador[30][9]~q\,
	datad => \fd|BankRegister|registrador[22][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~463_combout\);

-- Location: FF_X58_Y40_N15
\fd|BankRegister|registrador[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][9]~q\);

-- Location: FF_X58_Y40_N9
\fd|BankRegister|registrador[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][9]~q\);

-- Location: LCCOMB_X58_Y40_N8
\fd|BankRegister|saidaA[9]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~466_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[24][9]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[24][9]~q\,
	datac => \fd|BankRegister|registrador[16][9]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[9]~466_combout\);

-- Location: FF_X59_Y40_N27
\fd|BankRegister|registrador[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][9]~q\);

-- Location: FF_X60_Y40_N5
\fd|BankRegister|registrador[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][9]~q\);

-- Location: LCCOMB_X59_Y40_N26
\fd|BankRegister|saidaA[9]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~467_combout\ = (\fd|BankRegister|saidaA[9]~466_combout\ & (((\fd|BankRegister|registrador[28][9]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[9]~466_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[20][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[9]~466_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][9]~q\,
	datad => \fd|BankRegister|registrador[20][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~467_combout\);

-- Location: FF_X55_Y35_N17
\fd|BankRegister|registrador[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][9]~q\);

-- Location: FF_X54_Y35_N13
\fd|BankRegister|registrador[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][9]~q\);

-- Location: LCCOMB_X55_Y35_N16
\fd|BankRegister|saidaA[9]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~464_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[21][9]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[17][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][9]~q\,
	datad => \fd|BankRegister|registrador[21][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~464_combout\);

-- Location: FF_X54_Y35_N7
\fd|BankRegister|registrador[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][9]~q\);

-- Location: FF_X55_Y35_N23
\fd|BankRegister|registrador[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][9]~q\);

-- Location: LCCOMB_X54_Y35_N6
\fd|BankRegister|saidaA[9]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~465_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[9]~464_combout\ & (\fd|BankRegister|registrador[29][9]~q\)) # (!\fd|BankRegister|saidaA[9]~464_combout\ & ((\fd|BankRegister|registrador[25][9]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[9]~464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[9]~464_combout\,
	datac => \fd|BankRegister|registrador[29][9]~q\,
	datad => \fd|BankRegister|registrador[25][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~465_combout\);

-- Location: LCCOMB_X60_Y35_N12
\fd|BankRegister|saidaA[9]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~468_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\) # (\fd|BankRegister|saidaA[9]~465_combout\)))) # (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[9]~467_combout\ & 
-- (!\fd|Rom|content~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[9]~467_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[9]~465_combout\,
	combout => \fd|BankRegister|saidaA[9]~468_combout\);

-- Location: LCCOMB_X60_Y35_N30
\fd|BankRegister|saidaA[9]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~471_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[9]~468_combout\ & (\fd|BankRegister|saidaA[9]~470_combout\)) # (!\fd|BankRegister|saidaA[9]~468_combout\ & ((\fd|BankRegister|saidaA[9]~463_combout\))))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[9]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[9]~470_combout\,
	datab => \fd|BankRegister|saidaA[9]~463_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[9]~468_combout\,
	combout => \fd|BankRegister|saidaA[9]~471_combout\);

-- Location: FF_X68_Y36_N15
\fd|BankRegister|registrador[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][9]~q\);

-- Location: FF_X62_Y36_N27
\fd|BankRegister|registrador[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][9]~q\);

-- Location: LCCOMB_X62_Y36_N4
\fd|BankRegister|saidaA[9]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~472_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[9][9]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][9]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][9]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[9]~472_combout\);

-- Location: FF_X68_Y36_N17
\fd|BankRegister|registrador[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][9]~q\);

-- Location: LCCOMB_X68_Y36_N16
\fd|BankRegister|saidaA[9]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~473_combout\ = (\fd|BankRegister|saidaA[9]~472_combout\ & (((\fd|BankRegister|registrador[11][9]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[9]~472_combout\ & (\fd|BankRegister|registrador[10][9]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[10][9]~q\,
	datab => \fd|BankRegister|saidaA[9]~472_combout\,
	datac => \fd|BankRegister|registrador[11][9]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[9]~473_combout\);

-- Location: LCCOMB_X72_Y41_N26
\fd|BankRegister|registrador[15][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][9]~feeder_combout\ = \fd|MuxRegRam|selected[9]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[9]~26_combout\,
	combout => \fd|BankRegister|registrador[15][9]~feeder_combout\);

-- Location: FF_X72_Y41_N27
\fd|BankRegister|registrador[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][9]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][9]~q\);

-- Location: FF_X72_Y38_N31
\fd|BankRegister|registrador[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][9]~q\);

-- Location: FF_X72_Y38_N17
\fd|BankRegister|registrador[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][9]~q\);

-- Location: FF_X67_Y38_N11
\fd|BankRegister|registrador[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][9]~q\);

-- Location: LCCOMB_X72_Y38_N16
\fd|BankRegister|saidaA[9]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~479_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][9]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[12][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][9]~q\,
	datad => \fd|BankRegister|registrador[14][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~479_combout\);

-- Location: LCCOMB_X72_Y38_N30
\fd|BankRegister|saidaA[9]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~480_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[9]~479_combout\ & (\fd|BankRegister|registrador[15][9]~q\)) # (!\fd|BankRegister|saidaA[9]~479_combout\ & ((\fd|BankRegister|registrador[13][9]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[9]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][9]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][9]~q\,
	datad => \fd|BankRegister|saidaA[9]~479_combout\,
	combout => \fd|BankRegister|saidaA[9]~480_combout\);

-- Location: FF_X61_Y35_N7
\fd|BankRegister|registrador[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][9]~q\);

-- Location: FF_X61_Y35_N13
\fd|BankRegister|registrador[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][9]~q\);

-- Location: LCCOMB_X61_Y35_N6
\fd|BankRegister|saidaA[9]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~476_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[1][9]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[0][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][9]~q\,
	datad => \fd|BankRegister|registrador[1][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~476_combout\);

-- Location: FF_X61_Y39_N29
\fd|BankRegister|registrador[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][9]~q\);

-- Location: FF_X62_Y35_N15
\fd|BankRegister|registrador[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][9]~q\);

-- Location: LCCOMB_X61_Y39_N28
\fd|BankRegister|saidaA[9]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~477_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[9]~476_combout\ & (\fd|BankRegister|registrador[3][9]~q\)) # (!\fd|BankRegister|saidaA[9]~476_combout\ & ((\fd|BankRegister|registrador[2][9]~q\))))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[9]~476_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[9]~476_combout\,
	datac => \fd|BankRegister|registrador[3][9]~q\,
	datad => \fd|BankRegister|registrador[2][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~477_combout\);

-- Location: FF_X67_Y38_N1
\fd|BankRegister|registrador[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][9]~q\);

-- Location: FF_X61_Y38_N13
\fd|BankRegister|registrador[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][9]~q\);

-- Location: LCCOMB_X61_Y38_N12
\fd|BankRegister|saidaA[9]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~474_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[6][9]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[6][9]~q\,
	datac => \fd|BankRegister|registrador[4][9]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[9]~474_combout\);

-- Location: FF_X61_Y39_N19
\fd|BankRegister|registrador[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][9]~q\);

-- Location: FF_X61_Y38_N3
\fd|BankRegister|registrador[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][9]~q\);

-- Location: LCCOMB_X61_Y39_N18
\fd|BankRegister|saidaA[9]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~475_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[9]~474_combout\ & (\fd|BankRegister|registrador[7][9]~q\)) # (!\fd|BankRegister|saidaA[9]~474_combout\ & ((\fd|BankRegister|registrador[5][9]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[9]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[9]~474_combout\,
	datac => \fd|BankRegister|registrador[7][9]~q\,
	datad => \fd|BankRegister|registrador[5][9]~q\,
	combout => \fd|BankRegister|saidaA[9]~475_combout\);

-- Location: LCCOMB_X61_Y37_N16
\fd|BankRegister|saidaA[9]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~478_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[9]~475_combout\) # (\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[9]~477_combout\ & 
-- ((!\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[9]~477_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[9]~475_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[9]~478_combout\);

-- Location: LCCOMB_X72_Y37_N16
\fd|BankRegister|saidaA[9]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~481_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[9]~478_combout\ & ((\fd|BankRegister|saidaA[9]~480_combout\))) # (!\fd|BankRegister|saidaA[9]~478_combout\ & (\fd|BankRegister|saidaA[9]~473_combout\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[9]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[9]~473_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[9]~480_combout\,
	datad => \fd|BankRegister|saidaA[9]~478_combout\,
	combout => \fd|BankRegister|saidaA[9]~481_combout\);

-- Location: LCCOMB_X59_Y43_N16
\fd|BankRegister|saidaA[9]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[9]~482_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[9]~471_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[9]~481_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[9]~471_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[9]~481_combout\,
	combout => \fd|BankRegister|saidaA[9]~482_combout\);

-- Location: FF_X59_Y43_N17
\fd|Reg_ID_EX|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[9]~482_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(83));

-- Location: LCCOMB_X63_Y43_N20
\fd|Rom|content~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~23_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a9\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a9\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~23_combout\);

-- Location: FF_X63_Y43_N21
\fd|Reg_ID_EX|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(19));

-- Location: LCCOMB_X59_Y43_N6
\fd|MuxSaidaBankRegister|selected[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[9]~21_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(19)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(138),
	datac => \fd|Reg_ID_EX|DOUT\(51),
	datad => \fd|Reg_ID_EX|DOUT\(19),
	combout => \fd|MuxSaidaBankRegister|selected[9]~21_combout\);

-- Location: LCCOMB_X59_Y43_N0
\fd|ALU|adder|addsloop:9:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(83)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[9]~21_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(83) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(83),
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[9]~21_combout\,
	combout => \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X65_Y43_N22
\fd|Rom|content~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~22_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a10\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a10\,
	datac => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~22_combout\);

-- Location: FF_X65_Y43_N23
\fd|Reg_ID_EX|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(20));

-- Location: LCCOMB_X66_Y44_N28
\fd|MuxSaidaBankRegister|selected[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[10]~20_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(20))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(138),
	datab => \fd|Reg_ID_EX|DOUT\(20),
	datad => \fd|Reg_ID_EX|DOUT\(52),
	combout => \fd|MuxSaidaBankRegister|selected[10]~20_combout\);

-- Location: LCCOMB_X57_Y43_N22
\fd|ALU|final|selected[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[10]~62_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[10]~20_combout\ $ (((\fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[10]~20_combout\,
	combout => \fd|ALU|final|selected[10]~62_combout\);

-- Location: FF_X55_Y40_N19
\fd|BankRegister|registrador[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][10]~q\);

-- Location: FF_X55_Y35_N27
\fd|BankRegister|registrador[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][10]~q\);

-- Location: FF_X55_Y35_N29
\fd|BankRegister|registrador[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][10]~q\);

-- Location: LCCOMB_X55_Y35_N28
\fd|BankRegister|saidaA[10]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~441_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][10]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[17][10]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[25][10]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][10]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[10]~441_combout\);

-- Location: FF_X56_Y39_N13
\fd|BankRegister|registrador[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][10]~q\);

-- Location: LCCOMB_X56_Y39_N12
\fd|BankRegister|saidaA[10]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~442_combout\ = (\fd|BankRegister|saidaA[10]~441_combout\ & (((\fd|BankRegister|registrador[29][10]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[10]~441_combout\ & (\fd|BankRegister|registrador[21][10]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[21][10]~q\,
	datab => \fd|BankRegister|saidaA[10]~441_combout\,
	datac => \fd|BankRegister|registrador[29][10]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[10]~442_combout\);

-- Location: FF_X54_Y40_N29
\fd|BankRegister|registrador[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][10]~q\);

-- Location: FF_X54_Y39_N23
\fd|BankRegister|registrador[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][10]~q\);

-- Location: FF_X57_Y35_N9
\fd|BankRegister|registrador[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][10]~q\);

-- Location: LCCOMB_X57_Y35_N8
\fd|BankRegister|saidaA[10]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~443_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[22][10]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[18][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[22][10]~q\,
	datac => \fd|BankRegister|registrador[18][10]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[10]~443_combout\);

-- Location: FF_X59_Y35_N9
\fd|BankRegister|registrador[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][10]~q\);

-- Location: LCCOMB_X59_Y35_N8
\fd|BankRegister|saidaA[10]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~444_combout\ = (\fd|BankRegister|saidaA[10]~443_combout\ & (((\fd|BankRegister|registrador[30][10]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[10]~443_combout\ & (\fd|BankRegister|registrador[26][10]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][10]~q\,
	datab => \fd|BankRegister|saidaA[10]~443_combout\,
	datac => \fd|BankRegister|registrador[30][10]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[10]~444_combout\);

-- Location: FF_X58_Y41_N29
\fd|BankRegister|registrador[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][10]~q\);

-- Location: FF_X57_Y41_N23
\fd|BankRegister|registrador[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][10]~q\);

-- Location: LCCOMB_X58_Y41_N28
\fd|BankRegister|saidaA[10]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~445_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][10]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][10]~q\,
	datad => \fd|BankRegister|registrador[20][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~445_combout\);

-- Location: FF_X58_Y41_N27
\fd|BankRegister|registrador[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][10]~q\);

-- Location: LCCOMB_X58_Y42_N26
\fd|BankRegister|saidaA[10]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~446_combout\ = (\fd|BankRegister|saidaA[10]~445_combout\ & (((\fd|BankRegister|registrador[28][10]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[10]~445_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[24][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[10]~445_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][10]~q\,
	datad => \fd|BankRegister|registrador[24][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~446_combout\);

-- Location: LCCOMB_X60_Y35_N18
\fd|BankRegister|saidaA[10]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~447_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[10]~444_combout\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[10]~446_combout\ & 
-- !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[10]~444_combout\,
	datab => \fd|BankRegister|saidaA[10]~446_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[10]~447_combout\);

-- Location: FF_X61_Y37_N19
\fd|BankRegister|registrador[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][10]~q\);

-- Location: FF_X63_Y40_N17
\fd|BankRegister|registrador[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][10]~q\);

-- Location: LCCOMB_X61_Y37_N18
\fd|BankRegister|saidaA[10]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~448_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[27][10]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][10]~q\,
	datad => \fd|BankRegister|registrador[27][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~448_combout\);

-- Location: FF_X60_Y37_N13
\fd|BankRegister|registrador[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][10]~q\);

-- Location: FF_X61_Y37_N25
\fd|BankRegister|registrador[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][10]~q\);

-- Location: LCCOMB_X60_Y37_N12
\fd|BankRegister|saidaA[10]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~449_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[10]~448_combout\ & (\fd|BankRegister|registrador[31][10]~q\)) # (!\fd|BankRegister|saidaA[10]~448_combout\ & ((\fd|BankRegister|registrador[23][10]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[10]~448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[10]~448_combout\,
	datac => \fd|BankRegister|registrador[31][10]~q\,
	datad => \fd|BankRegister|registrador[23][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~449_combout\);

-- Location: LCCOMB_X56_Y39_N14
\fd|BankRegister|saidaA[10]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~450_combout\ = (\fd|BankRegister|saidaA[10]~447_combout\ & (((\fd|BankRegister|saidaA[10]~449_combout\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[10]~447_combout\ & (\fd|BankRegister|saidaA[10]~442_combout\ 
-- & (\fd|Rom|content~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[10]~442_combout\,
	datab => \fd|BankRegister|saidaA[10]~447_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[10]~449_combout\,
	combout => \fd|BankRegister|saidaA[10]~450_combout\);

-- Location: FF_X61_Y35_N19
\fd|BankRegister|registrador[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][10]~q\);

-- Location: FF_X61_Y39_N23
\fd|BankRegister|registrador[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][10]~q\);

-- Location: FF_X62_Y35_N29
\fd|BankRegister|registrador[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][10]~q\);

-- Location: FF_X62_Y35_N3
\fd|BankRegister|registrador[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][10]~q\);

-- Location: LCCOMB_X62_Y35_N28
\fd|BankRegister|saidaA[10]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~455_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[2][10]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][10]~q\,
	datad => \fd|BankRegister|registrador[2][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~455_combout\);

-- Location: LCCOMB_X61_Y39_N22
\fd|BankRegister|saidaA[10]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~456_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[10]~455_combout\ & ((\fd|BankRegister|registrador[3][10]~q\))) # (!\fd|BankRegister|saidaA[10]~455_combout\ & (\fd|BankRegister|registrador[1][10]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[10]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[1][10]~q\,
	datac => \fd|BankRegister|registrador[3][10]~q\,
	datad => \fd|BankRegister|saidaA[10]~455_combout\,
	combout => \fd|BankRegister|saidaA[10]~456_combout\);

-- Location: FF_X62_Y36_N1
\fd|BankRegister|registrador[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][10]~q\);

-- Location: FF_X68_Y36_N5
\fd|BankRegister|registrador[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][10]~q\);

-- Location: LCCOMB_X62_Y36_N0
\fd|BankRegister|saidaA[10]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~453_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[10][10]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][10]~q\,
	datad => \fd|BankRegister|registrador[10][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~453_combout\);

-- Location: FF_X68_Y38_N23
\fd|BankRegister|registrador[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][10]~q\);

-- Location: FF_X68_Y38_N21
\fd|BankRegister|registrador[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][10]~q\);

-- Location: LCCOMB_X68_Y38_N22
\fd|BankRegister|saidaA[10]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~454_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[10]~453_combout\ & (\fd|BankRegister|registrador[11][10]~q\)) # (!\fd|BankRegister|saidaA[10]~453_combout\ & ((\fd|BankRegister|registrador[9][10]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[10]~453_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[10]~453_combout\,
	datac => \fd|BankRegister|registrador[11][10]~q\,
	datad => \fd|BankRegister|registrador[9][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~454_combout\);

-- Location: LCCOMB_X61_Y39_N0
\fd|BankRegister|saidaA[10]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~457_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[10]~454_combout\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[10]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[10]~456_combout\,
	datad => \fd|BankRegister|saidaA[10]~454_combout\,
	combout => \fd|BankRegister|saidaA[10]~457_combout\);

-- Location: FF_X63_Y38_N9
\fd|BankRegister|registrador[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][10]~q\);

-- Location: FF_X62_Y38_N29
\fd|BankRegister|registrador[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][10]~q\);

-- Location: FF_X61_Y38_N25
\fd|BankRegister|registrador[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][10]~q\);

-- Location: FF_X61_Y38_N7
\fd|BankRegister|registrador[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][10]~q\);

-- Location: LCCOMB_X61_Y38_N24
\fd|BankRegister|saidaA[10]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~451_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[5][10]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][10]~q\,
	datad => \fd|BankRegister|registrador[5][10]~q\,
	combout => \fd|BankRegister|saidaA[10]~451_combout\);

-- Location: LCCOMB_X62_Y38_N28
\fd|BankRegister|saidaA[10]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~452_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[10]~451_combout\ & ((\fd|BankRegister|registrador[7][10]~q\))) # (!\fd|BankRegister|saidaA[10]~451_combout\ & (\fd|BankRegister|registrador[6][10]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[10]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][10]~q\,
	datac => \fd|BankRegister|registrador[7][10]~q\,
	datad => \fd|BankRegister|saidaA[10]~451_combout\,
	combout => \fd|BankRegister|saidaA[10]~452_combout\);

-- Location: LCCOMB_X72_Y41_N16
\fd|BankRegister|registrador[15][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][10]~feeder_combout\ = \fd|MuxRegRam|selected[10]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[10]~25_combout\,
	combout => \fd|BankRegister|registrador[15][10]~feeder_combout\);

-- Location: FF_X72_Y41_N17
\fd|BankRegister|registrador[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][10]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][10]~q\);

-- Location: FF_X66_Y40_N29
\fd|BankRegister|registrador[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][10]~q\);

-- Location: FF_X66_Y41_N5
\fd|BankRegister|registrador[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][10]~q\);

-- Location: FF_X66_Y41_N7
\fd|BankRegister|registrador[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][10]~q\);

-- Location: LCCOMB_X66_Y41_N6
\fd|BankRegister|saidaA[10]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~458_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[13][10]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[12][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[13][10]~q\,
	datac => \fd|BankRegister|registrador[12][10]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[10]~458_combout\);

-- Location: LCCOMB_X66_Y40_N28
\fd|BankRegister|saidaA[10]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~459_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[10]~458_combout\ & (\fd|BankRegister|registrador[15][10]~q\)) # (!\fd|BankRegister|saidaA[10]~458_combout\ & ((\fd|BankRegister|registrador[14][10]~q\))))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[10]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][10]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][10]~q\,
	datad => \fd|BankRegister|saidaA[10]~458_combout\,
	combout => \fd|BankRegister|saidaA[10]~459_combout\);

-- Location: LCCOMB_X66_Y40_N24
\fd|BankRegister|saidaA[10]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~460_combout\ = (\fd|BankRegister|saidaA[10]~457_combout\ & (((\fd|BankRegister|saidaA[10]~459_combout\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[10]~457_combout\ & (\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[10]~452_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[10]~457_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[10]~452_combout\,
	datad => \fd|BankRegister|saidaA[10]~459_combout\,
	combout => \fd|BankRegister|saidaA[10]~460_combout\);

-- Location: LCCOMB_X57_Y43_N18
\fd|BankRegister|saidaA[10]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[10]~461_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[10]~450_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[10]~460_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[10]~450_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[10]~460_combout\,
	combout => \fd|BankRegister|saidaA[10]~461_combout\);

-- Location: FF_X57_Y43_N19
\fd|Reg_ID_EX|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[10]~461_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(84));

-- Location: LCCOMB_X57_Y43_N0
\fd|ALU|final|selected[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[10]~63_combout\ = (\fd|ALU|final|selected[10]~62_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(84)))))) # (!\fd|ALU|final|selected[10]~62_combout\ & (\fd|Reg_ID_EX|DOUT\(84) & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[0]~3_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|ALU|final|selected[10]~62_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(84),
	combout => \fd|ALU|final|selected[10]~63_combout\);

-- Location: FF_X57_Y43_N1
\fd|Reg_EX_MEM|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[10]~63_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(47));

-- Location: FF_X54_Y42_N3
\fd|Reg_MEM_WB|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(47),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(15));

-- Location: FF_X52_Y42_N27
\fd|Ram|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(15),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~53_q\);

-- Location: LCCOMB_X55_Y42_N4
\fd|MuxSaidaBankRegister|selected[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[11]~19_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(21))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(21),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(53),
	combout => \fd|MuxSaidaBankRegister|selected[11]~19_combout\);

-- Location: LCCOMB_X57_Y43_N28
\fd|ALU|adder|addsloop:10:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(84)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[10]~20_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(84) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:9:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(84),
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[10]~20_combout\,
	combout => \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y43_N10
\fd|ALU|final|selected[11]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[11]~64_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[11]~19_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[11]~19_combout\,
	datad => \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[11]~64_combout\);

-- Location: FF_X61_Y38_N29
\fd|BankRegister|registrador[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][11]~q\);

-- Location: FF_X67_Y38_N13
\fd|BankRegister|registrador[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][11]~q\);

-- Location: LCCOMB_X61_Y38_N28
\fd|BankRegister|saidaA[11]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~432_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[6][11]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][11]~q\,
	datad => \fd|BankRegister|registrador[6][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~432_combout\);

-- Location: FF_X61_Y39_N9
\fd|BankRegister|registrador[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][11]~q\);

-- Location: FF_X61_Y38_N27
\fd|BankRegister|registrador[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][11]~q\);

-- Location: LCCOMB_X61_Y39_N8
\fd|BankRegister|saidaA[11]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~433_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[11]~432_combout\ & (\fd|BankRegister|registrador[7][11]~q\)) # (!\fd|BankRegister|saidaA[11]~432_combout\ & ((\fd|BankRegister|registrador[5][11]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[11]~432_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[11]~432_combout\,
	datac => \fd|BankRegister|registrador[7][11]~q\,
	datad => \fd|BankRegister|registrador[5][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~433_combout\);

-- Location: FF_X62_Y35_N31
\fd|BankRegister|registrador[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][11]~q\);

-- Location: FF_X62_Y34_N29
\fd|BankRegister|registrador[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][11]~q\);

-- Location: FF_X62_Y35_N9
\fd|BankRegister|registrador[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][11]~q\);

-- Location: LCCOMB_X62_Y35_N8
\fd|BankRegister|saidaA[11]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~434_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[1][11]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][11]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][11]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[11]~434_combout\);

-- Location: FF_X61_Y39_N3
\fd|BankRegister|registrador[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][11]~q\);

-- Location: LCCOMB_X61_Y39_N2
\fd|BankRegister|saidaA[11]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~435_combout\ = (\fd|BankRegister|saidaA[11]~434_combout\ & (((\fd|BankRegister|registrador[3][11]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[11]~434_combout\ & (\fd|BankRegister|registrador[2][11]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][11]~q\,
	datab => \fd|BankRegister|saidaA[11]~434_combout\,
	datac => \fd|BankRegister|registrador[3][11]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[11]~435_combout\);

-- Location: LCCOMB_X61_Y39_N4
\fd|BankRegister|saidaA[11]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~436_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[11]~433_combout\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[11]~435_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[11]~433_combout\,
	datac => \fd|Rom|content~5_combout\,
	datad => \fd|BankRegister|saidaA[11]~435_combout\,
	combout => \fd|BankRegister|saidaA[11]~436_combout\);

-- Location: FF_X68_Y36_N9
\fd|BankRegister|registrador[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][11]~q\);

-- Location: FF_X68_Y36_N11
\fd|BankRegister|registrador[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][11]~q\);

-- Location: FF_X65_Y36_N3
\fd|BankRegister|registrador[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][11]~q\);

-- Location: FF_X65_Y36_N1
\fd|BankRegister|registrador[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][11]~q\);

-- Location: LCCOMB_X65_Y36_N2
\fd|BankRegister|saidaA[11]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~430_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[9][11]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][11]~q\,
	datad => \fd|BankRegister|registrador[9][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~430_combout\);

-- Location: LCCOMB_X68_Y36_N10
\fd|BankRegister|saidaA[11]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~431_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[11]~430_combout\ & ((\fd|BankRegister|registrador[11][11]~q\))) # (!\fd|BankRegister|saidaA[11]~430_combout\ & (\fd|BankRegister|registrador[10][11]~q\)))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[11]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[10][11]~q\,
	datac => \fd|BankRegister|registrador[11][11]~q\,
	datad => \fd|BankRegister|saidaA[11]~430_combout\,
	combout => \fd|BankRegister|saidaA[11]~431_combout\);

-- Location: FF_X60_Y36_N17
\fd|BankRegister|registrador[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][11]~q\);

-- Location: FF_X67_Y38_N31
\fd|BankRegister|registrador[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][11]~q\);

-- Location: LCCOMB_X60_Y36_N16
\fd|BankRegister|saidaA[11]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~437_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][11]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][11]~q\,
	datad => \fd|BankRegister|registrador[14][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~437_combout\);

-- Location: FF_X60_Y36_N15
\fd|BankRegister|registrador[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][11]~q\);

-- Location: FF_X61_Y40_N11
\fd|BankRegister|registrador[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][11]~q\);

-- Location: LCCOMB_X60_Y36_N14
\fd|BankRegister|saidaA[11]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~438_combout\ = (\fd|BankRegister|saidaA[11]~437_combout\ & (((\fd|BankRegister|registrador[15][11]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[11]~437_combout\ & (\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[13][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[11]~437_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][11]~q\,
	datad => \fd|BankRegister|registrador[15][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~438_combout\);

-- Location: LCCOMB_X61_Y36_N18
\fd|BankRegister|saidaA[11]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~439_combout\ = (\fd|BankRegister|saidaA[11]~436_combout\ & (((\fd|BankRegister|saidaA[11]~438_combout\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[11]~436_combout\ & (\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[11]~431_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[11]~436_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[11]~431_combout\,
	datad => \fd|BankRegister|saidaA[11]~438_combout\,
	combout => \fd|BankRegister|saidaA[11]~439_combout\);

-- Location: FF_X56_Y40_N23
\fd|BankRegister|registrador[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][11]~q\);

-- Location: FF_X60_Y38_N31
\fd|BankRegister|registrador[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][11]~q\);

-- Location: FF_X60_Y38_N1
\fd|BankRegister|registrador[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][11]~q\);

-- Location: LCCOMB_X60_Y38_N0
\fd|BankRegister|saidaA[11]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~420_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[26][11]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[18][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][11]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][11]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[11]~420_combout\);

-- Location: FF_X56_Y40_N25
\fd|BankRegister|registrador[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][11]~q\);

-- Location: LCCOMB_X56_Y40_N24
\fd|BankRegister|saidaA[11]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~421_combout\ = (\fd|BankRegister|saidaA[11]~420_combout\ & (((\fd|BankRegister|registrador[30][11]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[11]~420_combout\ & (\fd|BankRegister|registrador[22][11]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[22][11]~q\,
	datab => \fd|BankRegister|saidaA[11]~420_combout\,
	datac => \fd|BankRegister|registrador[30][11]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[11]~421_combout\);

-- Location: FF_X61_Y37_N15
\fd|BankRegister|registrador[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][11]~q\);

-- Location: FF_X61_Y37_N21
\fd|BankRegister|registrador[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][11]~q\);

-- Location: LCCOMB_X61_Y37_N14
\fd|BankRegister|saidaA[11]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~427_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][11]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][11]~q\,
	datad => \fd|BankRegister|registrador[23][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~427_combout\);

-- Location: FF_X63_Y40_N31
\fd|BankRegister|registrador[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][11]~q\);

-- Location: FF_X63_Y40_N13
\fd|BankRegister|registrador[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][11]~q\);

-- Location: LCCOMB_X63_Y40_N30
\fd|BankRegister|saidaA[11]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~428_combout\ = (\fd|BankRegister|saidaA[11]~427_combout\ & (((\fd|BankRegister|registrador[31][11]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[11]~427_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[27][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[11]~427_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[31][11]~q\,
	datad => \fd|BankRegister|registrador[27][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~428_combout\);

-- Location: FF_X56_Y39_N9
\fd|BankRegister|registrador[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][11]~q\);

-- Location: FF_X56_Y39_N27
\fd|BankRegister|registrador[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][11]~q\);

-- Location: FF_X58_Y35_N17
\fd|BankRegister|registrador[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][11]~q\);

-- Location: FF_X58_Y33_N21
\fd|BankRegister|registrador[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][11]~q\);

-- Location: LCCOMB_X58_Y35_N16
\fd|BankRegister|saidaA[11]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~422_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[21][11]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][11]~q\,
	datad => \fd|BankRegister|registrador[21][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~422_combout\);

-- Location: LCCOMB_X56_Y39_N26
\fd|BankRegister|saidaA[11]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~423_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[11]~422_combout\ & ((\fd|BankRegister|registrador[29][11]~q\))) # (!\fd|BankRegister|saidaA[11]~422_combout\ & (\fd|BankRegister|registrador[25][11]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[11]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[25][11]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[29][11]~q\,
	datad => \fd|BankRegister|saidaA[11]~422_combout\,
	combout => \fd|BankRegister|saidaA[11]~423_combout\);

-- Location: FF_X57_Y40_N3
\fd|BankRegister|registrador[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][11]~q\);

-- Location: FF_X58_Y40_N5
\fd|BankRegister|registrador[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][11]~q\);

-- Location: FF_X58_Y40_N3
\fd|BankRegister|registrador[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][11]~q\);

-- Location: LCCOMB_X58_Y40_N4
\fd|BankRegister|saidaA[11]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~424_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][11]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][11]~q\,
	datad => \fd|BankRegister|registrador[24][11]~q\,
	combout => \fd|BankRegister|saidaA[11]~424_combout\);

-- Location: LCCOMB_X57_Y40_N28
\fd|BankRegister|saidaA[11]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~425_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[11]~424_combout\ & ((\fd|BankRegister|registrador[28][11]~q\))) # (!\fd|BankRegister|saidaA[11]~424_combout\ & (\fd|BankRegister|registrador[20][11]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[11]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][11]~q\,
	datac => \fd|BankRegister|registrador[28][11]~q\,
	datad => \fd|BankRegister|saidaA[11]~424_combout\,
	combout => \fd|BankRegister|saidaA[11]~425_combout\);

-- Location: LCCOMB_X56_Y40_N18
\fd|BankRegister|saidaA[11]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~426_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[11]~423_combout\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((!\fd|Rom|content~8_combout\ & 
-- \fd|BankRegister|saidaA[11]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[11]~423_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[11]~425_combout\,
	combout => \fd|BankRegister|saidaA[11]~426_combout\);

-- Location: LCCOMB_X56_Y40_N4
\fd|BankRegister|saidaA[11]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~429_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[11]~426_combout\ & ((\fd|BankRegister|saidaA[11]~428_combout\))) # (!\fd|BankRegister|saidaA[11]~426_combout\ & 
-- (\fd|BankRegister|saidaA[11]~421_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[11]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[11]~421_combout\,
	datab => \fd|BankRegister|saidaA[11]~428_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[11]~426_combout\,
	combout => \fd|BankRegister|saidaA[11]~429_combout\);

-- Location: LCCOMB_X57_Y43_N16
\fd|BankRegister|saidaA[11]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[11]~440_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[11]~429_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[11]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[11]~439_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[11]~429_combout\,
	combout => \fd|BankRegister|saidaA[11]~440_combout\);

-- Location: FF_X57_Y43_N17
\fd|Reg_ID_EX|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[11]~440_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(85));

-- Location: LCCOMB_X57_Y43_N20
\fd|ALU|final|selected[11]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[11]~65_combout\ = (\fd|ALU|final|selected[11]~64_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(85)))))) # (!\fd|ALU|final|selected[11]~64_combout\ & (\fd|Reg_ID_EX|DOUT\(85) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[11]~64_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(85),
	combout => \fd|ALU|final|selected[11]~65_combout\);

-- Location: FF_X57_Y43_N21
\fd|Reg_EX_MEM|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[11]~65_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(48));

-- Location: FF_X56_Y43_N3
\fd|Reg_MEM_WB|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(48),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(16));

-- Location: FF_X55_Y42_N13
\fd|Ram|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(16),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~54_q\);

-- Location: LCCOMB_X57_Y43_N30
\fd|ALU|adder|addsloop:11:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(85)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[11]~19_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(85) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[11]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|ALU|adder|addsloop:10:add1to31|vaium~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[11]~19_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(85),
	combout => \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X56_Y42_N18
\fd|MuxSaidaBankRegister|selected[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[12]~18_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(22)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(54),
	datab => \fd|Reg_ID_EX|DOUT\(22),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[12]~18_combout\);

-- Location: LCCOMB_X57_Y43_N6
\fd|ALU|final|selected[12]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[12]~66_combout\ = \fd|MuxSaidaBankRegister|selected[12]~18_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[12]~18_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[12]~66_combout\);

-- Location: FF_X58_Y34_N23
\fd|BankRegister|registrador[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][12]~q\);

-- Location: FF_X55_Y34_N27
\fd|BankRegister|registrador[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][12]~q\);

-- Location: FF_X58_Y37_N11
\fd|BankRegister|registrador[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][12]~q\);

-- Location: FF_X58_Y37_N29
\fd|BankRegister|registrador[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][12]~q\);

-- Location: LCCOMB_X58_Y37_N28
\fd|BankRegister|saidaA[12]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~406_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[27][12]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[27][12]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][12]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[12]~406_combout\);

-- Location: LCCOMB_X55_Y34_N26
\fd|BankRegister|saidaA[12]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~407_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[12]~406_combout\ & ((\fd|BankRegister|registrador[31][12]~q\))) # (!\fd|BankRegister|saidaA[12]~406_combout\ & (\fd|BankRegister|registrador[23][12]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[12]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][12]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[31][12]~q\,
	datad => \fd|BankRegister|saidaA[12]~406_combout\,
	combout => \fd|BankRegister|saidaA[12]~407_combout\);

-- Location: FF_X54_Y38_N15
\fd|BankRegister|registrador[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][12]~q\);

-- Location: FF_X54_Y38_N1
\fd|BankRegister|registrador[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][12]~q\);

-- Location: FF_X59_Y38_N5
\fd|BankRegister|registrador[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][12]~q\);

-- Location: FF_X59_Y38_N23
\fd|BankRegister|registrador[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][12]~q\);

-- Location: LCCOMB_X59_Y38_N22
\fd|BankRegister|saidaA[12]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~403_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][12]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][12]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][12]~q\,
	datac => \fd|BankRegister|registrador[16][12]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[12]~403_combout\);

-- Location: LCCOMB_X54_Y38_N0
\fd|BankRegister|saidaA[12]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~404_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[12]~403_combout\ & ((\fd|BankRegister|registrador[28][12]~q\))) # (!\fd|BankRegister|saidaA[12]~403_combout\ & (\fd|BankRegister|registrador[24][12]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[12]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][12]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][12]~q\,
	datad => \fd|BankRegister|saidaA[12]~403_combout\,
	combout => \fd|BankRegister|saidaA[12]~404_combout\);

-- Location: FF_X54_Y37_N19
\fd|BankRegister|registrador[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][12]~q\);

-- Location: FF_X54_Y37_N13
\fd|BankRegister|registrador[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][12]~q\);

-- Location: LCCOMB_X54_Y37_N12
\fd|BankRegister|saidaA[12]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~401_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][12]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[18][12]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[22][12]~q\,
	datac => \fd|BankRegister|registrador[18][12]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[12]~401_combout\);

-- Location: FF_X53_Y37_N15
\fd|BankRegister|registrador[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][12]~q\);

-- Location: FF_X53_Y37_N21
\fd|BankRegister|registrador[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][12]~q\);

-- Location: LCCOMB_X53_Y37_N14
\fd|BankRegister|saidaA[12]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~402_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[12]~401_combout\ & (\fd|BankRegister|registrador[30][12]~q\)) # (!\fd|BankRegister|saidaA[12]~401_combout\ & ((\fd|BankRegister|registrador[26][12]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[12]~401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[12]~401_combout\,
	datac => \fd|BankRegister|registrador[30][12]~q\,
	datad => \fd|BankRegister|registrador[26][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~402_combout\);

-- Location: LCCOMB_X53_Y36_N20
\fd|BankRegister|saidaA[12]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~405_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[12]~402_combout\) # (\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[12]~404_combout\ & 
-- ((!\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[12]~404_combout\,
	datac => \fd|BankRegister|saidaA[12]~402_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[12]~405_combout\);

-- Location: FF_X53_Y35_N27
\fd|BankRegister|registrador[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][12]~q\);

-- Location: LCCOMB_X53_Y35_N26
\fd|BankRegister|saidaA[12]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~399_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][12]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][12]~q\,
	datad => \fd|BankRegister|registrador[25][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~399_combout\);

-- Location: FF_X53_Y36_N27
\fd|BankRegister|registrador[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][12]~q\);

-- Location: FF_X53_Y36_N1
\fd|BankRegister|registrador[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][12]~q\);

-- Location: LCCOMB_X53_Y36_N26
\fd|BankRegister|saidaA[12]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~400_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[12]~399_combout\ & (\fd|BankRegister|registrador[29][12]~q\)) # (!\fd|BankRegister|saidaA[12]~399_combout\ & ((\fd|BankRegister|registrador[21][12]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[12]~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[12]~399_combout\,
	datac => \fd|BankRegister|registrador[29][12]~q\,
	datad => \fd|BankRegister|registrador[21][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~400_combout\);

-- Location: LCCOMB_X53_Y36_N14
\fd|BankRegister|saidaA[12]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~408_combout\ = (\fd|BankRegister|saidaA[12]~405_combout\ & ((\fd|BankRegister|saidaA[12]~407_combout\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[12]~405_combout\ & 
-- (((\fd|BankRegister|saidaA[12]~400_combout\ & \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[12]~407_combout\,
	datab => \fd|BankRegister|saidaA[12]~405_combout\,
	datac => \fd|BankRegister|saidaA[12]~400_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[12]~408_combout\);

-- Location: FF_X65_Y37_N21
\fd|BankRegister|registrador[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][12]~q\);

-- Location: FF_X65_Y37_N31
\fd|BankRegister|registrador[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][12]~q\);

-- Location: LCCOMB_X65_Y37_N30
\fd|BankRegister|saidaA[12]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~411_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[10][12]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[10][12]~q\,
	datac => \fd|BankRegister|registrador[8][12]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[12]~411_combout\);

-- Location: FF_X66_Y37_N29
\fd|BankRegister|registrador[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][12]~q\);

-- Location: FF_X66_Y37_N11
\fd|BankRegister|registrador[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][12]~q\);

-- Location: LCCOMB_X66_Y37_N28
\fd|BankRegister|saidaA[12]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~412_combout\ = (\fd|BankRegister|saidaA[12]~411_combout\ & (((\fd|BankRegister|registrador[11][12]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[12]~411_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[9][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[12]~411_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][12]~q\,
	datad => \fd|BankRegister|registrador[9][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~412_combout\);

-- Location: FF_X62_Y32_N27
\fd|BankRegister|registrador[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][12]~q\);

-- Location: FF_X61_Y32_N19
\fd|BankRegister|registrador[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][12]~q\);

-- Location: FF_X61_Y32_N17
\fd|BankRegister|registrador[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][12]~q\);

-- Location: LCCOMB_X61_Y32_N18
\fd|BankRegister|saidaA[12]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~413_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][12]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][12]~q\,
	datad => \fd|BankRegister|registrador[2][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~413_combout\);

-- Location: FF_X62_Y32_N21
\fd|BankRegister|registrador[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][12]~q\);

-- Location: LCCOMB_X62_Y32_N20
\fd|BankRegister|saidaA[12]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~414_combout\ = (\fd|BankRegister|saidaA[12]~413_combout\ & (((\fd|BankRegister|registrador[3][12]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[12]~413_combout\ & (\fd|BankRegister|registrador[1][12]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][12]~q\,
	datab => \fd|BankRegister|saidaA[12]~413_combout\,
	datac => \fd|BankRegister|registrador[3][12]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[12]~414_combout\);

-- Location: LCCOMB_X68_Y34_N6
\fd|BankRegister|saidaA[12]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~415_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|saidaA[12]~412_combout\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[12]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[12]~412_combout\,
	datad => \fd|BankRegister|saidaA[12]~414_combout\,
	combout => \fd|BankRegister|saidaA[12]~415_combout\);

-- Location: FF_X59_Y36_N27
\fd|BankRegister|registrador[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][12]~q\);

-- Location: FF_X68_Y34_N9
\fd|BankRegister|registrador[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][12]~q\);

-- Location: FF_X66_Y34_N23
\fd|BankRegister|registrador[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][12]~q\);

-- Location: FF_X66_Y34_N21
\fd|BankRegister|registrador[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][12]~q\);

-- Location: LCCOMB_X66_Y34_N22
\fd|BankRegister|saidaA[12]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~409_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][12]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][12]~q\,
	datad => \fd|BankRegister|registrador[5][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~409_combout\);

-- Location: LCCOMB_X68_Y34_N8
\fd|BankRegister|saidaA[12]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~410_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[12]~409_combout\ & ((\fd|BankRegister|registrador[7][12]~q\))) # (!\fd|BankRegister|saidaA[12]~409_combout\ & (\fd|BankRegister|registrador[6][12]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[12]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][12]~q\,
	datac => \fd|BankRegister|registrador[7][12]~q\,
	datad => \fd|BankRegister|saidaA[12]~409_combout\,
	combout => \fd|BankRegister|saidaA[12]~410_combout\);

-- Location: FF_X66_Y41_N3
\fd|BankRegister|registrador[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][12]~q\);

-- Location: FF_X66_Y41_N1
\fd|BankRegister|registrador[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][12]~q\);

-- Location: LCCOMB_X66_Y41_N2
\fd|BankRegister|saidaA[12]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~416_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][12]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][12]~q\,
	datad => \fd|BankRegister|registrador[13][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~416_combout\);

-- Location: FF_X68_Y34_N11
\fd|BankRegister|registrador[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][12]~q\);

-- Location: FF_X68_Y37_N9
\fd|BankRegister|registrador[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][12]~q\);

-- Location: LCCOMB_X68_Y34_N10
\fd|BankRegister|saidaA[12]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~417_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[12]~416_combout\ & ((\fd|BankRegister|registrador[15][12]~q\))) # (!\fd|BankRegister|saidaA[12]~416_combout\ & (\fd|BankRegister|registrador[14][12]~q\)))) 
-- # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[12]~416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[12]~416_combout\,
	datac => \fd|BankRegister|registrador[14][12]~q\,
	datad => \fd|BankRegister|registrador[15][12]~q\,
	combout => \fd|BankRegister|saidaA[12]~417_combout\);

-- Location: LCCOMB_X68_Y34_N0
\fd|BankRegister|saidaA[12]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~418_combout\ = (\fd|BankRegister|saidaA[12]~415_combout\ & (((\fd|BankRegister|saidaA[12]~417_combout\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[12]~415_combout\ & (\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[12]~410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[12]~415_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[12]~410_combout\,
	datad => \fd|BankRegister|saidaA[12]~417_combout\,
	combout => \fd|BankRegister|saidaA[12]~418_combout\);

-- Location: LCCOMB_X53_Y39_N20
\fd|BankRegister|saidaA[12]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[12]~419_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[12]~408_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[12]~418_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[12]~408_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[12]~418_combout\,
	combout => \fd|BankRegister|saidaA[12]~419_combout\);

-- Location: FF_X53_Y39_N21
\fd|Reg_ID_EX|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[12]~419_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(86));

-- Location: LCCOMB_X57_Y43_N8
\fd|ALU|final|selected[12]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[12]~67_combout\ = (\fd|ALU|final|selected[12]~66_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(86)))))) # (!\fd|ALU|final|selected[12]~66_combout\ & (\fd|Reg_ID_EX|DOUT\(86) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[12]~66_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(86),
	combout => \fd|ALU|final|selected[12]~67_combout\);

-- Location: FF_X57_Y43_N9
\fd|Reg_EX_MEM|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[12]~67_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(49));

-- Location: FF_X57_Y43_N5
\fd|Reg_MEM_WB|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(49),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(17));

-- Location: LCCOMB_X50_Y42_N30
\fd|Ram|ram_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X50_Y42_N31
\fd|Ram|ram_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(44));

-- Location: FF_X50_Y42_N5
\fd|Ram|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(17),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~55_q\);

-- Location: LCCOMB_X50_Y42_N10
\fd|Ram|ram_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X50_Y42_N11
\fd|Ram|ram_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(46));

-- Location: LCCOMB_X57_Y43_N24
\fd|ALU|adder|addsloop:12:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(86)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[12]~18_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(86) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[12]~18_combout\,
	datac => \fd|ALU|adder|addsloop:11:add1to31|vaium~0_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(86),
	combout => \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y42_N0
\fd|MuxSaidaBankRegister|selected[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[13]~17_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(23))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(23),
	datab => \fd|Reg_ID_EX|DOUT\(55),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[13]~17_combout\);

-- Location: FF_X65_Y36_N21
\fd|BankRegister|registrador[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][13]~q\);

-- Location: LCCOMB_X65_Y36_N14
\fd|BankRegister|saidaA[13]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~388_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[9][13]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][13]~q\,
	datad => \fd|BankRegister|registrador[9][13]~q\,
	combout => \fd|BankRegister|saidaA[13]~388_combout\);

-- Location: FF_X68_Y36_N7
\fd|BankRegister|registrador[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][13]~q\);

-- Location: FF_X68_Y36_N29
\fd|BankRegister|registrador[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][13]~q\);

-- Location: LCCOMB_X68_Y36_N6
\fd|BankRegister|saidaA[13]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~389_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[13]~388_combout\ & (\fd|BankRegister|registrador[11][13]~q\)) # (!\fd|BankRegister|saidaA[13]~388_combout\ & ((\fd|BankRegister|registrador[10][13]~q\))))) 
-- # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[13]~388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[13]~388_combout\,
	datac => \fd|BankRegister|registrador[11][13]~q\,
	datad => \fd|BankRegister|registrador[10][13]~q\,
	combout => \fd|BankRegister|saidaA[13]~389_combout\);

-- Location: FF_X54_Y42_N11
\fd|BankRegister|registrador[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][13]~q\);

-- Location: FF_X72_Y38_N19
\fd|BankRegister|registrador[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][13]~q\);

-- Location: FF_X72_Y38_N29
\fd|BankRegister|registrador[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][13]~q\);

-- Location: FF_X67_Y38_N19
\fd|BankRegister|registrador[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][13]~q\);

-- Location: LCCOMB_X72_Y38_N28
\fd|BankRegister|saidaA[13]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~395_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][13]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][13]~q\,
	datad => \fd|BankRegister|registrador[14][13]~q\,
	combout => \fd|BankRegister|saidaA[13]~395_combout\);

-- Location: LCCOMB_X72_Y38_N18
\fd|BankRegister|saidaA[13]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~396_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[13]~395_combout\ & (\fd|BankRegister|registrador[15][13]~q\)) # (!\fd|BankRegister|saidaA[13]~395_combout\ & ((\fd|BankRegister|registrador[13][13]~q\))))) 
-- # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[13]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][13]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][13]~q\,
	datad => \fd|BankRegister|saidaA[13]~395_combout\,
	combout => \fd|BankRegister|saidaA[13]~396_combout\);

-- Location: FF_X67_Y38_N17
\fd|BankRegister|registrador[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][13]~q\);

-- Location: FF_X61_Y38_N17
\fd|BankRegister|registrador[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][13]~q\);

-- Location: LCCOMB_X61_Y38_N16
\fd|BankRegister|saidaA[13]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~390_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[6][13]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[6][13]~q\,
	datac => \fd|BankRegister|registrador[4][13]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[13]~390_combout\);

-- Location: FF_X65_Y38_N9
\fd|BankRegister|registrador[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][13]~q\);

-- Location: FF_X65_Y38_N27
\fd|BankRegister|registrador[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][13]~q\);

-- Location: LCCOMB_X65_Y38_N26
\fd|BankRegister|saidaA[13]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~391_combout\ = (\fd|BankRegister|saidaA[13]~390_combout\ & (((\fd|BankRegister|registrador[7][13]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[13]~390_combout\ & (\fd|BankRegister|registrador[5][13]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~390_combout\,
	datab => \fd|BankRegister|registrador[5][13]~q\,
	datac => \fd|BankRegister|registrador[7][13]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[13]~391_combout\);

-- Location: FF_X61_Y35_N23
\fd|BankRegister|registrador[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][13]~q\);

-- Location: FF_X61_Y35_N17
\fd|BankRegister|registrador[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][13]~q\);

-- Location: LCCOMB_X61_Y35_N16
\fd|BankRegister|saidaA[13]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~392_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[1][13]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][13]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][13]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[13]~392_combout\);

-- Location: FF_X65_Y35_N27
\fd|BankRegister|registrador[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][13]~q\);

-- Location: FF_X65_Y35_N1
\fd|BankRegister|registrador[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][13]~q\);

-- Location: LCCOMB_X65_Y35_N26
\fd|BankRegister|saidaA[13]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~393_combout\ = (\fd|BankRegister|saidaA[13]~392_combout\ & (((\fd|BankRegister|registrador[3][13]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[13]~392_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[2][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~392_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][13]~q\,
	datad => \fd|BankRegister|registrador[2][13]~q\,
	combout => \fd|BankRegister|saidaA[13]~393_combout\);

-- Location: LCCOMB_X65_Y38_N20
\fd|BankRegister|saidaA[13]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~394_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[13]~391_combout\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((!\fd|Rom|content~6_combout\ & 
-- \fd|BankRegister|saidaA[13]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~391_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[13]~393_combout\,
	combout => \fd|BankRegister|saidaA[13]~394_combout\);

-- Location: LCCOMB_X65_Y38_N6
\fd|BankRegister|saidaA[13]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~397_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[13]~394_combout\ & ((\fd|BankRegister|saidaA[13]~396_combout\))) # (!\fd|BankRegister|saidaA[13]~394_combout\ & 
-- (\fd|BankRegister|saidaA[13]~389_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[13]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~389_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[13]~396_combout\,
	datad => \fd|BankRegister|saidaA[13]~394_combout\,
	combout => \fd|BankRegister|saidaA[13]~397_combout\);

-- Location: FF_X58_Y38_N29
\fd|BankRegister|registrador[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][13]~q\);

-- Location: FF_X58_Y38_N15
\fd|BankRegister|registrador[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][13]~q\);

-- Location: FF_X60_Y38_N21
\fd|BankRegister|registrador[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][13]~q\);

-- Location: FF_X60_Y38_N19
\fd|BankRegister|registrador[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][13]~q\);

-- Location: LCCOMB_X60_Y38_N20
\fd|BankRegister|saidaA[13]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~378_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[26][13]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[18][13]~q\,
	datad => \fd|BankRegister|registrador[26][13]~q\,
	combout => \fd|BankRegister|saidaA[13]~378_combout\);

-- Location: LCCOMB_X58_Y38_N14
\fd|BankRegister|saidaA[13]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~379_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[13]~378_combout\ & ((\fd|BankRegister|registrador[30][13]~q\))) # (!\fd|BankRegister|saidaA[13]~378_combout\ & (\fd|BankRegister|registrador[22][13]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[13]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[22][13]~q\,
	datac => \fd|BankRegister|registrador[30][13]~q\,
	datad => \fd|BankRegister|saidaA[13]~378_combout\,
	combout => \fd|BankRegister|saidaA[13]~379_combout\);

-- Location: FF_X60_Y40_N1
\fd|BankRegister|registrador[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][13]~q\);

-- Location: FF_X59_Y40_N23
\fd|BankRegister|registrador[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][13]~q\);

-- Location: FF_X58_Y40_N23
\fd|BankRegister|registrador[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][13]~q\);

-- Location: FF_X58_Y40_N25
\fd|BankRegister|registrador[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][13]~q\);

-- Location: LCCOMB_X58_Y40_N24
\fd|BankRegister|saidaA[13]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~382_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][13]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[16][13]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][13]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][13]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[13]~382_combout\);

-- Location: LCCOMB_X59_Y40_N22
\fd|BankRegister|saidaA[13]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~383_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[13]~382_combout\ & ((\fd|BankRegister|registrador[28][13]~q\))) # (!\fd|BankRegister|saidaA[13]~382_combout\ & (\fd|BankRegister|registrador[20][13]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[13]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][13]~q\,
	datac => \fd|BankRegister|registrador[28][13]~q\,
	datad => \fd|BankRegister|saidaA[13]~382_combout\,
	combout => \fd|BankRegister|saidaA[13]~383_combout\);

-- Location: FF_X57_Y39_N25
\fd|BankRegister|registrador[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][13]~q\);

-- Location: FF_X57_Y39_N27
\fd|BankRegister|registrador[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][13]~q\);

-- Location: LCCOMB_X57_Y39_N26
\fd|BankRegister|saidaA[13]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~380_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[21][13]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[21][13]~q\,
	datac => \fd|BankRegister|registrador[17][13]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[13]~380_combout\);

-- Location: FF_X56_Y39_N21
\fd|BankRegister|registrador[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][13]~q\);

-- Location: FF_X56_Y39_N31
\fd|BankRegister|registrador[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][13]~q\);

-- Location: LCCOMB_X56_Y39_N30
\fd|BankRegister|saidaA[13]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~381_combout\ = (\fd|BankRegister|saidaA[13]~380_combout\ & (((\fd|BankRegister|registrador[29][13]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[13]~380_combout\ & (\fd|BankRegister|registrador[25][13]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~380_combout\,
	datab => \fd|BankRegister|registrador[25][13]~q\,
	datac => \fd|BankRegister|registrador[29][13]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[13]~381_combout\);

-- Location: LCCOMB_X59_Y40_N24
\fd|BankRegister|saidaA[13]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~384_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|saidaA[13]~381_combout\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|saidaA[13]~383_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[13]~383_combout\,
	datad => \fd|BankRegister|saidaA[13]~381_combout\,
	combout => \fd|BankRegister|saidaA[13]~384_combout\);

-- Location: FF_X62_Y40_N23
\fd|BankRegister|registrador[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][13]~q\);

-- Location: FF_X62_Y40_N17
\fd|BankRegister|registrador[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][13]~q\);

-- Location: LCCOMB_X62_Y40_N16
\fd|BankRegister|saidaA[13]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~385_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][13]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[19][13]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][13]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][13]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[13]~385_combout\);

-- Location: FF_X63_Y40_N9
\fd|BankRegister|registrador[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][13]~q\);

-- Location: FF_X63_Y40_N27
\fd|BankRegister|registrador[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][13]~q\);

-- Location: LCCOMB_X63_Y40_N26
\fd|BankRegister|saidaA[13]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~386_combout\ = (\fd|BankRegister|saidaA[13]~385_combout\ & (((\fd|BankRegister|registrador[31][13]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[13]~385_combout\ & (\fd|BankRegister|registrador[27][13]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~385_combout\,
	datab => \fd|BankRegister|registrador[27][13]~q\,
	datac => \fd|BankRegister|registrador[31][13]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[13]~386_combout\);

-- Location: LCCOMB_X58_Y42_N24
\fd|BankRegister|saidaA[13]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~387_combout\ = (\fd|BankRegister|saidaA[13]~384_combout\ & (((\fd|BankRegister|saidaA[13]~386_combout\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[13]~384_combout\ & (\fd|BankRegister|saidaA[13]~379_combout\ 
-- & (\fd|Rom|content~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[13]~379_combout\,
	datab => \fd|BankRegister|saidaA[13]~384_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[13]~386_combout\,
	combout => \fd|BankRegister|saidaA[13]~387_combout\);

-- Location: LCCOMB_X58_Y42_N16
\fd|BankRegister|saidaA[13]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[13]~398_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[13]~387_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[13]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal0~3_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|saidaA[13]~397_combout\,
	datad => \fd|BankRegister|saidaA[13]~387_combout\,
	combout => \fd|BankRegister|saidaA[13]~398_combout\);

-- Location: FF_X58_Y42_N17
\fd|Reg_ID_EX|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[13]~398_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(87));

-- Location: LCCOMB_X57_Y42_N6
\fd|ALU|adder|addsloop:13:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(87)) # (\fd|MuxSaidaBankRegister|selected[13]~17_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(87) & (\fd|MuxSaidaBankRegister|selected[13]~17_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[13]~17_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(87),
	combout => \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X60_Y42_N22
\fd|MuxSaidaBankRegister|selected[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[14]~16_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(24))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(24),
	datab => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(56),
	combout => \fd|MuxSaidaBankRegister|selected[14]~16_combout\);

-- Location: LCCOMB_X57_Y42_N14
\fd|ALU|final|selected[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[14]~28_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[14]~16_combout\ $ (((\fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[14]~16_combout\,
	combout => \fd|ALU|final|selected[14]~28_combout\);

-- Location: FF_X59_Y39_N25
\fd|BankRegister|registrador[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][14]~q\);

-- Location: FF_X66_Y40_N19
\fd|BankRegister|registrador[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][14]~q\);

-- Location: FF_X59_Y39_N11
\fd|BankRegister|registrador[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][14]~q\);

-- Location: FF_X58_Y39_N11
\fd|BankRegister|registrador[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][14]~q\);

-- Location: LCCOMB_X59_Y39_N10
\fd|BankRegister|saidaA[14]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~357_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][14]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][14]~q\,
	datad => \fd|BankRegister|registrador[25][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~357_combout\);

-- Location: LCCOMB_X66_Y40_N18
\fd|BankRegister|saidaA[14]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~358_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[14]~357_combout\ & ((\fd|BankRegister|registrador[29][14]~q\))) # (!\fd|BankRegister|saidaA[14]~357_combout\ & (\fd|BankRegister|registrador[21][14]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[14]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[21][14]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[29][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~357_combout\,
	combout => \fd|BankRegister|saidaA[14]~358_combout\);

-- Location: FF_X60_Y37_N1
\fd|BankRegister|registrador[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][14]~q\);

-- Location: FF_X60_Y37_N27
\fd|BankRegister|registrador[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][14]~q\);

-- Location: FF_X65_Y39_N19
\fd|BankRegister|registrador[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][14]~q\);

-- Location: FF_X65_Y39_N1
\fd|BankRegister|registrador[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][14]~q\);

-- Location: LCCOMB_X65_Y39_N18
\fd|BankRegister|saidaA[14]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~364_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[27][14]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][14]~q\,
	datad => \fd|BankRegister|registrador[27][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~364_combout\);

-- Location: LCCOMB_X60_Y37_N26
\fd|BankRegister|saidaA[14]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~365_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[14]~364_combout\ & ((\fd|BankRegister|registrador[31][14]~q\))) # (!\fd|BankRegister|saidaA[14]~364_combout\ & (\fd|BankRegister|registrador[23][14]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[14]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[23][14]~q\,
	datac => \fd|BankRegister|registrador[31][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~364_combout\,
	combout => \fd|BankRegister|saidaA[14]~365_combout\);

-- Location: FF_X55_Y39_N1
\fd|BankRegister|registrador[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][14]~q\);

-- Location: FF_X54_Y39_N13
\fd|BankRegister|registrador[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][14]~q\);

-- Location: FF_X54_Y39_N27
\fd|BankRegister|registrador[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][14]~q\);

-- Location: FF_X55_Y39_N27
\fd|BankRegister|registrador[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][14]~q\);

-- Location: LCCOMB_X55_Y39_N26
\fd|BankRegister|saidaA[14]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~359_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][14]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[18][14]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[22][14]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][14]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[14]~359_combout\);

-- Location: LCCOMB_X54_Y39_N12
\fd|BankRegister|saidaA[14]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~360_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[14]~359_combout\ & ((\fd|BankRegister|registrador[30][14]~q\))) # (!\fd|BankRegister|saidaA[14]~359_combout\ & (\fd|BankRegister|registrador[26][14]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[14]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][14]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~359_combout\,
	combout => \fd|BankRegister|saidaA[14]~360_combout\);

-- Location: FF_X58_Y40_N13
\fd|BankRegister|registrador[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][14]~q\);

-- Location: FF_X57_Y40_N9
\fd|BankRegister|registrador[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][14]~q\);

-- Location: LCCOMB_X58_Y40_N12
\fd|BankRegister|saidaA[14]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~361_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][14]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][14]~q\,
	datad => \fd|BankRegister|registrador[20][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~361_combout\);

-- Location: FF_X57_Y41_N13
\fd|BankRegister|registrador[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][14]~q\);

-- Location: FF_X58_Y41_N17
\fd|BankRegister|registrador[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][14]~q\);

-- Location: LCCOMB_X57_Y41_N12
\fd|BankRegister|saidaA[14]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~362_combout\ = (\fd|BankRegister|saidaA[14]~361_combout\ & (((\fd|BankRegister|registrador[28][14]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[14]~361_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[24][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[14]~361_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][14]~q\,
	datad => \fd|BankRegister|registrador[24][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~362_combout\);

-- Location: LCCOMB_X59_Y41_N30
\fd|BankRegister|saidaA[14]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~363_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[14]~360_combout\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((!\fd|Rom|content~7_combout\ & 
-- \fd|BankRegister|saidaA[14]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[14]~360_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[14]~362_combout\,
	combout => \fd|BankRegister|saidaA[14]~363_combout\);

-- Location: LCCOMB_X60_Y40_N22
\fd|BankRegister|saidaA[14]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~366_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[14]~363_combout\ & ((\fd|BankRegister|saidaA[14]~365_combout\))) # (!\fd|BankRegister|saidaA[14]~363_combout\ & 
-- (\fd|BankRegister|saidaA[14]~358_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[14]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[14]~358_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[14]~365_combout\,
	datad => \fd|BankRegister|saidaA[14]~363_combout\,
	combout => \fd|BankRegister|saidaA[14]~366_combout\);

-- Location: FF_X60_Y33_N27
\fd|BankRegister|registrador[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][14]~q\);

-- Location: FF_X60_Y33_N29
\fd|BankRegister|registrador[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][14]~q\);

-- Location: FF_X61_Y32_N21
\fd|BankRegister|registrador[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][14]~q\);

-- Location: LCCOMB_X61_Y32_N14
\fd|BankRegister|saidaA[14]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~371_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][14]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][14]~q\,
	datad => \fd|BankRegister|registrador[2][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~371_combout\);

-- Location: LCCOMB_X60_Y33_N28
\fd|BankRegister|saidaA[14]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~372_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[14]~371_combout\ & ((\fd|BankRegister|registrador[3][14]~q\))) # (!\fd|BankRegister|saidaA[14]~371_combout\ & (\fd|BankRegister|registrador[1][14]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[14]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][14]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~371_combout\,
	combout => \fd|BankRegister|saidaA[14]~372_combout\);

-- Location: FF_X68_Y38_N9
\fd|BankRegister|registrador[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][14]~q\);

-- Location: FF_X68_Y38_N27
\fd|BankRegister|registrador[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][14]~q\);

-- Location: FF_X67_Y37_N15
\fd|BankRegister|registrador[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][14]~q\);

-- Location: FF_X67_Y37_N13
\fd|BankRegister|registrador[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][14]~q\);

-- Location: LCCOMB_X67_Y37_N14
\fd|BankRegister|saidaA[14]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~369_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][14]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][14]~q\,
	datad => \fd|BankRegister|registrador[10][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~369_combout\);

-- Location: LCCOMB_X68_Y38_N26
\fd|BankRegister|saidaA[14]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~370_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[14]~369_combout\ & ((\fd|BankRegister|registrador[11][14]~q\))) # (!\fd|BankRegister|saidaA[14]~369_combout\ & (\fd|BankRegister|registrador[9][14]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[14]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[9][14]~q\,
	datac => \fd|BankRegister|registrador[11][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~369_combout\,
	combout => \fd|BankRegister|saidaA[14]~370_combout\);

-- Location: LCCOMB_X65_Y39_N12
\fd|BankRegister|saidaA[14]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~373_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|saidaA[14]~370_combout\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[14]~372_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[14]~372_combout\,
	datad => \fd|BankRegister|saidaA[14]~370_combout\,
	combout => \fd|BankRegister|saidaA[14]~373_combout\);

-- Location: FF_X56_Y34_N31
\fd|BankRegister|registrador[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][14]~q\);

-- Location: FF_X56_Y34_N25
\fd|BankRegister|registrador[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][14]~q\);

-- Location: FF_X61_Y38_N31
\fd|BankRegister|registrador[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][14]~q\);

-- Location: FF_X61_Y38_N5
\fd|BankRegister|registrador[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][14]~q\);

-- Location: LCCOMB_X61_Y38_N30
\fd|BankRegister|saidaA[14]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~367_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[5][14]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][14]~q\,
	datad => \fd|BankRegister|registrador[5][14]~q\,
	combout => \fd|BankRegister|saidaA[14]~367_combout\);

-- Location: LCCOMB_X56_Y34_N24
\fd|BankRegister|saidaA[14]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~368_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[14]~367_combout\ & ((\fd|BankRegister|registrador[7][14]~q\))) # (!\fd|BankRegister|saidaA[14]~367_combout\ & (\fd|BankRegister|registrador[6][14]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[14]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][14]~q\,
	datac => \fd|BankRegister|registrador[7][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~367_combout\,
	combout => \fd|BankRegister|saidaA[14]~368_combout\);

-- Location: LCCOMB_X55_Y37_N0
\fd|BankRegister|registrador[15][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][14]~feeder_combout\ = \fd|MuxRegRam|selected[14]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[14]~21_combout\,
	combout => \fd|BankRegister|registrador[15][14]~feeder_combout\);

-- Location: FF_X55_Y37_N1
\fd|BankRegister|registrador[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][14]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][14]~q\);

-- Location: FF_X66_Y38_N25
\fd|BankRegister|registrador[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][14]~q\);

-- Location: FF_X66_Y39_N9
\fd|BankRegister|registrador[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][14]~q\);

-- Location: FF_X66_Y39_N11
\fd|BankRegister|registrador[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][14]~q\);

-- Location: LCCOMB_X66_Y39_N10
\fd|BankRegister|saidaA[14]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~374_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][14]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[12][14]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[13][14]~q\,
	datac => \fd|BankRegister|registrador[12][14]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[14]~374_combout\);

-- Location: LCCOMB_X66_Y38_N24
\fd|BankRegister|saidaA[14]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~375_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[14]~374_combout\ & (\fd|BankRegister|registrador[15][14]~q\)) # (!\fd|BankRegister|saidaA[14]~374_combout\ & ((\fd|BankRegister|registrador[14][14]~q\))))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[14]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][14]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][14]~q\,
	datad => \fd|BankRegister|saidaA[14]~374_combout\,
	combout => \fd|BankRegister|saidaA[14]~375_combout\);

-- Location: LCCOMB_X65_Y39_N14
\fd|BankRegister|saidaA[14]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~376_combout\ = (\fd|BankRegister|saidaA[14]~373_combout\ & (((\fd|BankRegister|saidaA[14]~375_combout\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[14]~373_combout\ & (\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[14]~368_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[14]~373_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[14]~368_combout\,
	datad => \fd|BankRegister|saidaA[14]~375_combout\,
	combout => \fd|BankRegister|saidaA[14]~376_combout\);

-- Location: LCCOMB_X57_Y42_N4
\fd|BankRegister|saidaA[14]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[14]~377_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[14]~366_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[14]~376_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[14]~366_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[14]~376_combout\,
	combout => \fd|BankRegister|saidaA[14]~377_combout\);

-- Location: FF_X57_Y42_N5
\fd|Reg_ID_EX|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[14]~377_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(88));

-- Location: LCCOMB_X53_Y43_N22
\fd|ALU|final|selected[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[14]~29_combout\ = (\fd|ALU|final|selected[14]~28_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(88)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[14]~28_combout\ & (\fd|Reg_ID_EX|DOUT\(88) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[14]~28_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(88),
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[14]~29_combout\);

-- Location: FF_X53_Y43_N23
\fd|Reg_EX_MEM|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[14]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(51));

-- Location: FF_X53_Y43_N31
\fd|Reg_MEM_WB|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(51),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(19));

-- Location: LCCOMB_X50_Y42_N12
\fd|Ram|ram_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X50_Y42_N13
\fd|Ram|ram_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(48));

-- Location: FF_X57_Y39_N13
\fd|BankRegister|registrador[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][15]~q\);

-- Location: FF_X57_Y39_N7
\fd|BankRegister|registrador[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][15]~q\);

-- Location: LCCOMB_X57_Y39_N6
\fd|BankRegister|saidaA[15]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~338_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[21][15]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[21][15]~q\,
	datac => \fd|BankRegister|registrador[17][15]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[15]~338_combout\);

-- Location: FF_X56_Y39_N17
\fd|BankRegister|registrador[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][15]~q\);

-- Location: FF_X56_Y39_N19
\fd|BankRegister|registrador[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][15]~q\);

-- Location: LCCOMB_X56_Y39_N18
\fd|BankRegister|saidaA[15]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~339_combout\ = (\fd|BankRegister|saidaA[15]~338_combout\ & (((\fd|BankRegister|registrador[29][15]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[15]~338_combout\ & (\fd|BankRegister|registrador[25][15]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[15]~338_combout\,
	datab => \fd|BankRegister|registrador[25][15]~q\,
	datac => \fd|BankRegister|registrador[29][15]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[15]~339_combout\);

-- Location: FF_X58_Y41_N15
\fd|BankRegister|registrador[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][15]~q\);

-- Location: FF_X58_Y41_N13
\fd|BankRegister|registrador[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][15]~q\);

-- Location: LCCOMB_X58_Y41_N14
\fd|BankRegister|saidaA[15]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~340_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][15]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][15]~q\,
	datad => \fd|BankRegister|registrador[24][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~340_combout\);

-- Location: FF_X57_Y41_N31
\fd|BankRegister|registrador[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][15]~q\);

-- Location: FF_X57_Y41_N9
\fd|BankRegister|registrador[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][15]~q\);

-- Location: LCCOMB_X57_Y41_N8
\fd|BankRegister|saidaA[15]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~341_combout\ = (\fd|BankRegister|saidaA[15]~340_combout\ & (((\fd|BankRegister|registrador[28][15]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[15]~340_combout\ & (\fd|BankRegister|registrador[20][15]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[15]~340_combout\,
	datab => \fd|BankRegister|registrador[20][15]~q\,
	datac => \fd|BankRegister|registrador[28][15]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[15]~341_combout\);

-- Location: LCCOMB_X57_Y41_N18
\fd|BankRegister|saidaA[15]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~342_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[15]~339_combout\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|saidaA[15]~341_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[15]~339_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[15]~341_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[15]~342_combout\);

-- Location: FF_X58_Y38_N25
\fd|BankRegister|registrador[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][15]~q\);

-- Location: FF_X58_Y38_N27
\fd|BankRegister|registrador[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][15]~q\);

-- Location: FF_X60_Y38_N27
\fd|BankRegister|registrador[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][15]~q\);

-- Location: FF_X60_Y38_N29
\fd|BankRegister|registrador[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][15]~q\);

-- Location: LCCOMB_X60_Y38_N28
\fd|BankRegister|saidaA[15]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~336_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[26][15]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][15]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][15]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[15]~336_combout\);

-- Location: LCCOMB_X58_Y38_N26
\fd|BankRegister|saidaA[15]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~337_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[15]~336_combout\ & ((\fd|BankRegister|registrador[30][15]~q\))) # (!\fd|BankRegister|saidaA[15]~336_combout\ & (\fd|BankRegister|registrador[22][15]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[15]~336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[22][15]~q\,
	datac => \fd|BankRegister|registrador[30][15]~q\,
	datad => \fd|BankRegister|saidaA[15]~336_combout\,
	combout => \fd|BankRegister|saidaA[15]~337_combout\);

-- Location: FF_X62_Y40_N29
\fd|BankRegister|registrador[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][15]~q\);

-- Location: FF_X62_Y40_N19
\fd|BankRegister|registrador[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][15]~q\);

-- Location: LCCOMB_X62_Y40_N28
\fd|BankRegister|saidaA[15]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~343_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][15]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][15]~q\,
	datad => \fd|BankRegister|registrador[23][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~343_combout\);

-- Location: FF_X63_Y40_N5
\fd|BankRegister|registrador[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][15]~q\);

-- Location: FF_X63_Y40_N23
\fd|BankRegister|registrador[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][15]~q\);

-- Location: LCCOMB_X63_Y40_N22
\fd|BankRegister|saidaA[15]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~344_combout\ = (\fd|BankRegister|saidaA[15]~343_combout\ & (((\fd|BankRegister|registrador[31][15]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[15]~343_combout\ & (\fd|BankRegister|registrador[27][15]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[15]~343_combout\,
	datab => \fd|BankRegister|registrador[27][15]~q\,
	datac => \fd|BankRegister|registrador[31][15]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[15]~344_combout\);

-- Location: LCCOMB_X59_Y43_N10
\fd|BankRegister|saidaA[15]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~345_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[15]~342_combout\ & ((\fd|BankRegister|saidaA[15]~344_combout\))) # (!\fd|BankRegister|saidaA[15]~342_combout\ & 
-- (\fd|BankRegister|saidaA[15]~337_combout\)))) # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[15]~342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[15]~342_combout\,
	datac => \fd|BankRegister|saidaA[15]~337_combout\,
	datad => \fd|BankRegister|saidaA[15]~344_combout\,
	combout => \fd|BankRegister|saidaA[15]~345_combout\);

-- Location: FF_X62_Y35_N13
\fd|BankRegister|registrador[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][15]~q\);

-- Location: FF_X61_Y35_N21
\fd|BankRegister|registrador[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][15]~q\);

-- Location: LCCOMB_X62_Y35_N12
\fd|BankRegister|saidaA[15]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~350_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[1][15]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][15]~q\,
	datad => \fd|BankRegister|registrador[1][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~350_combout\);

-- Location: FF_X65_Y35_N15
\fd|BankRegister|registrador[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][15]~q\);

-- Location: FF_X65_Y35_N21
\fd|BankRegister|registrador[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][15]~q\);

-- Location: LCCOMB_X65_Y35_N14
\fd|BankRegister|saidaA[15]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~351_combout\ = (\fd|BankRegister|saidaA[15]~350_combout\ & (((\fd|BankRegister|registrador[3][15]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[15]~350_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[15]~350_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][15]~q\,
	datad => \fd|BankRegister|registrador[2][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~351_combout\);

-- Location: FF_X69_Y38_N31
\fd|BankRegister|registrador[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][15]~q\);

-- Location: FF_X67_Y38_N23
\fd|BankRegister|registrador[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][15]~q\);

-- Location: LCCOMB_X69_Y38_N30
\fd|BankRegister|saidaA[15]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~348_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][15]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][15]~q\,
	datad => \fd|BankRegister|registrador[6][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~348_combout\);

-- Location: FF_X65_Y38_N15
\fd|BankRegister|registrador[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][15]~q\);

-- Location: FF_X65_Y38_N13
\fd|BankRegister|registrador[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][15]~q\);

-- Location: LCCOMB_X65_Y38_N14
\fd|BankRegister|saidaA[15]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~349_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[15]~348_combout\ & (\fd|BankRegister|registrador[7][15]~q\)) # (!\fd|BankRegister|saidaA[15]~348_combout\ & ((\fd|BankRegister|registrador[5][15]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[15]~348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[15]~348_combout\,
	datac => \fd|BankRegister|registrador[7][15]~q\,
	datad => \fd|BankRegister|registrador[5][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~349_combout\);

-- Location: LCCOMB_X65_Y39_N22
\fd|BankRegister|saidaA[15]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~352_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[15]~349_combout\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[15]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[15]~351_combout\,
	datad => \fd|BankRegister|saidaA[15]~349_combout\,
	combout => \fd|BankRegister|saidaA[15]~352_combout\);

-- Location: FF_X56_Y43_N5
\fd|BankRegister|registrador[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][15]~q\);

-- Location: FF_X61_Y40_N25
\fd|BankRegister|registrador[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][15]~q\);

-- Location: FF_X65_Y40_N25
\fd|BankRegister|registrador[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][15]~q\);

-- Location: LCCOMB_X65_Y40_N24
\fd|BankRegister|saidaA[15]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~353_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[14][15]~q\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|registrador[12][15]~q\ & 
-- !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[14][15]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[12][15]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[15]~353_combout\);

-- Location: LCCOMB_X60_Y43_N6
\fd|BankRegister|saidaA[15]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~354_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[15]~353_combout\ & (\fd|BankRegister|registrador[15][15]~q\)) # (!\fd|BankRegister|saidaA[15]~353_combout\ & ((\fd|BankRegister|registrador[13][15]~q\))))) 
-- # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[15]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[15][15]~q\,
	datac => \fd|BankRegister|registrador[13][15]~q\,
	datad => \fd|BankRegister|saidaA[15]~353_combout\,
	combout => \fd|BankRegister|saidaA[15]~354_combout\);

-- Location: FF_X65_Y36_N27
\fd|BankRegister|registrador[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][15]~q\);

-- Location: FF_X65_Y36_N25
\fd|BankRegister|registrador[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][15]~q\);

-- Location: LCCOMB_X65_Y36_N26
\fd|BankRegister|saidaA[15]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~346_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[9][15]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][15]~q\,
	datad => \fd|BankRegister|registrador[9][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~346_combout\);

-- Location: FF_X68_Y36_N3
\fd|BankRegister|registrador[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][15]~q\);

-- Location: FF_X68_Y36_N25
\fd|BankRegister|registrador[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][15]~q\);

-- Location: LCCOMB_X68_Y36_N2
\fd|BankRegister|saidaA[15]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~347_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[15]~346_combout\ & (\fd|BankRegister|registrador[11][15]~q\)) # (!\fd|BankRegister|saidaA[15]~346_combout\ & ((\fd|BankRegister|registrador[10][15]~q\))))) 
-- # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[15]~346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[15]~346_combout\,
	datac => \fd|BankRegister|registrador[11][15]~q\,
	datad => \fd|BankRegister|registrador[10][15]~q\,
	combout => \fd|BankRegister|saidaA[15]~347_combout\);

-- Location: LCCOMB_X65_Y41_N2
\fd|BankRegister|saidaA[15]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~355_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[15]~352_combout\ & (\fd|BankRegister|saidaA[15]~354_combout\)) # (!\fd|BankRegister|saidaA[15]~352_combout\ & 
-- ((\fd|BankRegister|saidaA[15]~347_combout\))))) # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[15]~352_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[15]~352_combout\,
	datac => \fd|BankRegister|saidaA[15]~354_combout\,
	datad => \fd|BankRegister|saidaA[15]~347_combout\,
	combout => \fd|BankRegister|saidaA[15]~355_combout\);

-- Location: LCCOMB_X59_Y43_N4
\fd|BankRegister|saidaA[15]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[15]~356_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[15]~345_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[15]~355_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[15]~345_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[15]~355_combout\,
	combout => \fd|BankRegister|saidaA[15]~356_combout\);

-- Location: FF_X59_Y43_N5
\fd|Reg_ID_EX|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[15]~356_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(89));

-- Location: LCCOMB_X59_Y43_N2
\fd|MuxSaidaBankRegister|selected[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[15]~15_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(41)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(57),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(41),
	combout => \fd|MuxSaidaBankRegister|selected[15]~15_combout\);

-- Location: LCCOMB_X57_Y42_N24
\fd|ALU|adder|addsloop:14:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(88)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[14]~16_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(88) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:13:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(88),
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[14]~16_combout\,
	combout => \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y43_N26
\fd|ALU|final|selected[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[15]~60_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[15]~15_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[15]~15_combout\,
	datad => \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[15]~60_combout\);

-- Location: LCCOMB_X57_Y43_N12
\fd|ALU|final|selected[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[15]~61_combout\ = (\fd|Reg_ID_EX|DOUT\(89) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[15]~60_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(89) & (\fd|ALU|final|selected[15]~60_combout\ & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[0]~3_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(89),
	datad => \fd|ALU|final|selected[15]~60_combout\,
	combout => \fd|ALU|final|selected[15]~61_combout\);

-- Location: FF_X57_Y43_N13
\fd|Reg_EX_MEM|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[15]~61_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(52));

-- Location: FF_X56_Y43_N15
\fd|Reg_MEM_WB|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(52),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(20));

-- Location: FF_X50_Y42_N7
\fd|Ram|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(20),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~58_q\);

-- Location: LCCOMB_X52_Y43_N12
\fd|MuxSaidaBankRegister|selected[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[16]~14_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(58),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[16]~14_combout\);

-- Location: LCCOMB_X59_Y43_N26
\fd|ALU|adder|addsloop:15:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(89) & ((\fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[15]~15_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(89) 
-- & (\fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\ & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(89),
	datab => \fd|ALU|adder|addsloop:14:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[15]~15_combout\,
	combout => \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y43_N30
\fd|ALU|final|selected[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[16]~48_combout\ = \fd|MuxSaidaBankRegister|selected[16]~14_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[16]~14_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[16]~48_combout\);

-- Location: FF_X66_Y38_N21
\fd|BankRegister|registrador[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][16]~q\);

-- Location: FF_X66_Y39_N31
\fd|BankRegister|registrador[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][16]~q\);

-- Location: FF_X66_Y39_N13
\fd|BankRegister|registrador[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][16]~q\);

-- Location: LCCOMB_X66_Y39_N30
\fd|BankRegister|saidaA[16]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~332_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][16]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][16]~q\,
	datad => \fd|BankRegister|registrador[13][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~332_combout\);

-- Location: LCCOMB_X66_Y38_N20
\fd|BankRegister|saidaA[16]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~333_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[16]~332_combout\ & (\fd|BankRegister|registrador[15][16]~q\)) # (!\fd|BankRegister|saidaA[16]~332_combout\ & ((\fd|BankRegister|registrador[14][16]~q\))))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[16]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][16]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][16]~q\,
	datad => \fd|BankRegister|saidaA[16]~332_combout\,
	combout => \fd|BankRegister|saidaA[16]~333_combout\);

-- Location: FF_X61_Y32_N27
\fd|BankRegister|registrador[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][16]~q\);

-- Location: FF_X61_Y32_N1
\fd|BankRegister|registrador[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][16]~q\);

-- Location: LCCOMB_X61_Y32_N26
\fd|BankRegister|saidaA[16]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~329_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][16]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][16]~q\,
	datad => \fd|BankRegister|registrador[2][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~329_combout\);

-- Location: FF_X60_Y34_N21
\fd|BankRegister|registrador[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][16]~q\);

-- Location: FF_X60_Y34_N19
\fd|BankRegister|registrador[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][16]~q\);

-- Location: LCCOMB_X60_Y34_N20
\fd|BankRegister|saidaA[16]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~330_combout\ = (\fd|BankRegister|saidaA[16]~329_combout\ & (((\fd|BankRegister|registrador[3][16]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[16]~329_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[1][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~329_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][16]~q\,
	datad => \fd|BankRegister|registrador[1][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~330_combout\);

-- Location: FF_X67_Y37_N27
\fd|BankRegister|registrador[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][16]~q\);

-- Location: FF_X67_Y37_N1
\fd|BankRegister|registrador[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][16]~q\);

-- Location: LCCOMB_X67_Y37_N26
\fd|BankRegister|saidaA[16]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~327_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][16]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][16]~q\,
	datad => \fd|BankRegister|registrador[10][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~327_combout\);

-- Location: FF_X68_Y38_N15
\fd|BankRegister|registrador[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][16]~q\);

-- Location: FF_X68_Y38_N13
\fd|BankRegister|registrador[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][16]~q\);

-- Location: LCCOMB_X68_Y38_N14
\fd|BankRegister|saidaA[16]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~328_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[16]~327_combout\ & (\fd|BankRegister|registrador[11][16]~q\)) # (!\fd|BankRegister|saidaA[16]~327_combout\ & ((\fd|BankRegister|registrador[9][16]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[16]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[16]~327_combout\,
	datac => \fd|BankRegister|registrador[11][16]~q\,
	datad => \fd|BankRegister|registrador[9][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~328_combout\);

-- Location: LCCOMB_X60_Y38_N24
\fd|BankRegister|saidaA[16]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~331_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[16]~328_combout\) # (\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[16]~330_combout\ & 
-- ((!\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~330_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[16]~328_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[16]~331_combout\);

-- Location: FF_X63_Y38_N15
\fd|BankRegister|registrador[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][16]~q\);

-- Location: FF_X62_Y38_N27
\fd|BankRegister|registrador[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][16]~q\);

-- Location: FF_X69_Y38_N29
\fd|BankRegister|registrador[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][16]~q\);

-- Location: FF_X66_Y38_N19
\fd|BankRegister|registrador[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][16]~q\);

-- Location: LCCOMB_X69_Y38_N28
\fd|BankRegister|saidaA[16]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~325_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][16]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][16]~q\,
	datad => \fd|BankRegister|registrador[5][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~325_combout\);

-- Location: LCCOMB_X62_Y38_N26
\fd|BankRegister|saidaA[16]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~326_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[16]~325_combout\ & ((\fd|BankRegister|registrador[7][16]~q\))) # (!\fd|BankRegister|saidaA[16]~325_combout\ & (\fd|BankRegister|registrador[6][16]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[16]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][16]~q\,
	datac => \fd|BankRegister|registrador[7][16]~q\,
	datad => \fd|BankRegister|saidaA[16]~325_combout\,
	combout => \fd|BankRegister|saidaA[16]~326_combout\);

-- Location: LCCOMB_X59_Y36_N24
\fd|BankRegister|saidaA[16]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~334_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[16]~331_combout\ & (\fd|BankRegister|saidaA[16]~333_combout\)) # (!\fd|BankRegister|saidaA[16]~331_combout\ & 
-- ((\fd|BankRegister|saidaA[16]~326_combout\))))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[16]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~333_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[16]~331_combout\,
	datad => \fd|BankRegister|saidaA[16]~326_combout\,
	combout => \fd|BankRegister|saidaA[16]~334_combout\);

-- Location: FF_X57_Y36_N11
\fd|BankRegister|registrador[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][16]~q\);

-- Location: FF_X57_Y36_N17
\fd|BankRegister|registrador[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][16]~q\);

-- Location: LCCOMB_X57_Y36_N10
\fd|BankRegister|saidaA[16]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~322_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[27][16]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][16]~q\,
	datad => \fd|BankRegister|registrador[27][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~322_combout\);

-- Location: FF_X60_Y37_N31
\fd|BankRegister|registrador[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][16]~q\);

-- Location: FF_X60_Y37_N21
\fd|BankRegister|registrador[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][16]~q\);

-- Location: LCCOMB_X60_Y37_N30
\fd|BankRegister|saidaA[16]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~323_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[16]~322_combout\ & (\fd|BankRegister|registrador[31][16]~q\)) # (!\fd|BankRegister|saidaA[16]~322_combout\ & ((\fd|BankRegister|registrador[23][16]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[16]~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[16]~322_combout\,
	datac => \fd|BankRegister|registrador[31][16]~q\,
	datad => \fd|BankRegister|registrador[23][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~323_combout\);

-- Location: FF_X58_Y39_N25
\fd|BankRegister|registrador[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][16]~q\);

-- Location: FF_X59_Y39_N7
\fd|BankRegister|registrador[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][16]~q\);

-- Location: LCCOMB_X59_Y39_N6
\fd|BankRegister|saidaA[16]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~315_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][16]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[17][16]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[25][16]~q\,
	datac => \fd|BankRegister|registrador[17][16]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[16]~315_combout\);

-- Location: FF_X59_Y39_N5
\fd|BankRegister|registrador[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][16]~q\);

-- Location: FF_X56_Y39_N29
\fd|BankRegister|registrador[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][16]~q\);

-- Location: LCCOMB_X56_Y39_N28
\fd|BankRegister|saidaA[16]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~316_combout\ = (\fd|BankRegister|saidaA[16]~315_combout\ & (((\fd|BankRegister|registrador[29][16]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[16]~315_combout\ & (\fd|BankRegister|registrador[21][16]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~315_combout\,
	datab => \fd|BankRegister|registrador[21][16]~q\,
	datac => \fd|BankRegister|registrador[29][16]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[16]~316_combout\);

-- Location: FF_X54_Y38_N27
\fd|BankRegister|registrador[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][16]~q\);

-- Location: FF_X54_Y38_N29
\fd|BankRegister|registrador[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][16]~q\);

-- Location: FF_X55_Y38_N5
\fd|BankRegister|registrador[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][16]~q\);

-- Location: FF_X55_Y38_N15
\fd|BankRegister|registrador[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][16]~q\);

-- Location: LCCOMB_X55_Y38_N14
\fd|BankRegister|saidaA[16]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~319_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[20][16]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[20][16]~q\,
	datac => \fd|BankRegister|registrador[16][16]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[16]~319_combout\);

-- Location: LCCOMB_X54_Y38_N28
\fd|BankRegister|saidaA[16]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~320_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[16]~319_combout\ & ((\fd|BankRegister|registrador[28][16]~q\))) # (!\fd|BankRegister|saidaA[16]~319_combout\ & (\fd|BankRegister|registrador[24][16]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[16]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][16]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][16]~q\,
	datad => \fd|BankRegister|saidaA[16]~319_combout\,
	combout => \fd|BankRegister|saidaA[16]~320_combout\);

-- Location: FF_X54_Y39_N29
\fd|BankRegister|registrador[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][16]~q\);

-- Location: FF_X55_Y36_N11
\fd|BankRegister|registrador[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][16]~q\);

-- Location: LCCOMB_X55_Y36_N10
\fd|BankRegister|saidaA[16]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~317_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][16]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[18][16]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[22][16]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][16]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[16]~317_combout\);

-- Location: FF_X54_Y39_N15
\fd|BankRegister|registrador[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][16]~q\);

-- Location: FF_X54_Y40_N3
\fd|BankRegister|registrador[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][16]~q\);

-- Location: LCCOMB_X54_Y39_N14
\fd|BankRegister|saidaA[16]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~318_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[16]~317_combout\ & (\fd|BankRegister|registrador[30][16]~q\)) # (!\fd|BankRegister|saidaA[16]~317_combout\ & ((\fd|BankRegister|registrador[26][16]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[16]~317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[16]~317_combout\,
	datac => \fd|BankRegister|registrador[30][16]~q\,
	datad => \fd|BankRegister|registrador[26][16]~q\,
	combout => \fd|BankRegister|saidaA[16]~318_combout\);

-- Location: LCCOMB_X54_Y39_N16
\fd|BankRegister|saidaA[16]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~321_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[16]~318_combout\) # (\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[16]~320_combout\ & 
-- ((!\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~320_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[16]~318_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[16]~321_combout\);

-- Location: LCCOMB_X56_Y39_N22
\fd|BankRegister|saidaA[16]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~324_combout\ = (\fd|BankRegister|saidaA[16]~321_combout\ & ((\fd|BankRegister|saidaA[16]~323_combout\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[16]~321_combout\ & 
-- (((\fd|BankRegister|saidaA[16]~316_combout\ & \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~323_combout\,
	datab => \fd|BankRegister|saidaA[16]~316_combout\,
	datac => \fd|BankRegister|saidaA[16]~321_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[16]~324_combout\);

-- Location: LCCOMB_X56_Y43_N8
\fd|BankRegister|saidaA[16]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[16]~335_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[16]~324_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[16]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[16]~334_combout\,
	datab => \fd|BankRegister|saidaA[16]~324_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[16]~335_combout\);

-- Location: FF_X56_Y43_N9
\fd|Reg_ID_EX|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[16]~335_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(90));

-- Location: LCCOMB_X55_Y43_N16
\fd|ALU|final|selected[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[16]~49_combout\ = (\fd|ALU|final|selected[16]~48_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(90)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[16]~48_combout\ & (\fd|Reg_ID_EX|DOUT\(90) & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[16]~48_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(90),
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[16]~49_combout\);

-- Location: FF_X55_Y43_N17
\fd|Reg_EX_MEM|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[16]~49_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(53));

-- Location: FF_X56_Y43_N27
\fd|Reg_MEM_WB|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(53),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(21));

-- Location: LCCOMB_X53_Y43_N14
\fd|Ram|ram_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X53_Y43_N15
\fd|Ram|ram_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(52));

-- Location: FF_X54_Y43_N21
\fd|Ram|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(21),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~59_q\);

-- Location: LCCOMB_X52_Y42_N10
\fd|MuxSaidaBankRegister|selected[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[17]~13_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(59),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[17]~13_combout\);

-- Location: FF_X55_Y39_N13
\fd|BankRegister|registrador[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][17]~q\);

-- Location: FF_X55_Y39_N31
\fd|BankRegister|registrador[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][17]~q\);

-- Location: LCCOMB_X55_Y39_N30
\fd|BankRegister|saidaA[17]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~294_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[26][17]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[18][17]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][17]~q\,
	datac => \fd|BankRegister|registrador[18][17]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[17]~294_combout\);

-- Location: FF_X58_Y38_N7
\fd|BankRegister|registrador[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][17]~q\);

-- Location: FF_X58_Y38_N13
\fd|BankRegister|registrador[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][17]~q\);

-- Location: LCCOMB_X58_Y38_N6
\fd|BankRegister|saidaA[17]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~295_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[17]~294_combout\ & (\fd|BankRegister|registrador[30][17]~q\)) # (!\fd|BankRegister|saidaA[17]~294_combout\ & ((\fd|BankRegister|registrador[22][17]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[17]~294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[17]~294_combout\,
	datac => \fd|BankRegister|registrador[30][17]~q\,
	datad => \fd|BankRegister|registrador[22][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~295_combout\);

-- Location: FF_X62_Y40_N31
\fd|BankRegister|registrador[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][17]~q\);

-- Location: LCCOMB_X62_Y40_N24
\fd|BankRegister|saidaA[17]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~301_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][17]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][17]~q\,
	datad => \fd|BankRegister|registrador[23][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~301_combout\);

-- Location: FF_X63_Y40_N19
\fd|BankRegister|registrador[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][17]~q\);

-- Location: FF_X63_Y40_N1
\fd|BankRegister|registrador[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][17]~q\);

-- Location: LCCOMB_X63_Y40_N18
\fd|BankRegister|saidaA[17]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~302_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[17]~301_combout\ & (\fd|BankRegister|registrador[31][17]~q\)) # (!\fd|BankRegister|saidaA[17]~301_combout\ & ((\fd|BankRegister|registrador[27][17]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[17]~301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[17]~301_combout\,
	datac => \fd|BankRegister|registrador[31][17]~q\,
	datad => \fd|BankRegister|registrador[27][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~302_combout\);

-- Location: FF_X58_Y41_N1
\fd|BankRegister|registrador[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][17]~q\);

-- Location: FF_X58_Y41_N11
\fd|BankRegister|registrador[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][17]~q\);

-- Location: LCCOMB_X58_Y41_N10
\fd|BankRegister|saidaA[17]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~298_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][17]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[16][17]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[24][17]~q\,
	datac => \fd|BankRegister|registrador[16][17]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[17]~298_combout\);

-- Location: FF_X59_Y40_N13
\fd|BankRegister|registrador[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][17]~q\);

-- Location: FF_X60_Y40_N25
\fd|BankRegister|registrador[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][17]~q\);

-- Location: LCCOMB_X59_Y40_N12
\fd|BankRegister|saidaA[17]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~299_combout\ = (\fd|BankRegister|saidaA[17]~298_combout\ & (((\fd|BankRegister|registrador[28][17]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[17]~298_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[20][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~298_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][17]~q\,
	datad => \fd|BankRegister|registrador[20][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~299_combout\);

-- Location: FF_X57_Y39_N11
\fd|BankRegister|registrador[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][17]~q\);

-- Location: FF_X55_Y35_N9
\fd|BankRegister|registrador[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][17]~q\);

-- Location: LCCOMB_X55_Y35_N8
\fd|BankRegister|saidaA[17]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~296_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[21][17]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[17][17]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[21][17]~q\,
	datac => \fd|BankRegister|registrador[17][17]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[17]~296_combout\);

-- Location: FF_X56_Y39_N1
\fd|BankRegister|registrador[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][17]~q\);

-- Location: FF_X56_Y39_N11
\fd|BankRegister|registrador[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][17]~q\);

-- Location: LCCOMB_X56_Y39_N10
\fd|BankRegister|saidaA[17]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~297_combout\ = (\fd|BankRegister|saidaA[17]~296_combout\ & (((\fd|BankRegister|registrador[29][17]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[17]~296_combout\ & (\fd|BankRegister|registrador[25][17]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~296_combout\,
	datab => \fd|BankRegister|registrador[25][17]~q\,
	datac => \fd|BankRegister|registrador[29][17]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[17]~297_combout\);

-- Location: LCCOMB_X54_Y39_N8
\fd|BankRegister|saidaA[17]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~300_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[17]~297_combout\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|saidaA[17]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~299_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[17]~297_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[17]~300_combout\);

-- Location: LCCOMB_X54_Y39_N18
\fd|BankRegister|saidaA[17]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~303_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[17]~300_combout\ & ((\fd|BankRegister|saidaA[17]~302_combout\))) # (!\fd|BankRegister|saidaA[17]~300_combout\ & 
-- (\fd|BankRegister|saidaA[17]~295_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[17]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~295_combout\,
	datab => \fd|BankRegister|saidaA[17]~302_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[17]~300_combout\,
	combout => \fd|BankRegister|saidaA[17]~303_combout\);

-- Location: FF_X63_Y36_N15
\fd|BankRegister|registrador[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][17]~q\);

-- Location: FF_X63_Y36_N17
\fd|BankRegister|registrador[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][17]~q\);

-- Location: FF_X65_Y36_N29
\fd|BankRegister|registrador[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][17]~q\);

-- Location: FF_X65_Y36_N31
\fd|BankRegister|registrador[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][17]~q\);

-- Location: LCCOMB_X65_Y36_N30
\fd|BankRegister|saidaA[17]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~304_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[9][17]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[9][17]~q\,
	datac => \fd|BankRegister|registrador[8][17]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[17]~304_combout\);

-- Location: LCCOMB_X63_Y36_N16
\fd|BankRegister|saidaA[17]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~305_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[17]~304_combout\ & ((\fd|BankRegister|registrador[11][17]~q\))) # (!\fd|BankRegister|saidaA[17]~304_combout\ & (\fd|BankRegister|registrador[10][17]~q\)))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[17]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[10][17]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][17]~q\,
	datad => \fd|BankRegister|saidaA[17]~304_combout\,
	combout => \fd|BankRegister|saidaA[17]~305_combout\);

-- Location: FF_X72_Y38_N23
\fd|BankRegister|registrador[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][17]~q\);

-- Location: FF_X69_Y38_N11
\fd|BankRegister|registrador[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][17]~q\);

-- Location: LCCOMB_X72_Y38_N22
\fd|BankRegister|saidaA[17]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~311_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][17]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][17]~q\,
	datad => \fd|BankRegister|registrador[14][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~311_combout\);

-- Location: FF_X72_Y38_N5
\fd|BankRegister|registrador[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][17]~q\);

-- Location: LCCOMB_X70_Y34_N24
\fd|BankRegister|registrador[15][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][17]~feeder_combout\ = \fd|MuxRegRam|selected[17]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[17]~18_combout\,
	combout => \fd|BankRegister|registrador[15][17]~feeder_combout\);

-- Location: FF_X70_Y34_N25
\fd|BankRegister|registrador[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][17]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][17]~q\);

-- Location: LCCOMB_X72_Y38_N4
\fd|BankRegister|saidaA[17]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~312_combout\ = (\fd|BankRegister|saidaA[17]~311_combout\ & (((\fd|BankRegister|registrador[15][17]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[17]~311_combout\ & (\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[13][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~311_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][17]~q\,
	datad => \fd|BankRegister|registrador[15][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~312_combout\);

-- Location: FF_X69_Y38_N25
\fd|BankRegister|registrador[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][17]~q\);

-- Location: FF_X67_Y38_N21
\fd|BankRegister|registrador[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][17]~q\);

-- Location: LCCOMB_X69_Y38_N24
\fd|BankRegister|saidaA[17]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~306_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][17]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][17]~q\,
	datad => \fd|BankRegister|registrador[6][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~306_combout\);

-- Location: FF_X62_Y38_N31
\fd|BankRegister|registrador[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][17]~q\);

-- Location: FF_X62_Y38_N17
\fd|BankRegister|registrador[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][17]~q\);

-- Location: LCCOMB_X62_Y38_N16
\fd|BankRegister|saidaA[17]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~307_combout\ = (\fd|BankRegister|saidaA[17]~306_combout\ & (((\fd|BankRegister|registrador[7][17]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[17]~306_combout\ & (\fd|BankRegister|registrador[5][17]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~306_combout\,
	datab => \fd|BankRegister|registrador[5][17]~q\,
	datac => \fd|BankRegister|registrador[7][17]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[17]~307_combout\);

-- Location: FF_X61_Y35_N9
\fd|BankRegister|registrador[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][17]~q\);

-- Location: FF_X61_Y35_N27
\fd|BankRegister|registrador[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][17]~q\);

-- Location: LCCOMB_X61_Y35_N26
\fd|BankRegister|saidaA[17]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~308_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][17]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[0][17]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[1][17]~q\,
	datac => \fd|BankRegister|registrador[0][17]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[17]~308_combout\);

-- Location: FF_X63_Y33_N25
\fd|BankRegister|registrador[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][17]~q\);

-- Location: FF_X62_Y35_N11
\fd|BankRegister|registrador[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][17]~q\);

-- Location: LCCOMB_X63_Y33_N24
\fd|BankRegister|saidaA[17]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~309_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[17]~308_combout\ & (\fd|BankRegister|registrador[3][17]~q\)) # (!\fd|BankRegister|saidaA[17]~308_combout\ & ((\fd|BankRegister|registrador[2][17]~q\))))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[17]~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[17]~308_combout\,
	datac => \fd|BankRegister|registrador[3][17]~q\,
	datad => \fd|BankRegister|registrador[2][17]~q\,
	combout => \fd|BankRegister|saidaA[17]~309_combout\);

-- Location: LCCOMB_X63_Y33_N18
\fd|BankRegister|saidaA[17]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~310_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[17]~307_combout\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[17]~309_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[17]~307_combout\,
	datad => \fd|BankRegister|saidaA[17]~309_combout\,
	combout => \fd|BankRegister|saidaA[17]~310_combout\);

-- Location: LCCOMB_X63_Y36_N18
\fd|BankRegister|saidaA[17]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~313_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[17]~310_combout\ & ((\fd|BankRegister|saidaA[17]~312_combout\))) # (!\fd|BankRegister|saidaA[17]~310_combout\ & 
-- (\fd|BankRegister|saidaA[17]~305_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[17]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~305_combout\,
	datab => \fd|BankRegister|saidaA[17]~312_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[17]~310_combout\,
	combout => \fd|BankRegister|saidaA[17]~313_combout\);

-- Location: LCCOMB_X55_Y43_N10
\fd|BankRegister|saidaA[17]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[17]~314_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[17]~303_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[17]~313_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[17]~303_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[17]~313_combout\,
	combout => \fd|BankRegister|saidaA[17]~314_combout\);

-- Location: FF_X55_Y43_N11
\fd|Reg_ID_EX|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[17]~314_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(91));

-- Location: LCCOMB_X55_Y43_N8
\fd|ALU|final|selected[17]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[17]~31_combout\ = (\fd|UCalu|output[0]~3_combout\ & ((\fd|Reg_ID_EX|DOUT\(91)) # (\fd|MuxSaidaBankRegister|selected[17]~13_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|UCalu|output[0]~3_combout\ & (\fd|Reg_ID_EX|DOUT\(91) 
-- & (\fd|MuxSaidaBankRegister|selected[17]~13_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[17]~13_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(91),
	combout => \fd|ALU|final|selected[17]~31_combout\);

-- Location: LCCOMB_X55_Y43_N22
\fd|ALU|adder|addsloop:16:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(90) & ((\fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[16]~14_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(90) 
-- & (\fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[16]~14_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[16]~14_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(90),
	datad => \fd|ALU|adder|addsloop:15:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y43_N14
\fd|ALU|adder|addsloop:17:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:17:add1to31|soma~combout\ = \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[17]~13_combout\ $ (\fd|Reg_ID_EX|DOUT\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[17]~13_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(91),
	combout => \fd|ALU|adder|addsloop:17:add1to31|soma~combout\);

-- Location: LCCOMB_X55_Y43_N6
\fd|ALU|final|selected[17]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[17]~69_combout\ = (\fd|UCalu|output[1]~4_combout\ & (((\fd|ALU|adder|addsloop:17:add1to31|soma~combout\ & !\fd|UCalu|output[0]~3_combout\)))) # (!\fd|UCalu|output[1]~4_combout\ & (\fd|ALU|final|selected[17]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[17]~31_combout\,
	datab => \fd|ALU|adder|addsloop:17:add1to31|soma~combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[17]~69_combout\);

-- Location: FF_X55_Y43_N7
\fd|Reg_EX_MEM|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[17]~69_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(54));

-- Location: FF_X56_Y43_N23
\fd|Reg_MEM_WB|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(54),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(22));

-- Location: FF_X52_Y42_N17
\fd|Ram|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(22),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~60_q\);

-- Location: M9K_X51_Y42_N0
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_mle1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fd|comb~1_combout\,
	portbre => VCC,
	clk0 => \detectorSub|saida~clkctrl_outclk\,
	clk1 => \detectorSub|saida~clkctrl_outclk\,
	ena0 => \fd|comb~1_combout\,
	portadatain => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N16
\fd|Ram|q[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[17]~54_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~60_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~60_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a17\,
	combout => \fd|Ram|q[17]~54_combout\);

-- Location: LCCOMB_X56_Y43_N12
\fd|Ram|ram_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X56_Y43_N13
\fd|Ram|ram_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(54));

-- Location: FF_X52_Y43_N23
\fd|Ram|ram_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(53));

-- Location: LCCOMB_X52_Y43_N22
\fd|Ram|q[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[17]~55_combout\ = (\fd|Ram|ram_rtl_0_bypass\(54) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(53)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[17]~54_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(54) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[17]~54_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(54),
	datac => \fd|Ram|ram_rtl_0_bypass\(53),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[17]~55_combout\);

-- Location: LCCOMB_X56_Y43_N28
\fd|Ram|q[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[17]~56_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[17]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[17]~55_combout\,
	combout => \fd|Ram|q[17]~56_combout\);

-- Location: FF_X56_Y43_N29
\fd|Reg_MEM_WB|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[17]~56_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(54));

-- Location: LCCOMB_X56_Y43_N22
\fd|MuxRegRam|selected[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[17]~18_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(54)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(22),
	datad => \fd|Reg_MEM_WB|DOUT\(54),
	combout => \fd|MuxRegRam|selected[17]~18_combout\);

-- Location: FF_X62_Y40_N25
\fd|BankRegister|registrador[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[17]~18_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][17]~q\);

-- Location: LCCOMB_X62_Y40_N30
\fd|BankRegister|saidaB[17]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~301_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[23][17]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[19][17]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[19][17]~q\,
	datac => \fd|BankRegister|registrador[23][17]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[17]~301_combout\);

-- Location: LCCOMB_X63_Y40_N0
\fd|BankRegister|saidaB[17]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~302_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[17]~301_combout\ & ((\fd|BankRegister|registrador[31][17]~q\))) # (!\fd|BankRegister|saidaB[17]~301_combout\ & (\fd|BankRegister|registrador[27][17]~q\)))) 
-- # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[17]~301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[17]~301_combout\,
	datac => \fd|BankRegister|registrador[27][17]~q\,
	datad => \fd|BankRegister|registrador[31][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~302_combout\);

-- Location: LCCOMB_X55_Y39_N12
\fd|BankRegister|saidaB[17]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~294_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[26][17]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[18][17]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][17]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][17]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[17]~294_combout\);

-- Location: LCCOMB_X58_Y38_N12
\fd|BankRegister|saidaB[17]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~295_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[17]~294_combout\ & ((\fd|BankRegister|registrador[30][17]~q\))) # (!\fd|BankRegister|saidaB[17]~294_combout\ & (\fd|BankRegister|registrador[22][17]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[17]~294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[17]~294_combout\,
	datac => \fd|BankRegister|registrador[22][17]~q\,
	datad => \fd|BankRegister|registrador[30][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~295_combout\);

-- Location: LCCOMB_X57_Y39_N10
\fd|BankRegister|saidaB[17]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~296_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[21][17]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[21][17]~q\,
	datad => \fd|BankRegister|registrador[17][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~296_combout\);

-- Location: LCCOMB_X56_Y39_N0
\fd|BankRegister|saidaB[17]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~297_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[17]~296_combout\ & (\fd|BankRegister|registrador[29][17]~q\)) # (!\fd|BankRegister|saidaB[17]~296_combout\ & ((\fd|BankRegister|registrador[25][17]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[17]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][17]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][17]~q\,
	datad => \fd|BankRegister|saidaB[17]~296_combout\,
	combout => \fd|BankRegister|saidaB[17]~297_combout\);

-- Location: LCCOMB_X58_Y41_N0
\fd|BankRegister|saidaB[17]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~298_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][17]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][17]~q\,
	datad => \fd|BankRegister|registrador[16][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~298_combout\);

-- Location: LCCOMB_X60_Y40_N24
\fd|BankRegister|saidaB[17]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~299_combout\ = (\fd|BankRegister|saidaB[17]~298_combout\ & ((\fd|BankRegister|registrador[28][17]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[17]~298_combout\ & 
-- (((\fd|BankRegister|registrador[20][17]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][17]~q\,
	datab => \fd|BankRegister|saidaB[17]~298_combout\,
	datac => \fd|BankRegister|registrador[20][17]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[17]~299_combout\);

-- Location: LCCOMB_X60_Y40_N10
\fd|BankRegister|saidaB[17]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~300_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[17]~297_combout\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|saidaB[17]~299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[17]~297_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[17]~299_combout\,
	combout => \fd|BankRegister|saidaB[17]~300_combout\);

-- Location: LCCOMB_X60_Y40_N12
\fd|BankRegister|saidaB[17]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~303_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[17]~300_combout\ & (\fd|BankRegister|saidaB[17]~302_combout\)) # (!\fd|BankRegister|saidaB[17]~300_combout\ & 
-- ((\fd|BankRegister|saidaB[17]~295_combout\))))) # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[17]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[17]~302_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[17]~295_combout\,
	datad => \fd|BankRegister|saidaB[17]~300_combout\,
	combout => \fd|BankRegister|saidaB[17]~303_combout\);

-- Location: LCCOMB_X67_Y38_N20
\fd|BankRegister|saidaB[17]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~306_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][17]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][17]~q\,
	datad => \fd|BankRegister|registrador[4][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~306_combout\);

-- Location: LCCOMB_X62_Y38_N30
\fd|BankRegister|saidaB[17]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~307_combout\ = (\fd|BankRegister|saidaB[17]~306_combout\ & (((\fd|BankRegister|registrador[7][17]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[17]~306_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[5][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[17]~306_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][17]~q\,
	datad => \fd|BankRegister|registrador[7][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~307_combout\);

-- Location: LCCOMB_X61_Y35_N8
\fd|BankRegister|saidaB[17]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~308_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][17]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][17]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][17]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[17]~308_combout\);

-- Location: LCCOMB_X62_Y35_N10
\fd|BankRegister|saidaB[17]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~309_combout\ = (\fd|BankRegister|saidaB[17]~308_combout\ & (((\fd|BankRegister|registrador[3][17]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[17]~308_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[2][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[17]~308_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][17]~q\,
	datad => \fd|BankRegister|registrador[3][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~309_combout\);

-- Location: LCCOMB_X59_Y35_N22
\fd|BankRegister|saidaB[17]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~310_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[17]~307_combout\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|saidaB[17]~309_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[17]~307_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[17]~309_combout\,
	combout => \fd|BankRegister|saidaB[17]~310_combout\);

-- Location: LCCOMB_X65_Y36_N28
\fd|BankRegister|saidaB[17]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~304_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][17]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][17]~q\,
	datad => \fd|BankRegister|registrador[8][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~304_combout\);

-- Location: LCCOMB_X63_Y36_N14
\fd|BankRegister|saidaB[17]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~305_combout\ = (\fd|BankRegister|saidaB[17]~304_combout\ & (((\fd|BankRegister|registrador[11][17]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[17]~304_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[17]~304_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][17]~q\,
	datad => \fd|BankRegister|registrador[11][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~305_combout\);

-- Location: LCCOMB_X69_Y38_N10
\fd|BankRegister|saidaB[17]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~311_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|registrador[14][17]~q\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[12][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[14][17]~q\,
	datad => \fd|BankRegister|registrador[12][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~311_combout\);

-- Location: LCCOMB_X72_Y38_N24
\fd|BankRegister|saidaB[17]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~312_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[17]~311_combout\ & ((\fd|BankRegister|registrador[15][17]~q\))) # (!\fd|BankRegister|saidaB[17]~311_combout\ & (\fd|BankRegister|registrador[13][17]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[17]~311_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[17]~311_combout\,
	datac => \fd|BankRegister|registrador[13][17]~q\,
	datad => \fd|BankRegister|registrador[15][17]~q\,
	combout => \fd|BankRegister|saidaB[17]~312_combout\);

-- Location: LCCOMB_X61_Y38_N18
\fd|BankRegister|saidaB[17]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~313_combout\ = (\fd|BankRegister|saidaB[17]~310_combout\ & (((\fd|BankRegister|saidaB[17]~312_combout\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[17]~310_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[17]~305_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[17]~310_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[17]~305_combout\,
	datad => \fd|BankRegister|saidaB[17]~312_combout\,
	combout => \fd|BankRegister|saidaB[17]~313_combout\);

-- Location: LCCOMB_X60_Y42_N12
\fd|BankRegister|saidaB[17]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[17]~314_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[17]~303_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[17]~313_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[17]~303_combout\,
	datad => \fd|BankRegister|saidaB[17]~313_combout\,
	combout => \fd|BankRegister|saidaB[17]~314_combout\);

-- Location: FF_X60_Y42_N13
\fd|Reg_ID_EX|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[17]~314_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(59));

-- Location: FF_X52_Y42_N25
\fd|Reg_EX_MEM|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(59),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(22));

-- Location: LCCOMB_X54_Y43_N20
\fd|Ram|q[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[16]~57_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~59_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~59_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a16\,
	combout => \fd|Ram|q[16]~57_combout\);

-- Location: FF_X54_Y43_N29
\fd|Ram|ram_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(51));

-- Location: LCCOMB_X54_Y43_N28
\fd|Ram|q[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[16]~58_combout\ = (\fd|Ram|ram_rtl_0_bypass\(52) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(51)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[16]~57_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(52) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(52),
	datab => \fd|Ram|q[16]~57_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(51),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[16]~58_combout\);

-- Location: LCCOMB_X56_Y43_N24
\fd|Ram|q[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[16]~59_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[16]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Ram|q[16]~58_combout\,
	combout => \fd|Ram|q[16]~59_combout\);

-- Location: FF_X56_Y43_N25
\fd|Reg_MEM_WB|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[16]~59_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(53));

-- Location: LCCOMB_X56_Y43_N26
\fd|MuxRegRam|selected[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[16]~19_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(53)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(21),
	datad => \fd|Reg_MEM_WB|DOUT\(53),
	combout => \fd|MuxRegRam|selected[16]~19_combout\);

-- Location: FF_X56_Y43_N19
\fd|BankRegister|registrador[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[16]~19_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][16]~q\);

-- Location: LCCOMB_X66_Y39_N12
\fd|BankRegister|saidaB[16]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~332_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[13][16]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[12][16]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][16]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[13][16]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[16]~332_combout\);

-- Location: LCCOMB_X66_Y38_N30
\fd|BankRegister|saidaB[16]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~333_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[16]~332_combout\ & (\fd|BankRegister|registrador[15][16]~q\)) # (!\fd|BankRegister|saidaB[16]~332_combout\ & ((\fd|BankRegister|registrador[14][16]~q\))))) 
-- # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[16]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][16]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[16]~332_combout\,
	datad => \fd|BankRegister|registrador[14][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~333_combout\);

-- Location: LCCOMB_X66_Y38_N18
\fd|BankRegister|saidaB[16]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~325_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[5][16]~q\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][16]~q\,
	datad => \fd|BankRegister|registrador[4][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~325_combout\);

-- Location: LCCOMB_X63_Y38_N14
\fd|BankRegister|saidaB[16]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~326_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[16]~325_combout\ & (\fd|BankRegister|registrador[7][16]~q\)) # (!\fd|BankRegister|saidaB[16]~325_combout\ & ((\fd|BankRegister|registrador[6][16]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[16]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][16]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][16]~q\,
	datad => \fd|BankRegister|saidaB[16]~325_combout\,
	combout => \fd|BankRegister|saidaB[16]~326_combout\);

-- Location: LCCOMB_X61_Y32_N0
\fd|BankRegister|saidaB[16]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~329_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[2][16]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[0][16]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][16]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][16]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[16]~329_combout\);

-- Location: LCCOMB_X60_Y34_N18
\fd|BankRegister|saidaB[16]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~330_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[16]~329_combout\ & (\fd|BankRegister|registrador[3][16]~q\)) # (!\fd|BankRegister|saidaB[16]~329_combout\ & ((\fd|BankRegister|registrador[1][16]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[16]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[3][16]~q\,
	datac => \fd|BankRegister|registrador[1][16]~q\,
	datad => \fd|BankRegister|saidaB[16]~329_combout\,
	combout => \fd|BankRegister|saidaB[16]~330_combout\);

-- Location: LCCOMB_X67_Y37_N0
\fd|BankRegister|saidaB[16]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~327_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[10][16]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][16]~q\,
	datad => \fd|BankRegister|registrador[8][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~327_combout\);

-- Location: LCCOMB_X68_Y38_N12
\fd|BankRegister|saidaB[16]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~328_combout\ = (\fd|BankRegister|saidaB[16]~327_combout\ & ((\fd|BankRegister|registrador[11][16]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[16]~327_combout\ & (((\fd|BankRegister|registrador[9][16]~q\ 
-- & \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[16]~327_combout\,
	datab => \fd|BankRegister|registrador[11][16]~q\,
	datac => \fd|BankRegister|registrador[9][16]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[16]~328_combout\);

-- Location: LCCOMB_X60_Y38_N12
\fd|BankRegister|saidaB[16]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~331_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[16]~328_combout\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[16]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[16]~330_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[16]~328_combout\,
	combout => \fd|BankRegister|saidaB[16]~331_combout\);

-- Location: LCCOMB_X60_Y38_N22
\fd|BankRegister|saidaB[16]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~334_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[16]~331_combout\ & (\fd|BankRegister|saidaB[16]~333_combout\)) # (!\fd|BankRegister|saidaB[16]~331_combout\ & 
-- ((\fd|BankRegister|saidaB[16]~326_combout\))))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[16]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[16]~333_combout\,
	datac => \fd|BankRegister|saidaB[16]~326_combout\,
	datad => \fd|BankRegister|saidaB[16]~331_combout\,
	combout => \fd|BankRegister|saidaB[16]~334_combout\);

-- Location: LCCOMB_X54_Y39_N28
\fd|BankRegister|saidaB[16]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~317_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[22][16]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[18][16]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][16]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][16]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[16]~317_combout\);

-- Location: LCCOMB_X54_Y40_N2
\fd|BankRegister|saidaB[16]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~318_combout\ = (\fd|BankRegister|saidaB[16]~317_combout\ & (((\fd|BankRegister|registrador[30][16]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[16]~317_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[26][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[16]~317_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][16]~q\,
	datad => \fd|BankRegister|registrador[30][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~318_combout\);

-- Location: LCCOMB_X55_Y38_N4
\fd|BankRegister|saidaB[16]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~319_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[20][16]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[16][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[16][16]~q\,
	datac => \fd|BankRegister|registrador[20][16]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[16]~319_combout\);

-- Location: LCCOMB_X54_Y38_N26
\fd|BankRegister|saidaB[16]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~320_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[16]~319_combout\ & ((\fd|BankRegister|registrador[28][16]~q\))) # (!\fd|BankRegister|saidaB[16]~319_combout\ & (\fd|BankRegister|registrador[24][16]~q\)))) 
-- # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[16]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[16]~319_combout\,
	datac => \fd|BankRegister|registrador[24][16]~q\,
	datad => \fd|BankRegister|registrador[28][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~320_combout\);

-- Location: LCCOMB_X54_Y40_N12
\fd|BankRegister|saidaB[16]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~321_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|saidaB[16]~318_combout\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|saidaB[16]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[16]~318_combout\,
	datad => \fd|BankRegister|saidaB[16]~320_combout\,
	combout => \fd|BankRegister|saidaB[16]~321_combout\);

-- Location: LCCOMB_X58_Y39_N24
\fd|BankRegister|saidaB[16]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~315_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[25][16]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[17][16]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[17][16]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][16]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[16]~315_combout\);

-- Location: LCCOMB_X59_Y39_N4
\fd|BankRegister|saidaB[16]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~316_combout\ = (\fd|BankRegister|saidaB[16]~315_combout\ & (((\fd|BankRegister|registrador[29][16]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[16]~315_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[21][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[16]~315_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][16]~q\,
	datad => \fd|BankRegister|registrador[29][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~316_combout\);

-- Location: LCCOMB_X57_Y36_N16
\fd|BankRegister|saidaB[16]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~322_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][16]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][16]~q\,
	datad => \fd|BankRegister|registrador[19][16]~q\,
	combout => \fd|BankRegister|saidaB[16]~322_combout\);

-- Location: LCCOMB_X60_Y37_N20
\fd|BankRegister|saidaB[16]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~323_combout\ = (\fd|BankRegister|saidaB[16]~322_combout\ & ((\fd|BankRegister|registrador[31][16]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[16]~322_combout\ & 
-- (((\fd|BankRegister|registrador[23][16]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][16]~q\,
	datab => \fd|BankRegister|saidaB[16]~322_combout\,
	datac => \fd|BankRegister|registrador[23][16]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[16]~323_combout\);

-- Location: LCCOMB_X54_Y40_N14
\fd|BankRegister|saidaB[16]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~324_combout\ = (\fd|BankRegister|saidaB[16]~321_combout\ & (((\fd|BankRegister|saidaB[16]~323_combout\) # (!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[16]~321_combout\ & 
-- (\fd|BankRegister|saidaB[16]~316_combout\ & (\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[16]~321_combout\,
	datab => \fd|BankRegister|saidaB[16]~316_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[16]~323_combout\,
	combout => \fd|BankRegister|saidaB[16]~324_combout\);

-- Location: LCCOMB_X52_Y43_N8
\fd|BankRegister|saidaB[16]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[16]~335_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[16]~324_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[16]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[16]~334_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|saidaB[16]~324_combout\,
	datad => \fd|BankRegister|Equal1~3_combout\,
	combout => \fd|BankRegister|saidaB[16]~335_combout\);

-- Location: FF_X52_Y43_N9
\fd|Reg_ID_EX|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[16]~335_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(58));

-- Location: FF_X52_Y43_N13
\fd|Reg_EX_MEM|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(58),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(21));

-- Location: LCCOMB_X50_Y42_N6
\fd|Ram|q[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[15]~60_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~58_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~58_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a15\,
	combout => \fd|Ram|q[15]~60_combout\);

-- Location: FF_X60_Y42_N31
\fd|Ram|ram_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(49));

-- Location: LCCOMB_X60_Y42_N16
\fd|Ram|ram_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X60_Y42_N17
\fd|Ram|ram_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(50));

-- Location: LCCOMB_X60_Y42_N30
\fd|Ram|q[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[15]~61_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(49))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(50) & (\fd|Ram|q[15]~60_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(50) & 
-- ((\fd|Ram|ram_rtl_0_bypass\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|q[15]~60_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(49),
	datad => \fd|Ram|ram_rtl_0_bypass\(50),
	combout => \fd|Ram|q[15]~61_combout\);

-- Location: LCCOMB_X56_Y43_N20
\fd|Ram|q[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[15]~62_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[15]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[15]~61_combout\,
	combout => \fd|Ram|q[15]~62_combout\);

-- Location: FF_X56_Y43_N21
\fd|Reg_MEM_WB|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[15]~62_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(52));

-- Location: LCCOMB_X56_Y43_N14
\fd|MuxRegRam|selected[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[15]~20_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(52)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(20),
	datad => \fd|Reg_MEM_WB|DOUT\(52),
	combout => \fd|MuxRegRam|selected[15]~20_combout\);

-- Location: FF_X60_Y43_N7
\fd|BankRegister|registrador[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[15]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][15]~q\);

-- Location: LCCOMB_X61_Y40_N24
\fd|BankRegister|saidaB[15]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~353_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][15]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][15]~q\,
	datad => \fd|BankRegister|registrador[12][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~353_combout\);

-- Location: LCCOMB_X60_Y43_N16
\fd|BankRegister|saidaB[15]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~354_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[15]~353_combout\ & ((\fd|BankRegister|registrador[15][15]~q\))) # (!\fd|BankRegister|saidaB[15]~353_combout\ & (\fd|BankRegister|registrador[13][15]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[15]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[13][15]~q\,
	datab => \fd|BankRegister|registrador[15][15]~q\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[15]~353_combout\,
	combout => \fd|BankRegister|saidaB[15]~354_combout\);

-- Location: LCCOMB_X65_Y36_N24
\fd|BankRegister|saidaB[15]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~346_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[9][15]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][15]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][15]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[15]~346_combout\);

-- Location: LCCOMB_X68_Y36_N24
\fd|BankRegister|saidaB[15]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~347_combout\ = (\fd|BankRegister|saidaB[15]~346_combout\ & (((\fd|BankRegister|registrador[11][15]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[15]~346_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[15]~346_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][15]~q\,
	datad => \fd|BankRegister|registrador[11][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~347_combout\);

-- Location: LCCOMB_X67_Y38_N22
\fd|BankRegister|saidaB[15]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~348_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][15]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][15]~q\,
	datad => \fd|BankRegister|registrador[4][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~348_combout\);

-- Location: LCCOMB_X65_Y38_N12
\fd|BankRegister|saidaB[15]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~349_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[15]~348_combout\ & ((\fd|BankRegister|registrador[7][15]~q\))) # (!\fd|BankRegister|saidaB[15]~348_combout\ & (\fd|BankRegister|registrador[5][15]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[15]~348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[15]~348_combout\,
	datac => \fd|BankRegister|registrador[5][15]~q\,
	datad => \fd|BankRegister|registrador[7][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~349_combout\);

-- Location: LCCOMB_X61_Y35_N20
\fd|BankRegister|saidaB[15]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~350_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][15]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][15]~q\,
	datad => \fd|BankRegister|registrador[0][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~350_combout\);

-- Location: LCCOMB_X65_Y35_N20
\fd|BankRegister|saidaB[15]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~351_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[15]~350_combout\ & (\fd|BankRegister|registrador[3][15]~q\)) # (!\fd|BankRegister|saidaB[15]~350_combout\ & ((\fd|BankRegister|registrador[2][15]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[15]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[3][15]~q\,
	datac => \fd|BankRegister|registrador[2][15]~q\,
	datad => \fd|BankRegister|saidaB[15]~350_combout\,
	combout => \fd|BankRegister|saidaB[15]~351_combout\);

-- Location: LCCOMB_X60_Y42_N28
\fd|BankRegister|saidaB[15]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~352_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[15]~349_combout\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|saidaB[15]~351_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[15]~349_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[15]~351_combout\,
	combout => \fd|BankRegister|saidaB[15]~352_combout\);

-- Location: LCCOMB_X60_Y42_N8
\fd|BankRegister|saidaB[15]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~355_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[15]~352_combout\ & (\fd|BankRegister|saidaB[15]~354_combout\)) # (!\fd|BankRegister|saidaB[15]~352_combout\ & 
-- ((\fd|BankRegister|saidaB[15]~347_combout\))))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[15]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[15]~354_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[15]~347_combout\,
	datad => \fd|BankRegister|saidaB[15]~352_combout\,
	combout => \fd|BankRegister|saidaB[15]~355_combout\);

-- Location: LCCOMB_X57_Y39_N12
\fd|BankRegister|saidaB[15]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~338_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][15]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][15]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][15]~q\,
	datac => \fd|BankRegister|registrador[21][15]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[15]~338_combout\);

-- Location: LCCOMB_X56_Y39_N16
\fd|BankRegister|saidaB[15]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~339_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[15]~338_combout\ & ((\fd|BankRegister|registrador[29][15]~q\))) # (!\fd|BankRegister|saidaB[15]~338_combout\ & (\fd|BankRegister|registrador[25][15]~q\)))) 
-- # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[15]~338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[15]~338_combout\,
	datac => \fd|BankRegister|registrador[25][15]~q\,
	datad => \fd|BankRegister|registrador[29][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~339_combout\);

-- Location: LCCOMB_X58_Y41_N12
\fd|BankRegister|saidaB[15]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~340_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][15]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][15]~q\,
	datad => \fd|BankRegister|registrador[16][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~340_combout\);

-- Location: LCCOMB_X57_Y41_N30
\fd|BankRegister|saidaB[15]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~341_combout\ = (\fd|BankRegister|saidaB[15]~340_combout\ & ((\fd|BankRegister|registrador[28][15]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[15]~340_combout\ & 
-- (((\fd|BankRegister|registrador[20][15]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][15]~q\,
	datab => \fd|BankRegister|saidaB[15]~340_combout\,
	datac => \fd|BankRegister|registrador[20][15]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[15]~341_combout\);

-- Location: LCCOMB_X60_Y42_N4
\fd|BankRegister|saidaB[15]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~342_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[15]~339_combout\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|saidaB[15]~341_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[15]~339_combout\,
	datad => \fd|BankRegister|saidaB[15]~341_combout\,
	combout => \fd|BankRegister|saidaB[15]~342_combout\);

-- Location: LCCOMB_X60_Y38_N26
\fd|BankRegister|saidaB[15]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~336_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[26][15]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[26][15]~q\,
	datad => \fd|BankRegister|registrador[18][15]~q\,
	combout => \fd|BankRegister|saidaB[15]~336_combout\);

-- Location: LCCOMB_X58_Y38_N24
\fd|BankRegister|saidaB[15]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~337_combout\ = (\fd|BankRegister|saidaB[15]~336_combout\ & ((\fd|BankRegister|registrador[30][15]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[15]~336_combout\ & 
-- (((\fd|BankRegister|registrador[22][15]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][15]~q\,
	datab => \fd|BankRegister|saidaB[15]~336_combout\,
	datac => \fd|BankRegister|registrador[22][15]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[15]~337_combout\);

-- Location: LCCOMB_X62_Y40_N18
\fd|BankRegister|saidaB[15]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~343_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[23][15]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[19][15]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[19][15]~q\,
	datac => \fd|BankRegister|registrador[23][15]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[15]~343_combout\);

-- Location: LCCOMB_X63_Y40_N4
\fd|BankRegister|saidaB[15]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~344_combout\ = (\fd|BankRegister|saidaB[15]~343_combout\ & ((\fd|BankRegister|registrador[31][15]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[15]~343_combout\ & 
-- (((\fd|BankRegister|registrador[27][15]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][15]~q\,
	datab => \fd|BankRegister|saidaB[15]~343_combout\,
	datac => \fd|BankRegister|registrador[27][15]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[15]~344_combout\);

-- Location: LCCOMB_X60_Y42_N10
\fd|BankRegister|saidaB[15]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~345_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[15]~342_combout\ & ((\fd|BankRegister|saidaB[15]~344_combout\))) # (!\fd|BankRegister|saidaB[15]~342_combout\ & 
-- (\fd|BankRegister|saidaB[15]~337_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[15]~342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[15]~342_combout\,
	datac => \fd|BankRegister|saidaB[15]~337_combout\,
	datad => \fd|BankRegister|saidaB[15]~344_combout\,
	combout => \fd|BankRegister|saidaB[15]~345_combout\);

-- Location: LCCOMB_X60_Y42_N0
\fd|BankRegister|saidaB[15]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[15]~356_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[15]~345_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[15]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[15]~355_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[15]~345_combout\,
	combout => \fd|BankRegister|saidaB[15]~356_combout\);

-- Location: FF_X60_Y42_N1
\fd|Reg_ID_EX|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[15]~356_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(57));

-- Location: LCCOMB_X60_Y42_N26
\fd|Reg_EX_MEM|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[20]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(57),
	combout => \fd|Reg_EX_MEM|DOUT[20]~feeder_combout\);

-- Location: FF_X60_Y42_N27
\fd|Reg_EX_MEM|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[20]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(20));

-- Location: FF_X50_Y42_N25
\fd|Ram|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(19),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~57_q\);

-- Location: LCCOMB_X50_Y42_N24
\fd|Ram|q[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[14]~63_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~57_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a14\,
	datac => \fd|Ram|ram~57_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[14]~63_combout\);

-- Location: FF_X50_Y42_N21
\fd|Ram|ram_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(47));

-- Location: LCCOMB_X50_Y42_N20
\fd|Ram|q[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[14]~64_combout\ = (\fd|Ram|ram_rtl_0_bypass\(48) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(47)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[14]~63_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(48) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(48),
	datab => \fd|Ram|q[14]~63_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(47),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[14]~64_combout\);

-- Location: LCCOMB_X50_Y42_N0
\fd|Ram|q[14]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[14]~65_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[14]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[14]~64_combout\,
	combout => \fd|Ram|q[14]~65_combout\);

-- Location: FF_X50_Y42_N1
\fd|Reg_MEM_WB|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[14]~65_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(51));

-- Location: LCCOMB_X53_Y43_N30
\fd|MuxRegRam|selected[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[14]~21_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(51)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(19),
	datad => \fd|Reg_MEM_WB|DOUT\(51),
	combout => \fd|MuxRegRam|selected[14]~21_combout\);

-- Location: FF_X61_Y32_N15
\fd|BankRegister|registrador[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[14]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][14]~q\);

-- Location: LCCOMB_X61_Y32_N20
\fd|BankRegister|saidaB[14]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~371_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[2][14]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[0][14]~q\,
	datac => \fd|BankRegister|registrador[2][14]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[14]~371_combout\);

-- Location: LCCOMB_X60_Y33_N26
\fd|BankRegister|saidaB[14]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~372_combout\ = (\fd|BankRegister|saidaB[14]~371_combout\ & (((\fd|BankRegister|registrador[3][14]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[14]~371_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[1][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[14]~371_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][14]~q\,
	datad => \fd|BankRegister|registrador[3][14]~q\,
	combout => \fd|BankRegister|saidaB[14]~372_combout\);

-- Location: LCCOMB_X67_Y37_N12
\fd|BankRegister|saidaB[14]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~369_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[10][14]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][14]~q\,
	datac => \fd|BankRegister|registrador[10][14]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[14]~369_combout\);

-- Location: LCCOMB_X68_Y38_N8
\fd|BankRegister|saidaB[14]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~370_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[14]~369_combout\ & (\fd|BankRegister|registrador[11][14]~q\)) # (!\fd|BankRegister|saidaB[14]~369_combout\ & ((\fd|BankRegister|registrador[9][14]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[14]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][14]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[9][14]~q\,
	datad => \fd|BankRegister|saidaB[14]~369_combout\,
	combout => \fd|BankRegister|saidaB[14]~370_combout\);

-- Location: LCCOMB_X60_Y38_N6
\fd|BankRegister|saidaB[14]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~373_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[14]~370_combout\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[14]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[14]~372_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[14]~370_combout\,
	combout => \fd|BankRegister|saidaB[14]~373_combout\);

-- Location: LCCOMB_X66_Y39_N8
\fd|BankRegister|saidaB[14]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~374_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[13][14]~q\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[13][14]~q\,
	datad => \fd|BankRegister|registrador[12][14]~q\,
	combout => \fd|BankRegister|saidaB[14]~374_combout\);

-- Location: LCCOMB_X66_Y38_N2
\fd|BankRegister|saidaB[14]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~375_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[14]~374_combout\ & (\fd|BankRegister|registrador[15][14]~q\)) # (!\fd|BankRegister|saidaB[14]~374_combout\ & ((\fd|BankRegister|registrador[14][14]~q\))))) 
-- # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[14]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][14]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[14]~374_combout\,
	datad => \fd|BankRegister|registrador[14][14]~q\,
	combout => \fd|BankRegister|saidaB[14]~375_combout\);

-- Location: LCCOMB_X61_Y38_N4
\fd|BankRegister|saidaB[14]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~367_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][14]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][14]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[5][14]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[14]~367_combout\);

-- Location: LCCOMB_X56_Y34_N30
\fd|BankRegister|saidaB[14]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~368_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[14]~367_combout\ & (\fd|BankRegister|registrador[7][14]~q\)) # (!\fd|BankRegister|saidaB[14]~367_combout\ & ((\fd|BankRegister|registrador[6][14]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[14]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][14]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][14]~q\,
	datad => \fd|BankRegister|saidaB[14]~367_combout\,
	combout => \fd|BankRegister|saidaB[14]~368_combout\);

-- Location: LCCOMB_X60_Y38_N16
\fd|BankRegister|saidaB[14]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~376_combout\ = (\fd|BankRegister|saidaB[14]~373_combout\ & ((\fd|BankRegister|saidaB[14]~375_combout\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[14]~373_combout\ & (((\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[14]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[14]~373_combout\,
	datab => \fd|BankRegister|saidaB[14]~375_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[14]~368_combout\,
	combout => \fd|BankRegister|saidaB[14]~376_combout\);

-- Location: LCCOMB_X65_Y39_N0
\fd|BankRegister|saidaB[14]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~364_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][14]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][14]~q\,
	datad => \fd|BankRegister|registrador[19][14]~q\,
	combout => \fd|BankRegister|saidaB[14]~364_combout\);

-- Location: LCCOMB_X60_Y37_N0
\fd|BankRegister|saidaB[14]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~365_combout\ = (\fd|BankRegister|saidaB[14]~364_combout\ & ((\fd|BankRegister|registrador[31][14]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[14]~364_combout\ & 
-- (((\fd|BankRegister|registrador[23][14]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][14]~q\,
	datab => \fd|BankRegister|saidaB[14]~364_combout\,
	datac => \fd|BankRegister|registrador[23][14]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[14]~365_combout\);

-- Location: LCCOMB_X58_Y39_N10
\fd|BankRegister|saidaB[14]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~357_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][14]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][14]~q\,
	datac => \fd|BankRegister|registrador[25][14]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[14]~357_combout\);

-- Location: LCCOMB_X59_Y39_N24
\fd|BankRegister|saidaB[14]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~358_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[14]~357_combout\ & (\fd|BankRegister|registrador[29][14]~q\)) # (!\fd|BankRegister|saidaB[14]~357_combout\ & ((\fd|BankRegister|registrador[21][14]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[14]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][14]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][14]~q\,
	datad => \fd|BankRegister|saidaB[14]~357_combout\,
	combout => \fd|BankRegister|saidaB[14]~358_combout\);

-- Location: LCCOMB_X57_Y40_N8
\fd|BankRegister|saidaB[14]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~361_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[20][14]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[16][14]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[16][14]~q\,
	datac => \fd|BankRegister|registrador[20][14]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[14]~361_combout\);

-- Location: LCCOMB_X58_Y41_N16
\fd|BankRegister|saidaB[14]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~362_combout\ = (\fd|BankRegister|saidaB[14]~361_combout\ & (((\fd|BankRegister|registrador[28][14]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[14]~361_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[24][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[14]~361_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][14]~q\,
	datad => \fd|BankRegister|registrador[28][14]~q\,
	combout => \fd|BankRegister|saidaB[14]~362_combout\);

-- Location: LCCOMB_X54_Y39_N26
\fd|BankRegister|saidaB[14]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~359_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[22][14]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][14]~q\,
	datad => \fd|BankRegister|registrador[18][14]~q\,
	combout => \fd|BankRegister|saidaB[14]~359_combout\);

-- Location: LCCOMB_X55_Y39_N0
\fd|BankRegister|saidaB[14]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~360_combout\ = (\fd|BankRegister|saidaB[14]~359_combout\ & ((\fd|BankRegister|registrador[30][14]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[14]~359_combout\ & 
-- (((\fd|BankRegister|registrador[26][14]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][14]~q\,
	datab => \fd|BankRegister|saidaB[14]~359_combout\,
	datac => \fd|BankRegister|registrador[26][14]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[14]~360_combout\);

-- Location: LCCOMB_X54_Y40_N16
\fd|BankRegister|saidaB[14]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~363_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\) # (\fd|BankRegister|saidaB[14]~360_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[14]~362_combout\ & 
-- (!\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[14]~362_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[14]~360_combout\,
	combout => \fd|BankRegister|saidaB[14]~363_combout\);

-- Location: LCCOMB_X54_Y40_N26
\fd|BankRegister|saidaB[14]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~366_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[14]~363_combout\ & (\fd|BankRegister|saidaB[14]~365_combout\)) # (!\fd|BankRegister|saidaB[14]~363_combout\ & 
-- ((\fd|BankRegister|saidaB[14]~358_combout\))))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[14]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[14]~365_combout\,
	datab => \fd|BankRegister|saidaB[14]~358_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[14]~363_combout\,
	combout => \fd|BankRegister|saidaB[14]~366_combout\);

-- Location: LCCOMB_X60_Y42_N24
\fd|BankRegister|saidaB[14]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[14]~377_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[14]~366_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[14]~376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[14]~376_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[14]~366_combout\,
	combout => \fd|BankRegister|saidaB[14]~377_combout\);

-- Location: FF_X60_Y42_N25
\fd|Reg_ID_EX|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[14]~377_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(56));

-- Location: FF_X50_Y42_N23
\fd|Reg_EX_MEM|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(56),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(19));

-- Location: FF_X50_Y42_N27
\fd|Ram|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(18),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~56_q\);

-- Location: LCCOMB_X50_Y42_N26
\fd|Ram|q[13]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[13]~66_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~56_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a13\,
	datac => \fd|Ram|ram~56_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[13]~66_combout\);

-- Location: FF_X50_Y42_N29
\fd|Ram|ram_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(45));

-- Location: LCCOMB_X50_Y42_N28
\fd|Ram|q[13]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[13]~67_combout\ = (\fd|Ram|ram_rtl_0_bypass\(46) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(45)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[13]~66_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(46) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(46),
	datab => \fd|Ram|q[13]~66_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(45),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[13]~67_combout\);

-- Location: LCCOMB_X50_Y42_N2
\fd|Ram|q[13]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[13]~68_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[13]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[13]~67_combout\,
	combout => \fd|Ram|q[13]~68_combout\);

-- Location: FF_X50_Y42_N3
\fd|Reg_MEM_WB|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[13]~68_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(50));

-- Location: LCCOMB_X57_Y42_N8
\fd|ALU|final|selected[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[13]~36_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[13]~17_combout\ $ (((\fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:12:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[13]~17_combout\,
	combout => \fd|ALU|final|selected[13]~36_combout\);

-- Location: LCCOMB_X57_Y42_N26
\fd|ALU|final|selected[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[13]~37_combout\ = (\fd|ALU|final|selected[13]~36_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(87)))))) # (!\fd|ALU|final|selected[13]~36_combout\ & (\fd|Reg_ID_EX|DOUT\(87) & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[13]~36_combout\,
	datab => \fd|UCalu|output[0]~3_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(87),
	combout => \fd|ALU|final|selected[13]~37_combout\);

-- Location: FF_X57_Y42_N27
\fd|Reg_EX_MEM|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[13]~37_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(50));

-- Location: FF_X54_Y42_N15
\fd|Reg_MEM_WB|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(50),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(18));

-- Location: LCCOMB_X54_Y42_N14
\fd|MuxRegRam|selected[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[13]~22_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(50))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(50),
	datac => \fd|Reg_MEM_WB|DOUT\(18),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[13]~22_combout\);

-- Location: FF_X65_Y36_N15
\fd|BankRegister|registrador[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[13]~22_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][13]~q\);

-- Location: LCCOMB_X65_Y36_N20
\fd|BankRegister|saidaB[13]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~388_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[9][13]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[8][13]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][13]~q\,
	datac => \fd|BankRegister|registrador[9][13]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[13]~388_combout\);

-- Location: LCCOMB_X68_Y36_N28
\fd|BankRegister|saidaB[13]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~389_combout\ = (\fd|BankRegister|saidaB[13]~388_combout\ & (((\fd|BankRegister|registrador[11][13]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[13]~388_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[13]~388_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][13]~q\,
	datad => \fd|BankRegister|registrador[11][13]~q\,
	combout => \fd|BankRegister|saidaB[13]~389_combout\);

-- Location: LCCOMB_X67_Y38_N18
\fd|BankRegister|saidaB[13]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~395_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][13]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][13]~q\,
	datad => \fd|BankRegister|registrador[12][13]~q\,
	combout => \fd|BankRegister|saidaB[13]~395_combout\);

-- Location: LCCOMB_X72_Y42_N24
\fd|BankRegister|saidaB[13]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~396_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[13]~395_combout\ & (\fd|BankRegister|registrador[15][13]~q\)) # (!\fd|BankRegister|saidaB[13]~395_combout\ & ((\fd|BankRegister|registrador[13][13]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[13]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][13]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[13]~395_combout\,
	datad => \fd|BankRegister|registrador[13][13]~q\,
	combout => \fd|BankRegister|saidaB[13]~396_combout\);

-- Location: LCCOMB_X61_Y35_N22
\fd|BankRegister|saidaB[13]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~392_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][13]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][13]~q\,
	datad => \fd|BankRegister|registrador[0][13]~q\,
	combout => \fd|BankRegister|saidaB[13]~392_combout\);

-- Location: LCCOMB_X65_Y35_N0
\fd|BankRegister|saidaB[13]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~393_combout\ = (\fd|BankRegister|saidaB[13]~392_combout\ & ((\fd|BankRegister|registrador[3][13]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[13]~392_combout\ & (((\fd|BankRegister|registrador[2][13]~q\ 
-- & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][13]~q\,
	datab => \fd|BankRegister|saidaB[13]~392_combout\,
	datac => \fd|BankRegister|registrador[2][13]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[13]~393_combout\);

-- Location: LCCOMB_X67_Y38_N16
\fd|BankRegister|saidaB[13]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~390_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][13]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][13]~q\,
	datad => \fd|BankRegister|registrador[4][13]~q\,
	combout => \fd|BankRegister|saidaB[13]~390_combout\);

-- Location: LCCOMB_X65_Y38_N8
\fd|BankRegister|saidaB[13]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~391_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[13]~390_combout\ & (\fd|BankRegister|registrador[7][13]~q\)) # (!\fd|BankRegister|saidaB[13]~390_combout\ & ((\fd|BankRegister|registrador[5][13]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[13]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][13]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][13]~q\,
	datad => \fd|BankRegister|saidaB[13]~390_combout\,
	combout => \fd|BankRegister|saidaB[13]~391_combout\);

-- Location: LCCOMB_X65_Y42_N0
\fd|BankRegister|saidaB[13]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~394_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[13]~391_combout\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[13]~393_combout\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[13]~393_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[13]~391_combout\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[13]~394_combout\);

-- Location: LCCOMB_X65_Y42_N10
\fd|BankRegister|saidaB[13]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~397_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[13]~394_combout\ & ((\fd|BankRegister|saidaB[13]~396_combout\))) # (!\fd|BankRegister|saidaB[13]~394_combout\ & 
-- (\fd|BankRegister|saidaB[13]~389_combout\)))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[13]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[13]~389_combout\,
	datac => \fd|BankRegister|saidaB[13]~396_combout\,
	datad => \fd|BankRegister|saidaB[13]~394_combout\,
	combout => \fd|BankRegister|saidaB[13]~397_combout\);

-- Location: LCCOMB_X57_Y39_N24
\fd|BankRegister|saidaB[13]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~380_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][13]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][13]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][13]~q\,
	datac => \fd|BankRegister|registrador[21][13]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[13]~380_combout\);

-- Location: LCCOMB_X56_Y39_N20
\fd|BankRegister|saidaB[13]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~381_combout\ = (\fd|BankRegister|saidaB[13]~380_combout\ & ((\fd|BankRegister|registrador[29][13]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[13]~380_combout\ & 
-- (((\fd|BankRegister|registrador[25][13]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][13]~q\,
	datab => \fd|BankRegister|saidaB[13]~380_combout\,
	datac => \fd|BankRegister|registrador[25][13]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[13]~381_combout\);

-- Location: LCCOMB_X58_Y40_N22
\fd|BankRegister|saidaB[13]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~382_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[24][13]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[16][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[16][13]~q\,
	datac => \fd|BankRegister|registrador[24][13]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[13]~382_combout\);

-- Location: LCCOMB_X60_Y40_N0
\fd|BankRegister|saidaB[13]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~383_combout\ = (\fd|BankRegister|saidaB[13]~382_combout\ & ((\fd|BankRegister|registrador[28][13]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[13]~382_combout\ & 
-- (((\fd|BankRegister|registrador[20][13]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[13]~382_combout\,
	datab => \fd|BankRegister|registrador[28][13]~q\,
	datac => \fd|BankRegister|registrador[20][13]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[13]~383_combout\);

-- Location: LCCOMB_X60_Y40_N18
\fd|BankRegister|saidaB[13]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~384_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|saidaB[13]~381_combout\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|saidaB[13]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[13]~381_combout\,
	datad => \fd|BankRegister|saidaB[13]~383_combout\,
	combout => \fd|BankRegister|saidaB[13]~384_combout\);

-- Location: LCCOMB_X60_Y38_N18
\fd|BankRegister|saidaB[13]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~378_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[26][13]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[26][13]~q\,
	datad => \fd|BankRegister|registrador[18][13]~q\,
	combout => \fd|BankRegister|saidaB[13]~378_combout\);

-- Location: LCCOMB_X58_Y38_N28
\fd|BankRegister|saidaB[13]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~379_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[13]~378_combout\ & (\fd|BankRegister|registrador[30][13]~q\)) # (!\fd|BankRegister|saidaB[13]~378_combout\ & ((\fd|BankRegister|registrador[22][13]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[13]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[30][13]~q\,
	datac => \fd|BankRegister|registrador[22][13]~q\,
	datad => \fd|BankRegister|saidaB[13]~378_combout\,
	combout => \fd|BankRegister|saidaB[13]~379_combout\);

-- Location: LCCOMB_X62_Y40_N22
\fd|BankRegister|saidaB[13]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~385_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[23][13]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[19][13]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[19][13]~q\,
	datac => \fd|BankRegister|registrador[23][13]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[13]~385_combout\);

-- Location: LCCOMB_X63_Y40_N8
\fd|BankRegister|saidaB[13]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~386_combout\ = (\fd|BankRegister|saidaB[13]~385_combout\ & ((\fd|BankRegister|registrador[31][13]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[13]~385_combout\ & 
-- (((\fd|BankRegister|registrador[27][13]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][13]~q\,
	datab => \fd|BankRegister|saidaB[13]~385_combout\,
	datac => \fd|BankRegister|registrador[27][13]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[13]~386_combout\);

-- Location: LCCOMB_X65_Y42_N6
\fd|BankRegister|saidaB[13]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~387_combout\ = (\fd|BankRegister|saidaB[13]~384_combout\ & (((\fd|BankRegister|saidaB[13]~386_combout\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[13]~384_combout\ & 
-- (\fd|BankRegister|saidaB[13]~379_combout\ & (\fd|Rom|content~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[13]~384_combout\,
	datab => \fd|BankRegister|saidaB[13]~379_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[13]~386_combout\,
	combout => \fd|BankRegister|saidaB[13]~387_combout\);

-- Location: LCCOMB_X65_Y42_N16
\fd|BankRegister|saidaB[13]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[13]~398_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[13]~387_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[13]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[13]~397_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[13]~387_combout\,
	combout => \fd|BankRegister|saidaB[13]~398_combout\);

-- Location: FF_X65_Y42_N17
\fd|Reg_ID_EX|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[13]~398_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(55));

-- Location: FF_X55_Y42_N19
\fd|Reg_EX_MEM|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(55),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(18));

-- Location: LCCOMB_X50_Y42_N4
\fd|Ram|q[12]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[12]~69_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~55_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~55_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a12\,
	combout => \fd|Ram|q[12]~69_combout\);

-- Location: FF_X50_Y42_N9
\fd|Ram|ram_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(43));

-- Location: LCCOMB_X50_Y42_N8
\fd|Ram|q[12]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[12]~70_combout\ = (\fd|Ram|ram_rtl_0_bypass\(44) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(43)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[12]~69_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(44) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(44),
	datab => \fd|Ram|q[12]~69_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(43),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[12]~70_combout\);

-- Location: LCCOMB_X50_Y42_N18
\fd|Ram|q[12]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[12]~71_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (\fd|Ram|q[12]~70_combout\ & !\fd|Reg_EX_MEM|DOUT\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datab => \fd|Ram|q[12]~70_combout\,
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	combout => \fd|Ram|q[12]~71_combout\);

-- Location: FF_X50_Y42_N19
\fd|Reg_MEM_WB|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[12]~71_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(49));

-- Location: LCCOMB_X57_Y43_N4
\fd|MuxRegRam|selected[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[12]~23_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(49)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(17),
	datad => \fd|Reg_MEM_WB|DOUT\(49),
	combout => \fd|MuxRegRam|selected[12]~23_combout\);

-- Location: FF_X53_Y35_N17
\fd|BankRegister|registrador[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[12]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][12]~q\);

-- Location: LCCOMB_X53_Y35_N16
\fd|BankRegister|saidaB[12]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~399_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[25][12]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][12]~q\,
	datad => \fd|BankRegister|registrador[17][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~399_combout\);

-- Location: LCCOMB_X53_Y36_N0
\fd|BankRegister|saidaB[12]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~400_combout\ = (\fd|BankRegister|saidaB[12]~399_combout\ & (((\fd|BankRegister|registrador[29][12]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[12]~399_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[21][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[12]~399_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][12]~q\,
	datad => \fd|BankRegister|registrador[29][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~400_combout\);

-- Location: LCCOMB_X58_Y37_N10
\fd|BankRegister|saidaB[12]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~406_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[27][12]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][12]~q\,
	datad => \fd|BankRegister|registrador[19][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~406_combout\);

-- Location: LCCOMB_X58_Y34_N22
\fd|BankRegister|saidaB[12]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~407_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[12]~406_combout\ & (\fd|BankRegister|registrador[31][12]~q\)) # (!\fd|BankRegister|saidaB[12]~406_combout\ & ((\fd|BankRegister|registrador[23][12]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[12]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][12]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[23][12]~q\,
	datad => \fd|BankRegister|saidaB[12]~406_combout\,
	combout => \fd|BankRegister|saidaB[12]~407_combout\);

-- Location: LCCOMB_X54_Y37_N18
\fd|BankRegister|saidaB[12]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~401_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[22][12]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[18][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[22][12]~q\,
	datad => \fd|BankRegister|registrador[18][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~401_combout\);

-- Location: LCCOMB_X53_Y37_N20
\fd|BankRegister|saidaB[12]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~402_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[12]~401_combout\ & (\fd|BankRegister|registrador[30][12]~q\)) # (!\fd|BankRegister|saidaB[12]~401_combout\ & ((\fd|BankRegister|registrador[26][12]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[12]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[30][12]~q\,
	datac => \fd|BankRegister|registrador[26][12]~q\,
	datad => \fd|BankRegister|saidaB[12]~401_combout\,
	combout => \fd|BankRegister|saidaB[12]~402_combout\);

-- Location: LCCOMB_X59_Y38_N4
\fd|BankRegister|saidaB[12]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~403_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[20][12]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[16][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][12]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][12]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[12]~403_combout\);

-- Location: LCCOMB_X54_Y38_N14
\fd|BankRegister|saidaB[12]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~404_combout\ = (\fd|BankRegister|saidaB[12]~403_combout\ & ((\fd|BankRegister|registrador[28][12]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[12]~403_combout\ & 
-- (((\fd|BankRegister|registrador[24][12]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[12]~403_combout\,
	datab => \fd|BankRegister|registrador[28][12]~q\,
	datac => \fd|BankRegister|registrador[24][12]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[12]~404_combout\);

-- Location: LCCOMB_X54_Y38_N2
\fd|BankRegister|saidaB[12]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~405_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[12]~402_combout\) # ((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[12]~404_combout\ & 
-- !\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[12]~402_combout\,
	datac => \fd|BankRegister|saidaB[12]~404_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[12]~405_combout\);

-- Location: LCCOMB_X58_Y34_N24
\fd|BankRegister|saidaB[12]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~408_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[12]~405_combout\ & ((\fd|BankRegister|saidaB[12]~407_combout\))) # (!\fd|BankRegister|saidaB[12]~405_combout\ & 
-- (\fd|BankRegister|saidaB[12]~400_combout\)))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[12]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[12]~400_combout\,
	datac => \fd|BankRegister|saidaB[12]~407_combout\,
	datad => \fd|BankRegister|saidaB[12]~405_combout\,
	combout => \fd|BankRegister|saidaB[12]~408_combout\);

-- Location: LCCOMB_X65_Y37_N20
\fd|BankRegister|saidaB[12]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~411_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[10][12]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][12]~q\,
	datad => \fd|BankRegister|registrador[8][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~411_combout\);

-- Location: LCCOMB_X66_Y37_N10
\fd|BankRegister|saidaB[12]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~412_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[12]~411_combout\ & ((\fd|BankRegister|registrador[11][12]~q\))) # (!\fd|BankRegister|saidaB[12]~411_combout\ & (\fd|BankRegister|registrador[9][12]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[12]~411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[12]~411_combout\,
	datac => \fd|BankRegister|registrador[9][12]~q\,
	datad => \fd|BankRegister|registrador[11][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~412_combout\);

-- Location: LCCOMB_X61_Y32_N16
\fd|BankRegister|saidaB[12]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~413_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[2][12]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[0][12]~q\,
	datac => \fd|BankRegister|registrador[2][12]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[12]~413_combout\);

-- Location: LCCOMB_X62_Y32_N26
\fd|BankRegister|saidaB[12]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~414_combout\ = (\fd|BankRegister|saidaB[12]~413_combout\ & ((\fd|BankRegister|registrador[3][12]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[12]~413_combout\ & (((\fd|BankRegister|registrador[1][12]~q\ 
-- & \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[12]~413_combout\,
	datab => \fd|BankRegister|registrador[3][12]~q\,
	datac => \fd|BankRegister|registrador[1][12]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[12]~414_combout\);

-- Location: LCCOMB_X58_Y34_N26
\fd|BankRegister|saidaB[12]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~415_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[12]~412_combout\) # ((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (((!\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[12]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[12]~412_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[12]~414_combout\,
	combout => \fd|BankRegister|saidaB[12]~415_combout\);

-- Location: LCCOMB_X66_Y41_N0
\fd|BankRegister|saidaB[12]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~416_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][12]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][12]~q\,
	datad => \fd|BankRegister|registrador[12][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~416_combout\);

-- Location: LCCOMB_X68_Y34_N28
\fd|BankRegister|saidaB[12]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~417_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[12]~416_combout\ & (\fd|BankRegister|registrador[15][12]~q\)) # (!\fd|BankRegister|saidaB[12]~416_combout\ & ((\fd|BankRegister|registrador[14][12]~q\))))) 
-- # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[12]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][12]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][12]~q\,
	datad => \fd|BankRegister|saidaB[12]~416_combout\,
	combout => \fd|BankRegister|saidaB[12]~417_combout\);

-- Location: LCCOMB_X66_Y34_N20
\fd|BankRegister|saidaB[12]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~409_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[5][12]~q\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][12]~q\,
	datad => \fd|BankRegister|registrador[4][12]~q\,
	combout => \fd|BankRegister|saidaB[12]~409_combout\);

-- Location: LCCOMB_X59_Y36_N26
\fd|BankRegister|saidaB[12]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~410_combout\ = (\fd|BankRegister|saidaB[12]~409_combout\ & ((\fd|BankRegister|registrador[7][12]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[12]~409_combout\ & (((\fd|BankRegister|registrador[6][12]~q\ 
-- & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][12]~q\,
	datab => \fd|BankRegister|saidaB[12]~409_combout\,
	datac => \fd|BankRegister|registrador[6][12]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[12]~410_combout\);

-- Location: LCCOMB_X58_Y34_N12
\fd|BankRegister|saidaB[12]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~418_combout\ = (\fd|BankRegister|saidaB[12]~415_combout\ & ((\fd|BankRegister|saidaB[12]~417_combout\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[12]~415_combout\ & (((\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[12]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[12]~415_combout\,
	datab => \fd|BankRegister|saidaB[12]~417_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[12]~410_combout\,
	combout => \fd|BankRegister|saidaB[12]~418_combout\);

-- Location: LCCOMB_X58_Y34_N18
\fd|BankRegister|saidaB[12]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[12]~419_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[12]~408_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[12]~418_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[12]~408_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[12]~418_combout\,
	combout => \fd|BankRegister|saidaB[12]~419_combout\);

-- Location: FF_X58_Y34_N19
\fd|Reg_ID_EX|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[12]~419_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(54));

-- Location: FF_X50_Y42_N15
\fd|Reg_EX_MEM|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(54),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(17));

-- Location: LCCOMB_X55_Y42_N12
\fd|Ram|q[11]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[11]~72_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~54_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~54_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a11\,
	combout => \fd|Ram|q[11]~72_combout\);

-- Location: LCCOMB_X56_Y43_N30
\fd|Ram|ram_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X56_Y43_N31
\fd|Ram|ram_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(42));

-- Location: FF_X55_Y42_N11
\fd|Ram|ram_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(41));

-- Location: LCCOMB_X55_Y42_N10
\fd|Ram|q[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[11]~73_combout\ = (\fd|Ram|ram_rtl_0_bypass\(42) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(41)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[11]~72_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(42) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[11]~72_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(42),
	datac => \fd|Ram|ram_rtl_0_bypass\(41),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[11]~73_combout\);

-- Location: LCCOMB_X56_Y43_N16
\fd|Ram|q[11]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[11]~74_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[11]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[11]~73_combout\,
	combout => \fd|Ram|q[11]~74_combout\);

-- Location: FF_X56_Y43_N17
\fd|Reg_MEM_WB|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[11]~74_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(48));

-- Location: LCCOMB_X56_Y43_N2
\fd|MuxRegRam|selected[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[11]~24_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(48)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(16),
	datad => \fd|Reg_MEM_WB|DOUT\(48),
	combout => \fd|MuxRegRam|selected[11]~24_combout\);

-- Location: FF_X57_Y40_N29
\fd|BankRegister|registrador[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[11]~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][11]~q\);

-- Location: LCCOMB_X58_Y40_N2
\fd|BankRegister|saidaB[11]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~424_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[24][11]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[16][11]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][11]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][11]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[11]~424_combout\);

-- Location: LCCOMB_X57_Y40_N2
\fd|BankRegister|saidaB[11]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~425_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[11]~424_combout\ & (\fd|BankRegister|registrador[28][11]~q\)) # (!\fd|BankRegister|saidaB[11]~424_combout\ & ((\fd|BankRegister|registrador[20][11]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[11]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[28][11]~q\,
	datac => \fd|BankRegister|registrador[20][11]~q\,
	datad => \fd|BankRegister|saidaB[11]~424_combout\,
	combout => \fd|BankRegister|saidaB[11]~425_combout\);

-- Location: LCCOMB_X58_Y33_N20
\fd|BankRegister|saidaB[11]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~422_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[21][11]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[17][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][11]~q\,
	datad => \fd|BankRegister|registrador[17][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~422_combout\);

-- Location: LCCOMB_X56_Y39_N8
\fd|BankRegister|saidaB[11]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~423_combout\ = (\fd|BankRegister|saidaB[11]~422_combout\ & ((\fd|BankRegister|registrador[29][11]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[11]~422_combout\ & 
-- (((\fd|BankRegister|registrador[25][11]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][11]~q\,
	datab => \fd|BankRegister|saidaB[11]~422_combout\,
	datac => \fd|BankRegister|registrador[25][11]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[11]~423_combout\);

-- Location: LCCOMB_X55_Y42_N8
\fd|BankRegister|saidaB[11]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~426_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\) # (\fd|BankRegister|saidaB[11]~423_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[11]~425_combout\ & 
-- (!\fd|Rom|content~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[11]~425_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[11]~423_combout\,
	combout => \fd|BankRegister|saidaB[11]~426_combout\);

-- Location: LCCOMB_X60_Y38_N30
\fd|BankRegister|saidaB[11]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~420_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[26][11]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[26][11]~q\,
	datad => \fd|BankRegister|registrador[18][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~420_combout\);

-- Location: LCCOMB_X56_Y40_N22
\fd|BankRegister|saidaB[11]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~421_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[11]~420_combout\ & (\fd|BankRegister|registrador[30][11]~q\)) # (!\fd|BankRegister|saidaB[11]~420_combout\ & ((\fd|BankRegister|registrador[22][11]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[11]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[30][11]~q\,
	datac => \fd|BankRegister|registrador[22][11]~q\,
	datad => \fd|BankRegister|saidaB[11]~420_combout\,
	combout => \fd|BankRegister|saidaB[11]~421_combout\);

-- Location: LCCOMB_X61_Y37_N20
\fd|BankRegister|saidaB[11]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~427_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[23][11]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[19][11]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[19][11]~q\,
	datac => \fd|BankRegister|registrador[23][11]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[11]~427_combout\);

-- Location: LCCOMB_X63_Y40_N12
\fd|BankRegister|saidaB[11]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~428_combout\ = (\fd|BankRegister|saidaB[11]~427_combout\ & ((\fd|BankRegister|registrador[31][11]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[11]~427_combout\ & 
-- (((\fd|BankRegister|registrador[27][11]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][11]~q\,
	datab => \fd|BankRegister|saidaB[11]~427_combout\,
	datac => \fd|BankRegister|registrador[27][11]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[11]~428_combout\);

-- Location: LCCOMB_X55_Y42_N26
\fd|BankRegister|saidaB[11]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~429_combout\ = (\fd|BankRegister|saidaB[11]~426_combout\ & (((\fd|BankRegister|saidaB[11]~428_combout\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[11]~426_combout\ & 
-- (\fd|BankRegister|saidaB[11]~421_combout\ & (\fd|Rom|content~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[11]~426_combout\,
	datab => \fd|BankRegister|saidaB[11]~421_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[11]~428_combout\,
	combout => \fd|BankRegister|saidaB[11]~429_combout\);

-- Location: LCCOMB_X65_Y36_N0
\fd|BankRegister|saidaB[11]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~430_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][11]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][11]~q\,
	datad => \fd|BankRegister|registrador[8][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~430_combout\);

-- Location: LCCOMB_X68_Y36_N8
\fd|BankRegister|saidaB[11]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~431_combout\ = (\fd|BankRegister|saidaB[11]~430_combout\ & (((\fd|BankRegister|registrador[11][11]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[11]~430_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[11]~430_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][11]~q\,
	datad => \fd|BankRegister|registrador[11][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~431_combout\);

-- Location: LCCOMB_X67_Y38_N30
\fd|BankRegister|saidaB[11]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~437_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][11]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][11]~q\,
	datad => \fd|BankRegister|registrador[12][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~437_combout\);

-- Location: LCCOMB_X60_Y36_N2
\fd|BankRegister|saidaB[11]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~438_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[11]~437_combout\ & (\fd|BankRegister|registrador[15][11]~q\)) # (!\fd|BankRegister|saidaB[11]~437_combout\ & ((\fd|BankRegister|registrador[13][11]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[11]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[15][11]~q\,
	datac => \fd|BankRegister|registrador[13][11]~q\,
	datad => \fd|BankRegister|saidaB[11]~437_combout\,
	combout => \fd|BankRegister|saidaB[11]~438_combout\);

-- Location: LCCOMB_X62_Y34_N28
\fd|BankRegister|saidaB[11]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~434_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][11]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][11]~q\,
	datad => \fd|BankRegister|registrador[0][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~434_combout\);

-- Location: LCCOMB_X62_Y35_N30
\fd|BankRegister|saidaB[11]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~435_combout\ = (\fd|BankRegister|saidaB[11]~434_combout\ & (((\fd|BankRegister|registrador[3][11]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[11]~434_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[2][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[11]~434_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][11]~q\,
	datad => \fd|BankRegister|registrador[3][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~435_combout\);

-- Location: LCCOMB_X67_Y38_N12
\fd|BankRegister|saidaB[11]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~432_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][11]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][11]~q\,
	datad => \fd|BankRegister|registrador[4][11]~q\,
	combout => \fd|BankRegister|saidaB[11]~432_combout\);

-- Location: LCCOMB_X61_Y38_N26
\fd|BankRegister|saidaB[11]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~433_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[11]~432_combout\ & (\fd|BankRegister|registrador[7][11]~q\)) # (!\fd|BankRegister|saidaB[11]~432_combout\ & ((\fd|BankRegister|registrador[5][11]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[11]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[7][11]~q\,
	datac => \fd|BankRegister|registrador[5][11]~q\,
	datad => \fd|BankRegister|saidaB[11]~432_combout\,
	combout => \fd|BankRegister|saidaB[11]~433_combout\);

-- Location: LCCOMB_X61_Y34_N2
\fd|BankRegister|saidaB[11]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~436_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[11]~433_combout\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|saidaB[11]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[11]~435_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[11]~433_combout\,
	combout => \fd|BankRegister|saidaB[11]~436_combout\);

-- Location: LCCOMB_X60_Y36_N4
\fd|BankRegister|saidaB[11]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~439_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[11]~436_combout\ & ((\fd|BankRegister|saidaB[11]~438_combout\))) # (!\fd|BankRegister|saidaB[11]~436_combout\ & 
-- (\fd|BankRegister|saidaB[11]~431_combout\)))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[11]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[11]~431_combout\,
	datab => \fd|BankRegister|saidaB[11]~438_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[11]~436_combout\,
	combout => \fd|BankRegister|saidaB[11]~439_combout\);

-- Location: LCCOMB_X55_Y42_N2
\fd|BankRegister|saidaB[11]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[11]~440_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[11]~429_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[11]~439_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal1~3_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|saidaB[11]~429_combout\,
	datad => \fd|BankRegister|saidaB[11]~439_combout\,
	combout => \fd|BankRegister|saidaB[11]~440_combout\);

-- Location: FF_X55_Y42_N3
\fd|Reg_ID_EX|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[11]~440_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(53));

-- Location: LCCOMB_X55_Y42_N28
\fd|Reg_EX_MEM|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[16]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(53),
	combout => \fd|Reg_EX_MEM|DOUT[16]~feeder_combout\);

-- Location: FF_X55_Y42_N29
\fd|Reg_EX_MEM|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[16]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(16));

-- Location: LCCOMB_X52_Y42_N26
\fd|Ram|q[10]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[10]~75_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~53_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~53_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a10\,
	combout => \fd|Ram|q[10]~75_combout\);

-- Location: FF_X53_Y42_N19
\fd|Ram|ram_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(39));

-- Location: LCCOMB_X54_Y42_N18
\fd|Ram|ram_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X54_Y42_N19
\fd|Ram|ram_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(40));

-- Location: LCCOMB_X53_Y42_N18
\fd|Ram|q[10]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[10]~76_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(39))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(40) & (\fd|Ram|q[10]~75_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(40) & 
-- ((\fd|Ram|ram_rtl_0_bypass\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[10]~75_combout\,
	datab => \fd|Ram|ram~80_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(39),
	datad => \fd|Ram|ram_rtl_0_bypass\(40),
	combout => \fd|Ram|q[10]~76_combout\);

-- Location: LCCOMB_X54_Y42_N0
\fd|Ram|q[10]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[10]~77_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[10]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[10]~76_combout\,
	combout => \fd|Ram|q[10]~77_combout\);

-- Location: FF_X54_Y42_N1
\fd|Reg_MEM_WB|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[10]~77_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(47));

-- Location: LCCOMB_X54_Y42_N2
\fd|MuxRegRam|selected[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[10]~25_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(47)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(15),
	datad => \fd|Reg_MEM_WB|DOUT\(47),
	combout => \fd|MuxRegRam|selected[10]~25_combout\);

-- Location: FF_X58_Y42_N27
\fd|BankRegister|registrador[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[10]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][10]~q\);

-- Location: LCCOMB_X57_Y41_N22
\fd|BankRegister|saidaB[10]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~445_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[20][10]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[16][10]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[16][10]~q\,
	datac => \fd|BankRegister|registrador[20][10]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[10]~445_combout\);

-- Location: LCCOMB_X58_Y41_N26
\fd|BankRegister|saidaB[10]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~446_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[10]~445_combout\ & (\fd|BankRegister|registrador[28][10]~q\)) # (!\fd|BankRegister|saidaB[10]~445_combout\ & ((\fd|BankRegister|registrador[24][10]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[10]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][10]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][10]~q\,
	datad => \fd|BankRegister|saidaB[10]~445_combout\,
	combout => \fd|BankRegister|saidaB[10]~446_combout\);

-- Location: LCCOMB_X54_Y39_N22
\fd|BankRegister|saidaB[10]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~443_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[22][10]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[18][10]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][10]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][10]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[10]~443_combout\);

-- Location: LCCOMB_X54_Y40_N28
\fd|BankRegister|saidaB[10]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~444_combout\ = (\fd|BankRegister|saidaB[10]~443_combout\ & ((\fd|BankRegister|registrador[30][10]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[10]~443_combout\ & 
-- (((\fd|BankRegister|registrador[26][10]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[10]~443_combout\,
	datab => \fd|BankRegister|registrador[30][10]~q\,
	datac => \fd|BankRegister|registrador[26][10]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[10]~444_combout\);

-- Location: LCCOMB_X54_Y40_N30
\fd|BankRegister|saidaB[10]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~447_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\) # (\fd|BankRegister|saidaB[10]~444_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[10]~446_combout\ & 
-- (!\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[10]~446_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[10]~444_combout\,
	combout => \fd|BankRegister|saidaB[10]~447_combout\);

-- Location: LCCOMB_X63_Y40_N16
\fd|BankRegister|saidaB[10]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~448_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[27][10]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[19][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[19][10]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][10]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[10]~448_combout\);

-- Location: LCCOMB_X61_Y37_N24
\fd|BankRegister|saidaB[10]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~449_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[10]~448_combout\ & ((\fd|BankRegister|registrador[31][10]~q\))) # (!\fd|BankRegister|saidaB[10]~448_combout\ & (\fd|BankRegister|registrador[23][10]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[10]~448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[10]~448_combout\,
	datac => \fd|BankRegister|registrador[23][10]~q\,
	datad => \fd|BankRegister|registrador[31][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~449_combout\);

-- Location: LCCOMB_X55_Y35_N26
\fd|BankRegister|saidaB[10]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~441_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[25][10]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][10]~q\,
	datad => \fd|BankRegister|registrador[17][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~441_combout\);

-- Location: LCCOMB_X55_Y40_N18
\fd|BankRegister|saidaB[10]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~442_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[10]~441_combout\ & ((\fd|BankRegister|registrador[29][10]~q\))) # (!\fd|BankRegister|saidaB[10]~441_combout\ & (\fd|BankRegister|registrador[21][10]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[10]~441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[10]~441_combout\,
	datac => \fd|BankRegister|registrador[21][10]~q\,
	datad => \fd|BankRegister|registrador[29][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~442_combout\);

-- Location: LCCOMB_X54_Y40_N8
\fd|BankRegister|saidaB[10]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~450_combout\ = (\fd|BankRegister|saidaB[10]~447_combout\ & ((\fd|BankRegister|saidaB[10]~449_combout\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[10]~447_combout\ & (((\fd|Rom|content~12_combout\ & 
-- \fd|BankRegister|saidaB[10]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[10]~447_combout\,
	datab => \fd|BankRegister|saidaB[10]~449_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[10]~442_combout\,
	combout => \fd|BankRegister|saidaB[10]~450_combout\);

-- Location: LCCOMB_X61_Y38_N6
\fd|BankRegister|saidaB[10]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~451_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][10]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[4][10]~q\,
	datac => \fd|BankRegister|registrador[5][10]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[10]~451_combout\);

-- Location: LCCOMB_X63_Y38_N8
\fd|BankRegister|saidaB[10]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~452_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[10]~451_combout\ & (\fd|BankRegister|registrador[7][10]~q\)) # (!\fd|BankRegister|saidaB[10]~451_combout\ & ((\fd|BankRegister|registrador[6][10]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[10]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][10]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][10]~q\,
	datad => \fd|BankRegister|saidaB[10]~451_combout\,
	combout => \fd|BankRegister|saidaB[10]~452_combout\);

-- Location: LCCOMB_X66_Y41_N4
\fd|BankRegister|saidaB[10]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~458_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][10]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][10]~q\,
	datad => \fd|BankRegister|registrador[12][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~458_combout\);

-- Location: LCCOMB_X66_Y40_N30
\fd|BankRegister|saidaB[10]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~459_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[10]~458_combout\ & (\fd|BankRegister|registrador[15][10]~q\)) # (!\fd|BankRegister|saidaB[10]~458_combout\ & ((\fd|BankRegister|registrador[14][10]~q\))))) 
-- # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[10]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][10]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[10]~458_combout\,
	datad => \fd|BankRegister|registrador[14][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~459_combout\);

-- Location: LCCOMB_X62_Y35_N2
\fd|BankRegister|saidaB[10]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~455_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[2][10]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][10]~q\,
	datad => \fd|BankRegister|registrador[0][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~455_combout\);

-- Location: LCCOMB_X61_Y35_N18
\fd|BankRegister|saidaB[10]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~456_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[10]~455_combout\ & (\fd|BankRegister|registrador[3][10]~q\)) # (!\fd|BankRegister|saidaB[10]~455_combout\ & ((\fd|BankRegister|registrador[1][10]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[10]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[3][10]~q\,
	datac => \fd|BankRegister|registrador[1][10]~q\,
	datad => \fd|BankRegister|saidaB[10]~455_combout\,
	combout => \fd|BankRegister|saidaB[10]~456_combout\);

-- Location: LCCOMB_X68_Y36_N4
\fd|BankRegister|saidaB[10]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~453_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[10][10]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][10]~q\,
	datad => \fd|BankRegister|registrador[8][10]~q\,
	combout => \fd|BankRegister|saidaB[10]~453_combout\);

-- Location: LCCOMB_X68_Y38_N20
\fd|BankRegister|saidaB[10]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~454_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[10]~453_combout\ & (\fd|BankRegister|registrador[11][10]~q\)) # (!\fd|BankRegister|saidaB[10]~453_combout\ & ((\fd|BankRegister|registrador[9][10]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[10]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][10]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[9][10]~q\,
	datad => \fd|BankRegister|saidaB[10]~453_combout\,
	combout => \fd|BankRegister|saidaB[10]~454_combout\);

-- Location: LCCOMB_X66_Y44_N6
\fd|BankRegister|saidaB[10]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~457_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[10]~454_combout\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[10]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[10]~456_combout\,
	datad => \fd|BankRegister|saidaB[10]~454_combout\,
	combout => \fd|BankRegister|saidaB[10]~457_combout\);

-- Location: LCCOMB_X66_Y44_N24
\fd|BankRegister|saidaB[10]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~460_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[10]~457_combout\ & ((\fd|BankRegister|saidaB[10]~459_combout\))) # (!\fd|BankRegister|saidaB[10]~457_combout\ & 
-- (\fd|BankRegister|saidaB[10]~452_combout\)))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[10]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[10]~452_combout\,
	datac => \fd|BankRegister|saidaB[10]~459_combout\,
	datad => \fd|BankRegister|saidaB[10]~457_combout\,
	combout => \fd|BankRegister|saidaB[10]~460_combout\);

-- Location: LCCOMB_X66_Y44_N2
\fd|BankRegister|saidaB[10]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[10]~461_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[10]~450_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[10]~460_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[10]~450_combout\,
	datad => \fd|BankRegister|saidaB[10]~460_combout\,
	combout => \fd|BankRegister|saidaB[10]~461_combout\);

-- Location: FF_X66_Y44_N3
\fd|Reg_ID_EX|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[10]~461_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(52));

-- Location: LCCOMB_X54_Y42_N8
\fd|Reg_EX_MEM|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[15]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(52),
	combout => \fd|Reg_EX_MEM|DOUT[15]~feeder_combout\);

-- Location: FF_X54_Y42_N9
\fd|Reg_EX_MEM|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[15]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(15));

-- Location: LCCOMB_X56_Y42_N16
\fd|Ram|q[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[9]~78_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~52_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~52_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a9\,
	combout => \fd|Ram|q[9]~78_combout\);

-- Location: FF_X62_Y42_N3
\fd|Ram|ram_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(37));

-- Location: LCCOMB_X62_Y42_N12
\fd|Ram|ram_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X62_Y42_N13
\fd|Ram|ram_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(38));

-- Location: LCCOMB_X62_Y42_N2
\fd|Ram|q[9]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[9]~79_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(37))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(38) & (\fd|Ram|q[9]~78_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(38) & ((\fd|Ram|ram_rtl_0_bypass\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[9]~78_combout\,
	datab => \fd|Ram|ram~80_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(37),
	datad => \fd|Ram|ram_rtl_0_bypass\(38),
	combout => \fd|Ram|q[9]~79_combout\);

-- Location: LCCOMB_X62_Y42_N22
\fd|Ram|q[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[9]~80_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[9]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[9]~79_combout\,
	combout => \fd|Ram|q[9]~80_combout\);

-- Location: FF_X62_Y42_N23
\fd|Reg_MEM_WB|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[9]~80_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(46));

-- Location: FF_X62_Y42_N9
\fd|Reg_MEM_WB|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(46),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(14));

-- Location: LCCOMB_X62_Y42_N8
\fd|MuxRegRam|selected[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[9]~26_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(46))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(46),
	datac => \fd|Reg_MEM_WB|DOUT\(14),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[9]~26_combout\);

-- Location: FF_X62_Y36_N5
\fd|BankRegister|registrador[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[9]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][9]~q\);

-- Location: LCCOMB_X62_Y36_N26
\fd|BankRegister|saidaB[9]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~472_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[9][9]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[8][9]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][9]~q\,
	datac => \fd|BankRegister|registrador[9][9]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[9]~472_combout\);

-- Location: LCCOMB_X68_Y36_N14
\fd|BankRegister|saidaB[9]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~473_combout\ = (\fd|BankRegister|saidaB[9]~472_combout\ & (((\fd|BankRegister|registrador[11][9]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[9]~472_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~472_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][9]~q\,
	datad => \fd|BankRegister|registrador[11][9]~q\,
	combout => \fd|BankRegister|saidaB[9]~473_combout\);

-- Location: LCCOMB_X67_Y38_N10
\fd|BankRegister|saidaB[9]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~479_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][9]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][9]~q\,
	datad => \fd|BankRegister|registrador[12][9]~q\,
	combout => \fd|BankRegister|saidaB[9]~479_combout\);

-- Location: LCCOMB_X72_Y38_N2
\fd|BankRegister|saidaB[9]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~480_combout\ = (\fd|BankRegister|saidaB[9]~479_combout\ & ((\fd|BankRegister|registrador[15][9]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[9]~479_combout\ & (((\fd|BankRegister|registrador[13][9]~q\ & 
-- \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~479_combout\,
	datab => \fd|BankRegister|registrador[15][9]~q\,
	datac => \fd|BankRegister|registrador[13][9]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[9]~480_combout\);

-- Location: LCCOMB_X61_Y35_N12
\fd|BankRegister|saidaB[9]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~476_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][9]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][9]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][9]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[9]~476_combout\);

-- Location: LCCOMB_X62_Y35_N14
\fd|BankRegister|saidaB[9]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~477_combout\ = (\fd|BankRegister|saidaB[9]~476_combout\ & (((\fd|BankRegister|registrador[3][9]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[9]~476_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[2][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~476_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][9]~q\,
	datad => \fd|BankRegister|registrador[3][9]~q\,
	combout => \fd|BankRegister|saidaB[9]~477_combout\);

-- Location: LCCOMB_X67_Y38_N0
\fd|BankRegister|saidaB[9]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~474_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][9]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][9]~q\,
	datad => \fd|BankRegister|registrador[4][9]~q\,
	combout => \fd|BankRegister|saidaB[9]~474_combout\);

-- Location: LCCOMB_X61_Y38_N2
\fd|BankRegister|saidaB[9]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~475_combout\ = (\fd|BankRegister|saidaB[9]~474_combout\ & ((\fd|BankRegister|registrador[7][9]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[9]~474_combout\ & (((\fd|BankRegister|registrador[5][9]~q\ & 
-- \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~474_combout\,
	datab => \fd|BankRegister|registrador[7][9]~q\,
	datac => \fd|BankRegister|registrador[5][9]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[9]~475_combout\);

-- Location: LCCOMB_X59_Y38_N24
\fd|BankRegister|saidaB[9]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~478_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[9]~475_combout\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|saidaB[9]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~477_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[9]~475_combout\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[9]~478_combout\);

-- Location: LCCOMB_X59_Y38_N18
\fd|BankRegister|saidaB[9]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~481_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[9]~478_combout\ & ((\fd|BankRegister|saidaB[9]~480_combout\))) # (!\fd|BankRegister|saidaB[9]~478_combout\ & (\fd|BankRegister|saidaB[9]~473_combout\)))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[9]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~473_combout\,
	datab => \fd|BankRegister|saidaB[9]~480_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[9]~478_combout\,
	combout => \fd|BankRegister|saidaB[9]~481_combout\);

-- Location: LCCOMB_X58_Y36_N18
\fd|BankRegister|saidaB[9]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~462_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[26][9]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[26][9]~q\,
	datad => \fd|BankRegister|registrador[18][9]~q\,
	combout => \fd|BankRegister|saidaB[9]~462_combout\);

-- Location: LCCOMB_X58_Y38_N16
\fd|BankRegister|saidaB[9]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~463_combout\ = (\fd|BankRegister|saidaB[9]~462_combout\ & ((\fd|BankRegister|registrador[30][9]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[9]~462_combout\ & (((\fd|BankRegister|registrador[22][9]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~462_combout\,
	datab => \fd|BankRegister|registrador[30][9]~q\,
	datac => \fd|BankRegister|registrador[22][9]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[9]~463_combout\);

-- Location: LCCOMB_X61_Y37_N28
\fd|BankRegister|saidaB[9]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~469_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[23][9]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[19][9]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[23][9]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[9]~469_combout\);

-- Location: LCCOMB_X63_Y40_N10
\fd|BankRegister|saidaB[9]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~470_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[9]~469_combout\ & (\fd|BankRegister|registrador[31][9]~q\)) # (!\fd|BankRegister|saidaB[9]~469_combout\ & ((\fd|BankRegister|registrador[27][9]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[9]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[31][9]~q\,
	datac => \fd|BankRegister|registrador[27][9]~q\,
	datad => \fd|BankRegister|saidaB[9]~469_combout\,
	combout => \fd|BankRegister|saidaB[9]~470_combout\);

-- Location: LCCOMB_X54_Y35_N12
\fd|BankRegister|saidaB[9]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~464_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[21][9]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[17][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][9]~q\,
	datad => \fd|BankRegister|registrador[17][9]~q\,
	combout => \fd|BankRegister|saidaB[9]~464_combout\);

-- Location: LCCOMB_X55_Y35_N22
\fd|BankRegister|saidaB[9]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~465_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[9]~464_combout\ & (\fd|BankRegister|registrador[29][9]~q\)) # (!\fd|BankRegister|saidaB[9]~464_combout\ & ((\fd|BankRegister|registrador[25][9]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[9]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][9]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][9]~q\,
	datad => \fd|BankRegister|saidaB[9]~464_combout\,
	combout => \fd|BankRegister|saidaB[9]~465_combout\);

-- Location: LCCOMB_X58_Y40_N14
\fd|BankRegister|saidaB[9]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~466_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[24][9]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[16][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][9]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[24][9]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[9]~466_combout\);

-- Location: LCCOMB_X60_Y40_N4
\fd|BankRegister|saidaB[9]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~467_combout\ = (\fd|BankRegister|saidaB[9]~466_combout\ & ((\fd|BankRegister|registrador[28][9]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[9]~466_combout\ & (((\fd|BankRegister|registrador[20][9]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][9]~q\,
	datab => \fd|BankRegister|saidaB[9]~466_combout\,
	datac => \fd|BankRegister|registrador[20][9]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[9]~467_combout\);

-- Location: LCCOMB_X59_Y36_N28
\fd|BankRegister|saidaB[9]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~468_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[9]~465_combout\) # ((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[9]~467_combout\ & 
-- !\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~465_combout\,
	datab => \fd|BankRegister|saidaB[9]~467_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[9]~468_combout\);

-- Location: LCCOMB_X60_Y40_N14
\fd|BankRegister|saidaB[9]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~471_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[9]~468_combout\ & ((\fd|BankRegister|saidaB[9]~470_combout\))) # (!\fd|BankRegister|saidaB[9]~468_combout\ & (\fd|BankRegister|saidaB[9]~463_combout\)))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[9]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[9]~463_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[9]~470_combout\,
	datad => \fd|BankRegister|saidaB[9]~468_combout\,
	combout => \fd|BankRegister|saidaB[9]~471_combout\);

-- Location: LCCOMB_X60_Y42_N6
\fd|BankRegister|saidaB[9]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[9]~482_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[9]~471_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[9]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[9]~481_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[9]~471_combout\,
	combout => \fd|BankRegister|saidaB[9]~482_combout\);

-- Location: FF_X60_Y42_N7
\fd|Reg_ID_EX|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[9]~482_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(51));

-- Location: LCCOMB_X60_Y42_N2
\fd|Reg_EX_MEM|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[14]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(51),
	combout => \fd|Reg_EX_MEM|DOUT[14]~feeder_combout\);

-- Location: FF_X60_Y42_N3
\fd|Reg_EX_MEM|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[14]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(14));

-- Location: LCCOMB_X56_Y42_N26
\fd|Ram|q[8]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[8]~81_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~51_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~51_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a8\,
	combout => \fd|Ram|q[8]~81_combout\);

-- Location: FF_X60_Y42_N19
\fd|Ram|ram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(35));

-- Location: LCCOMB_X62_Y42_N6
\fd|Ram|ram_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X62_Y42_N7
\fd|Ram|ram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(36));

-- Location: LCCOMB_X60_Y42_N18
\fd|Ram|q[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[8]~82_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(35))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(36) & (\fd|Ram|q[8]~81_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(36) & ((\fd|Ram|ram_rtl_0_bypass\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|q[8]~81_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(35),
	datad => \fd|Ram|ram_rtl_0_bypass\(36),
	combout => \fd|Ram|q[8]~82_combout\);

-- Location: LCCOMB_X62_Y42_N10
\fd|Ram|q[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[8]~83_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[8]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[8]~82_combout\,
	combout => \fd|Ram|q[8]~83_combout\);

-- Location: FF_X62_Y42_N11
\fd|Reg_MEM_WB|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[8]~83_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(45));

-- Location: LCCOMB_X62_Y42_N28
\fd|MuxRegRam|selected[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[8]~27_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(45)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(13),
	datad => \fd|Reg_MEM_WB|DOUT\(45),
	combout => \fd|MuxRegRam|selected[8]~27_combout\);

-- Location: FF_X55_Y39_N21
\fd|BankRegister|registrador[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[8]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][8]~q\);

-- Location: LCCOMB_X55_Y39_N6
\fd|BankRegister|saidaA[8]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~485_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][8]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[18][8]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[22][8]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][8]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[8]~485_combout\);

-- Location: LCCOMB_X54_Y39_N10
\fd|BankRegister|saidaA[8]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~486_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[8]~485_combout\ & ((\fd|BankRegister|registrador[30][8]~q\))) # (!\fd|BankRegister|saidaA[8]~485_combout\ & (\fd|BankRegister|registrador[26][8]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[8]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][8]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][8]~q\,
	datad => \fd|BankRegister|saidaA[8]~485_combout\,
	combout => \fd|BankRegister|saidaA[8]~486_combout\);

-- Location: LCCOMB_X57_Y38_N16
\fd|BankRegister|saidaA[8]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~487_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][8]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][8]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[20][8]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[16][8]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[8]~487_combout\);

-- Location: LCCOMB_X58_Y42_N28
\fd|BankRegister|saidaA[8]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~488_combout\ = (\fd|BankRegister|saidaA[8]~487_combout\ & (((\fd|BankRegister|registrador[28][8]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[8]~487_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[24][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[8]~487_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][8]~q\,
	datad => \fd|BankRegister|registrador[24][8]~q\,
	combout => \fd|BankRegister|saidaA[8]~488_combout\);

-- Location: LCCOMB_X58_Y42_N18
\fd|BankRegister|saidaA[8]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~489_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[8]~486_combout\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|saidaA[8]~488_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[8]~486_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[8]~488_combout\,
	combout => \fd|BankRegister|saidaA[8]~489_combout\);

-- Location: LCCOMB_X59_Y33_N10
\fd|BankRegister|saidaA[8]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~490_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][8]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][8]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[27][8]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[19][8]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[8]~490_combout\);

-- Location: LCCOMB_X60_Y39_N8
\fd|BankRegister|saidaA[8]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~491_combout\ = (\fd|BankRegister|saidaA[8]~490_combout\ & (((\fd|BankRegister|registrador[31][8]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[8]~490_combout\ & (\fd|BankRegister|registrador[23][8]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][8]~q\,
	datab => \fd|BankRegister|saidaA[8]~490_combout\,
	datac => \fd|BankRegister|registrador[31][8]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[8]~491_combout\);

-- Location: LCCOMB_X55_Y35_N20
\fd|BankRegister|saidaA[8]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~483_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][8]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[17][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][8]~q\,
	datad => \fd|BankRegister|registrador[25][8]~q\,
	combout => \fd|BankRegister|saidaA[8]~483_combout\);

-- Location: LCCOMB_X54_Y35_N18
\fd|BankRegister|saidaA[8]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~484_combout\ = (\fd|BankRegister|saidaA[8]~483_combout\ & (((\fd|BankRegister|registrador[29][8]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[8]~483_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[21][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[8]~483_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[29][8]~q\,
	datad => \fd|BankRegister|registrador[21][8]~q\,
	combout => \fd|BankRegister|saidaA[8]~484_combout\);

-- Location: LCCOMB_X59_Y41_N0
\fd|BankRegister|saidaA[8]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~492_combout\ = (\fd|BankRegister|saidaA[8]~489_combout\ & (((\fd|BankRegister|saidaA[8]~491_combout\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[8]~489_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|saidaA[8]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[8]~489_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[8]~491_combout\,
	datad => \fd|BankRegister|saidaA[8]~484_combout\,
	combout => \fd|BankRegister|saidaA[8]~492_combout\);

-- Location: LCCOMB_X66_Y41_N18
\fd|BankRegister|saidaA[8]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~500_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[13][8]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[12][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[13][8]~q\,
	datac => \fd|BankRegister|registrador[12][8]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[8]~500_combout\);

-- Location: LCCOMB_X66_Y38_N28
\fd|BankRegister|saidaA[8]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~501_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[8]~500_combout\ & (\fd|BankRegister|registrador[15][8]~q\)) # (!\fd|BankRegister|saidaA[8]~500_combout\ & ((\fd|BankRegister|registrador[14][8]~q\))))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[8]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][8]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][8]~q\,
	datad => \fd|BankRegister|saidaA[8]~500_combout\,
	combout => \fd|BankRegister|saidaA[8]~501_combout\);

-- Location: LCCOMB_X61_Y38_N0
\fd|BankRegister|saidaA[8]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~493_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[5][8]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][8]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][8]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[8]~493_combout\);

-- Location: LCCOMB_X61_Y39_N30
\fd|BankRegister|saidaA[8]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~494_combout\ = (\fd|BankRegister|saidaA[8]~493_combout\ & (((\fd|BankRegister|registrador[7][8]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[8]~493_combout\ & (\fd|BankRegister|registrador[6][8]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][8]~q\,
	datab => \fd|BankRegister|saidaA[8]~493_combout\,
	datac => \fd|BankRegister|registrador[7][8]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[8]~494_combout\);

-- Location: LCCOMB_X62_Y35_N18
\fd|BankRegister|saidaA[8]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~497_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[2][8]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][8]~q\,
	datad => \fd|BankRegister|registrador[2][8]~q\,
	combout => \fd|BankRegister|saidaA[8]~497_combout\);

-- Location: LCCOMB_X61_Y39_N16
\fd|BankRegister|saidaA[8]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~498_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[8]~497_combout\ & ((\fd|BankRegister|registrador[3][8]~q\))) # (!\fd|BankRegister|saidaA[8]~497_combout\ & (\fd|BankRegister|registrador[1][8]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[8]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[1][8]~q\,
	datac => \fd|BankRegister|registrador[3][8]~q\,
	datad => \fd|BankRegister|saidaA[8]~497_combout\,
	combout => \fd|BankRegister|saidaA[8]~498_combout\);

-- Location: LCCOMB_X67_Y37_N2
\fd|BankRegister|saidaA[8]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~495_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][8]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[8][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][8]~q\,
	datad => \fd|BankRegister|registrador[10][8]~q\,
	combout => \fd|BankRegister|saidaA[8]~495_combout\);

-- Location: LCCOMB_X68_Y38_N10
\fd|BankRegister|saidaA[8]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~496_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[8]~495_combout\ & (\fd|BankRegister|registrador[11][8]~q\)) # (!\fd|BankRegister|saidaA[8]~495_combout\ & ((\fd|BankRegister|registrador[9][8]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[8]~495_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[8]~495_combout\,
	datac => \fd|BankRegister|registrador[11][8]~q\,
	datad => \fd|BankRegister|registrador[9][8]~q\,
	combout => \fd|BankRegister|saidaA[8]~496_combout\);

-- Location: LCCOMB_X59_Y41_N18
\fd|BankRegister|saidaA[8]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~499_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[8]~496_combout\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[8]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[8]~498_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[8]~496_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[8]~499_combout\);

-- Location: LCCOMB_X59_Y41_N28
\fd|BankRegister|saidaA[8]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~502_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[8]~499_combout\ & (\fd|BankRegister|saidaA[8]~501_combout\)) # (!\fd|BankRegister|saidaA[8]~499_combout\ & ((\fd|BankRegister|saidaA[8]~494_combout\))))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[8]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[8]~501_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[8]~494_combout\,
	datad => \fd|BankRegister|saidaA[8]~499_combout\,
	combout => \fd|BankRegister|saidaA[8]~502_combout\);

-- Location: LCCOMB_X59_Y41_N16
\fd|BankRegister|saidaA[8]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[8]~503_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[8]~492_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[8]~502_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[8]~492_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[8]~502_combout\,
	combout => \fd|BankRegister|saidaA[8]~503_combout\);

-- Location: FF_X59_Y41_N17
\fd|Reg_ID_EX|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[8]~503_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(82));

-- Location: LCCOMB_X63_Y43_N14
\fd|Rom|content~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~24_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a8\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a8\,
	combout => \fd|Rom|content~24_combout\);

-- Location: FF_X63_Y43_N15
\fd|Reg_ID_EX|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~24_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(18));

-- Location: LCCOMB_X59_Y43_N18
\fd|MuxSaidaBankRegister|selected[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[8]~22_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(18)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(50),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(18),
	combout => \fd|MuxSaidaBankRegister|selected[8]~22_combout\);

-- Location: LCCOMB_X59_Y43_N28
\fd|ALU|final|selected[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[8]~24_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[8]~22_combout\ $ (((\fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[8]~22_combout\,
	combout => \fd|ALU|final|selected[8]~24_combout\);

-- Location: LCCOMB_X59_Y43_N30
\fd|ALU|final|selected[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[8]~25_combout\ = (\fd|Reg_ID_EX|DOUT\(82) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[8]~24_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(82) & (\fd|ALU|final|selected[8]~24_combout\ & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[0]~3_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(82),
	datad => \fd|ALU|final|selected[8]~24_combout\,
	combout => \fd|ALU|final|selected[8]~25_combout\);

-- Location: FF_X59_Y41_N3
\fd|Reg_EX_MEM|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[8]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(45));

-- Location: LCCOMB_X56_Y42_N14
\fd|Ram|q[5]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[5]~90_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~48_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~48_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a5\,
	combout => \fd|Ram|q[5]~90_combout\);

-- Location: FF_X56_Y45_N23
\fd|Ram|ram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(29));

-- Location: LCCOMB_X56_Y45_N0
\fd|Ram|ram_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X56_Y45_N1
\fd|Ram|ram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(30));

-- Location: LCCOMB_X56_Y45_N22
\fd|Ram|q[5]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[5]~91_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(29))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(30) & (\fd|Ram|q[5]~90_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(30) & ((\fd|Ram|ram_rtl_0_bypass\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|q[5]~90_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(29),
	datad => \fd|Ram|ram_rtl_0_bypass\(30),
	combout => \fd|Ram|q[5]~91_combout\);

-- Location: LCCOMB_X56_Y45_N6
\fd|Ram|q[5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[5]~92_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[5]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Ram|q[5]~91_combout\,
	combout => \fd|Ram|q[5]~92_combout\);

-- Location: FF_X56_Y45_N7
\fd|Reg_MEM_WB|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[5]~92_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(42));

-- Location: LCCOMB_X56_Y43_N6
\fd|MuxRegRam|selected[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[5]~30_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(42)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(10),
	datac => \fd|Reg_MEM_WB|DOUT\(69),
	datad => \fd|Reg_MEM_WB|DOUT\(42),
	combout => \fd|MuxRegRam|selected[5]~30_combout\);

-- Location: FF_X56_Y43_N7
\fd|BankRegister|registrador[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|MuxRegRam|selected[5]~30_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][5]~q\);

-- Location: LCCOMB_X72_Y38_N20
\fd|BankRegister|saidaA[5]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~563_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][5]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][5]~q\,
	datad => \fd|BankRegister|registrador[14][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~563_combout\);

-- Location: LCCOMB_X62_Y43_N16
\fd|BankRegister|saidaA[5]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~564_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[5]~563_combout\ & (\fd|BankRegister|registrador[15][5]~q\)) # (!\fd|BankRegister|saidaA[5]~563_combout\ & ((\fd|BankRegister|registrador[13][5]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[5]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][5]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][5]~q\,
	datad => \fd|BankRegister|saidaA[5]~563_combout\,
	combout => \fd|BankRegister|saidaA[5]~564_combout\);

-- Location: LCCOMB_X66_Y35_N6
\fd|BankRegister|saidaA[5]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~560_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][5]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][5]~q\,
	datad => \fd|BankRegister|registrador[1][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~560_combout\);

-- Location: LCCOMB_X65_Y35_N30
\fd|BankRegister|saidaA[5]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~561_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[5]~560_combout\ & ((\fd|BankRegister|registrador[3][5]~q\))) # (!\fd|BankRegister|saidaA[5]~560_combout\ & (\fd|BankRegister|registrador[2][5]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[5]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[2][5]~q\,
	datac => \fd|BankRegister|registrador[3][5]~q\,
	datad => \fd|BankRegister|saidaA[5]~560_combout\,
	combout => \fd|BankRegister|saidaA[5]~561_combout\);

-- Location: LCCOMB_X63_Y38_N12
\fd|BankRegister|saidaA[5]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~558_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[6][5]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][5]~q\,
	datad => \fd|BankRegister|registrador[6][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~558_combout\);

-- Location: LCCOMB_X62_Y38_N18
\fd|BankRegister|saidaA[5]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~559_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[5]~558_combout\ & (\fd|BankRegister|registrador[7][5]~q\)) # (!\fd|BankRegister|saidaA[5]~558_combout\ & ((\fd|BankRegister|registrador[5][5]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[5]~558_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[5]~558_combout\,
	datac => \fd|BankRegister|registrador[7][5]~q\,
	datad => \fd|BankRegister|registrador[5][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~559_combout\);

-- Location: LCCOMB_X63_Y35_N10
\fd|BankRegister|saidaA[5]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~562_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[5]~559_combout\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[5]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[5]~561_combout\,
	datac => \fd|Rom|content~5_combout\,
	datad => \fd|BankRegister|saidaA[5]~559_combout\,
	combout => \fd|BankRegister|saidaA[5]~562_combout\);

-- Location: LCCOMB_X67_Y37_N10
\fd|BankRegister|saidaA[5]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~556_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[9][5]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][5]~q\,
	datad => \fd|BankRegister|registrador[9][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~556_combout\);

-- Location: LCCOMB_X63_Y37_N16
\fd|BankRegister|saidaA[5]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~557_combout\ = (\fd|BankRegister|saidaA[5]~556_combout\ & (((\fd|BankRegister|registrador[11][5]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[5]~556_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[10][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[5]~556_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][5]~q\,
	datad => \fd|BankRegister|registrador[10][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~557_combout\);

-- Location: LCCOMB_X63_Y37_N10
\fd|BankRegister|saidaA[5]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~565_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[5]~562_combout\ & (\fd|BankRegister|saidaA[5]~564_combout\)) # (!\fd|BankRegister|saidaA[5]~562_combout\ & ((\fd|BankRegister|saidaA[5]~557_combout\))))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[5]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[5]~564_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[5]~562_combout\,
	datad => \fd|BankRegister|saidaA[5]~557_combout\,
	combout => \fd|BankRegister|saidaA[5]~565_combout\);

-- Location: LCCOMB_X58_Y36_N20
\fd|BankRegister|saidaA[5]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~546_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[26][5]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][5]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][5]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[5]~546_combout\);

-- Location: LCCOMB_X59_Y35_N12
\fd|BankRegister|saidaA[5]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~547_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[5]~546_combout\ & (\fd|BankRegister|registrador[30][5]~q\)) # (!\fd|BankRegister|saidaA[5]~546_combout\ & ((\fd|BankRegister|registrador[22][5]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[5]~546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[5]~546_combout\,
	datac => \fd|BankRegister|registrador[30][5]~q\,
	datad => \fd|BankRegister|registrador[22][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~547_combout\);

-- Location: LCCOMB_X59_Y33_N22
\fd|BankRegister|saidaA[5]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~553_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][5]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[19][5]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][5]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][5]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[5]~553_combout\);

-- Location: LCCOMB_X59_Y37_N2
\fd|BankRegister|saidaA[5]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~554_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[5]~553_combout\ & (\fd|BankRegister|registrador[31][5]~q\)) # (!\fd|BankRegister|saidaA[5]~553_combout\ & ((\fd|BankRegister|registrador[27][5]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[5]~553_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[5]~553_combout\,
	datac => \fd|BankRegister|registrador[31][5]~q\,
	datad => \fd|BankRegister|registrador[27][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~554_combout\);

-- Location: LCCOMB_X55_Y35_N30
\fd|BankRegister|saidaA[5]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~548_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[21][5]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[17][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][5]~q\,
	datad => \fd|BankRegister|registrador[21][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~548_combout\);

-- Location: LCCOMB_X54_Y35_N22
\fd|BankRegister|saidaA[5]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~549_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[5]~548_combout\ & ((\fd|BankRegister|registrador[29][5]~q\))) # (!\fd|BankRegister|saidaA[5]~548_combout\ & (\fd|BankRegister|registrador[25][5]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[5]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[25][5]~q\,
	datac => \fd|BankRegister|registrador[29][5]~q\,
	datad => \fd|BankRegister|saidaA[5]~548_combout\,
	combout => \fd|BankRegister|saidaA[5]~549_combout\);

-- Location: LCCOMB_X58_Y40_N18
\fd|BankRegister|saidaA[5]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~550_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][5]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][5]~q\,
	datad => \fd|BankRegister|registrador[24][5]~q\,
	combout => \fd|BankRegister|saidaA[5]~550_combout\);

-- Location: LCCOMB_X59_Y40_N0
\fd|BankRegister|saidaA[5]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~551_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[5]~550_combout\ & ((\fd|BankRegister|registrador[28][5]~q\))) # (!\fd|BankRegister|saidaA[5]~550_combout\ & (\fd|BankRegister|registrador[20][5]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[5]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[20][5]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][5]~q\,
	datad => \fd|BankRegister|saidaA[5]~550_combout\,
	combout => \fd|BankRegister|saidaA[5]~551_combout\);

-- Location: LCCOMB_X59_Y41_N6
\fd|BankRegister|saidaA[5]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~552_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[5]~549_combout\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((!\fd|Rom|content~8_combout\ & 
-- \fd|BankRegister|saidaA[5]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[5]~549_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[5]~551_combout\,
	combout => \fd|BankRegister|saidaA[5]~552_combout\);

-- Location: LCCOMB_X59_Y41_N8
\fd|BankRegister|saidaA[5]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~555_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[5]~552_combout\ & ((\fd|BankRegister|saidaA[5]~554_combout\))) # (!\fd|BankRegister|saidaA[5]~552_combout\ & (\fd|BankRegister|saidaA[5]~547_combout\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[5]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[5]~547_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[5]~554_combout\,
	datad => \fd|BankRegister|saidaA[5]~552_combout\,
	combout => \fd|BankRegister|saidaA[5]~555_combout\);

-- Location: LCCOMB_X60_Y41_N24
\fd|BankRegister|saidaA[5]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[5]~566_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[5]~555_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[5]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[5]~565_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[5]~555_combout\,
	combout => \fd|BankRegister|saidaA[5]~566_combout\);

-- Location: FF_X60_Y41_N25
\fd|Reg_ID_EX|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[5]~566_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(79));

-- Location: LCCOMB_X62_Y43_N18
\fd|MuxSaidaBankRegister|selected[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[5]~25_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(15)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(47),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(15),
	combout => \fd|MuxSaidaBankRegister|selected[5]~25_combout\);

-- Location: LCCOMB_X59_Y41_N12
\fd|ALU|final|selected[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[5]~18_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[5]~25_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[5]~25_combout\,
	datad => \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[5]~18_combout\);

-- Location: LCCOMB_X59_Y41_N14
\fd|ALU|final|selected[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[5]~19_combout\ = (\fd|Reg_ID_EX|DOUT\(79) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[5]~18_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(79) & (\fd|ALU|final|selected[5]~18_combout\ & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[0]~3_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(79),
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|final|selected[5]~18_combout\,
	combout => \fd|ALU|final|selected[5]~19_combout\);

-- Location: LCCOMB_X56_Y44_N10
\fd|Reg_EX_MEM|DOUT[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[42]~feeder_combout\ = \fd|ALU|final|selected[5]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|ALU|final|selected[5]~19_combout\,
	combout => \fd|Reg_EX_MEM|DOUT[42]~feeder_combout\);

-- Location: FF_X56_Y44_N11
\fd|Reg_EX_MEM|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[42]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(42));

-- Location: LCCOMB_X50_Y43_N12
\fd|Ram|q[4]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[4]~93_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~47_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~47_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \fd|Ram|q[4]~93_combout\);

-- Location: LCCOMB_X50_Y43_N14
\fd|Ram|ram_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X50_Y43_N15
\fd|Ram|ram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(28));

-- Location: FF_X50_Y43_N19
\fd|Ram|ram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(27));

-- Location: LCCOMB_X50_Y43_N18
\fd|Ram|q[4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[4]~94_combout\ = (\fd|Ram|ram_rtl_0_bypass\(28) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(27)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[4]~93_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(28) & (((\fd|Ram|ram_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[4]~93_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(28),
	datac => \fd|Ram|ram_rtl_0_bypass\(27),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[4]~94_combout\);

-- Location: LCCOMB_X50_Y43_N16
\fd|Ram|q[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[4]~95_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[4]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[4]~94_combout\,
	combout => \fd|Ram|q[4]~95_combout\);

-- Location: FF_X50_Y43_N17
\fd|Reg_MEM_WB|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[4]~95_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(41));

-- Location: FF_X54_Y42_N21
\fd|Reg_MEM_WB|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(41),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(9));

-- Location: LCCOMB_X54_Y42_N22
\fd|MuxRegRam|selected[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[4]~31_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(41))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(41),
	datab => \fd|Reg_MEM_WB|DOUT\(9),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[4]~31_combout\);

-- Location: FF_X54_Y38_N13
\fd|BankRegister|registrador[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[4]~31_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][4]~q\);

-- Location: LCCOMB_X57_Y38_N12
\fd|BankRegister|saidaA[4]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~571_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][4]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][4]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[20][4]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[16][4]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[4]~571_combout\);

-- Location: LCCOMB_X54_Y38_N22
\fd|BankRegister|saidaA[4]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~572_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[4]~571_combout\ & ((\fd|BankRegister|registrador[28][4]~q\))) # (!\fd|BankRegister|saidaA[4]~571_combout\ & (\fd|BankRegister|registrador[24][4]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[4]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][4]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][4]~q\,
	datad => \fd|BankRegister|saidaA[4]~571_combout\,
	combout => \fd|BankRegister|saidaA[4]~572_combout\);

-- Location: LCCOMB_X57_Y35_N22
\fd|BankRegister|saidaA[4]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~569_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][4]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][4]~q\,
	datad => \fd|BankRegister|registrador[22][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~569_combout\);

-- Location: LCCOMB_X59_Y32_N30
\fd|BankRegister|saidaA[4]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~570_combout\ = (\fd|BankRegister|saidaA[4]~569_combout\ & (((\fd|BankRegister|registrador[30][4]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[4]~569_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[4]~569_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][4]~q\,
	datad => \fd|BankRegister|registrador[26][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~570_combout\);

-- Location: LCCOMB_X60_Y39_N26
\fd|BankRegister|saidaA[4]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~573_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|saidaA[4]~570_combout\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|saidaA[4]~572_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[4]~572_combout\,
	datad => \fd|BankRegister|saidaA[4]~570_combout\,
	combout => \fd|BankRegister|saidaA[4]~573_combout\);

-- Location: LCCOMB_X55_Y35_N10
\fd|BankRegister|saidaA[4]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~567_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][4]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][4]~q\,
	datad => \fd|BankRegister|registrador[25][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~567_combout\);

-- Location: LCCOMB_X53_Y36_N10
\fd|BankRegister|saidaA[4]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~568_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[4]~567_combout\ & (\fd|BankRegister|registrador[29][4]~q\)) # (!\fd|BankRegister|saidaA[4]~567_combout\ & ((\fd|BankRegister|registrador[21][4]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[4]~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[4]~567_combout\,
	datac => \fd|BankRegister|registrador[29][4]~q\,
	datad => \fd|BankRegister|registrador[21][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~568_combout\);

-- Location: LCCOMB_X59_Y33_N2
\fd|BankRegister|saidaA[4]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~574_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][4]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][4]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][4]~q\,
	datac => \fd|BankRegister|registrador[19][4]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[4]~574_combout\);

-- Location: LCCOMB_X60_Y37_N16
\fd|BankRegister|saidaA[4]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~575_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[4]~574_combout\ & ((\fd|BankRegister|registrador[31][4]~q\))) # (!\fd|BankRegister|saidaA[4]~574_combout\ & (\fd|BankRegister|registrador[23][4]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[4]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[23][4]~q\,
	datac => \fd|BankRegister|registrador[31][4]~q\,
	datad => \fd|BankRegister|saidaA[4]~574_combout\,
	combout => \fd|BankRegister|saidaA[4]~575_combout\);

-- Location: LCCOMB_X60_Y39_N20
\fd|BankRegister|saidaA[4]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~576_combout\ = (\fd|BankRegister|saidaA[4]~573_combout\ & (((\fd|BankRegister|saidaA[4]~575_combout\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[4]~573_combout\ & (\fd|BankRegister|saidaA[4]~568_combout\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[4]~573_combout\,
	datab => \fd|BankRegister|saidaA[4]~568_combout\,
	datac => \fd|BankRegister|saidaA[4]~575_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[4]~576_combout\);

-- Location: LCCOMB_X67_Y37_N6
\fd|BankRegister|saidaA[4]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~579_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][4]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][4]~q\,
	datad => \fd|BankRegister|registrador[10][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~579_combout\);

-- Location: LCCOMB_X66_Y37_N4
\fd|BankRegister|saidaA[4]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~580_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[4]~579_combout\ & ((\fd|BankRegister|registrador[11][4]~q\))) # (!\fd|BankRegister|saidaA[4]~579_combout\ & (\fd|BankRegister|registrador[9][4]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[4]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][4]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][4]~q\,
	datad => \fd|BankRegister|saidaA[4]~579_combout\,
	combout => \fd|BankRegister|saidaA[4]~580_combout\);

-- Location: LCCOMB_X61_Y32_N22
\fd|BankRegister|saidaA[4]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~581_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[2][4]~q\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|registrador[0][4]~q\ & !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[2][4]~q\,
	datac => \fd|BankRegister|registrador[0][4]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[4]~581_combout\);

-- Location: LCCOMB_X62_Y34_N10
\fd|BankRegister|saidaA[4]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~582_combout\ = (\fd|BankRegister|saidaA[4]~581_combout\ & (((\fd|BankRegister|registrador[3][4]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[4]~581_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[4]~581_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][4]~q\,
	datad => \fd|BankRegister|registrador[1][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~582_combout\);

-- Location: LCCOMB_X61_Y33_N10
\fd|BankRegister|saidaA[4]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~583_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[4]~580_combout\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|saidaA[4]~582_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[4]~580_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[4]~582_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[4]~583_combout\);

-- Location: LCCOMB_X61_Y38_N14
\fd|BankRegister|saidaA[4]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~577_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][4]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[4][4]~q\ & !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][4]~q\,
	datac => \fd|BankRegister|registrador[4][4]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[4]~577_combout\);

-- Location: LCCOMB_X56_Y34_N20
\fd|BankRegister|saidaA[4]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~578_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[4]~577_combout\ & ((\fd|BankRegister|registrador[7][4]~q\))) # (!\fd|BankRegister|saidaA[4]~577_combout\ & (\fd|BankRegister|registrador[6][4]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[4]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][4]~q\,
	datac => \fd|BankRegister|registrador[7][4]~q\,
	datad => \fd|BankRegister|saidaA[4]~577_combout\,
	combout => \fd|BankRegister|saidaA[4]~578_combout\);

-- Location: LCCOMB_X66_Y41_N26
\fd|BankRegister|saidaA[4]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~584_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][4]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][4]~q\,
	datad => \fd|BankRegister|registrador[13][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~584_combout\);

-- Location: LCCOMB_X62_Y37_N22
\fd|BankRegister|saidaA[4]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~585_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[4]~584_combout\ & ((\fd|BankRegister|registrador[15][4]~q\))) # (!\fd|BankRegister|saidaA[4]~584_combout\ & (\fd|BankRegister|registrador[14][4]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[4]~584_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[4]~584_combout\,
	datac => \fd|BankRegister|registrador[14][4]~q\,
	datad => \fd|BankRegister|registrador[15][4]~q\,
	combout => \fd|BankRegister|saidaA[4]~585_combout\);

-- Location: LCCOMB_X62_Y40_N26
\fd|BankRegister|saidaA[4]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~586_combout\ = (\fd|BankRegister|saidaA[4]~583_combout\ & (((\fd|BankRegister|saidaA[4]~585_combout\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[4]~583_combout\ & (\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[4]~578_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[4]~583_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[4]~578_combout\,
	datad => \fd|BankRegister|saidaA[4]~585_combout\,
	combout => \fd|BankRegister|saidaA[4]~586_combout\);

-- Location: LCCOMB_X55_Y41_N14
\fd|BankRegister|saidaA[4]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[4]~587_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[4]~576_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[4]~586_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[4]~576_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[4]~586_combout\,
	combout => \fd|BankRegister|saidaA[4]~587_combout\);

-- Location: FF_X55_Y41_N15
\fd|Reg_ID_EX|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[4]~587_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(78));

-- Location: LCCOMB_X55_Y41_N26
\fd|ALU|adder|addsloop:4:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(78) & ((\fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[4]~26_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(78) & 
-- (\fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\ & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(78),
	datac => \fd|MuxSaidaBankRegister|selected[4]~26_combout\,
	datad => \fd|ALU|adder|addsloop:3:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X59_Y41_N26
\fd|ALU|adder|addsloop:5:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(79)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[5]~25_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(79) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[5]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|ALU|adder|addsloop:4:add1to31|vaium~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[5]~25_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(79),
	combout => \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y43_N28
\fd|ALU|final|selected[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[6]~20_combout\ = \fd|MuxSaidaBankRegister|selected[6]~24_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[6]~24_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[6]~20_combout\);

-- Location: FF_X62_Y35_N27
\fd|BankRegister|registrador[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][6]~q\);

-- Location: FF_X62_Y35_N1
\fd|BankRegister|registrador[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][6]~q\);

-- Location: LCCOMB_X62_Y35_N26
\fd|BankRegister|saidaA[6]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~539_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[2][6]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][6]~q\,
	datad => \fd|BankRegister|registrador[2][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~539_combout\);

-- Location: FF_X61_Y39_N27
\fd|BankRegister|registrador[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][6]~q\);

-- Location: FF_X61_Y35_N31
\fd|BankRegister|registrador[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][6]~q\);

-- Location: LCCOMB_X61_Y39_N26
\fd|BankRegister|saidaA[6]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~540_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[6]~539_combout\ & (\fd|BankRegister|registrador[3][6]~q\)) # (!\fd|BankRegister|saidaA[6]~539_combout\ & ((\fd|BankRegister|registrador[1][6]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[6]~539_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[6]~539_combout\,
	datac => \fd|BankRegister|registrador[3][6]~q\,
	datad => \fd|BankRegister|registrador[1][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~540_combout\);

-- Location: FF_X66_Y37_N23
\fd|BankRegister|registrador[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][6]~q\);

-- Location: FF_X66_Y37_N25
\fd|BankRegister|registrador[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][6]~q\);

-- Location: FF_X67_Y37_N23
\fd|BankRegister|registrador[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][6]~q\);

-- Location: FF_X67_Y37_N5
\fd|BankRegister|registrador[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][6]~q\);

-- Location: LCCOMB_X67_Y37_N22
\fd|BankRegister|saidaA[6]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~537_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][6]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][6]~q\,
	datad => \fd|BankRegister|registrador[10][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~537_combout\);

-- Location: LCCOMB_X66_Y37_N24
\fd|BankRegister|saidaA[6]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~538_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[6]~537_combout\ & ((\fd|BankRegister|registrador[11][6]~q\))) # (!\fd|BankRegister|saidaA[6]~537_combout\ & (\fd|BankRegister|registrador[9][6]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[6]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][6]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][6]~q\,
	datad => \fd|BankRegister|saidaA[6]~537_combout\,
	combout => \fd|BankRegister|saidaA[6]~538_combout\);

-- Location: LCCOMB_X61_Y39_N12
\fd|BankRegister|saidaA[6]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~541_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[6]~538_combout\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[6]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[6]~540_combout\,
	datad => \fd|BankRegister|saidaA[6]~538_combout\,
	combout => \fd|BankRegister|saidaA[6]~541_combout\);

-- Location: FF_X63_Y38_N1
\fd|BankRegister|registrador[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][6]~q\);

-- Location: FF_X66_Y38_N11
\fd|BankRegister|registrador[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][6]~q\);

-- Location: LCCOMB_X63_Y38_N0
\fd|BankRegister|saidaA[6]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~535_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[5][6]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][6]~q\,
	datad => \fd|BankRegister|registrador[5][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~535_combout\);

-- Location: FF_X62_Y39_N17
\fd|BankRegister|registrador[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][6]~q\);

-- Location: FF_X61_Y39_N25
\fd|BankRegister|registrador[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][6]~q\);

-- Location: LCCOMB_X61_Y39_N24
\fd|BankRegister|saidaA[6]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~536_combout\ = (\fd|BankRegister|saidaA[6]~535_combout\ & (((\fd|BankRegister|registrador[7][6]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[6]~535_combout\ & (\fd|BankRegister|registrador[6][6]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~535_combout\,
	datab => \fd|BankRegister|registrador[6][6]~q\,
	datac => \fd|BankRegister|registrador[7][6]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[6]~536_combout\);

-- Location: FF_X66_Y41_N21
\fd|BankRegister|registrador[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][6]~q\);

-- Location: LCCOMB_X66_Y41_N30
\fd|BankRegister|saidaA[6]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~542_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][6]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][6]~q\,
	datad => \fd|BankRegister|registrador[13][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~542_combout\);

-- Location: FF_X61_Y40_N15
\fd|BankRegister|registrador[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][6]~q\);

-- Location: FF_X61_Y40_N17
\fd|BankRegister|registrador[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][6]~q\);

-- Location: LCCOMB_X61_Y40_N14
\fd|BankRegister|saidaA[6]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~543_combout\ = (\fd|BankRegister|saidaA[6]~542_combout\ & (((\fd|BankRegister|registrador[15][6]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[6]~542_combout\ & (\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~542_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][6]~q\,
	datad => \fd|BankRegister|registrador[15][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~543_combout\);

-- Location: LCCOMB_X61_Y40_N26
\fd|BankRegister|saidaA[6]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~544_combout\ = (\fd|BankRegister|saidaA[6]~541_combout\ & (((\fd|BankRegister|saidaA[6]~543_combout\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[6]~541_combout\ & (\fd|BankRegister|saidaA[6]~536_combout\ & 
-- (\fd|Rom|content~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~541_combout\,
	datab => \fd|BankRegister|saidaA[6]~536_combout\,
	datac => \fd|Rom|content~5_combout\,
	datad => \fd|BankRegister|saidaA[6]~543_combout\,
	combout => \fd|BankRegister|saidaA[6]~544_combout\);

-- Location: FF_X55_Y35_N3
\fd|BankRegister|registrador[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][6]~q\);

-- Location: FF_X55_Y35_N25
\fd|BankRegister|registrador[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][6]~q\);

-- Location: LCCOMB_X55_Y35_N2
\fd|BankRegister|saidaA[6]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~525_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][6]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][6]~q\,
	datad => \fd|BankRegister|registrador[25][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~525_combout\);

-- Location: FF_X54_Y35_N11
\fd|BankRegister|registrador[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][6]~q\);

-- Location: FF_X54_Y35_N1
\fd|BankRegister|registrador[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][6]~q\);

-- Location: LCCOMB_X54_Y35_N10
\fd|BankRegister|saidaA[6]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~526_combout\ = (\fd|BankRegister|saidaA[6]~525_combout\ & (((\fd|BankRegister|registrador[29][6]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[6]~525_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[21][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~525_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[29][6]~q\,
	datad => \fd|BankRegister|registrador[21][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~526_combout\);

-- Location: FF_X57_Y35_N29
\fd|BankRegister|registrador[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][6]~q\);

-- Location: FF_X57_Y35_N3
\fd|BankRegister|registrador[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][6]~q\);

-- Location: LCCOMB_X57_Y35_N28
\fd|BankRegister|saidaA[6]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~527_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][6]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][6]~q\,
	datad => \fd|BankRegister|registrador[22][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~527_combout\);

-- Location: FF_X59_Y32_N3
\fd|BankRegister|registrador[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][6]~q\);

-- Location: FF_X59_Y32_N17
\fd|BankRegister|registrador[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][6]~q\);

-- Location: LCCOMB_X59_Y32_N2
\fd|BankRegister|saidaA[6]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~528_combout\ = (\fd|BankRegister|saidaA[6]~527_combout\ & (((\fd|BankRegister|registrador[30][6]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[6]~527_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~527_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][6]~q\,
	datad => \fd|BankRegister|registrador[26][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~528_combout\);

-- Location: FF_X59_Y38_N7
\fd|BankRegister|registrador[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][6]~q\);

-- Location: FF_X59_Y38_N13
\fd|BankRegister|registrador[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][6]~q\);

-- Location: LCCOMB_X59_Y38_N6
\fd|BankRegister|saidaA[6]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~529_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][6]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[16][6]~q\,
	datad => \fd|BankRegister|registrador[20][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~529_combout\);

-- Location: FF_X59_Y40_N21
\fd|BankRegister|registrador[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][6]~q\);

-- Location: FF_X59_Y40_N11
\fd|BankRegister|registrador[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][6]~q\);

-- Location: LCCOMB_X59_Y40_N20
\fd|BankRegister|saidaA[6]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~530_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[6]~529_combout\ & (\fd|BankRegister|registrador[28][6]~q\)) # (!\fd|BankRegister|saidaA[6]~529_combout\ & ((\fd|BankRegister|registrador[24][6]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[6]~529_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[6]~529_combout\,
	datac => \fd|BankRegister|registrador[28][6]~q\,
	datad => \fd|BankRegister|registrador[24][6]~q\,
	combout => \fd|BankRegister|saidaA[6]~530_combout\);

-- Location: LCCOMB_X55_Y41_N20
\fd|BankRegister|saidaA[6]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~531_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[6]~528_combout\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((!\fd|Rom|content~7_combout\ & 
-- \fd|BankRegister|saidaA[6]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[6]~528_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[6]~530_combout\,
	combout => \fd|BankRegister|saidaA[6]~531_combout\);

-- Location: FF_X59_Y33_N1
\fd|BankRegister|registrador[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][6]~q\);

-- Location: FF_X59_Y33_N27
\fd|BankRegister|registrador[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][6]~q\);

-- Location: LCCOMB_X59_Y33_N26
\fd|BankRegister|saidaA[6]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~532_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][6]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][6]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][6]~q\,
	datac => \fd|BankRegister|registrador[19][6]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[6]~532_combout\);

-- Location: FF_X56_Y36_N23
\fd|BankRegister|registrador[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][6]~q\);

-- Location: FF_X55_Y41_N3
\fd|BankRegister|registrador[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][6]~q\);

-- Location: LCCOMB_X55_Y41_N2
\fd|BankRegister|saidaA[6]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~533_combout\ = (\fd|BankRegister|saidaA[6]~532_combout\ & (((\fd|BankRegister|registrador[31][6]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[6]~532_combout\ & (\fd|BankRegister|registrador[23][6]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~532_combout\,
	datab => \fd|BankRegister|registrador[23][6]~q\,
	datac => \fd|BankRegister|registrador[31][6]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[6]~533_combout\);

-- Location: LCCOMB_X55_Y41_N30
\fd|BankRegister|saidaA[6]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~534_combout\ = (\fd|BankRegister|saidaA[6]~531_combout\ & (((\fd|BankRegister|saidaA[6]~533_combout\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[6]~531_combout\ & (\fd|BankRegister|saidaA[6]~526_combout\ & 
-- (\fd|Rom|content~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~526_combout\,
	datab => \fd|BankRegister|saidaA[6]~531_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[6]~533_combout\,
	combout => \fd|BankRegister|saidaA[6]~534_combout\);

-- Location: LCCOMB_X55_Y41_N28
\fd|BankRegister|saidaA[6]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[6]~545_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[6]~534_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[6]~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[6]~544_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|saidaA[6]~534_combout\,
	datad => \fd|BankRegister|Equal0~3_combout\,
	combout => \fd|BankRegister|saidaA[6]~545_combout\);

-- Location: FF_X55_Y41_N29
\fd|Reg_ID_EX|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[6]~545_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(80));

-- Location: LCCOMB_X58_Y43_N14
\fd|ALU|final|selected[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[6]~21_combout\ = (\fd|ALU|final|selected[6]~20_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(80)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[6]~20_combout\ & (\fd|Reg_ID_EX|DOUT\(80) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[6]~20_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(80),
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[6]~21_combout\);

-- Location: LCCOMB_X55_Y43_N18
\fd|Reg_EX_MEM|DOUT[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[43]~feeder_combout\ = \fd|ALU|final|selected[6]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|ALU|final|selected[6]~21_combout\,
	combout => \fd|Reg_EX_MEM|DOUT[43]~feeder_combout\);

-- Location: FF_X55_Y43_N19
\fd|Reg_EX_MEM|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[43]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(43));

-- Location: FF_X62_Y39_N21
\fd|Reg_MEM_WB|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(43),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(11));

-- Location: FF_X53_Y44_N11
\fd|Ram|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(11),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~49_q\);

-- Location: LCCOMB_X53_Y44_N10
\fd|Ram|q[6]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[6]~87_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~49_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a6\,
	datac => \fd|Ram|ram~49_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[6]~87_combout\);

-- Location: LCCOMB_X53_Y44_N4
\fd|Ram|ram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X53_Y44_N5
\fd|Ram|ram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(32));

-- Location: FF_X53_Y44_N9
\fd|Ram|ram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(31));

-- Location: LCCOMB_X53_Y44_N8
\fd|Ram|q[6]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[6]~88_combout\ = (\fd|Ram|ram_rtl_0_bypass\(32) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(31)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[6]~87_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(32) & (((\fd|Ram|ram_rtl_0_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[6]~87_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(32),
	datac => \fd|Ram|ram_rtl_0_bypass\(31),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[6]~88_combout\);

-- Location: LCCOMB_X53_Y44_N24
\fd|Ram|q[6]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[6]~89_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (\fd|Ram|q[6]~88_combout\ & !\fd|Reg_EX_MEM|DOUT\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Ram|q[6]~88_combout\,
	datad => \fd|Reg_EX_MEM|DOUT\(46),
	combout => \fd|Ram|q[6]~89_combout\);

-- Location: FF_X53_Y44_N25
\fd|Reg_MEM_WB|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[6]~89_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(43));

-- Location: LCCOMB_X61_Y40_N10
\fd|MuxRegRam|selected[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[6]~29_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(43)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(69),
	datab => \fd|Reg_MEM_WB|DOUT\(11),
	datad => \fd|Reg_MEM_WB|DOUT\(43),
	combout => \fd|MuxRegRam|selected[6]~29_combout\);

-- Location: FF_X66_Y41_N31
\fd|BankRegister|registrador[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[6]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][6]~q\);

-- Location: LCCOMB_X66_Y41_N20
\fd|BankRegister|saidaB[6]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~542_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[13][6]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][6]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][6]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[6]~542_combout\);

-- Location: LCCOMB_X61_Y40_N16
\fd|BankRegister|saidaB[6]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~543_combout\ = (\fd|BankRegister|saidaB[6]~542_combout\ & (((\fd|BankRegister|registrador[15][6]~q\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[6]~542_combout\ & (\fd|BankRegister|registrador[14][6]~q\ & 
-- ((\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[6]~542_combout\,
	datab => \fd|BankRegister|registrador[14][6]~q\,
	datac => \fd|BankRegister|registrador[15][6]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[6]~543_combout\);

-- Location: LCCOMB_X66_Y38_N10
\fd|BankRegister|saidaB[6]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~535_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][6]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][6]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[5][6]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[6]~535_combout\);

-- Location: LCCOMB_X62_Y39_N16
\fd|BankRegister|saidaB[6]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~536_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[6]~535_combout\ & (\fd|BankRegister|registrador[7][6]~q\)) # (!\fd|BankRegister|saidaB[6]~535_combout\ & ((\fd|BankRegister|registrador[6][6]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[6]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[7][6]~q\,
	datac => \fd|BankRegister|registrador[6][6]~q\,
	datad => \fd|BankRegister|saidaB[6]~535_combout\,
	combout => \fd|BankRegister|saidaB[6]~536_combout\);

-- Location: LCCOMB_X62_Y35_N0
\fd|BankRegister|saidaB[6]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~539_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[2][6]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][6]~q\,
	datad => \fd|BankRegister|registrador[0][6]~q\,
	combout => \fd|BankRegister|saidaB[6]~539_combout\);

-- Location: LCCOMB_X61_Y35_N30
\fd|BankRegister|saidaB[6]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~540_combout\ = (\fd|BankRegister|saidaB[6]~539_combout\ & ((\fd|BankRegister|registrador[3][6]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[6]~539_combout\ & (((\fd|BankRegister|registrador[1][6]~q\ & 
-- \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][6]~q\,
	datab => \fd|BankRegister|saidaB[6]~539_combout\,
	datac => \fd|BankRegister|registrador[1][6]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[6]~540_combout\);

-- Location: LCCOMB_X67_Y37_N4
\fd|BankRegister|saidaB[6]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~537_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[10][6]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[8][6]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][6]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][6]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[6]~537_combout\);

-- Location: LCCOMB_X66_Y37_N22
\fd|BankRegister|saidaB[6]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~538_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[6]~537_combout\ & (\fd|BankRegister|registrador[11][6]~q\)) # (!\fd|BankRegister|saidaB[6]~537_combout\ & ((\fd|BankRegister|registrador[9][6]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[6]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[11][6]~q\,
	datac => \fd|BankRegister|registrador[9][6]~q\,
	datad => \fd|BankRegister|saidaB[6]~537_combout\,
	combout => \fd|BankRegister|saidaB[6]~538_combout\);

-- Location: LCCOMB_X58_Y35_N26
\fd|BankRegister|saidaB[6]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~541_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\) # (\fd|BankRegister|saidaB[6]~538_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[6]~540_combout\ & 
-- (!\fd|Rom|content~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[6]~540_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[6]~538_combout\,
	combout => \fd|BankRegister|saidaB[6]~541_combout\);

-- Location: LCCOMB_X56_Y36_N26
\fd|BankRegister|saidaB[6]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~544_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[6]~541_combout\ & (\fd|BankRegister|saidaB[6]~543_combout\)) # (!\fd|BankRegister|saidaB[6]~541_combout\ & ((\fd|BankRegister|saidaB[6]~536_combout\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[6]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[6]~543_combout\,
	datac => \fd|BankRegister|saidaB[6]~536_combout\,
	datad => \fd|BankRegister|saidaB[6]~541_combout\,
	combout => \fd|BankRegister|saidaB[6]~544_combout\);

-- Location: LCCOMB_X55_Y35_N24
\fd|BankRegister|saidaB[6]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~525_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[25][6]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][6]~q\,
	datad => \fd|BankRegister|registrador[17][6]~q\,
	combout => \fd|BankRegister|saidaB[6]~525_combout\);

-- Location: LCCOMB_X54_Y35_N0
\fd|BankRegister|saidaB[6]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~526_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[6]~525_combout\ & (\fd|BankRegister|registrador[29][6]~q\)) # (!\fd|BankRegister|saidaB[6]~525_combout\ & ((\fd|BankRegister|registrador[21][6]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[6]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][6]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][6]~q\,
	datad => \fd|BankRegister|saidaB[6]~525_combout\,
	combout => \fd|BankRegister|saidaB[6]~526_combout\);

-- Location: LCCOMB_X59_Y33_N0
\fd|BankRegister|saidaB[6]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~532_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][6]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][6]~q\,
	datad => \fd|BankRegister|registrador[19][6]~q\,
	combout => \fd|BankRegister|saidaB[6]~532_combout\);

-- Location: LCCOMB_X56_Y36_N22
\fd|BankRegister|saidaB[6]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~533_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[6]~532_combout\ & (\fd|BankRegister|registrador[31][6]~q\)) # (!\fd|BankRegister|saidaB[6]~532_combout\ & ((\fd|BankRegister|registrador[23][6]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[6]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[31][6]~q\,
	datac => \fd|BankRegister|registrador[23][6]~q\,
	datad => \fd|BankRegister|saidaB[6]~532_combout\,
	combout => \fd|BankRegister|saidaB[6]~533_combout\);

-- Location: LCCOMB_X57_Y35_N2
\fd|BankRegister|saidaB[6]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~527_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[22][6]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[22][6]~q\,
	datad => \fd|BankRegister|registrador[18][6]~q\,
	combout => \fd|BankRegister|saidaB[6]~527_combout\);

-- Location: LCCOMB_X59_Y32_N16
\fd|BankRegister|saidaB[6]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~528_combout\ = (\fd|BankRegister|saidaB[6]~527_combout\ & (((\fd|BankRegister|registrador[30][6]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[6]~527_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[26][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[6]~527_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][6]~q\,
	datad => \fd|BankRegister|registrador[30][6]~q\,
	combout => \fd|BankRegister|saidaB[6]~528_combout\);

-- Location: LCCOMB_X59_Y38_N12
\fd|BankRegister|saidaB[6]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~529_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[20][6]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][6]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][6]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[6]~529_combout\);

-- Location: LCCOMB_X59_Y40_N10
\fd|BankRegister|saidaB[6]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~530_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[6]~529_combout\ & ((\fd|BankRegister|registrador[28][6]~q\))) # (!\fd|BankRegister|saidaB[6]~529_combout\ & (\fd|BankRegister|registrador[24][6]~q\)))) # 
-- (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[6]~529_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[6]~529_combout\,
	datac => \fd|BankRegister|registrador[24][6]~q\,
	datad => \fd|BankRegister|registrador[28][6]~q\,
	combout => \fd|BankRegister|saidaB[6]~530_combout\);

-- Location: LCCOMB_X56_Y36_N28
\fd|BankRegister|saidaB[6]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~531_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[6]~528_combout\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|saidaB[6]~530_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[6]~528_combout\,
	datad => \fd|BankRegister|saidaB[6]~530_combout\,
	combout => \fd|BankRegister|saidaB[6]~531_combout\);

-- Location: LCCOMB_X56_Y36_N16
\fd|BankRegister|saidaB[6]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~534_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[6]~531_combout\ & ((\fd|BankRegister|saidaB[6]~533_combout\))) # (!\fd|BankRegister|saidaB[6]~531_combout\ & (\fd|BankRegister|saidaB[6]~526_combout\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[6]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[6]~526_combout\,
	datac => \fd|BankRegister|saidaB[6]~533_combout\,
	datad => \fd|BankRegister|saidaB[6]~531_combout\,
	combout => \fd|BankRegister|saidaB[6]~534_combout\);

-- Location: LCCOMB_X56_Y36_N18
\fd|BankRegister|saidaB[6]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[6]~545_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[6]~534_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[6]~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[6]~544_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[6]~534_combout\,
	combout => \fd|BankRegister|saidaB[6]~545_combout\);

-- Location: FF_X56_Y36_N19
\fd|Reg_ID_EX|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[6]~545_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(48));

-- Location: LCCOMB_X56_Y42_N22
\fd|MuxSaidaBankRegister|selected[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[6]~24_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(16))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(16),
	datab => \fd|Reg_ID_EX|DOUT\(48),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[6]~24_combout\);

-- Location: LCCOMB_X58_Y43_N24
\fd|ALU|adder|addsloop:6:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(80) & ((\fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[6]~24_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(80) & 
-- (\fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[6]~24_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[6]~24_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(80),
	datad => \fd|ALU|adder|addsloop:5:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X58_Y43_N0
\fd|ALU|final|selected[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[7]~22_combout\ = \fd|MuxSaidaBankRegister|selected[7]~23_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[7]~23_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[7]~22_combout\);

-- Location: LCCOMB_X58_Y43_N18
\fd|ALU|final|selected[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[7]~23_combout\ = (\fd|Reg_ID_EX|DOUT\(81) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|ALU|final|selected[7]~22_combout\) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(81) & (\fd|ALU|final|selected[7]~22_combout\ & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(81),
	datab => \fd|ALU|final|selected[7]~22_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[7]~23_combout\);

-- Location: FF_X58_Y43_N19
\fd|Reg_EX_MEM|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[7]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(44));

-- Location: FF_X54_Y41_N31
\fd|Ram|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(15));

-- Location: FF_X54_Y41_N21
\fd|Ram|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(13));

-- Location: FF_X54_Y41_N11
\fd|Ram|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[6]~21_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(14));

-- Location: FF_X54_Y41_N25
\fd|Ram|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[7]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X54_Y41_N10
\fd|Ram|ram~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~78_combout\ = (\fd|Ram|ram_rtl_0_bypass\(15) & (\fd|Ram|ram_rtl_0_bypass\(16) & (\fd|Ram|ram_rtl_0_bypass\(13) $ (!\fd|Ram|ram_rtl_0_bypass\(14))))) # (!\fd|Ram|ram_rtl_0_bypass\(15) & (!\fd|Ram|ram_rtl_0_bypass\(16) & 
-- (\fd|Ram|ram_rtl_0_bypass\(13) $ (!\fd|Ram|ram_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(15),
	datab => \fd|Ram|ram_rtl_0_bypass\(13),
	datac => \fd|Ram|ram_rtl_0_bypass\(14),
	datad => \fd|Ram|ram_rtl_0_bypass\(16),
	combout => \fd|Ram|ram~78_combout\);

-- Location: LCCOMB_X54_Y41_N26
\fd|Ram|ram_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[1]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(37),
	combout => \fd|Ram|ram_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X54_Y41_N27
\fd|Ram|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(1));

-- Location: LCCOMB_X54_Y41_N14
\fd|Ram|ram_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[4]~feeder_combout\ = \fd|ALU|final|selected[1]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|ALU|final|selected[1]~8_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X54_Y41_N15
\fd|Ram|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[4]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(4));

-- Location: FF_X54_Y41_N9
\fd|Ram|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[0]~70_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(2));

-- Location: FF_X54_Y41_N13
\fd|Ram|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(3));

-- Location: LCCOMB_X54_Y41_N8
\fd|Ram|ram~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~75_combout\ = (\fd|Ram|ram_rtl_0_bypass\(1) & (\fd|Ram|ram_rtl_0_bypass\(2) & (\fd|Ram|ram_rtl_0_bypass\(4) $ (!\fd|Ram|ram_rtl_0_bypass\(3))))) # (!\fd|Ram|ram_rtl_0_bypass\(1) & (!\fd|Ram|ram_rtl_0_bypass\(2) & (\fd|Ram|ram_rtl_0_bypass\(4) 
-- $ (!\fd|Ram|ram_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(1),
	datab => \fd|Ram|ram_rtl_0_bypass\(4),
	datac => \fd|Ram|ram_rtl_0_bypass\(2),
	datad => \fd|Ram|ram_rtl_0_bypass\(3),
	combout => \fd|Ram|ram~75_combout\);

-- Location: LCCOMB_X54_Y41_N2
\fd|Ram|ram_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[7]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(40),
	combout => \fd|Ram|ram_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X54_Y41_N3
\fd|Ram|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(7));

-- Location: FF_X55_Y41_N17
\fd|Ram|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[3]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(8));

-- Location: FF_X55_Y41_N13
\fd|Ram|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[2]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(6));

-- Location: LCCOMB_X56_Y44_N16
\fd|Ram|ram_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[5]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(39),
	combout => \fd|Ram|ram_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X56_Y44_N17
\fd|Ram|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(5));

-- Location: LCCOMB_X55_Y41_N12
\fd|Ram|ram~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~76_combout\ = (\fd|Ram|ram_rtl_0_bypass\(7) & (\fd|Ram|ram_rtl_0_bypass\(8) & (\fd|Ram|ram_rtl_0_bypass\(6) $ (!\fd|Ram|ram_rtl_0_bypass\(5))))) # (!\fd|Ram|ram_rtl_0_bypass\(7) & (!\fd|Ram|ram_rtl_0_bypass\(8) & (\fd|Ram|ram_rtl_0_bypass\(6) 
-- $ (!\fd|Ram|ram_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(7),
	datab => \fd|Ram|ram_rtl_0_bypass\(8),
	datac => \fd|Ram|ram_rtl_0_bypass\(6),
	datad => \fd|Ram|ram_rtl_0_bypass\(5),
	combout => \fd|Ram|ram~76_combout\);

-- Location: LCCOMB_X54_Y41_N6
\fd|Ram|ram_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[11]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(42),
	combout => \fd|Ram|ram_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X54_Y41_N7
\fd|Ram|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(11));

-- Location: LCCOMB_X54_Y41_N0
\fd|Ram|ram_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\ = \fd|ALU|final|selected[5]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|ALU|final|selected[5]~19_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X54_Y41_N1
\fd|Ram|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[12]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(12));

-- Location: FF_X54_Y41_N19
\fd|Ram|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[4]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X54_Y41_N28
\fd|Ram|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[9]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(41),
	combout => \fd|Ram|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X54_Y41_N29
\fd|Ram|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(9));

-- Location: LCCOMB_X54_Y41_N18
\fd|Ram|ram~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~77_combout\ = (\fd|Ram|ram_rtl_0_bypass\(11) & (\fd|Ram|ram_rtl_0_bypass\(12) & (\fd|Ram|ram_rtl_0_bypass\(10) $ (!\fd|Ram|ram_rtl_0_bypass\(9))))) # (!\fd|Ram|ram_rtl_0_bypass\(11) & (!\fd|Ram|ram_rtl_0_bypass\(12) & 
-- (\fd|Ram|ram_rtl_0_bypass\(10) $ (!\fd|Ram|ram_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(11),
	datab => \fd|Ram|ram_rtl_0_bypass\(12),
	datac => \fd|Ram|ram_rtl_0_bypass\(10),
	datad => \fd|Ram|ram_rtl_0_bypass\(9),
	combout => \fd|Ram|ram~77_combout\);

-- Location: LCCOMB_X54_Y41_N4
\fd|Ram|ram~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~79_combout\ = (\fd|Ram|ram~78_combout\ & (\fd|Ram|ram~75_combout\ & (\fd|Ram|ram~76_combout\ & \fd|Ram|ram~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~78_combout\,
	datab => \fd|Ram|ram~75_combout\,
	datac => \fd|Ram|ram~76_combout\,
	datad => \fd|Ram|ram~77_combout\,
	combout => \fd|Ram|ram~79_combout\);

-- Location: LCCOMB_X59_Y41_N24
\fd|Ram|ram_rtl_0_bypass[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[0]~feeder_combout\ = \fd|comb~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|comb~1_combout\,
	combout => \fd|Ram|ram_rtl_0_bypass[0]~feeder_combout\);

-- Location: FF_X59_Y41_N25
\fd|Ram|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(0));

-- Location: FF_X59_Y41_N11
\fd|Ram|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|ALU|final|selected[8]~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X60_Y41_N18
\fd|Ram|ram_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[17]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(45),
	combout => \fd|Ram|ram_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X60_Y41_N19
\fd|Ram|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X59_Y41_N10
\fd|Ram|ram~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~80_combout\ = (\fd|Ram|ram~79_combout\ & (\fd|Ram|ram_rtl_0_bypass\(0) & (\fd|Ram|ram_rtl_0_bypass\(18) $ (!\fd|Ram|ram_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~79_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(0),
	datac => \fd|Ram|ram_rtl_0_bypass\(18),
	datad => \fd|Ram|ram_rtl_0_bypass\(17),
	combout => \fd|Ram|ram~80_combout\);

-- Location: FF_X61_Y41_N13
\fd|Reg_EX_MEM|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(44),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(7));

-- Location: LCCOMB_X55_Y42_N16
\fd|MuxSaidaBankRegister|selected[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[18]~12_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(60),
	combout => \fd|MuxSaidaBankRegister|selected[18]~12_combout\);

-- Location: LCCOMB_X55_Y43_N24
\fd|ALU|adder|addsloop:17:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(91)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[17]~13_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(91) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[17]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:16:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[17]~13_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(91),
	combout => \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y43_N26
\fd|ALU|final|selected[18]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[18]~38_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[18]~12_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[18]~12_combout\,
	datad => \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[18]~38_combout\);

-- Location: FF_X57_Y35_N15
\fd|BankRegister|registrador[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][18]~q\);

-- Location: FF_X57_Y35_N13
\fd|BankRegister|registrador[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][18]~q\);

-- Location: LCCOMB_X57_Y35_N14
\fd|BankRegister|saidaA[18]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~275_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][18]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][18]~q\,
	datad => \fd|BankRegister|registrador[22][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~275_combout\);

-- Location: FF_X56_Y40_N29
\fd|BankRegister|registrador[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][18]~q\);

-- Location: FF_X55_Y40_N17
\fd|BankRegister|registrador[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][18]~q\);

-- Location: LCCOMB_X56_Y40_N28
\fd|BankRegister|saidaA[18]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~276_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[18]~275_combout\ & (\fd|BankRegister|registrador[30][18]~q\)) # (!\fd|BankRegister|saidaA[18]~275_combout\ & ((\fd|BankRegister|registrador[26][18]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[18]~275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[18]~275_combout\,
	datac => \fd|BankRegister|registrador[30][18]~q\,
	datad => \fd|BankRegister|registrador[26][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~276_combout\);

-- Location: FF_X58_Y41_N31
\fd|BankRegister|registrador[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][18]~q\);

-- Location: FF_X57_Y41_N25
\fd|BankRegister|registrador[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][18]~q\);

-- Location: LCCOMB_X58_Y41_N30
\fd|BankRegister|saidaA[18]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~277_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][18]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][18]~q\,
	datad => \fd|BankRegister|registrador[20][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~277_combout\);

-- Location: FF_X57_Y41_N11
\fd|BankRegister|registrador[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][18]~q\);

-- Location: FF_X58_Y41_N21
\fd|BankRegister|registrador[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][18]~q\);

-- Location: LCCOMB_X57_Y41_N10
\fd|BankRegister|saidaA[18]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~278_combout\ = (\fd|BankRegister|saidaA[18]~277_combout\ & (((\fd|BankRegister|registrador[28][18]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[18]~277_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[24][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[18]~277_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][18]~q\,
	datad => \fd|BankRegister|registrador[24][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~278_combout\);

-- Location: LCCOMB_X57_Y41_N28
\fd|BankRegister|saidaA[18]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~279_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[18]~276_combout\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|saidaA[18]~278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[18]~276_combout\,
	datad => \fd|BankRegister|saidaA[18]~278_combout\,
	combout => \fd|BankRegister|saidaA[18]~279_combout\);

-- Location: FF_X65_Y39_N27
\fd|BankRegister|registrador[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][18]~q\);

-- Location: FF_X65_Y39_N21
\fd|BankRegister|registrador[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][18]~q\);

-- Location: LCCOMB_X65_Y39_N20
\fd|BankRegister|saidaA[18]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~280_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[27][18]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[19][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[27][18]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][18]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[18]~280_combout\);

-- Location: FF_X60_Y37_N3
\fd|BankRegister|registrador[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][18]~q\);

-- Location: FF_X60_Y37_N25
\fd|BankRegister|registrador[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][18]~q\);

-- Location: LCCOMB_X60_Y37_N2
\fd|BankRegister|saidaA[18]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~281_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[18]~280_combout\ & (\fd|BankRegister|registrador[31][18]~q\)) # (!\fd|BankRegister|saidaA[18]~280_combout\ & ((\fd|BankRegister|registrador[23][18]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[18]~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[18]~280_combout\,
	datac => \fd|BankRegister|registrador[31][18]~q\,
	datad => \fd|BankRegister|registrador[23][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~281_combout\);

-- Location: FF_X59_Y37_N29
\fd|BankRegister|registrador[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][18]~q\);

-- Location: LCCOMB_X59_Y39_N2
\fd|BankRegister|saidaA[18]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~273_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][18]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[17][18]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[25][18]~q\,
	datac => \fd|BankRegister|registrador[17][18]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[18]~273_combout\);

-- Location: FF_X59_Y39_N1
\fd|BankRegister|registrador[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][18]~q\);

-- Location: FF_X58_Y39_N15
\fd|BankRegister|registrador[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][18]~q\);

-- Location: LCCOMB_X58_Y39_N14
\fd|BankRegister|saidaA[18]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~274_combout\ = (\fd|BankRegister|saidaA[18]~273_combout\ & (((\fd|BankRegister|registrador[29][18]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[18]~273_combout\ & (\fd|BankRegister|registrador[21][18]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[18]~273_combout\,
	datab => \fd|BankRegister|registrador[21][18]~q\,
	datac => \fd|BankRegister|registrador[29][18]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[18]~274_combout\);

-- Location: LCCOMB_X60_Y39_N6
\fd|BankRegister|saidaA[18]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~282_combout\ = (\fd|BankRegister|saidaA[18]~279_combout\ & ((\fd|BankRegister|saidaA[18]~281_combout\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[18]~279_combout\ & 
-- (((\fd|BankRegister|saidaA[18]~274_combout\ & \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[18]~279_combout\,
	datab => \fd|BankRegister|saidaA[18]~281_combout\,
	datac => \fd|BankRegister|saidaA[18]~274_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[18]~282_combout\);

-- Location: FF_X63_Y38_N17
\fd|BankRegister|registrador[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][18]~q\);

-- Location: FF_X62_Y38_N21
\fd|BankRegister|registrador[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][18]~q\);

-- Location: FF_X63_Y38_N19
\fd|BankRegister|registrador[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][18]~q\);

-- Location: FF_X62_Y38_N3
\fd|BankRegister|registrador[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][18]~q\);

-- Location: LCCOMB_X63_Y38_N18
\fd|BankRegister|saidaA[18]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~283_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[5][18]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][18]~q\,
	datad => \fd|BankRegister|registrador[5][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~283_combout\);

-- Location: LCCOMB_X62_Y38_N20
\fd|BankRegister|saidaA[18]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~284_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[18]~283_combout\ & ((\fd|BankRegister|registrador[7][18]~q\))) # (!\fd|BankRegister|saidaA[18]~283_combout\ & (\fd|BankRegister|registrador[6][18]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[18]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][18]~q\,
	datac => \fd|BankRegister|registrador[7][18]~q\,
	datad => \fd|BankRegister|saidaA[18]~283_combout\,
	combout => \fd|BankRegister|saidaA[18]~284_combout\);

-- Location: FF_X62_Y36_N29
\fd|BankRegister|registrador[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][18]~q\);

-- Location: FF_X61_Y36_N9
\fd|BankRegister|registrador[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][18]~q\);

-- Location: FF_X62_Y36_N31
\fd|BankRegister|registrador[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][18]~q\);

-- Location: FF_X63_Y36_N13
\fd|BankRegister|registrador[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][18]~q\);

-- Location: LCCOMB_X62_Y36_N30
\fd|BankRegister|saidaA[18]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~285_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[10][18]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][18]~q\,
	datad => \fd|BankRegister|registrador[10][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~285_combout\);

-- Location: LCCOMB_X61_Y36_N8
\fd|BankRegister|saidaA[18]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~286_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[18]~285_combout\ & ((\fd|BankRegister|registrador[11][18]~q\))) # (!\fd|BankRegister|saidaA[18]~285_combout\ & (\fd|BankRegister|registrador[9][18]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[18]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][18]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][18]~q\,
	datad => \fd|BankRegister|saidaA[18]~285_combout\,
	combout => \fd|BankRegister|saidaA[18]~286_combout\);

-- Location: FF_X60_Y33_N23
\fd|BankRegister|registrador[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][18]~q\);

-- Location: FF_X60_Y33_N17
\fd|BankRegister|registrador[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][18]~q\);

-- Location: FF_X61_Y32_N31
\fd|BankRegister|registrador[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][18]~q\);

-- Location: FF_X61_Y32_N29
\fd|BankRegister|registrador[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][18]~q\);

-- Location: LCCOMB_X61_Y32_N30
\fd|BankRegister|saidaA[18]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~287_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][18]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][18]~q\,
	datad => \fd|BankRegister|registrador[2][18]~q\,
	combout => \fd|BankRegister|saidaA[18]~287_combout\);

-- Location: LCCOMB_X60_Y33_N16
\fd|BankRegister|saidaA[18]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~288_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[18]~287_combout\ & ((\fd|BankRegister|registrador[3][18]~q\))) # (!\fd|BankRegister|saidaA[18]~287_combout\ & (\fd|BankRegister|registrador[1][18]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[18]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][18]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][18]~q\,
	datad => \fd|BankRegister|saidaA[18]~287_combout\,
	combout => \fd|BankRegister|saidaA[18]~288_combout\);

-- Location: LCCOMB_X60_Y35_N16
\fd|BankRegister|saidaA[18]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~289_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[18]~286_combout\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|saidaA[18]~288_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[18]~286_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[18]~288_combout\,
	combout => \fd|BankRegister|saidaA[18]~289_combout\);

-- Location: FF_X61_Y40_N13
\fd|BankRegister|registrador[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][18]~q\);

-- Location: FF_X66_Y39_N1
\fd|BankRegister|registrador[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][18]~q\);

-- Location: FF_X66_Y39_N27
\fd|BankRegister|registrador[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][18]~q\);

-- Location: LCCOMB_X66_Y39_N26
\fd|BankRegister|saidaA[18]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~290_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][18]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[12][18]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[13][18]~q\,
	datac => \fd|BankRegister|registrador[12][18]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[18]~290_combout\);

-- Location: FF_X61_Y40_N19
\fd|BankRegister|registrador[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][18]~q\);

-- Location: LCCOMB_X61_Y40_N18
\fd|BankRegister|saidaA[18]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~291_combout\ = (\fd|BankRegister|saidaA[18]~290_combout\ & ((\fd|BankRegister|registrador[15][18]~q\) # ((!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[18]~290_combout\ & (((\fd|BankRegister|registrador[14][18]~q\ 
-- & \fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][18]~q\,
	datab => \fd|BankRegister|saidaA[18]~290_combout\,
	datac => \fd|BankRegister|registrador[14][18]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[18]~291_combout\);

-- Location: LCCOMB_X61_Y40_N22
\fd|BankRegister|saidaA[18]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~292_combout\ = (\fd|BankRegister|saidaA[18]~289_combout\ & (((\fd|BankRegister|saidaA[18]~291_combout\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[18]~289_combout\ & (\fd|BankRegister|saidaA[18]~284_combout\ 
-- & ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[18]~284_combout\,
	datab => \fd|BankRegister|saidaA[18]~289_combout\,
	datac => \fd|BankRegister|saidaA[18]~291_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[18]~292_combout\);

-- Location: LCCOMB_X55_Y43_N0
\fd|BankRegister|saidaA[18]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[18]~293_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[18]~282_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[18]~292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[18]~282_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[18]~292_combout\,
	combout => \fd|BankRegister|saidaA[18]~293_combout\);

-- Location: FF_X55_Y43_N1
\fd|Reg_ID_EX|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[18]~293_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(92));

-- Location: LCCOMB_X55_Y43_N4
\fd|ALU|final|selected[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[18]~39_combout\ = (\fd|ALU|final|selected[18]~38_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(92)))))) # (!\fd|ALU|final|selected[18]~38_combout\ & (\fd|Reg_ID_EX|DOUT\(92) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[18]~38_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(92),
	combout => \fd|ALU|final|selected[18]~39_combout\);

-- Location: FF_X55_Y43_N5
\fd|Reg_EX_MEM|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[18]~39_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(55));

-- Location: FF_X55_Y43_N13
\fd|Reg_MEM_WB|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(55),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(23));

-- Location: LCCOMB_X54_Y43_N22
\fd|Ram|ram_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X54_Y43_N23
\fd|Ram|ram_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(56));

-- Location: FF_X54_Y43_N3
\fd|Ram|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(23),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~61_q\);

-- Location: LCCOMB_X54_Y43_N10
\fd|Ram|ram_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\);

-- Location: FF_X54_Y43_N11
\fd|Ram|ram_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(58));

-- Location: LCCOMB_X52_Y42_N4
\fd|MuxSaidaBankRegister|selected[20]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[20]~10_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(62),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[20]~10_combout\);

-- Location: LCCOMB_X55_Y43_N2
\fd|ALU|adder|addsloop:18:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(92) & ((\fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[18]~12_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(92) 
-- & (\fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[18]~12_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[18]~12_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(92),
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|ALU|adder|addsloop:17:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y44_N20
\fd|MuxSaidaBankRegister|selected[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[19]~11_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(41)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(61),
	datac => \fd|Reg_ID_EX|DOUT\(41),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[19]~11_combout\);

-- Location: FF_X56_Y40_N13
\fd|BankRegister|registrador[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][19]~q\);

-- Location: FF_X55_Y39_N9
\fd|BankRegister|registrador[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][19]~q\);

-- Location: FF_X55_Y39_N19
\fd|BankRegister|registrador[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][19]~q\);

-- Location: LCCOMB_X55_Y39_N18
\fd|BankRegister|saidaA[19]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~252_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[26][19]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[18][19]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][19]~q\,
	datac => \fd|BankRegister|registrador[18][19]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[19]~252_combout\);

-- Location: FF_X56_Y40_N15
\fd|BankRegister|registrador[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][19]~q\);

-- Location: LCCOMB_X56_Y40_N14
\fd|BankRegister|saidaA[19]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~253_combout\ = (\fd|BankRegister|saidaA[19]~252_combout\ & (((\fd|BankRegister|registrador[30][19]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[19]~252_combout\ & (\fd|BankRegister|registrador[22][19]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[22][19]~q\,
	datab => \fd|BankRegister|saidaA[19]~252_combout\,
	datac => \fd|BankRegister|registrador[30][19]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[19]~253_combout\);

-- Location: FF_X57_Y39_N15
\fd|BankRegister|registrador[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][19]~q\);

-- Location: FF_X57_Y39_N1
\fd|BankRegister|registrador[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][19]~q\);

-- Location: LCCOMB_X57_Y39_N0
\fd|BankRegister|saidaA[19]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~254_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[21][19]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[21][19]~q\,
	datac => \fd|BankRegister|registrador[17][19]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[19]~254_combout\);

-- Location: FF_X58_Y39_N19
\fd|BankRegister|registrador[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][19]~q\);

-- Location: FF_X58_Y39_N29
\fd|BankRegister|registrador[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][19]~q\);

-- Location: LCCOMB_X58_Y39_N28
\fd|BankRegister|saidaA[19]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~255_combout\ = (\fd|BankRegister|saidaA[19]~254_combout\ & (((\fd|BankRegister|registrador[29][19]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[19]~254_combout\ & (\fd|BankRegister|registrador[25][19]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~254_combout\,
	datab => \fd|BankRegister|registrador[25][19]~q\,
	datac => \fd|BankRegister|registrador[29][19]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[19]~255_combout\);

-- Location: FF_X58_Y40_N27
\fd|BankRegister|registrador[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][19]~q\);

-- Location: FF_X58_Y40_N1
\fd|BankRegister|registrador[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][19]~q\);

-- Location: LCCOMB_X58_Y40_N26
\fd|BankRegister|saidaA[19]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~256_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][19]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][19]~q\,
	datad => \fd|BankRegister|registrador[24][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~256_combout\);

-- Location: FF_X57_Y40_N23
\fd|BankRegister|registrador[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][19]~q\);

-- Location: FF_X57_Y40_N13
\fd|BankRegister|registrador[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][19]~q\);

-- Location: LCCOMB_X57_Y40_N22
\fd|BankRegister|saidaA[19]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~257_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[19]~256_combout\ & (\fd|BankRegister|registrador[28][19]~q\)) # (!\fd|BankRegister|saidaA[19]~256_combout\ & ((\fd|BankRegister|registrador[20][19]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[19]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[19]~256_combout\,
	datac => \fd|BankRegister|registrador[28][19]~q\,
	datad => \fd|BankRegister|registrador[20][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~257_combout\);

-- Location: LCCOMB_X56_Y40_N8
\fd|BankRegister|saidaA[19]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~258_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[19]~255_combout\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((!\fd|Rom|content~8_combout\ & 
-- \fd|BankRegister|saidaA[19]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~255_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[19]~257_combout\,
	combout => \fd|BankRegister|saidaA[19]~258_combout\);

-- Location: FF_X62_Y40_N21
\fd|BankRegister|registrador[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][19]~q\);

-- Location: FF_X62_Y40_N3
\fd|BankRegister|registrador[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][19]~q\);

-- Location: LCCOMB_X62_Y40_N20
\fd|BankRegister|saidaA[19]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~259_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][19]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][19]~q\,
	datad => \fd|BankRegister|registrador[23][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~259_combout\);

-- Location: FF_X63_Y40_N15
\fd|BankRegister|registrador[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][19]~q\);

-- Location: FF_X63_Y40_N21
\fd|BankRegister|registrador[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][19]~q\);

-- Location: LCCOMB_X63_Y40_N14
\fd|BankRegister|saidaA[19]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~260_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[19]~259_combout\ & (\fd|BankRegister|registrador[31][19]~q\)) # (!\fd|BankRegister|saidaA[19]~259_combout\ & ((\fd|BankRegister|registrador[27][19]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[19]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[19]~259_combout\,
	datac => \fd|BankRegister|registrador[31][19]~q\,
	datad => \fd|BankRegister|registrador[27][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~260_combout\);

-- Location: LCCOMB_X56_Y40_N10
\fd|BankRegister|saidaA[19]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~261_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[19]~258_combout\ & ((\fd|BankRegister|saidaA[19]~260_combout\))) # (!\fd|BankRegister|saidaA[19]~258_combout\ & 
-- (\fd|BankRegister|saidaA[19]~253_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[19]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~253_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[19]~258_combout\,
	datad => \fd|BankRegister|saidaA[19]~260_combout\,
	combout => \fd|BankRegister|saidaA[19]~261_combout\);

-- Location: FF_X62_Y38_N15
\fd|BankRegister|registrador[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][19]~q\);

-- Location: FF_X62_Y38_N25
\fd|BankRegister|registrador[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][19]~q\);

-- Location: FF_X69_Y38_N15
\fd|BankRegister|registrador[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][19]~q\);

-- Location: FF_X67_Y38_N25
\fd|BankRegister|registrador[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][19]~q\);

-- Location: LCCOMB_X69_Y38_N14
\fd|BankRegister|saidaA[19]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~264_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][19]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][19]~q\,
	datad => \fd|BankRegister|registrador[6][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~264_combout\);

-- Location: LCCOMB_X62_Y38_N24
\fd|BankRegister|saidaA[19]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~265_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[19]~264_combout\ & ((\fd|BankRegister|registrador[7][19]~q\))) # (!\fd|BankRegister|saidaA[19]~264_combout\ & (\fd|BankRegister|registrador[5][19]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[19]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][19]~q\,
	datac => \fd|BankRegister|registrador[7][19]~q\,
	datad => \fd|BankRegister|saidaA[19]~264_combout\,
	combout => \fd|BankRegister|saidaA[19]~265_combout\);

-- Location: FF_X61_Y35_N15
\fd|BankRegister|registrador[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][19]~q\);

-- Location: FF_X61_Y35_N29
\fd|BankRegister|registrador[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][19]~q\);

-- Location: LCCOMB_X61_Y35_N14
\fd|BankRegister|saidaA[19]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~266_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[1][19]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[0][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[0][19]~q\,
	datad => \fd|BankRegister|registrador[1][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~266_combout\);

-- Location: FF_X65_Y35_N3
\fd|BankRegister|registrador[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][19]~q\);

-- Location: FF_X65_Y35_N17
\fd|BankRegister|registrador[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][19]~q\);

-- Location: LCCOMB_X65_Y35_N2
\fd|BankRegister|saidaA[19]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~267_combout\ = (\fd|BankRegister|saidaA[19]~266_combout\ & (((\fd|BankRegister|registrador[3][19]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[19]~266_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~266_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][19]~q\,
	datad => \fd|BankRegister|registrador[2][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~267_combout\);

-- Location: LCCOMB_X65_Y38_N10
\fd|BankRegister|saidaA[19]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~268_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[19]~265_combout\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[19]~267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~265_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[19]~267_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[19]~268_combout\);

-- Location: FF_X65_Y36_N19
\fd|BankRegister|registrador[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][19]~q\);

-- Location: FF_X65_Y36_N17
\fd|BankRegister|registrador[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][19]~q\);

-- Location: LCCOMB_X65_Y36_N18
\fd|BankRegister|saidaA[19]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~262_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[9][19]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][19]~q\,
	datad => \fd|BankRegister|registrador[9][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~262_combout\);

-- Location: FF_X66_Y36_N31
\fd|BankRegister|registrador[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][19]~q\);

-- Location: FF_X66_Y36_N21
\fd|BankRegister|registrador[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][19]~q\);

-- Location: LCCOMB_X66_Y36_N30
\fd|BankRegister|saidaA[19]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~263_combout\ = (\fd|BankRegister|saidaA[19]~262_combout\ & (((\fd|BankRegister|registrador[11][19]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[19]~262_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[10][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~262_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][19]~q\,
	datad => \fd|BankRegister|registrador[10][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~263_combout\);

-- Location: FF_X72_Y38_N27
\fd|BankRegister|registrador[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][19]~q\);

-- Location: FF_X67_Y38_N27
\fd|BankRegister|registrador[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][19]~q\);

-- Location: LCCOMB_X72_Y38_N26
\fd|BankRegister|saidaA[19]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~269_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][19]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][19]~q\,
	datad => \fd|BankRegister|registrador[14][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~269_combout\);

-- Location: FF_X72_Y38_N9
\fd|BankRegister|registrador[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[19]~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][19]~q\);

-- Location: LCCOMB_X72_Y38_N8
\fd|BankRegister|saidaA[19]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~270_combout\ = (\fd|BankRegister|saidaA[19]~269_combout\ & (((\fd|BankRegister|registrador[15][19]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[19]~269_combout\ & (\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[13][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~269_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][19]~q\,
	datad => \fd|BankRegister|registrador[15][19]~q\,
	combout => \fd|BankRegister|saidaA[19]~270_combout\);

-- Location: LCCOMB_X68_Y38_N18
\fd|BankRegister|saidaA[19]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~271_combout\ = (\fd|BankRegister|saidaA[19]~268_combout\ & (((\fd|BankRegister|saidaA[19]~270_combout\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[19]~268_combout\ & (\fd|BankRegister|saidaA[19]~263_combout\ 
-- & (\fd|Rom|content~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~268_combout\,
	datab => \fd|BankRegister|saidaA[19]~263_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[19]~270_combout\,
	combout => \fd|BankRegister|saidaA[19]~271_combout\);

-- Location: LCCOMB_X56_Y42_N20
\fd|BankRegister|saidaA[19]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[19]~272_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[19]~261_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[19]~271_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[19]~261_combout\,
	datab => \fd|BankRegister|saidaA[19]~271_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[19]~272_combout\);

-- Location: FF_X56_Y42_N21
\fd|Reg_ID_EX|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[19]~272_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(93));

-- Location: LCCOMB_X55_Y44_N14
\fd|ALU|adder|addsloop:19:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(93)) # (\fd|MuxSaidaBankRegister|selected[19]~11_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(93) & (\fd|MuxSaidaBankRegister|selected[19]~11_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[19]~11_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(93),
	combout => \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X53_Y42_N10
\fd|ALU|final|selected[20]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[20]~56_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[20]~10_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[20]~10_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[20]~56_combout\);

-- Location: FF_X63_Y38_N5
\fd|BankRegister|registrador[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][20]~q\);

-- Location: FF_X62_Y38_N13
\fd|BankRegister|registrador[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][20]~q\);

-- Location: FF_X63_Y38_N23
\fd|BankRegister|registrador[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][20]~q\);

-- Location: FF_X62_Y38_N11
\fd|BankRegister|registrador[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][20]~q\);

-- Location: LCCOMB_X63_Y38_N22
\fd|BankRegister|saidaA[20]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~241_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[5][20]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[4][20]~q\,
	datad => \fd|BankRegister|registrador[5][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~241_combout\);

-- Location: LCCOMB_X62_Y38_N12
\fd|BankRegister|saidaA[20]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~242_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[20]~241_combout\ & ((\fd|BankRegister|registrador[7][20]~q\))) # (!\fd|BankRegister|saidaA[20]~241_combout\ & (\fd|BankRegister|registrador[6][20]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[20]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][20]~q\,
	datac => \fd|BankRegister|registrador[7][20]~q\,
	datad => \fd|BankRegister|saidaA[20]~241_combout\,
	combout => \fd|BankRegister|saidaA[20]~242_combout\);

-- Location: FF_X60_Y33_N11
\fd|BankRegister|registrador[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][20]~q\);

-- Location: FF_X61_Y33_N25
\fd|BankRegister|registrador[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][20]~q\);

-- Location: FF_X62_Y33_N5
\fd|BankRegister|registrador[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][20]~q\);

-- Location: LCCOMB_X61_Y33_N24
\fd|BankRegister|saidaA[20]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~245_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][20]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][20]~q\,
	datad => \fd|BankRegister|registrador[2][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~245_combout\);

-- Location: LCCOMB_X60_Y33_N12
\fd|BankRegister|saidaA[20]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~246_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[20]~245_combout\ & ((\fd|BankRegister|registrador[3][20]~q\))) # (!\fd|BankRegister|saidaA[20]~245_combout\ & (\fd|BankRegister|registrador[1][20]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[20]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][20]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][20]~q\,
	datad => \fd|BankRegister|saidaA[20]~245_combout\,
	combout => \fd|BankRegister|saidaA[20]~246_combout\);

-- Location: FF_X62_Y36_N3
\fd|BankRegister|registrador[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][20]~q\);

-- Location: FF_X63_Y39_N27
\fd|BankRegister|registrador[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][20]~q\);

-- Location: LCCOMB_X62_Y36_N2
\fd|BankRegister|saidaA[20]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~243_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[10][20]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][20]~q\,
	datad => \fd|BankRegister|registrador[10][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~243_combout\);

-- Location: FF_X63_Y36_N25
\fd|BankRegister|registrador[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][20]~q\);

-- Location: FF_X62_Y36_N25
\fd|BankRegister|registrador[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][20]~q\);

-- Location: LCCOMB_X63_Y36_N24
\fd|BankRegister|saidaA[20]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~244_combout\ = (\fd|BankRegister|saidaA[20]~243_combout\ & (((\fd|BankRegister|registrador[11][20]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[20]~243_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[9][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[20]~243_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][20]~q\,
	datad => \fd|BankRegister|registrador[9][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~244_combout\);

-- Location: LCCOMB_X63_Y36_N2
\fd|BankRegister|saidaA[20]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~247_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[20]~244_combout\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[20]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[20]~246_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[20]~244_combout\,
	combout => \fd|BankRegister|saidaA[20]~247_combout\);

-- Location: FF_X65_Y41_N9
\fd|BankRegister|registrador[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][20]~q\);

-- Location: FF_X66_Y38_N5
\fd|BankRegister|registrador[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][20]~q\);

-- Location: FF_X59_Y34_N5
\fd|BankRegister|registrador[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][20]~q\);

-- Location: FF_X59_Y34_N7
\fd|BankRegister|registrador[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][20]~q\);

-- Location: LCCOMB_X59_Y34_N6
\fd|BankRegister|saidaA[20]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~248_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[13][20]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[13][20]~q\,
	datac => \fd|BankRegister|registrador[12][20]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[20]~248_combout\);

-- Location: LCCOMB_X66_Y38_N4
\fd|BankRegister|saidaA[20]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~249_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[20]~248_combout\ & (\fd|BankRegister|registrador[15][20]~q\)) # (!\fd|BankRegister|saidaA[20]~248_combout\ & ((\fd|BankRegister|registrador[14][20]~q\))))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[20]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][20]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][20]~q\,
	datad => \fd|BankRegister|saidaA[20]~248_combout\,
	combout => \fd|BankRegister|saidaA[20]~249_combout\);

-- Location: LCCOMB_X63_Y37_N12
\fd|BankRegister|saidaA[20]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~250_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[20]~247_combout\ & ((\fd|BankRegister|saidaA[20]~249_combout\))) # (!\fd|BankRegister|saidaA[20]~247_combout\ & 
-- (\fd|BankRegister|saidaA[20]~242_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[20]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[20]~242_combout\,
	datac => \fd|BankRegister|saidaA[20]~247_combout\,
	datad => \fd|BankRegister|saidaA[20]~249_combout\,
	combout => \fd|BankRegister|saidaA[20]~250_combout\);

-- Location: FF_X65_Y39_N9
\fd|BankRegister|registrador[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][20]~q\);

-- Location: FF_X65_Y39_N7
\fd|BankRegister|registrador[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][20]~q\);

-- Location: LCCOMB_X65_Y39_N8
\fd|BankRegister|saidaA[20]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~238_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[27][20]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][20]~q\,
	datad => \fd|BankRegister|registrador[27][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~238_combout\);

-- Location: FF_X60_Y37_N23
\fd|BankRegister|registrador[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][20]~q\);

-- Location: FF_X60_Y37_N29
\fd|BankRegister|registrador[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][20]~q\);

-- Location: LCCOMB_X60_Y37_N22
\fd|BankRegister|saidaA[20]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~239_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[20]~238_combout\ & (\fd|BankRegister|registrador[31][20]~q\)) # (!\fd|BankRegister|saidaA[20]~238_combout\ & ((\fd|BankRegister|registrador[23][20]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[20]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[20]~238_combout\,
	datac => \fd|BankRegister|registrador[31][20]~q\,
	datad => \fd|BankRegister|registrador[23][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~239_combout\);

-- Location: FF_X59_Y39_N13
\fd|BankRegister|registrador[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][20]~q\);

-- Location: FF_X59_Y39_N23
\fd|BankRegister|registrador[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][20]~q\);

-- Location: FF_X58_Y39_N17
\fd|BankRegister|registrador[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][20]~q\);

-- Location: LCCOMB_X59_Y39_N22
\fd|BankRegister|saidaA[20]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~231_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][20]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][20]~q\,
	datad => \fd|BankRegister|registrador[25][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~231_combout\);

-- Location: FF_X60_Y39_N5
\fd|BankRegister|registrador[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][20]~q\);

-- Location: LCCOMB_X60_Y39_N4
\fd|BankRegister|saidaA[20]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~232_combout\ = (\fd|BankRegister|saidaA[20]~231_combout\ & (((\fd|BankRegister|registrador[29][20]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[20]~231_combout\ & (\fd|BankRegister|registrador[21][20]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[21][20]~q\,
	datab => \fd|BankRegister|saidaA[20]~231_combout\,
	datac => \fd|BankRegister|registrador[29][20]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[20]~232_combout\);

-- Location: FF_X57_Y35_N27
\fd|BankRegister|registrador[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][20]~q\);

-- Location: FF_X57_Y35_N17
\fd|BankRegister|registrador[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][20]~q\);

-- Location: LCCOMB_X57_Y35_N26
\fd|BankRegister|saidaA[20]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~233_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][20]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][20]~q\,
	datad => \fd|BankRegister|registrador[22][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~233_combout\);

-- Location: FF_X59_Y32_N15
\fd|BankRegister|registrador[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][20]~q\);

-- Location: FF_X59_Y32_N29
\fd|BankRegister|registrador[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][20]~q\);

-- Location: LCCOMB_X59_Y32_N14
\fd|BankRegister|saidaA[20]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~234_combout\ = (\fd|BankRegister|saidaA[20]~233_combout\ & (((\fd|BankRegister|registrador[30][20]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[20]~233_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[20]~233_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][20]~q\,
	datad => \fd|BankRegister|registrador[26][20]~q\,
	combout => \fd|BankRegister|saidaA[20]~234_combout\);

-- Location: FF_X58_Y40_N31
\fd|BankRegister|registrador[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][20]~q\);

-- Location: FF_X57_Y38_N27
\fd|BankRegister|registrador[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][20]~q\);

-- Location: FF_X57_Y38_N29
\fd|BankRegister|registrador[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][20]~q\);

-- Location: LCCOMB_X57_Y38_N28
\fd|BankRegister|saidaA[20]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~235_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][20]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][20]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[20][20]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[16][20]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[20]~235_combout\);

-- Location: FF_X58_Y42_N21
\fd|BankRegister|registrador[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][20]~q\);

-- Location: LCCOMB_X58_Y42_N20
\fd|BankRegister|saidaA[20]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~236_combout\ = (\fd|BankRegister|saidaA[20]~235_combout\ & (((\fd|BankRegister|registrador[28][20]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[20]~235_combout\ & (\fd|BankRegister|registrador[24][20]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][20]~q\,
	datab => \fd|BankRegister|saidaA[20]~235_combout\,
	datac => \fd|BankRegister|registrador[28][20]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[20]~236_combout\);

-- Location: LCCOMB_X58_Y42_N30
\fd|BankRegister|saidaA[20]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~237_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[20]~234_combout\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|saidaA[20]~236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[20]~234_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[20]~236_combout\,
	combout => \fd|BankRegister|saidaA[20]~237_combout\);

-- Location: LCCOMB_X55_Y41_N6
\fd|BankRegister|saidaA[20]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~240_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[20]~237_combout\ & (\fd|BankRegister|saidaA[20]~239_combout\)) # (!\fd|BankRegister|saidaA[20]~237_combout\ & 
-- ((\fd|BankRegister|saidaA[20]~232_combout\))))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[20]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[20]~239_combout\,
	datab => \fd|BankRegister|saidaA[20]~232_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[20]~237_combout\,
	combout => \fd|BankRegister|saidaA[20]~240_combout\);

-- Location: LCCOMB_X55_Y41_N10
\fd|BankRegister|saidaA[20]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[20]~251_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[20]~240_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[20]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[20]~250_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[20]~240_combout\,
	combout => \fd|BankRegister|saidaA[20]~251_combout\);

-- Location: FF_X55_Y41_N11
\fd|Reg_ID_EX|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[20]~251_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(94));

-- Location: LCCOMB_X53_Y42_N28
\fd|ALU|final|selected[20]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[20]~57_combout\ = (\fd|ALU|final|selected[20]~56_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(94)))))) # (!\fd|ALU|final|selected[20]~56_combout\ & (\fd|Reg_ID_EX|DOUT\(94) & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[20]~56_combout\,
	datab => \fd|UCalu|output[0]~3_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(94),
	combout => \fd|ALU|final|selected[20]~57_combout\);

-- Location: FF_X53_Y42_N29
\fd|Reg_EX_MEM|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[20]~57_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(57));

-- Location: FF_X54_Y42_N17
\fd|Reg_MEM_WB|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(57),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(25));

-- Location: LCCOMB_X54_Y42_N24
\fd|Ram|ram_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X54_Y42_N25
\fd|Ram|ram_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(60));

-- Location: FF_X53_Y42_N25
\fd|Ram|ram_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(59));

-- Location: FF_X63_Y36_N9
\fd|BankRegister|registrador[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][21]~q\);

-- Location: FF_X63_Y36_N27
\fd|BankRegister|registrador[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][21]~q\);

-- Location: FF_X65_Y36_N7
\fd|BankRegister|registrador[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][21]~q\);

-- Location: FF_X65_Y36_N13
\fd|BankRegister|registrador[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][21]~q\);

-- Location: LCCOMB_X65_Y36_N6
\fd|BankRegister|saidaA[21]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~220_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\) # ((\fd|BankRegister|registrador[9][21]~q\)))) # (!\fd|Rom|content~7_combout\ & (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][21]~q\,
	datad => \fd|BankRegister|registrador[9][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~220_combout\);

-- Location: LCCOMB_X63_Y36_N26
\fd|BankRegister|saidaA[21]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~221_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[21]~220_combout\ & ((\fd|BankRegister|registrador[11][21]~q\))) # (!\fd|BankRegister|saidaA[21]~220_combout\ & (\fd|BankRegister|registrador[10][21]~q\)))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[21]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[10][21]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][21]~q\,
	datad => \fd|BankRegister|saidaA[21]~220_combout\,
	combout => \fd|BankRegister|saidaA[21]~221_combout\);

-- Location: FF_X55_Y37_N15
\fd|BankRegister|registrador[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][21]~q\);

-- Location: FF_X60_Y36_N25
\fd|BankRegister|registrador[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][21]~q\);

-- Location: FF_X60_Y36_N19
\fd|BankRegister|registrador[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][21]~q\);

-- Location: FF_X67_Y36_N17
\fd|BankRegister|registrador[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][21]~q\);

-- Location: LCCOMB_X60_Y36_N18
\fd|BankRegister|saidaA[21]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~227_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][21]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][21]~q\,
	datad => \fd|BankRegister|registrador[14][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~227_combout\);

-- Location: LCCOMB_X60_Y36_N24
\fd|BankRegister|saidaA[21]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~228_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[21]~227_combout\ & (\fd|BankRegister|registrador[15][21]~q\)) # (!\fd|BankRegister|saidaA[21]~227_combout\ & ((\fd|BankRegister|registrador[13][21]~q\))))) 
-- # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[21]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][21]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][21]~q\,
	datad => \fd|BankRegister|saidaA[21]~227_combout\,
	combout => \fd|BankRegister|saidaA[21]~228_combout\);

-- Location: FF_X66_Y35_N11
\fd|BankRegister|registrador[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][21]~q\);

-- Location: FF_X66_Y35_N17
\fd|BankRegister|registrador[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][21]~q\);

-- Location: LCCOMB_X66_Y35_N10
\fd|BankRegister|saidaA[21]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~224_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][21]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][21]~q\,
	datad => \fd|BankRegister|registrador[1][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~224_combout\);

-- Location: FF_X65_Y35_N23
\fd|BankRegister|registrador[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][21]~q\);

-- Location: FF_X65_Y35_N29
\fd|BankRegister|registrador[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][21]~q\);

-- Location: LCCOMB_X65_Y35_N22
\fd|BankRegister|saidaA[21]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~225_combout\ = (\fd|BankRegister|saidaA[21]~224_combout\ & (((\fd|BankRegister|registrador[3][21]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[21]~224_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[2][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[21]~224_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][21]~q\,
	datad => \fd|BankRegister|registrador[2][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~225_combout\);

-- Location: FF_X65_Y34_N27
\fd|BankRegister|registrador[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][21]~q\);

-- Location: FF_X69_Y38_N13
\fd|BankRegister|registrador[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][21]~q\);

-- Location: FF_X67_Y38_N15
\fd|BankRegister|registrador[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][21]~q\);

-- Location: LCCOMB_X69_Y38_N12
\fd|BankRegister|saidaA[21]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~222_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][21]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][21]~q\,
	datad => \fd|BankRegister|registrador[6][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~222_combout\);

-- Location: FF_X65_Y34_N29
\fd|BankRegister|registrador[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][21]~q\);

-- Location: LCCOMB_X65_Y34_N28
\fd|BankRegister|saidaA[21]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~223_combout\ = (\fd|BankRegister|saidaA[21]~222_combout\ & (((\fd|BankRegister|registrador[7][21]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[21]~222_combout\ & (\fd|BankRegister|registrador[5][21]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][21]~q\,
	datab => \fd|BankRegister|saidaA[21]~222_combout\,
	datac => \fd|BankRegister|registrador[7][21]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[21]~223_combout\);

-- Location: LCCOMB_X63_Y36_N20
\fd|BankRegister|saidaA[21]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~226_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[21]~223_combout\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[21]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[21]~225_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[21]~223_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[21]~226_combout\);

-- Location: LCCOMB_X63_Y36_N22
\fd|BankRegister|saidaA[21]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~229_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[21]~226_combout\ & ((\fd|BankRegister|saidaA[21]~228_combout\))) # (!\fd|BankRegister|saidaA[21]~226_combout\ & 
-- (\fd|BankRegister|saidaA[21]~221_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[21]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[21]~221_combout\,
	datab => \fd|BankRegister|saidaA[21]~228_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[21]~226_combout\,
	combout => \fd|BankRegister|saidaA[21]~229_combout\);

-- Location: FF_X63_Y40_N25
\fd|BankRegister|registrador[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][21]~q\);

-- Location: FF_X63_Y40_N3
\fd|BankRegister|registrador[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][21]~q\);

-- Location: FF_X62_Y40_N15
\fd|BankRegister|registrador[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][21]~q\);

-- Location: FF_X62_Y40_N9
\fd|BankRegister|registrador[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][21]~q\);

-- Location: LCCOMB_X62_Y40_N8
\fd|BankRegister|saidaA[21]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~217_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[23][21]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[19][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[23][21]~q\,
	datac => \fd|BankRegister|registrador[19][21]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[21]~217_combout\);

-- Location: LCCOMB_X63_Y40_N2
\fd|BankRegister|saidaA[21]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~218_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[21]~217_combout\ & ((\fd|BankRegister|registrador[31][21]~q\))) # (!\fd|BankRegister|saidaA[21]~217_combout\ & (\fd|BankRegister|registrador[27][21]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[21]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][21]~q\,
	datac => \fd|BankRegister|registrador[31][21]~q\,
	datad => \fd|BankRegister|saidaA[21]~217_combout\,
	combout => \fd|BankRegister|saidaA[21]~218_combout\);

-- Location: FF_X56_Y40_N31
\fd|BankRegister|registrador[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][21]~q\);

-- Location: FF_X55_Y39_N5
\fd|BankRegister|registrador[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][21]~q\);

-- Location: FF_X55_Y39_N23
\fd|BankRegister|registrador[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][21]~q\);

-- Location: LCCOMB_X55_Y39_N22
\fd|BankRegister|saidaA[21]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~210_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[26][21]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[18][21]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][21]~q\,
	datac => \fd|BankRegister|registrador[18][21]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[21]~210_combout\);

-- Location: FF_X56_Y40_N1
\fd|BankRegister|registrador[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][21]~q\);

-- Location: LCCOMB_X56_Y40_N0
\fd|BankRegister|saidaA[21]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~211_combout\ = (\fd|BankRegister|saidaA[21]~210_combout\ & (((\fd|BankRegister|registrador[30][21]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[21]~210_combout\ & (\fd|BankRegister|registrador[22][21]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[22][21]~q\,
	datab => \fd|BankRegister|saidaA[21]~210_combout\,
	datac => \fd|BankRegister|registrador[30][21]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[21]~211_combout\);

-- Location: FF_X57_Y39_N3
\fd|BankRegister|registrador[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][21]~q\);

-- Location: FF_X57_Y39_N29
\fd|BankRegister|registrador[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][21]~q\);

-- Location: LCCOMB_X57_Y39_N28
\fd|BankRegister|saidaA[21]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~212_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[21][21]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[21][21]~q\,
	datac => \fd|BankRegister|registrador[17][21]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[21]~212_combout\);

-- Location: FF_X58_Y39_N5
\fd|BankRegister|registrador[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][21]~q\);

-- Location: LCCOMB_X58_Y39_N22
\fd|BankRegister|saidaA[21]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~213_combout\ = (\fd|BankRegister|saidaA[21]~212_combout\ & (((\fd|BankRegister|registrador[29][21]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[21]~212_combout\ & (\fd|BankRegister|registrador[25][21]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[21]~212_combout\,
	datab => \fd|BankRegister|registrador[25][21]~q\,
	datac => \fd|BankRegister|registrador[29][21]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[21]~213_combout\);

-- Location: FF_X58_Y40_N11
\fd|BankRegister|registrador[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][21]~q\);

-- Location: FF_X58_Y40_N17
\fd|BankRegister|registrador[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][21]~q\);

-- Location: LCCOMB_X58_Y40_N10
\fd|BankRegister|saidaA[21]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~214_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][21]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][21]~q\,
	datad => \fd|BankRegister|registrador[24][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~214_combout\);

-- Location: FF_X57_Y40_N17
\fd|BankRegister|registrador[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][21]~q\);

-- Location: FF_X57_Y40_N15
\fd|BankRegister|registrador[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][21]~q\);

-- Location: LCCOMB_X57_Y40_N16
\fd|BankRegister|saidaA[21]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~215_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[21]~214_combout\ & (\fd|BankRegister|registrador[28][21]~q\)) # (!\fd|BankRegister|saidaA[21]~214_combout\ & ((\fd|BankRegister|registrador[20][21]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[21]~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[21]~214_combout\,
	datac => \fd|BankRegister|registrador[28][21]~q\,
	datad => \fd|BankRegister|registrador[20][21]~q\,
	combout => \fd|BankRegister|saidaA[21]~215_combout\);

-- Location: LCCOMB_X57_Y40_N26
\fd|BankRegister|saidaA[21]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~216_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[21]~213_combout\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((!\fd|Rom|content~8_combout\ & 
-- \fd|BankRegister|saidaA[21]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[21]~213_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[21]~215_combout\,
	combout => \fd|BankRegister|saidaA[21]~216_combout\);

-- Location: LCCOMB_X56_Y40_N26
\fd|BankRegister|saidaA[21]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~219_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[21]~216_combout\ & (\fd|BankRegister|saidaA[21]~218_combout\)) # (!\fd|BankRegister|saidaA[21]~216_combout\ & 
-- ((\fd|BankRegister|saidaA[21]~211_combout\))))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[21]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[21]~218_combout\,
	datab => \fd|BankRegister|saidaA[21]~211_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[21]~216_combout\,
	combout => \fd|BankRegister|saidaA[21]~219_combout\);

-- Location: LCCOMB_X53_Y40_N10
\fd|BankRegister|saidaA[21]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[21]~230_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[21]~219_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[21]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal0~3_combout\,
	datab => \fd|Rom|content~9_combout\,
	datac => \fd|BankRegister|saidaA[21]~229_combout\,
	datad => \fd|BankRegister|saidaA[21]~219_combout\,
	combout => \fd|BankRegister|saidaA[21]~230_combout\);

-- Location: FF_X53_Y40_N11
\fd|Reg_ID_EX|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[21]~230_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(95));

-- Location: LCCOMB_X53_Y42_N6
\fd|ALU|adder|addsloop:20:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(94) & ((\fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[20]~10_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(94) 
-- & (\fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[20]~10_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(94),
	datab => \fd|MuxSaidaBankRegister|selected[20]~10_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|ALU|adder|addsloop:19:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X52_Y42_N20
\fd|MuxSaidaBankRegister|selected[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[21]~9_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(138),
	datac => \fd|Reg_ID_EX|DOUT\(41),
	datad => \fd|Reg_ID_EX|DOUT\(63),
	combout => \fd|MuxSaidaBankRegister|selected[21]~9_combout\);

-- Location: LCCOMB_X53_Y42_N20
\fd|ALU|final|selected[21]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[21]~54_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[21]~9_combout\ $ (((\fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[21]~9_combout\,
	combout => \fd|ALU|final|selected[21]~54_combout\);

-- Location: LCCOMB_X53_Y42_N14
\fd|ALU|final|selected[21]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[21]~55_combout\ = (\fd|Reg_ID_EX|DOUT\(95) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|ALU|final|selected[21]~54_combout\) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(95) & (\fd|ALU|final|selected[21]~54_combout\ & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(95),
	datab => \fd|ALU|final|selected[21]~54_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[21]~55_combout\);

-- Location: FF_X53_Y42_N15
\fd|Reg_EX_MEM|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[21]~55_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(58));

-- Location: FF_X53_Y42_N9
\fd|Reg_MEM_WB|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(58),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(26));

-- Location: LCCOMB_X52_Y39_N16
\fd|Ram|ram_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X52_Y39_N17
\fd|Ram|ram_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(62));

-- Location: LCCOMB_X53_Y42_N26
\fd|ALU|adder|addsloop:21:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(95) & ((\fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[21]~9_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(95) & 
-- (\fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[21]~9_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(95),
	datab => \fd|MuxSaidaBankRegister|selected[21]~9_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|ALU|adder|addsloop:20:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X55_Y42_N18
\fd|MuxSaidaBankRegister|selected[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[22]~8_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(138),
	datab => \fd|Reg_ID_EX|DOUT\(41),
	datad => \fd|Reg_ID_EX|DOUT\(64),
	combout => \fd|MuxSaidaBankRegister|selected[22]~8_combout\);

-- Location: LCCOMB_X53_Y42_N12
\fd|ALU|final|selected[22]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[22]~58_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[22]~8_combout\ $ (((\fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[22]~8_combout\,
	combout => \fd|ALU|final|selected[22]~58_combout\);

-- Location: FF_X59_Y39_N9
\fd|BankRegister|registrador[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][22]~q\);

-- Location: FF_X60_Y39_N13
\fd|BankRegister|registrador[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][22]~q\);

-- Location: FF_X59_Y39_N19
\fd|BankRegister|registrador[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][22]~q\);

-- Location: FF_X59_Y37_N11
\fd|BankRegister|registrador[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][22]~q\);

-- Location: LCCOMB_X59_Y39_N18
\fd|BankRegister|saidaA[22]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~189_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][22]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][22]~q\,
	datad => \fd|BankRegister|registrador[25][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~189_combout\);

-- Location: LCCOMB_X60_Y39_N12
\fd|BankRegister|saidaA[22]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~190_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[22]~189_combout\ & ((\fd|BankRegister|registrador[29][22]~q\))) # (!\fd|BankRegister|saidaA[22]~189_combout\ & (\fd|BankRegister|registrador[21][22]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[22]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[21][22]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[29][22]~q\,
	datad => \fd|BankRegister|saidaA[22]~189_combout\,
	combout => \fd|BankRegister|saidaA[22]~190_combout\);

-- Location: FF_X59_Y38_N9
\fd|BankRegister|registrador[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][22]~q\);

-- Location: FF_X59_Y38_N3
\fd|BankRegister|registrador[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][22]~q\);

-- Location: LCCOMB_X59_Y38_N2
\fd|BankRegister|saidaA[22]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~193_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][22]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][22]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][22]~q\,
	datac => \fd|BankRegister|registrador[16][22]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[22]~193_combout\);

-- Location: FF_X58_Y41_N19
\fd|BankRegister|registrador[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][22]~q\);

-- Location: FF_X59_Y41_N5
\fd|BankRegister|registrador[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][22]~q\);

-- Location: LCCOMB_X59_Y41_N4
\fd|BankRegister|saidaA[22]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~194_combout\ = (\fd|BankRegister|saidaA[22]~193_combout\ & (((\fd|BankRegister|registrador[28][22]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[22]~193_combout\ & (\fd|BankRegister|registrador[24][22]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~193_combout\,
	datab => \fd|BankRegister|registrador[24][22]~q\,
	datac => \fd|BankRegister|registrador[28][22]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[22]~194_combout\);

-- Location: FF_X57_Y35_N31
\fd|BankRegister|registrador[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][22]~q\);

-- Location: FF_X57_Y35_N21
\fd|BankRegister|registrador[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][22]~q\);

-- Location: LCCOMB_X57_Y35_N30
\fd|BankRegister|saidaA[22]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~191_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][22]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][22]~q\,
	datad => \fd|BankRegister|registrador[22][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~191_combout\);

-- Location: FF_X59_Y32_N27
\fd|BankRegister|registrador[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][22]~q\);

-- Location: FF_X59_Y32_N1
\fd|BankRegister|registrador[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][22]~q\);

-- Location: LCCOMB_X59_Y32_N26
\fd|BankRegister|saidaA[22]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~192_combout\ = (\fd|BankRegister|saidaA[22]~191_combout\ & (((\fd|BankRegister|registrador[30][22]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[22]~191_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~191_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][22]~q\,
	datad => \fd|BankRegister|registrador[26][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~192_combout\);

-- Location: LCCOMB_X60_Y39_N24
\fd|BankRegister|saidaA[22]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~195_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[22]~192_combout\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|saidaA[22]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~194_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[22]~192_combout\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[22]~195_combout\);

-- Location: FF_X60_Y41_N29
\fd|BankRegister|registrador[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][22]~q\);

-- Location: FF_X60_Y39_N15
\fd|BankRegister|registrador[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][22]~q\);

-- Location: FF_X65_Y39_N29
\fd|BankRegister|registrador[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][22]~q\);

-- Location: FF_X65_Y39_N11
\fd|BankRegister|registrador[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][22]~q\);

-- Location: LCCOMB_X65_Y39_N28
\fd|BankRegister|saidaA[22]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~196_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[27][22]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][22]~q\,
	datad => \fd|BankRegister|registrador[27][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~196_combout\);

-- Location: LCCOMB_X60_Y39_N14
\fd|BankRegister|saidaA[22]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~197_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[22]~196_combout\ & ((\fd|BankRegister|registrador[31][22]~q\))) # (!\fd|BankRegister|saidaA[22]~196_combout\ & (\fd|BankRegister|registrador[23][22]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[22]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][22]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[31][22]~q\,
	datad => \fd|BankRegister|saidaA[22]~196_combout\,
	combout => \fd|BankRegister|saidaA[22]~197_combout\);

-- Location: LCCOMB_X60_Y39_N18
\fd|BankRegister|saidaA[22]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~198_combout\ = (\fd|BankRegister|saidaA[22]~195_combout\ & (((\fd|BankRegister|saidaA[22]~197_combout\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[22]~195_combout\ & (\fd|BankRegister|saidaA[22]~190_combout\ 
-- & ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~190_combout\,
	datab => \fd|BankRegister|saidaA[22]~195_combout\,
	datac => \fd|BankRegister|saidaA[22]~197_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[22]~198_combout\);

-- Location: FF_X62_Y36_N21
\fd|BankRegister|registrador[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][22]~q\);

-- Location: FF_X66_Y36_N3
\fd|BankRegister|registrador[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][22]~q\);

-- Location: FF_X62_Y36_N7
\fd|BankRegister|registrador[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][22]~q\);

-- Location: FF_X66_Y36_N25
\fd|BankRegister|registrador[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][22]~q\);

-- Location: LCCOMB_X62_Y36_N6
\fd|BankRegister|saidaA[22]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~201_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[10][22]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][22]~q\,
	datad => \fd|BankRegister|registrador[10][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~201_combout\);

-- Location: LCCOMB_X66_Y36_N2
\fd|BankRegister|saidaA[22]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~202_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[22]~201_combout\ & ((\fd|BankRegister|registrador[11][22]~q\))) # (!\fd|BankRegister|saidaA[22]~201_combout\ & (\fd|BankRegister|registrador[9][22]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[22]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][22]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][22]~q\,
	datad => \fd|BankRegister|saidaA[22]~201_combout\,
	combout => \fd|BankRegister|saidaA[22]~202_combout\);

-- Location: FF_X61_Y32_N11
\fd|BankRegister|registrador[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][22]~q\);

-- Location: FF_X61_Y32_N25
\fd|BankRegister|registrador[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][22]~q\);

-- Location: LCCOMB_X61_Y32_N10
\fd|BankRegister|saidaA[22]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~203_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][22]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][22]~q\,
	datad => \fd|BankRegister|registrador[2][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~203_combout\);

-- Location: FF_X62_Y34_N19
\fd|BankRegister|registrador[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][22]~q\);

-- Location: FF_X62_Y34_N17
\fd|BankRegister|registrador[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][22]~q\);

-- Location: LCCOMB_X62_Y34_N18
\fd|BankRegister|saidaA[22]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~204_combout\ = (\fd|BankRegister|saidaA[22]~203_combout\ & (((\fd|BankRegister|registrador[3][22]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[22]~203_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[1][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~203_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][22]~q\,
	datad => \fd|BankRegister|registrador[1][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~204_combout\);

-- Location: LCCOMB_X59_Y36_N12
\fd|BankRegister|saidaA[22]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~205_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[22]~202_combout\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[22]~204_combout\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~202_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[22]~204_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[22]~205_combout\);

-- Location: LCCOMB_X63_Y41_N8
\fd|BankRegister|registrador[15][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][22]~feeder_combout\ = \fd|MuxRegRam|selected[22]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[22]~13_combout\,
	combout => \fd|BankRegister|registrador[15][22]~feeder_combout\);

-- Location: FF_X63_Y41_N9
\fd|BankRegister|registrador[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][22]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][22]~q\);

-- Location: FF_X66_Y41_N15
\fd|BankRegister|registrador[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][22]~q\);

-- Location: FF_X66_Y41_N29
\fd|BankRegister|registrador[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][22]~q\);

-- Location: LCCOMB_X66_Y41_N14
\fd|BankRegister|saidaA[22]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~206_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][22]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][22]~q\,
	datad => \fd|BankRegister|registrador[13][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~206_combout\);

-- Location: FF_X69_Y38_N9
\fd|BankRegister|registrador[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][22]~q\);

-- Location: LCCOMB_X69_Y38_N8
\fd|BankRegister|saidaA[22]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~207_combout\ = (\fd|BankRegister|saidaA[22]~206_combout\ & ((\fd|BankRegister|registrador[15][22]~q\) # ((!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[22]~206_combout\ & (((\fd|BankRegister|registrador[14][22]~q\ 
-- & \fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][22]~q\,
	datab => \fd|BankRegister|saidaA[22]~206_combout\,
	datac => \fd|BankRegister|registrador[14][22]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[22]~207_combout\);

-- Location: FF_X63_Y38_N25
\fd|BankRegister|registrador[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][22]~q\);

-- Location: FF_X69_Y38_N23
\fd|BankRegister|registrador[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][22]~q\);

-- Location: FF_X66_Y38_N27
\fd|BankRegister|registrador[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][22]~q\);

-- Location: LCCOMB_X69_Y38_N22
\fd|BankRegister|saidaA[22]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~199_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][22]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][22]~q\,
	datad => \fd|BankRegister|registrador[5][22]~q\,
	combout => \fd|BankRegister|saidaA[22]~199_combout\);

-- Location: LCCOMB_X62_Y38_N8
\fd|BankRegister|saidaA[22]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~200_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[22]~199_combout\ & ((\fd|BankRegister|registrador[7][22]~q\))) # (!\fd|BankRegister|saidaA[22]~199_combout\ & (\fd|BankRegister|registrador[6][22]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[22]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][22]~q\,
	datac => \fd|BankRegister|registrador[7][22]~q\,
	datad => \fd|BankRegister|saidaA[22]~199_combout\,
	combout => \fd|BankRegister|saidaA[22]~200_combout\);

-- Location: LCCOMB_X59_Y36_N22
\fd|BankRegister|saidaA[22]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~208_combout\ = (\fd|BankRegister|saidaA[22]~205_combout\ & (((\fd|BankRegister|saidaA[22]~207_combout\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[22]~205_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[22]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~205_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[22]~207_combout\,
	datad => \fd|BankRegister|saidaA[22]~200_combout\,
	combout => \fd|BankRegister|saidaA[22]~208_combout\);

-- Location: LCCOMB_X52_Y40_N30
\fd|BankRegister|saidaA[22]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[22]~209_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[22]~198_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[22]~208_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[22]~198_combout\,
	datab => \fd|BankRegister|saidaA[22]~208_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[22]~209_combout\);

-- Location: FF_X52_Y40_N31
\fd|Reg_ID_EX|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[22]~209_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(96));

-- Location: LCCOMB_X53_Y42_N30
\fd|ALU|final|selected[22]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[22]~59_combout\ = (\fd|ALU|final|selected[22]~58_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(96)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[22]~58_combout\ & (\fd|Reg_ID_EX|DOUT\(96) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[22]~58_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(96),
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[22]~59_combout\);

-- Location: FF_X53_Y42_N31
\fd|Reg_EX_MEM|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[22]~59_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(59));

-- Location: FF_X53_Y42_N3
\fd|Reg_MEM_WB|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(59),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(27));

-- Location: LCCOMB_X52_Y40_N20
\fd|MuxSaidaBankRegister|selected[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[23]~7_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(65),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[23]~7_combout\);

-- Location: LCCOMB_X53_Y42_N4
\fd|ALU|adder|addsloop:22:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(96)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[22]~8_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(96) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[22]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:21:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(96),
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[22]~8_combout\,
	combout => \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X50_Y40_N30
\fd|ALU|final|selected[23]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[23]~50_combout\ = \fd|MuxSaidaBankRegister|selected[23]~7_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[23]~7_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[23]~50_combout\);

-- Location: FF_X60_Y36_N7
\fd|BankRegister|registrador[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][23]~q\);

-- Location: FF_X62_Y37_N3
\fd|BankRegister|registrador[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][23]~q\);

-- Location: LCCOMB_X60_Y36_N6
\fd|BankRegister|saidaA[23]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~185_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][23]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][23]~q\,
	datad => \fd|BankRegister|registrador[14][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~185_combout\);

-- Location: LCCOMB_X56_Y41_N28
\fd|BankRegister|registrador[15][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][23]~feeder_combout\ = \fd|MuxRegRam|selected[23]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[23]~12_combout\,
	combout => \fd|BankRegister|registrador[15][23]~feeder_combout\);

-- Location: FF_X56_Y41_N29
\fd|BankRegister|registrador[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][23]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][23]~q\);

-- Location: FF_X60_Y36_N29
\fd|BankRegister|registrador[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][23]~q\);

-- Location: LCCOMB_X60_Y36_N28
\fd|BankRegister|saidaA[23]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~186_combout\ = (\fd|BankRegister|saidaA[23]~185_combout\ & ((\fd|BankRegister|registrador[15][23]~q\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[23]~185_combout\ & (((\fd|BankRegister|registrador[13][23]~q\ 
-- & \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~185_combout\,
	datab => \fd|BankRegister|registrador[15][23]~q\,
	datac => \fd|BankRegister|registrador[13][23]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[23]~186_combout\);

-- Location: FF_X66_Y35_N15
\fd|BankRegister|registrador[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][23]~q\);

-- Location: FF_X66_Y35_N29
\fd|BankRegister|registrador[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][23]~q\);

-- Location: LCCOMB_X66_Y35_N14
\fd|BankRegister|saidaA[23]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~182_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][23]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][23]~q\,
	datad => \fd|BankRegister|registrador[1][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~182_combout\);

-- Location: FF_X65_Y35_N19
\fd|BankRegister|registrador[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][23]~q\);

-- Location: FF_X65_Y35_N25
\fd|BankRegister|registrador[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][23]~q\);

-- Location: LCCOMB_X65_Y35_N18
\fd|BankRegister|saidaA[23]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~183_combout\ = (\fd|BankRegister|saidaA[23]~182_combout\ & (((\fd|BankRegister|registrador[3][23]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[23]~182_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[2][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~182_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][23]~q\,
	datad => \fd|BankRegister|registrador[2][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~183_combout\);

-- Location: FF_X65_Y38_N3
\fd|BankRegister|registrador[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][23]~q\);

-- Location: FF_X65_Y38_N29
\fd|BankRegister|registrador[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][23]~q\);

-- Location: FF_X67_Y38_N29
\fd|BankRegister|registrador[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][23]~q\);

-- Location: FF_X69_Y38_N21
\fd|BankRegister|registrador[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][23]~q\);

-- Location: LCCOMB_X69_Y38_N20
\fd|BankRegister|saidaA[23]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~180_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[6][23]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][23]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][23]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[23]~180_combout\);

-- Location: LCCOMB_X65_Y38_N28
\fd|BankRegister|saidaA[23]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~181_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[23]~180_combout\ & ((\fd|BankRegister|registrador[7][23]~q\))) # (!\fd|BankRegister|saidaA[23]~180_combout\ & (\fd|BankRegister|registrador[5][23]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[23]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][23]~q\,
	datac => \fd|BankRegister|registrador[7][23]~q\,
	datad => \fd|BankRegister|saidaA[23]~180_combout\,
	combout => \fd|BankRegister|saidaA[23]~181_combout\);

-- Location: LCCOMB_X65_Y38_N30
\fd|BankRegister|saidaA[23]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~184_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\) # (\fd|BankRegister|saidaA[23]~181_combout\)))) # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[23]~183_combout\ & 
-- (!\fd|Rom|content~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~183_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[23]~181_combout\,
	combout => \fd|BankRegister|saidaA[23]~184_combout\);

-- Location: FF_X65_Y36_N11
\fd|BankRegister|registrador[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][23]~q\);

-- Location: LCCOMB_X65_Y36_N10
\fd|BankRegister|saidaA[23]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~178_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[9][23]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[9][23]~q\,
	datac => \fd|BankRegister|registrador[8][23]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[23]~178_combout\);

-- Location: FF_X66_Y36_N7
\fd|BankRegister|registrador[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][23]~q\);

-- Location: FF_X66_Y36_N29
\fd|BankRegister|registrador[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][23]~q\);

-- Location: LCCOMB_X66_Y36_N6
\fd|BankRegister|saidaA[23]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~179_combout\ = (\fd|BankRegister|saidaA[23]~178_combout\ & (((\fd|BankRegister|registrador[11][23]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[23]~178_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[10][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~178_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][23]~q\,
	datad => \fd|BankRegister|registrador[10][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~179_combout\);

-- Location: LCCOMB_X65_Y38_N24
\fd|BankRegister|saidaA[23]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~187_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[23]~184_combout\ & (\fd|BankRegister|saidaA[23]~186_combout\)) # (!\fd|BankRegister|saidaA[23]~184_combout\ & 
-- ((\fd|BankRegister|saidaA[23]~179_combout\))))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[23]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~186_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[23]~184_combout\,
	datad => \fd|BankRegister|saidaA[23]~179_combout\,
	combout => \fd|BankRegister|saidaA[23]~187_combout\);

-- Location: FF_X62_Y40_N13
\fd|BankRegister|registrador[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][23]~q\);

-- Location: FF_X62_Y40_N11
\fd|BankRegister|registrador[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][23]~q\);

-- Location: LCCOMB_X62_Y40_N12
\fd|BankRegister|saidaA[23]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~175_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][23]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][23]~q\,
	datad => \fd|BankRegister|registrador[23][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~175_combout\);

-- Location: FF_X59_Y37_N1
\fd|BankRegister|registrador[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][23]~q\);

-- Location: FF_X58_Y37_N15
\fd|BankRegister|registrador[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][23]~q\);

-- Location: LCCOMB_X59_Y37_N0
\fd|BankRegister|saidaA[23]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~176_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[23]~175_combout\ & (\fd|BankRegister|registrador[31][23]~q\)) # (!\fd|BankRegister|saidaA[23]~175_combout\ & ((\fd|BankRegister|registrador[27][23]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[23]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[23]~175_combout\,
	datac => \fd|BankRegister|registrador[31][23]~q\,
	datad => \fd|BankRegister|registrador[27][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~176_combout\);

-- Location: FF_X55_Y39_N25
\fd|BankRegister|registrador[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][23]~q\);

-- Location: FF_X55_Y39_N3
\fd|BankRegister|registrador[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][23]~q\);

-- Location: LCCOMB_X55_Y39_N2
\fd|BankRegister|saidaA[23]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~168_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[26][23]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[18][23]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][23]~q\,
	datac => \fd|BankRegister|registrador[18][23]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[23]~168_combout\);

-- Location: FF_X56_Y40_N3
\fd|BankRegister|registrador[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][23]~q\);

-- Location: FF_X56_Y40_N17
\fd|BankRegister|registrador[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][23]~q\);

-- Location: LCCOMB_X56_Y40_N2
\fd|BankRegister|saidaA[23]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~169_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[23]~168_combout\ & (\fd|BankRegister|registrador[30][23]~q\)) # (!\fd|BankRegister|saidaA[23]~168_combout\ & ((\fd|BankRegister|registrador[22][23]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[23]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[23]~168_combout\,
	datac => \fd|BankRegister|registrador[30][23]~q\,
	datad => \fd|BankRegister|registrador[22][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~169_combout\);

-- Location: FF_X58_Y41_N25
\fd|BankRegister|registrador[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][23]~q\);

-- Location: FF_X59_Y38_N31
\fd|BankRegister|registrador[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][23]~q\);

-- Location: LCCOMB_X59_Y38_N30
\fd|BankRegister|saidaA[23]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~172_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[24][23]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[16][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[24][23]~q\,
	datac => \fd|BankRegister|registrador[16][23]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[23]~172_combout\);

-- Location: FF_X57_Y40_N11
\fd|BankRegister|registrador[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][23]~q\);

-- Location: FF_X57_Y40_N25
\fd|BankRegister|registrador[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][23]~q\);

-- Location: LCCOMB_X57_Y40_N10
\fd|BankRegister|saidaA[23]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~173_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[23]~172_combout\ & (\fd|BankRegister|registrador[28][23]~q\)) # (!\fd|BankRegister|saidaA[23]~172_combout\ & ((\fd|BankRegister|registrador[20][23]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[23]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[23]~172_combout\,
	datac => \fd|BankRegister|registrador[28][23]~q\,
	datad => \fd|BankRegister|registrador[20][23]~q\,
	combout => \fd|BankRegister|saidaA[23]~173_combout\);

-- Location: FF_X57_Y39_N23
\fd|BankRegister|registrador[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][23]~q\);

-- Location: FF_X57_Y39_N9
\fd|BankRegister|registrador[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][23]~q\);

-- Location: LCCOMB_X57_Y39_N8
\fd|BankRegister|saidaA[23]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~170_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[21][23]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[17][23]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[21][23]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][23]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[23]~170_combout\);

-- Location: FF_X58_Y39_N1
\fd|BankRegister|registrador[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][23]~q\);

-- Location: FF_X58_Y39_N27
\fd|BankRegister|registrador[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][23]~q\);

-- Location: LCCOMB_X58_Y39_N26
\fd|BankRegister|saidaA[23]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~171_combout\ = (\fd|BankRegister|saidaA[23]~170_combout\ & (((\fd|BankRegister|registrador[29][23]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[23]~170_combout\ & (\fd|BankRegister|registrador[25][23]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~170_combout\,
	datab => \fd|BankRegister|registrador[25][23]~q\,
	datac => \fd|BankRegister|registrador[29][23]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[23]~171_combout\);

-- Location: LCCOMB_X57_Y40_N4
\fd|BankRegister|saidaA[23]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~174_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\) # (\fd|BankRegister|saidaA[23]~171_combout\)))) # (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[23]~173_combout\ & 
-- (!\fd|Rom|content~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~173_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[23]~171_combout\,
	combout => \fd|BankRegister|saidaA[23]~174_combout\);

-- Location: LCCOMB_X56_Y40_N20
\fd|BankRegister|saidaA[23]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~177_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[23]~174_combout\ & (\fd|BankRegister|saidaA[23]~176_combout\)) # (!\fd|BankRegister|saidaA[23]~174_combout\ & 
-- ((\fd|BankRegister|saidaA[23]~169_combout\))))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[23]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~176_combout\,
	datab => \fd|BankRegister|saidaA[23]~169_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[23]~174_combout\,
	combout => \fd|BankRegister|saidaA[23]~177_combout\);

-- Location: LCCOMB_X50_Y40_N20
\fd|BankRegister|saidaA[23]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[23]~188_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[23]~177_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[23]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[23]~187_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|Rom|content~9_combout\,
	datad => \fd|BankRegister|saidaA[23]~177_combout\,
	combout => \fd|BankRegister|saidaA[23]~188_combout\);

-- Location: FF_X50_Y40_N21
\fd|Reg_ID_EX|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[23]~188_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(97));

-- Location: LCCOMB_X50_Y40_N24
\fd|ALU|final|selected[23]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[23]~51_combout\ = (\fd|ALU|final|selected[23]~50_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(97)))))) # (!\fd|ALU|final|selected[23]~50_combout\ & (\fd|Reg_ID_EX|DOUT\(97) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[23]~50_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(97),
	combout => \fd|ALU|final|selected[23]~51_combout\);

-- Location: FF_X50_Y40_N25
\fd|Reg_EX_MEM|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[23]~51_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(60));

-- Location: FF_X56_Y41_N21
\fd|Reg_MEM_WB|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(60),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(28));

-- Location: FF_X56_Y45_N5
\fd|Ram|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(29),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~67_q\);

-- Location: FF_X53_Y44_N27
\fd|Ram|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(31),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~69_q\);

-- Location: LCCOMB_X52_Y44_N2
\fd|Ram|ram_rtl_0_bypass[76]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[76]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[76]~feeder_combout\);

-- Location: FF_X52_Y44_N3
\fd|Ram|ram_rtl_0_bypass[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(76));

-- Location: FF_X54_Y38_N25
\fd|BankRegister|registrador[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][29]~q\);

-- Location: FF_X55_Y38_N17
\fd|BankRegister|registrador[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][29]~q\);

-- Location: FF_X56_Y38_N17
\fd|BankRegister|registrador[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][29]~q\);

-- Location: FF_X55_Y38_N19
\fd|BankRegister|registrador[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][29]~q\);

-- Location: LCCOMB_X56_Y38_N16
\fd|BankRegister|saidaB[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~46_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][29]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][29]~q\,
	datad => \fd|BankRegister|registrador[16][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~46_combout\);

-- Location: LCCOMB_X55_Y38_N16
\fd|BankRegister|saidaB[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~47_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[29]~46_combout\ & (\fd|BankRegister|registrador[28][29]~q\)) # (!\fd|BankRegister|saidaB[29]~46_combout\ & ((\fd|BankRegister|registrador[20][29]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][29]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[20][29]~q\,
	datad => \fd|BankRegister|saidaB[29]~46_combout\,
	combout => \fd|BankRegister|saidaB[29]~47_combout\);

-- Location: FF_X54_Y35_N17
\fd|BankRegister|registrador[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][29]~q\);

-- Location: FF_X53_Y35_N19
\fd|BankRegister|registrador[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][29]~q\);

-- Location: LCCOMB_X54_Y35_N16
\fd|BankRegister|saidaB[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~44_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[21][29]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][29]~q\,
	datad => \fd|BankRegister|registrador[17][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~44_combout\);

-- Location: FF_X53_Y35_N1
\fd|BankRegister|registrador[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][29]~q\);

-- Location: FF_X54_Y35_N3
\fd|BankRegister|registrador[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][29]~q\);

-- Location: LCCOMB_X53_Y35_N0
\fd|BankRegister|saidaB[29]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~45_combout\ = (\fd|BankRegister|saidaB[29]~44_combout\ & (((\fd|BankRegister|registrador[29][29]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[29]~44_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[25][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[29]~44_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][29]~q\,
	datad => \fd|BankRegister|registrador[29][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~45_combout\);

-- Location: LCCOMB_X54_Y36_N8
\fd|BankRegister|saidaB[29]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~48_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[29]~45_combout\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|saidaB[29]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[29]~47_combout\,
	datac => \fd|BankRegister|saidaB[29]~45_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[29]~48_combout\);

-- Location: FF_X53_Y37_N3
\fd|BankRegister|registrador[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][29]~q\);

-- Location: FF_X54_Y37_N9
\fd|BankRegister|registrador[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][29]~q\);

-- Location: FF_X54_Y37_N27
\fd|BankRegister|registrador[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][29]~q\);

-- Location: FF_X53_Y37_N25
\fd|BankRegister|registrador[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][29]~q\);

-- Location: LCCOMB_X53_Y37_N24
\fd|BankRegister|saidaB[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~42_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[26][29]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[18][29]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[18][29]~q\,
	datac => \fd|BankRegister|registrador[26][29]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[29]~42_combout\);

-- Location: LCCOMB_X54_Y37_N8
\fd|BankRegister|saidaB[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~43_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[29]~42_combout\ & (\fd|BankRegister|registrador[30][29]~q\)) # (!\fd|BankRegister|saidaB[29]~42_combout\ & ((\fd|BankRegister|registrador[22][29]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[29]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][29]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][29]~q\,
	datad => \fd|BankRegister|saidaB[29]~42_combout\,
	combout => \fd|BankRegister|saidaB[29]~43_combout\);

-- Location: FF_X56_Y37_N25
\fd|BankRegister|registrador[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][29]~q\);

-- Location: FF_X56_Y37_N3
\fd|BankRegister|registrador[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][29]~q\);

-- Location: LCCOMB_X56_Y37_N24
\fd|BankRegister|saidaB[29]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~49_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[23][29]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[23][29]~q\,
	datad => \fd|BankRegister|registrador[19][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~49_combout\);

-- Location: FF_X57_Y37_N25
\fd|BankRegister|registrador[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][29]~q\);

-- Location: FF_X57_Y37_N19
\fd|BankRegister|registrador[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][29]~q\);

-- Location: LCCOMB_X57_Y37_N24
\fd|BankRegister|saidaB[29]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~50_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[29]~49_combout\ & ((\fd|BankRegister|registrador[31][29]~q\))) # (!\fd|BankRegister|saidaB[29]~49_combout\ & (\fd|BankRegister|registrador[27][29]~q\)))) # 
-- (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[29]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[29]~49_combout\,
	datac => \fd|BankRegister|registrador[27][29]~q\,
	datad => \fd|BankRegister|registrador[31][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~50_combout\);

-- Location: LCCOMB_X55_Y36_N24
\fd|BankRegister|saidaB[29]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~51_combout\ = (\fd|BankRegister|saidaB[29]~48_combout\ & (((\fd|BankRegister|saidaB[29]~50_combout\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[29]~48_combout\ & (\fd|BankRegister|saidaB[29]~43_combout\ & 
-- (\fd|Rom|content~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[29]~48_combout\,
	datab => \fd|BankRegister|saidaB[29]~43_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[29]~50_combout\,
	combout => \fd|BankRegister|saidaB[29]~51_combout\);

-- Location: FF_X63_Y37_N9
\fd|BankRegister|registrador[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][29]~q\);

-- Location: FF_X65_Y37_N25
\fd|BankRegister|registrador[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][29]~q\);

-- Location: FF_X66_Y37_N9
\fd|BankRegister|registrador[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][29]~q\);

-- Location: FF_X65_Y37_N19
\fd|BankRegister|registrador[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][29]~q\);

-- Location: LCCOMB_X66_Y37_N8
\fd|BankRegister|saidaB[29]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~52_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][29]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][29]~q\,
	datad => \fd|BankRegister|registrador[8][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~52_combout\);

-- Location: LCCOMB_X65_Y37_N24
\fd|BankRegister|saidaB[29]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~53_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[29]~52_combout\ & (\fd|BankRegister|registrador[11][29]~q\)) # (!\fd|BankRegister|saidaB[29]~52_combout\ & ((\fd|BankRegister|registrador[10][29]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[29]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[11][29]~q\,
	datac => \fd|BankRegister|registrador[10][29]~q\,
	datad => \fd|BankRegister|saidaB[29]~52_combout\,
	combout => \fd|BankRegister|saidaB[29]~53_combout\);

-- Location: FF_X52_Y34_N5
\fd|BankRegister|registrador[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][29]~q\);

-- Location: FF_X52_Y37_N9
\fd|BankRegister|registrador[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][29]~q\);

-- Location: LCCOMB_X52_Y37_N8
\fd|BankRegister|saidaB[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~59_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[14][29]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[12][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[12][29]~q\,
	datac => \fd|BankRegister|registrador[14][29]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[29]~59_combout\);

-- Location: FF_X52_Y37_N27
\fd|BankRegister|registrador[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][29]~q\);

-- Location: FF_X52_Y34_N19
\fd|BankRegister|registrador[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][29]~q\);

-- Location: LCCOMB_X52_Y37_N12
\fd|BankRegister|saidaB[29]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~60_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[29]~59_combout\ & (\fd|BankRegister|registrador[15][29]~q\)) # (!\fd|BankRegister|saidaB[29]~59_combout\ & ((\fd|BankRegister|registrador[13][29]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[29]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[29]~59_combout\,
	datac => \fd|BankRegister|registrador[15][29]~q\,
	datad => \fd|BankRegister|registrador[13][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~60_combout\);

-- Location: FF_X66_Y34_N9
\fd|BankRegister|registrador[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][29]~q\);

-- Location: FF_X59_Y36_N9
\fd|BankRegister|registrador[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][29]~q\);

-- Location: LCCOMB_X59_Y36_N8
\fd|BankRegister|saidaB[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~54_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[6][29]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[4][29]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][29]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][29]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[29]~54_combout\);

-- Location: FF_X65_Y38_N19
\fd|BankRegister|registrador[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][29]~q\);

-- Location: LCCOMB_X65_Y38_N16
\fd|BankRegister|saidaB[29]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~55_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[29]~54_combout\ & ((\fd|BankRegister|registrador[7][29]~q\))) # (!\fd|BankRegister|saidaB[29]~54_combout\ & (\fd|BankRegister|registrador[5][29]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[29]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[29]~54_combout\,
	datac => \fd|BankRegister|registrador[5][29]~q\,
	datad => \fd|BankRegister|registrador[7][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~55_combout\);

-- Location: FF_X61_Y35_N25
\fd|BankRegister|registrador[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][29]~q\);

-- Location: FF_X57_Y34_N27
\fd|BankRegister|registrador[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][29]~q\);

-- Location: LCCOMB_X61_Y35_N24
\fd|BankRegister|saidaB[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~56_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][29]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][29]~q\,
	datad => \fd|BankRegister|registrador[0][29]~q\,
	combout => \fd|BankRegister|saidaB[29]~56_combout\);

-- Location: FF_X61_Y34_N21
\fd|BankRegister|registrador[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][29]~q\);

-- Location: FF_X57_Y34_N25
\fd|BankRegister|registrador[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][29]~q\);

-- Location: LCCOMB_X57_Y34_N24
\fd|BankRegister|saidaB[29]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~57_combout\ = (\fd|BankRegister|saidaB[29]~56_combout\ & ((\fd|BankRegister|registrador[3][29]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[29]~56_combout\ & (((\fd|BankRegister|registrador[2][29]~q\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[29]~56_combout\,
	datab => \fd|BankRegister|registrador[3][29]~q\,
	datac => \fd|BankRegister|registrador[2][29]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[29]~57_combout\);

-- Location: LCCOMB_X57_Y34_N28
\fd|BankRegister|saidaB[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~58_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[29]~55_combout\) # ((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (((!\fd|Rom|content~11_combout\ & 
-- \fd|BankRegister|saidaB[29]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[29]~55_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[29]~57_combout\,
	combout => \fd|BankRegister|saidaB[29]~58_combout\);

-- Location: LCCOMB_X57_Y34_N6
\fd|BankRegister|saidaB[29]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~61_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[29]~58_combout\ & ((\fd|BankRegister|saidaB[29]~60_combout\))) # (!\fd|BankRegister|saidaB[29]~58_combout\ & (\fd|BankRegister|saidaB[29]~53_combout\)))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[29]~53_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[29]~60_combout\,
	datad => \fd|BankRegister|saidaB[29]~58_combout\,
	combout => \fd|BankRegister|saidaB[29]~61_combout\);

-- Location: LCCOMB_X53_Y38_N0
\fd|BankRegister|saidaB[29]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[29]~62_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[29]~51_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[29]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[29]~51_combout\,
	datad => \fd|BankRegister|saidaB[29]~61_combout\,
	combout => \fd|BankRegister|saidaB[29]~62_combout\);

-- Location: FF_X53_Y38_N1
\fd|Reg_ID_EX|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[29]~62_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(71));

-- Location: FF_X52_Y43_N15
\fd|Reg_EX_MEM|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(71),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(34));

-- Location: FF_X59_Y36_N31
\fd|BankRegister|registrador[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][30]~q\);

-- Location: FF_X56_Y36_N25
\fd|BankRegister|registrador[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][30]~q\);

-- Location: FF_X57_Y36_N29
\fd|BankRegister|registrador[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][30]~q\);

-- Location: FF_X57_Y36_N7
\fd|BankRegister|registrador[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][30]~q\);

-- Location: LCCOMB_X57_Y36_N28
\fd|BankRegister|saidaB[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~28_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][30]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][30]~q\,
	datad => \fd|BankRegister|registrador[19][30]~q\,
	combout => \fd|BankRegister|saidaB[30]~28_combout\);

-- Location: LCCOMB_X56_Y36_N24
\fd|BankRegister|saidaB[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~29_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[30]~28_combout\ & (\fd|BankRegister|registrador[31][30]~q\)) # (!\fd|BankRegister|saidaB[30]~28_combout\ & ((\fd|BankRegister|registrador[23][30]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[30]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[31][30]~q\,
	datac => \fd|BankRegister|registrador[23][30]~q\,
	datad => \fd|BankRegister|saidaB[30]~28_combout\,
	combout => \fd|BankRegister|saidaB[30]~29_combout\);

-- Location: FF_X53_Y36_N7
\fd|BankRegister|registrador[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][30]~q\);

-- Location: FF_X53_Y35_N23
\fd|BankRegister|registrador[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][30]~q\);

-- Location: LCCOMB_X53_Y35_N4
\fd|BankRegister|saidaB[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~21_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[25][30]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[17][30]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[17][30]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][30]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[30]~21_combout\);

-- Location: FF_X53_Y36_N29
\fd|BankRegister|registrador[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][30]~q\);

-- Location: LCCOMB_X53_Y36_N28
\fd|BankRegister|saidaB[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~22_combout\ = (\fd|BankRegister|saidaB[30]~21_combout\ & ((\fd|BankRegister|registrador[29][30]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[30]~21_combout\ & (((\fd|BankRegister|registrador[21][30]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][30]~q\,
	datab => \fd|BankRegister|saidaB[30]~21_combout\,
	datac => \fd|BankRegister|registrador[21][30]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[30]~22_combout\);

-- Location: FF_X54_Y38_N31
\fd|BankRegister|registrador[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][30]~q\);

-- Location: FF_X55_Y38_N23
\fd|BankRegister|registrador[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][30]~q\);

-- Location: FF_X55_Y38_N29
\fd|BankRegister|registrador[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][30]~q\);

-- Location: LCCOMB_X55_Y38_N28
\fd|BankRegister|saidaB[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~25_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[20][30]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[16][30]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][30]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[20][30]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[30]~25_combout\);

-- Location: FF_X54_Y38_N5
\fd|BankRegister|registrador[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][30]~q\);

-- Location: LCCOMB_X54_Y38_N4
\fd|BankRegister|saidaB[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~26_combout\ = (\fd|BankRegister|saidaB[30]~25_combout\ & ((\fd|BankRegister|registrador[28][30]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[30]~25_combout\ & (((\fd|BankRegister|registrador[24][30]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][30]~q\,
	datab => \fd|BankRegister|saidaB[30]~25_combout\,
	datac => \fd|BankRegister|registrador[24][30]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[30]~26_combout\);

-- Location: FF_X53_Y37_N27
\fd|BankRegister|registrador[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][30]~q\);

-- Location: FF_X53_Y37_N9
\fd|BankRegister|registrador[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][30]~q\);

-- Location: FF_X54_Y37_N23
\fd|BankRegister|registrador[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][30]~q\);

-- Location: FF_X54_Y37_N29
\fd|BankRegister|registrador[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][30]~q\);

-- Location: LCCOMB_X54_Y37_N28
\fd|BankRegister|saidaB[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~23_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[22][30]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][30]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[22][30]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[30]~23_combout\);

-- Location: LCCOMB_X53_Y37_N8
\fd|BankRegister|saidaB[30]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~24_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[30]~23_combout\ & (\fd|BankRegister|registrador[30][30]~q\)) # (!\fd|BankRegister|saidaB[30]~23_combout\ & ((\fd|BankRegister|registrador[26][30]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[30]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][30]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][30]~q\,
	datad => \fd|BankRegister|saidaB[30]~23_combout\,
	combout => \fd|BankRegister|saidaB[30]~24_combout\);

-- Location: LCCOMB_X56_Y36_N6
\fd|BankRegister|saidaB[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~27_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[30]~24_combout\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|saidaB[30]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[30]~26_combout\,
	datac => \fd|BankRegister|saidaB[30]~24_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[30]~27_combout\);

-- Location: LCCOMB_X56_Y36_N10
\fd|BankRegister|saidaB[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~30_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[30]~27_combout\ & (\fd|BankRegister|saidaB[30]~29_combout\)) # (!\fd|BankRegister|saidaB[30]~27_combout\ & ((\fd|BankRegister|saidaB[30]~22_combout\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[30]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[30]~29_combout\,
	datac => \fd|BankRegister|saidaB[30]~22_combout\,
	datad => \fd|BankRegister|saidaB[30]~27_combout\,
	combout => \fd|BankRegister|saidaB[30]~30_combout\);

-- Location: FF_X56_Y34_N23
\fd|BankRegister|registrador[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][30]~q\);

-- Location: FF_X66_Y34_N31
\fd|BankRegister|registrador[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][30]~q\);

-- Location: FF_X66_Y34_N13
\fd|BankRegister|registrador[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][30]~q\);

-- Location: LCCOMB_X66_Y34_N12
\fd|BankRegister|saidaB[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~31_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[5][30]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[4][30]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][30]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][30]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[30]~31_combout\);

-- Location: FF_X56_Y34_N5
\fd|BankRegister|registrador[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][30]~q\);

-- Location: LCCOMB_X56_Y34_N4
\fd|BankRegister|saidaB[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~32_combout\ = (\fd|BankRegister|saidaB[30]~31_combout\ & ((\fd|BankRegister|registrador[7][30]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[30]~31_combout\ & (((\fd|BankRegister|registrador[6][30]~q\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][30]~q\,
	datab => \fd|BankRegister|saidaB[30]~31_combout\,
	datac => \fd|BankRegister|registrador[6][30]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[30]~32_combout\);

-- Location: FF_X52_Y34_N13
\fd|BankRegister|registrador[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][30]~q\);

-- Location: FF_X52_Y34_N15
\fd|BankRegister|registrador[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][30]~q\);

-- Location: LCCOMB_X52_Y34_N12
\fd|BankRegister|saidaB[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~38_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][30]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][30]~q\,
	datad => \fd|BankRegister|registrador[12][30]~q\,
	combout => \fd|BankRegister|saidaB[30]~38_combout\);

-- Location: FF_X52_Y37_N7
\fd|BankRegister|registrador[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][30]~q\);

-- Location: FF_X52_Y37_N21
\fd|BankRegister|registrador[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][30]~q\);

-- Location: LCCOMB_X52_Y34_N24
\fd|BankRegister|saidaB[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~39_combout\ = (\fd|BankRegister|saidaB[30]~38_combout\ & (((\fd|BankRegister|registrador[15][30]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[30]~38_combout\ & (\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[14][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[30]~38_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[15][30]~q\,
	datad => \fd|BankRegister|registrador[14][30]~q\,
	combout => \fd|BankRegister|saidaB[30]~39_combout\);

-- Location: FF_X66_Y37_N31
\fd|BankRegister|registrador[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][30]~q\);

-- Location: FF_X66_Y37_N13
\fd|BankRegister|registrador[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][30]~q\);

-- Location: FF_X65_Y37_N15
\fd|BankRegister|registrador[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][30]~q\);

-- Location: FF_X65_Y37_N29
\fd|BankRegister|registrador[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][30]~q\);

-- Location: LCCOMB_X65_Y37_N28
\fd|BankRegister|saidaB[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~33_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[10][30]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][30]~q\,
	datac => \fd|BankRegister|registrador[10][30]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[30]~33_combout\);

-- Location: LCCOMB_X66_Y37_N12
\fd|BankRegister|saidaB[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~34_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[30]~33_combout\ & (\fd|BankRegister|registrador[11][30]~q\)) # (!\fd|BankRegister|saidaB[30]~33_combout\ & ((\fd|BankRegister|registrador[9][30]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[30]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][30]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[9][30]~q\,
	datad => \fd|BankRegister|saidaB[30]~33_combout\,
	combout => \fd|BankRegister|saidaB[30]~34_combout\);

-- Location: FF_X57_Y34_N13
\fd|BankRegister|registrador[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][30]~q\);

-- Location: FF_X57_Y34_N31
\fd|BankRegister|registrador[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][30]~q\);

-- Location: LCCOMB_X57_Y34_N12
\fd|BankRegister|saidaB[30]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~35_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[2][30]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][30]~q\,
	datad => \fd|BankRegister|registrador[0][30]~q\,
	combout => \fd|BankRegister|saidaB[30]~35_combout\);

-- Location: FF_X60_Y33_N7
\fd|BankRegister|registrador[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][30]~q\);

-- Location: FF_X60_Y33_N1
\fd|BankRegister|registrador[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][30]~q\);

-- Location: LCCOMB_X60_Y33_N6
\fd|BankRegister|saidaB[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~36_combout\ = (\fd|BankRegister|saidaB[30]~35_combout\ & (((\fd|BankRegister|registrador[3][30]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[30]~35_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[1][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[30]~35_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][30]~q\,
	datad => \fd|BankRegister|registrador[3][30]~q\,
	combout => \fd|BankRegister|saidaB[30]~36_combout\);

-- Location: LCCOMB_X58_Y34_N10
\fd|BankRegister|saidaB[30]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~37_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[30]~34_combout\) # ((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (((!\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[30]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[30]~34_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[30]~36_combout\,
	combout => \fd|BankRegister|saidaB[30]~37_combout\);

-- Location: LCCOMB_X55_Y34_N0
\fd|BankRegister|saidaB[30]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~40_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[30]~37_combout\ & ((\fd|BankRegister|saidaB[30]~39_combout\))) # (!\fd|BankRegister|saidaB[30]~37_combout\ & (\fd|BankRegister|saidaB[30]~32_combout\)))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[30]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[30]~32_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[30]~39_combout\,
	datad => \fd|BankRegister|saidaB[30]~37_combout\,
	combout => \fd|BankRegister|saidaB[30]~40_combout\);

-- Location: LCCOMB_X56_Y36_N8
\fd|BankRegister|saidaB[30]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[30]~41_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[30]~30_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[30]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[30]~30_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[30]~40_combout\,
	combout => \fd|BankRegister|saidaB[30]~41_combout\);

-- Location: FF_X56_Y36_N9
\fd|Reg_ID_EX|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[30]~41_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(72));

-- Location: LCCOMB_X54_Y43_N14
\fd|Reg_EX_MEM|DOUT[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[35]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(72),
	combout => \fd|Reg_EX_MEM|DOUT[35]~feeder_combout\);

-- Location: FF_X54_Y43_N15
\fd|Reg_EX_MEM|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[35]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(35));

-- Location: LCCOMB_X54_Y43_N6
\fd|Reg_EX_MEM|DOUT[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[36]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(73),
	combout => \fd|Reg_EX_MEM|DOUT[36]~feeder_combout\);

-- Location: FF_X54_Y43_N7
\fd|Reg_EX_MEM|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[36]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(36));

-- Location: M9K_X51_Y43_N0
\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060003400040000C0002000040000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "initRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FluxoDeDados:fd|ram:Ram|altsyncram:ram_rtl_0|altsyncram_mle1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fd|comb~1_combout\,
	portbre => VCC,
	clk0 => \detectorSub|saida~clkctrl_outclk\,
	clk1 => \detectorSub|saida~clkctrl_outclk\,
	ena0 => \fd|comb~1_combout\,
	portadatain => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X52_Y43_N25
\fd|Ram|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(33),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~71_q\);

-- Location: LCCOMB_X52_Y43_N24
\fd|Ram|q[28]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[28]~21_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~71_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a28\,
	datac => \fd|Ram|ram~71_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[28]~21_combout\);

-- Location: FF_X52_Y43_N19
\fd|Ram|ram_rtl_0_bypass[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(75));

-- Location: LCCOMB_X52_Y43_N18
\fd|Ram|q[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[28]~22_combout\ = (\fd|Ram|ram_rtl_0_bypass\(76) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(75)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[28]~21_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(76) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(76),
	datab => \fd|Ram|q[28]~21_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(75),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[28]~22_combout\);

-- Location: LCCOMB_X52_Y44_N8
\fd|Ram|q[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[28]~23_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Ram|q[28]~22_combout\ & \fd|Reg_EX_MEM|DOUT\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Ram|q[28]~22_combout\,
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	combout => \fd|Ram|q[28]~23_combout\);

-- Location: FF_X52_Y44_N9
\fd|Reg_MEM_WB|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[28]~23_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(65));

-- Location: FF_X53_Y37_N17
\fd|BankRegister|registrador[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][28]~q\);

-- Location: FF_X53_Y37_N19
\fd|BankRegister|registrador[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][28]~q\);

-- Location: FF_X54_Y37_N21
\fd|BankRegister|registrador[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][28]~q\);

-- Location: FF_X54_Y37_N7
\fd|BankRegister|registrador[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][28]~q\);

-- Location: LCCOMB_X54_Y37_N6
\fd|BankRegister|saidaA[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~65_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][28]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[18][28]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[22][28]~q\,
	datac => \fd|BankRegister|registrador[18][28]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[28]~65_combout\);

-- Location: LCCOMB_X53_Y37_N18
\fd|BankRegister|saidaA[28]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~66_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[28]~65_combout\ & ((\fd|BankRegister|registrador[30][28]~q\))) # (!\fd|BankRegister|saidaA[28]~65_combout\ & (\fd|BankRegister|registrador[26][28]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[28]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][28]~q\,
	datac => \fd|BankRegister|registrador[30][28]~q\,
	datad => \fd|BankRegister|saidaA[28]~65_combout\,
	combout => \fd|BankRegister|saidaA[28]~66_combout\);

-- Location: FF_X55_Y38_N31
\fd|BankRegister|registrador[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][28]~q\);

-- Location: FF_X55_Y38_N21
\fd|BankRegister|registrador[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][28]~q\);

-- Location: LCCOMB_X55_Y38_N30
\fd|BankRegister|saidaA[28]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~67_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][28]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][28]~q\,
	datad => \fd|BankRegister|registrador[20][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~67_combout\);

-- Location: FF_X54_Y38_N21
\fd|BankRegister|registrador[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][28]~q\);

-- Location: FF_X54_Y38_N11
\fd|BankRegister|registrador[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][28]~q\);

-- Location: LCCOMB_X54_Y38_N20
\fd|BankRegister|saidaA[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~68_combout\ = (\fd|BankRegister|saidaA[28]~67_combout\ & (((\fd|BankRegister|registrador[28][28]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[28]~67_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[24][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~67_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][28]~q\,
	datad => \fd|BankRegister|registrador[24][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~68_combout\);

-- Location: LCCOMB_X53_Y36_N12
\fd|BankRegister|saidaA[28]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~69_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|saidaA[28]~66_combout\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|saidaA[28]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[28]~66_combout\,
	datad => \fd|BankRegister|saidaA[28]~68_combout\,
	combout => \fd|BankRegister|saidaA[28]~69_combout\);

-- Location: FF_X53_Y36_N9
\fd|BankRegister|registrador[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][28]~q\);

-- Location: FF_X53_Y35_N9
\fd|BankRegister|registrador[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][28]~q\);

-- Location: FF_X53_Y35_N7
\fd|BankRegister|registrador[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][28]~q\);

-- Location: LCCOMB_X53_Y35_N8
\fd|BankRegister|saidaA[28]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~63_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][28]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][28]~q\,
	datad => \fd|BankRegister|registrador[25][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~63_combout\);

-- Location: LCCOMB_X53_Y36_N18
\fd|BankRegister|saidaA[28]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~64_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[28]~63_combout\ & ((\fd|BankRegister|registrador[29][28]~q\))) # (!\fd|BankRegister|saidaA[28]~63_combout\ & (\fd|BankRegister|registrador[21][28]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[28]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[21][28]~q\,
	datac => \fd|BankRegister|registrador[29][28]~q\,
	datad => \fd|BankRegister|saidaA[28]~63_combout\,
	combout => \fd|BankRegister|saidaA[28]~64_combout\);

-- Location: FF_X58_Y34_N29
\fd|BankRegister|registrador[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][28]~q\);

-- Location: FF_X59_Y36_N3
\fd|BankRegister|registrador[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][28]~q\);

-- Location: FF_X58_Y37_N25
\fd|BankRegister|registrador[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][28]~q\);

-- Location: FF_X58_Y37_N19
\fd|BankRegister|registrador[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][28]~q\);

-- Location: LCCOMB_X58_Y37_N18
\fd|BankRegister|saidaA[28]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~70_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][28]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][28]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][28]~q\,
	datac => \fd|BankRegister|registrador[19][28]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[28]~70_combout\);

-- Location: LCCOMB_X59_Y36_N2
\fd|BankRegister|saidaA[28]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~71_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[28]~70_combout\ & ((\fd|BankRegister|registrador[31][28]~q\))) # (!\fd|BankRegister|saidaA[28]~70_combout\ & (\fd|BankRegister|registrador[23][28]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[28]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][28]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[31][28]~q\,
	datad => \fd|BankRegister|saidaA[28]~70_combout\,
	combout => \fd|BankRegister|saidaA[28]~71_combout\);

-- Location: LCCOMB_X53_Y36_N22
\fd|BankRegister|saidaA[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~72_combout\ = (\fd|BankRegister|saidaA[28]~69_combout\ & (((\fd|BankRegister|saidaA[28]~71_combout\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[28]~69_combout\ & (\fd|BankRegister|saidaA[28]~64_combout\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~69_combout\,
	datab => \fd|BankRegister|saidaA[28]~64_combout\,
	datac => \fd|BankRegister|saidaA[28]~71_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[28]~72_combout\);

-- Location: FF_X61_Y32_N9
\fd|BankRegister|registrador[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][28]~q\);

-- Location: FF_X61_Y32_N3
\fd|BankRegister|registrador[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][28]~q\);

-- Location: LCCOMB_X61_Y32_N2
\fd|BankRegister|saidaA[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~77_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[2][28]~q\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|registrador[0][28]~q\ & 
-- !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[2][28]~q\,
	datac => \fd|BankRegister|registrador[0][28]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[28]~77_combout\);

-- Location: FF_X60_Y33_N21
\fd|BankRegister|registrador[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][28]~q\);

-- Location: FF_X60_Y33_N3
\fd|BankRegister|registrador[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][28]~q\);

-- Location: LCCOMB_X60_Y33_N20
\fd|BankRegister|saidaA[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~78_combout\ = (\fd|BankRegister|saidaA[28]~77_combout\ & (((\fd|BankRegister|registrador[3][28]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[28]~77_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[1][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~77_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][28]~q\,
	datad => \fd|BankRegister|registrador[1][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~78_combout\);

-- Location: FF_X65_Y37_N7
\fd|BankRegister|registrador[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][28]~q\);

-- Location: FF_X65_Y37_N13
\fd|BankRegister|registrador[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][28]~q\);

-- Location: LCCOMB_X65_Y37_N6
\fd|BankRegister|saidaA[28]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~75_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][28]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[8][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][28]~q\,
	datad => \fd|BankRegister|registrador[10][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~75_combout\);

-- Location: FF_X66_Y37_N21
\fd|BankRegister|registrador[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][28]~q\);

-- Location: FF_X66_Y37_N3
\fd|BankRegister|registrador[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][28]~q\);

-- Location: LCCOMB_X66_Y37_N20
\fd|BankRegister|saidaA[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~76_combout\ = (\fd|BankRegister|saidaA[28]~75_combout\ & (((\fd|BankRegister|registrador[11][28]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[28]~75_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[9][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~75_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][28]~q\,
	datad => \fd|BankRegister|registrador[9][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~76_combout\);

-- Location: LCCOMB_X63_Y37_N18
\fd|BankRegister|saidaA[28]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~79_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[28]~76_combout\) # (\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[28]~78_combout\ & 
-- ((!\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~78_combout\,
	datab => \fd|BankRegister|saidaA[28]~76_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[28]~79_combout\);

-- Location: FF_X52_Y34_N31
\fd|BankRegister|registrador[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][28]~q\);

-- Location: FF_X52_Y34_N1
\fd|BankRegister|registrador[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][28]~q\);

-- Location: LCCOMB_X52_Y34_N0
\fd|BankRegister|saidaA[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~80_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][28]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[12][28]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[13][28]~q\,
	datac => \fd|BankRegister|registrador[12][28]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[28]~80_combout\);

-- Location: FF_X52_Y37_N23
\fd|BankRegister|registrador[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][28]~q\);

-- Location: FF_X55_Y37_N3
\fd|BankRegister|registrador[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][28]~q\);

-- Location: LCCOMB_X52_Y37_N22
\fd|BankRegister|saidaA[28]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~81_combout\ = (\fd|BankRegister|saidaA[28]~80_combout\ & (((\fd|BankRegister|registrador[15][28]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[28]~80_combout\ & (\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[14][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~80_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][28]~q\,
	datad => \fd|BankRegister|registrador[15][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~81_combout\);

-- Location: FF_X56_Y34_N27
\fd|BankRegister|registrador[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][28]~q\);

-- Location: FF_X66_Y34_N29
\fd|BankRegister|registrador[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][28]~q\);

-- Location: FF_X66_Y34_N11
\fd|BankRegister|registrador[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][28]~q\);

-- Location: LCCOMB_X66_Y34_N28
\fd|BankRegister|saidaA[28]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~73_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][28]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][28]~q\,
	datad => \fd|BankRegister|registrador[5][28]~q\,
	combout => \fd|BankRegister|saidaA[28]~73_combout\);

-- Location: FF_X56_Y34_N29
\fd|BankRegister|registrador[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][28]~q\);

-- Location: LCCOMB_X56_Y34_N28
\fd|BankRegister|saidaA[28]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~74_combout\ = (\fd|BankRegister|saidaA[28]~73_combout\ & (((\fd|BankRegister|registrador[7][28]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[28]~73_combout\ & (\fd|BankRegister|registrador[6][28]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][28]~q\,
	datab => \fd|BankRegister|saidaA[28]~73_combout\,
	datac => \fd|BankRegister|registrador[7][28]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[28]~74_combout\);

-- Location: LCCOMB_X52_Y37_N16
\fd|BankRegister|saidaA[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~82_combout\ = (\fd|BankRegister|saidaA[28]~79_combout\ & (((\fd|BankRegister|saidaA[28]~81_combout\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[28]~79_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[28]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[28]~79_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[28]~81_combout\,
	datad => \fd|BankRegister|saidaA[28]~74_combout\,
	combout => \fd|BankRegister|saidaA[28]~82_combout\);

-- Location: LCCOMB_X52_Y40_N22
\fd|BankRegister|saidaA[28]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[28]~83_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[28]~72_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[28]~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[28]~72_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[28]~82_combout\,
	combout => \fd|BankRegister|saidaA[28]~83_combout\);

-- Location: FF_X52_Y40_N23
\fd|Reg_ID_EX|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[28]~83_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(102));

-- Location: LCCOMB_X52_Y43_N30
\fd|MuxSaidaBankRegister|selected[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[28]~2_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(70),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[28]~2_combout\);

-- Location: LCCOMB_X56_Y41_N4
\fd|MuxSaidaBankRegister|selected[25]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[25]~5_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(41)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(67),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(41),
	combout => \fd|MuxSaidaBankRegister|selected[25]~5_combout\);

-- Location: FF_X57_Y38_N9
\fd|BankRegister|registrador[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][25]~q\);

-- Location: FF_X56_Y38_N25
\fd|BankRegister|registrador[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][25]~q\);

-- Location: FF_X56_Y38_N15
\fd|BankRegister|registrador[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][25]~q\);

-- Location: FF_X57_Y38_N19
\fd|BankRegister|registrador[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][25]~q\);

-- Location: LCCOMB_X57_Y38_N18
\fd|BankRegister|saidaA[25]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~130_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[24][25]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][25]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[16][25]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[25]~130_combout\);

-- Location: LCCOMB_X56_Y38_N24
\fd|BankRegister|saidaA[25]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~131_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[25]~130_combout\ & ((\fd|BankRegister|registrador[28][25]~q\))) # (!\fd|BankRegister|saidaA[25]~130_combout\ & (\fd|BankRegister|registrador[20][25]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[25]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][25]~q\,
	datac => \fd|BankRegister|registrador[28][25]~q\,
	datad => \fd|BankRegister|saidaA[25]~130_combout\,
	combout => \fd|BankRegister|saidaA[25]~131_combout\);

-- Location: FF_X57_Y39_N19
\fd|BankRegister|registrador[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][25]~q\);

-- Location: FF_X57_Y39_N5
\fd|BankRegister|registrador[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][25]~q\);

-- Location: LCCOMB_X57_Y39_N4
\fd|BankRegister|saidaA[25]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~128_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[21][25]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[17][25]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[21][25]~q\,
	datac => \fd|BankRegister|registrador[17][25]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[25]~128_combout\);

-- Location: FF_X58_Y39_N31
\fd|BankRegister|registrador[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][25]~q\);

-- Location: FF_X58_Y39_N21
\fd|BankRegister|registrador[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][25]~q\);

-- Location: LCCOMB_X58_Y39_N30
\fd|BankRegister|saidaA[25]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~129_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[25]~128_combout\ & (\fd|BankRegister|registrador[29][25]~q\)) # (!\fd|BankRegister|saidaA[25]~128_combout\ & ((\fd|BankRegister|registrador[25][25]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[25]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[25]~128_combout\,
	datac => \fd|BankRegister|registrador[29][25]~q\,
	datad => \fd|BankRegister|registrador[25][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~129_combout\);

-- Location: LCCOMB_X56_Y35_N6
\fd|BankRegister|saidaA[25]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~132_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[25]~129_combout\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|saidaA[25]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[25]~131_combout\,
	datad => \fd|BankRegister|saidaA[25]~129_combout\,
	combout => \fd|BankRegister|saidaA[25]~132_combout\);

-- Location: FF_X55_Y39_N15
\fd|BankRegister|registrador[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][25]~q\);

-- Location: FF_X55_Y39_N29
\fd|BankRegister|registrador[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][25]~q\);

-- Location: LCCOMB_X55_Y39_N14
\fd|BankRegister|saidaA[25]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~126_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[26][25]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][25]~q\,
	datad => \fd|BankRegister|registrador[26][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~126_combout\);

-- Location: FF_X59_Y35_N31
\fd|BankRegister|registrador[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][25]~q\);

-- Location: FF_X59_Y35_N21
\fd|BankRegister|registrador[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][25]~q\);

-- Location: LCCOMB_X59_Y35_N30
\fd|BankRegister|saidaA[25]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~127_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[25]~126_combout\ & (\fd|BankRegister|registrador[30][25]~q\)) # (!\fd|BankRegister|saidaA[25]~126_combout\ & ((\fd|BankRegister|registrador[22][25]~q\))))) 
-- # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[25]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[25]~126_combout\,
	datac => \fd|BankRegister|registrador[30][25]~q\,
	datad => \fd|BankRegister|registrador[22][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~127_combout\);

-- Location: FF_X61_Y37_N27
\fd|BankRegister|registrador[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][25]~q\);

-- Location: FF_X61_Y37_N9
\fd|BankRegister|registrador[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][25]~q\);

-- Location: LCCOMB_X61_Y37_N26
\fd|BankRegister|saidaA[25]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~133_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][25]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][25]~q\,
	datad => \fd|BankRegister|registrador[23][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~133_combout\);

-- Location: FF_X59_Y37_N27
\fd|BankRegister|registrador[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][25]~q\);

-- Location: FF_X58_Y37_N13
\fd|BankRegister|registrador[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][25]~q\);

-- Location: LCCOMB_X59_Y37_N26
\fd|BankRegister|saidaA[25]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~134_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[25]~133_combout\ & (\fd|BankRegister|registrador[31][25]~q\)) # (!\fd|BankRegister|saidaA[25]~133_combout\ & ((\fd|BankRegister|registrador[27][25]~q\))))) 
-- # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[25]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[25]~133_combout\,
	datac => \fd|BankRegister|registrador[31][25]~q\,
	datad => \fd|BankRegister|registrador[27][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~134_combout\);

-- Location: LCCOMB_X56_Y35_N0
\fd|BankRegister|saidaA[25]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~135_combout\ = (\fd|BankRegister|saidaA[25]~132_combout\ & (((\fd|BankRegister|saidaA[25]~134_combout\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[25]~132_combout\ & (\fd|BankRegister|saidaA[25]~127_combout\ 
-- & ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[25]~132_combout\,
	datab => \fd|BankRegister|saidaA[25]~127_combout\,
	datac => \fd|BankRegister|saidaA[25]~134_combout\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[25]~135_combout\);

-- Location: LCCOMB_X55_Y37_N16
\fd|BankRegister|registrador[15][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][25]~feeder_combout\ = \fd|MuxRegRam|selected[25]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[25]~10_combout\,
	combout => \fd|BankRegister|registrador[15][25]~feeder_combout\);

-- Location: FF_X55_Y37_N17
\fd|BankRegister|registrador[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][25]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][25]~q\);

-- Location: FF_X60_Y36_N11
\fd|BankRegister|registrador[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][25]~q\);

-- Location: FF_X62_Y37_N17
\fd|BankRegister|registrador[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][25]~q\);

-- Location: LCCOMB_X60_Y36_N10
\fd|BankRegister|saidaA[25]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~143_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[14][25]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][25]~q\,
	datad => \fd|BankRegister|registrador[14][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~143_combout\);

-- Location: LCCOMB_X60_Y36_N0
\fd|BankRegister|saidaA[25]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~144_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[25]~143_combout\ & (\fd|BankRegister|registrador[15][25]~q\)) # (!\fd|BankRegister|saidaA[25]~143_combout\ & ((\fd|BankRegister|registrador[13][25]~q\))))) 
-- # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[25]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][25]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][25]~q\,
	datad => \fd|BankRegister|saidaA[25]~143_combout\,
	combout => \fd|BankRegister|saidaA[25]~144_combout\);

-- Location: FF_X62_Y35_N17
\fd|BankRegister|registrador[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][25]~q\);

-- Location: FF_X65_Y35_N13
\fd|BankRegister|registrador[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][25]~q\);

-- Location: FF_X66_Y35_N19
\fd|BankRegister|registrador[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][25]~q\);

-- Location: FF_X61_Y35_N11
\fd|BankRegister|registrador[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][25]~q\);

-- Location: LCCOMB_X66_Y35_N18
\fd|BankRegister|saidaA[25]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~140_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][25]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][25]~q\,
	datad => \fd|BankRegister|registrador[1][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~140_combout\);

-- Location: LCCOMB_X65_Y35_N12
\fd|BankRegister|saidaA[25]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~141_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[25]~140_combout\ & ((\fd|BankRegister|registrador[3][25]~q\))) # (!\fd|BankRegister|saidaA[25]~140_combout\ & (\fd|BankRegister|registrador[2][25]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[25]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][25]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][25]~q\,
	datad => \fd|BankRegister|saidaA[25]~140_combout\,
	combout => \fd|BankRegister|saidaA[25]~141_combout\);

-- Location: FF_X65_Y38_N23
\fd|BankRegister|registrador[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][25]~q\);

-- Location: FF_X69_Y38_N17
\fd|BankRegister|registrador[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][25]~q\);

-- Location: FF_X67_Y38_N3
\fd|BankRegister|registrador[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][25]~q\);

-- Location: LCCOMB_X69_Y38_N16
\fd|BankRegister|saidaA[25]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~138_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][25]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][25]~q\,
	datad => \fd|BankRegister|registrador[6][25]~q\,
	combout => \fd|BankRegister|saidaA[25]~138_combout\);

-- Location: FF_X65_Y38_N1
\fd|BankRegister|registrador[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][25]~q\);

-- Location: LCCOMB_X65_Y38_N0
\fd|BankRegister|saidaA[25]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~139_combout\ = (\fd|BankRegister|saidaA[25]~138_combout\ & (((\fd|BankRegister|registrador[7][25]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[25]~138_combout\ & (\fd|BankRegister|registrador[5][25]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][25]~q\,
	datab => \fd|BankRegister|saidaA[25]~138_combout\,
	datac => \fd|BankRegister|registrador[7][25]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[25]~139_combout\);

-- Location: LCCOMB_X65_Y35_N6
\fd|BankRegister|saidaA[25]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~142_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\) # (\fd|BankRegister|saidaA[25]~139_combout\)))) # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[25]~141_combout\ & 
-- (!\fd|Rom|content~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[25]~141_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[25]~139_combout\,
	combout => \fd|BankRegister|saidaA[25]~142_combout\);

-- Location: FF_X65_Y37_N17
\fd|BankRegister|registrador[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][25]~q\);

-- Location: FF_X63_Y37_N27
\fd|BankRegister|registrador[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][25]~q\);

-- Location: FF_X63_Y37_N25
\fd|BankRegister|registrador[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][25]~q\);

-- Location: FF_X65_Y37_N27
\fd|BankRegister|registrador[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][25]~q\);

-- Location: LCCOMB_X65_Y37_N26
\fd|BankRegister|saidaA[25]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~136_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[9][25]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[8][25]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[9][25]~q\,
	datac => \fd|BankRegister|registrador[8][25]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[25]~136_combout\);

-- Location: LCCOMB_X63_Y37_N26
\fd|BankRegister|saidaA[25]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~137_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[25]~136_combout\ & ((\fd|BankRegister|registrador[11][25]~q\))) # (!\fd|BankRegister|saidaA[25]~136_combout\ & (\fd|BankRegister|registrador[10][25]~q\)))) 
-- # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[25]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[10][25]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][25]~q\,
	datad => \fd|BankRegister|saidaA[25]~136_combout\,
	combout => \fd|BankRegister|saidaA[25]~137_combout\);

-- Location: LCCOMB_X60_Y34_N24
\fd|BankRegister|saidaA[25]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~145_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[25]~142_combout\ & (\fd|BankRegister|saidaA[25]~144_combout\)) # (!\fd|BankRegister|saidaA[25]~142_combout\ & 
-- ((\fd|BankRegister|saidaA[25]~137_combout\))))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[25]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[25]~144_combout\,
	datac => \fd|BankRegister|saidaA[25]~142_combout\,
	datad => \fd|BankRegister|saidaA[25]~137_combout\,
	combout => \fd|BankRegister|saidaA[25]~145_combout\);

-- Location: LCCOMB_X50_Y40_N8
\fd|BankRegister|saidaA[25]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[25]~146_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[25]~135_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[25]~145_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[25]~135_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[25]~145_combout\,
	combout => \fd|BankRegister|saidaA[25]~146_combout\);

-- Location: FF_X50_Y40_N9
\fd|Reg_ID_EX|DOUT[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[25]~146_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(99));

-- Location: LCCOMB_X52_Y43_N20
\fd|MuxSaidaBankRegister|selected[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[24]~6_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(66),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[24]~6_combout\);

-- Location: LCCOMB_X50_Y40_N14
\fd|ALU|adder|addsloop:23:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(97)) # (\fd|MuxSaidaBankRegister|selected[23]~7_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(97) & (\fd|MuxSaidaBankRegister|selected[23]~7_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[23]~7_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|ALU|adder|addsloop:22:add1to31|vaium~0_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(97),
	combout => \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\);

-- Location: FF_X66_Y41_N11
\fd|BankRegister|registrador[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][24]~q\);

-- Location: FF_X66_Y41_N25
\fd|BankRegister|registrador[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][24]~q\);

-- Location: LCCOMB_X66_Y41_N10
\fd|BankRegister|saidaA[24]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~164_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][24]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][24]~q\,
	datad => \fd|BankRegister|registrador[13][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~164_combout\);

-- Location: FF_X52_Y37_N25
\fd|BankRegister|registrador[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][24]~q\);

-- Location: LCCOMB_X52_Y37_N24
\fd|BankRegister|saidaA[24]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~165_combout\ = (\fd|BankRegister|saidaA[24]~164_combout\ & (((\fd|BankRegister|registrador[15][24]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[24]~164_combout\ & (\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[14][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[24]~164_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][24]~q\,
	datad => \fd|BankRegister|registrador[15][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~165_combout\);

-- Location: FF_X66_Y38_N17
\fd|BankRegister|registrador[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][24]~q\);

-- Location: FF_X69_Y38_N27
\fd|BankRegister|registrador[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][24]~q\);

-- Location: LCCOMB_X69_Y38_N26
\fd|BankRegister|saidaA[24]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~157_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][24]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[4][24]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][24]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][24]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[24]~157_combout\);

-- Location: FF_X56_Y34_N13
\fd|BankRegister|registrador[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][24]~q\);

-- Location: FF_X56_Y34_N3
\fd|BankRegister|registrador[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][24]~q\);

-- Location: LCCOMB_X56_Y34_N12
\fd|BankRegister|saidaA[24]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~158_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[24]~157_combout\ & (\fd|BankRegister|registrador[7][24]~q\)) # (!\fd|BankRegister|saidaA[24]~157_combout\ & ((\fd|BankRegister|registrador[6][24]~q\))))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[24]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[24]~157_combout\,
	datac => \fd|BankRegister|registrador[7][24]~q\,
	datad => \fd|BankRegister|registrador[6][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~158_combout\);

-- Location: FF_X62_Y36_N9
\fd|BankRegister|registrador[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][24]~q\);

-- Location: FF_X66_Y36_N27
\fd|BankRegister|registrador[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][24]~q\);

-- Location: FF_X62_Y36_N19
\fd|BankRegister|registrador[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][24]~q\);

-- Location: FF_X66_Y36_N17
\fd|BankRegister|registrador[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][24]~q\);

-- Location: LCCOMB_X62_Y36_N18
\fd|BankRegister|saidaA[24]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~159_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[10][24]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[8][24]~q\,
	datad => \fd|BankRegister|registrador[10][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~159_combout\);

-- Location: LCCOMB_X66_Y36_N26
\fd|BankRegister|saidaA[24]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~160_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[24]~159_combout\ & ((\fd|BankRegister|registrador[11][24]~q\))) # (!\fd|BankRegister|saidaA[24]~159_combout\ & (\fd|BankRegister|registrador[9][24]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[24]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][24]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][24]~q\,
	datad => \fd|BankRegister|saidaA[24]~159_combout\,
	combout => \fd|BankRegister|saidaA[24]~160_combout\);

-- Location: FF_X60_Y33_N31
\fd|BankRegister|registrador[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][24]~q\);

-- Location: FF_X61_Y32_N7
\fd|BankRegister|registrador[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][24]~q\);

-- Location: FF_X61_Y32_N13
\fd|BankRegister|registrador[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][24]~q\);

-- Location: LCCOMB_X61_Y32_N6
\fd|BankRegister|saidaA[24]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~161_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][24]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][24]~q\,
	datad => \fd|BankRegister|registrador[2][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~161_combout\);

-- Location: FF_X60_Y33_N25
\fd|BankRegister|registrador[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][24]~q\);

-- Location: LCCOMB_X60_Y33_N24
\fd|BankRegister|saidaA[24]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~162_combout\ = (\fd|BankRegister|saidaA[24]~161_combout\ & (((\fd|BankRegister|registrador[3][24]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[24]~161_combout\ & (\fd|BankRegister|registrador[1][24]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][24]~q\,
	datab => \fd|BankRegister|saidaA[24]~161_combout\,
	datac => \fd|BankRegister|registrador[3][24]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[24]~162_combout\);

-- Location: LCCOMB_X59_Y38_N20
\fd|BankRegister|saidaA[24]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~163_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[24]~160_combout\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[24]~162_combout\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[24]~160_combout\,
	datac => \fd|BankRegister|saidaA[24]~162_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[24]~163_combout\);

-- Location: LCCOMB_X55_Y38_N26
\fd|BankRegister|saidaA[24]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~166_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[24]~163_combout\ & (\fd|BankRegister|saidaA[24]~165_combout\)) # (!\fd|BankRegister|saidaA[24]~163_combout\ & 
-- ((\fd|BankRegister|saidaA[24]~158_combout\))))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[24]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[24]~165_combout\,
	datac => \fd|BankRegister|saidaA[24]~158_combout\,
	datad => \fd|BankRegister|saidaA[24]~163_combout\,
	combout => \fd|BankRegister|saidaA[24]~166_combout\);

-- Location: FF_X58_Y33_N11
\fd|BankRegister|registrador[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][24]~q\);

-- Location: FF_X59_Y37_N15
\fd|BankRegister|registrador[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][24]~q\);

-- Location: FF_X58_Y37_N9
\fd|BankRegister|registrador[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][24]~q\);

-- Location: FF_X58_Y37_N3
\fd|BankRegister|registrador[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][24]~q\);

-- Location: LCCOMB_X58_Y37_N2
\fd|BankRegister|saidaA[24]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~154_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][24]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][24]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][24]~q\,
	datac => \fd|BankRegister|registrador[19][24]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[24]~154_combout\);

-- Location: LCCOMB_X59_Y37_N14
\fd|BankRegister|saidaA[24]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~155_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[24]~154_combout\ & ((\fd|BankRegister|registrador[31][24]~q\))) # (!\fd|BankRegister|saidaA[24]~154_combout\ & (\fd|BankRegister|registrador[23][24]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[24]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][24]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[31][24]~q\,
	datad => \fd|BankRegister|saidaA[24]~154_combout\,
	combout => \fd|BankRegister|saidaA[24]~155_combout\);

-- Location: FF_X59_Y40_N9
\fd|BankRegister|registrador[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][24]~q\);

-- Location: FF_X59_Y40_N19
\fd|BankRegister|registrador[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][24]~q\);

-- Location: FF_X59_Y38_N1
\fd|BankRegister|registrador[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][24]~q\);

-- Location: FF_X59_Y38_N11
\fd|BankRegister|registrador[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][24]~q\);

-- Location: LCCOMB_X59_Y38_N10
\fd|BankRegister|saidaA[24]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~151_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][24]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][24]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][24]~q\,
	datac => \fd|BankRegister|registrador[16][24]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[24]~151_combout\);

-- Location: LCCOMB_X59_Y40_N18
\fd|BankRegister|saidaA[24]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~152_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[24]~151_combout\ & ((\fd|BankRegister|registrador[28][24]~q\))) # (!\fd|BankRegister|saidaA[24]~151_combout\ & (\fd|BankRegister|registrador[24][24]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[24]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[24][24]~q\,
	datac => \fd|BankRegister|registrador[28][24]~q\,
	datad => \fd|BankRegister|saidaA[24]~151_combout\,
	combout => \fd|BankRegister|saidaA[24]~152_combout\);

-- Location: FF_X57_Y35_N19
\fd|BankRegister|registrador[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][24]~q\);

-- Location: FF_X59_Y35_N17
\fd|BankRegister|registrador[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][24]~q\);

-- Location: LCCOMB_X57_Y35_N18
\fd|BankRegister|saidaA[24]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~149_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][24]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][24]~q\,
	datad => \fd|BankRegister|registrador[22][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~149_combout\);

-- Location: FF_X59_Y32_N23
\fd|BankRegister|registrador[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][24]~q\);

-- Location: FF_X59_Y32_N21
\fd|BankRegister|registrador[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][24]~q\);

-- Location: LCCOMB_X59_Y32_N22
\fd|BankRegister|saidaA[24]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~150_combout\ = (\fd|BankRegister|saidaA[24]~149_combout\ & (((\fd|BankRegister|registrador[30][24]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[24]~149_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[24]~149_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][24]~q\,
	datad => \fd|BankRegister|registrador[26][24]~q\,
	combout => \fd|BankRegister|saidaA[24]~150_combout\);

-- Location: LCCOMB_X60_Y39_N0
\fd|BankRegister|saidaA[24]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~153_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[24]~150_combout\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|saidaA[24]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[24]~152_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[24]~150_combout\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[24]~153_combout\);

-- Location: FF_X59_Y37_N13
\fd|BankRegister|registrador[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][24]~q\);

-- Location: FF_X59_Y39_N31
\fd|BankRegister|registrador[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][24]~q\);

-- Location: LCCOMB_X59_Y39_N30
\fd|BankRegister|saidaA[24]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~147_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][24]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[17][24]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[25][24]~q\,
	datac => \fd|BankRegister|registrador[17][24]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[24]~147_combout\);

-- Location: FF_X59_Y39_N21
\fd|BankRegister|registrador[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][24]~q\);

-- Location: FF_X60_Y39_N23
\fd|BankRegister|registrador[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[24]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][24]~q\);

-- Location: LCCOMB_X60_Y39_N22
\fd|BankRegister|saidaA[24]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~148_combout\ = (\fd|BankRegister|saidaA[24]~147_combout\ & (((\fd|BankRegister|registrador[29][24]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[24]~147_combout\ & (\fd|BankRegister|registrador[21][24]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[24]~147_combout\,
	datab => \fd|BankRegister|registrador[21][24]~q\,
	datac => \fd|BankRegister|registrador[29][24]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[24]~148_combout\);

-- Location: LCCOMB_X60_Y39_N2
\fd|BankRegister|saidaA[24]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~156_combout\ = (\fd|BankRegister|saidaA[24]~153_combout\ & ((\fd|BankRegister|saidaA[24]~155_combout\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[24]~153_combout\ & 
-- (((\fd|BankRegister|saidaA[24]~148_combout\ & \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[24]~155_combout\,
	datab => \fd|BankRegister|saidaA[24]~153_combout\,
	datac => \fd|BankRegister|saidaA[24]~148_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[24]~156_combout\);

-- Location: LCCOMB_X50_Y40_N10
\fd|BankRegister|saidaA[24]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[24]~167_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[24]~156_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[24]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|BankRegister|saidaA[24]~166_combout\,
	datad => \fd|BankRegister|saidaA[24]~156_combout\,
	combout => \fd|BankRegister|saidaA[24]~167_combout\);

-- Location: FF_X50_Y40_N11
\fd|Reg_ID_EX|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[24]~167_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(98));

-- Location: LCCOMB_X50_Y40_N0
\fd|ALU|adder|addsloop:24:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(98)) # (\fd|MuxSaidaBankRegister|selected[24]~6_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(98) & (\fd|MuxSaidaBankRegister|selected[24]~6_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[24]~6_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(98),
	combout => \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X50_Y40_N26
\fd|ALU|adder|addsloop:25:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(99) & ((\fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[25]~5_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(99) & 
-- (\fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[25]~5_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[25]~5_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(99),
	datad => \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X54_Y40_N0
\fd|MuxSaidaBankRegister|selected[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[26]~4_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(138),
	datac => \fd|Reg_ID_EX|DOUT\(41),
	datad => \fd|Reg_ID_EX|DOUT\(68),
	combout => \fd|MuxSaidaBankRegister|selected[26]~4_combout\);

-- Location: FF_X60_Y37_N9
\fd|BankRegister|registrador[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][26]~q\);

-- Location: FF_X60_Y37_N19
\fd|BankRegister|registrador[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][26]~q\);

-- Location: FF_X58_Y37_N7
\fd|BankRegister|registrador[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][26]~q\);

-- Location: FF_X58_Y37_N17
\fd|BankRegister|registrador[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][26]~q\);

-- Location: LCCOMB_X58_Y37_N16
\fd|BankRegister|saidaA[26]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~112_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[27][26]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[27][26]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][26]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[26]~112_combout\);

-- Location: LCCOMB_X60_Y37_N18
\fd|BankRegister|saidaA[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~113_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[26]~112_combout\ & ((\fd|BankRegister|registrador[31][26]~q\))) # (!\fd|BankRegister|saidaA[26]~112_combout\ & (\fd|BankRegister|registrador[23][26]~q\)))) 
-- # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[26]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[23][26]~q\,
	datac => \fd|BankRegister|registrador[31][26]~q\,
	datad => \fd|BankRegister|saidaA[26]~112_combout\,
	combout => \fd|BankRegister|saidaA[26]~113_combout\);

-- Location: FF_X59_Y39_N27
\fd|BankRegister|registrador[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][26]~q\);

-- Location: FF_X58_Y39_N9
\fd|BankRegister|registrador[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][26]~q\);

-- Location: LCCOMB_X59_Y39_N26
\fd|BankRegister|saidaA[26]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~105_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][26]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][26]~q\,
	datad => \fd|BankRegister|registrador[25][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~105_combout\);

-- Location: FF_X59_Y39_N17
\fd|BankRegister|registrador[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][26]~q\);

-- Location: FF_X58_Y39_N3
\fd|BankRegister|registrador[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][26]~q\);

-- Location: LCCOMB_X58_Y39_N2
\fd|BankRegister|saidaA[26]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~106_combout\ = (\fd|BankRegister|saidaA[26]~105_combout\ & (((\fd|BankRegister|registrador[29][26]~q\) # (!\fd|Rom|content~5_combout\)))) # (!\fd|BankRegister|saidaA[26]~105_combout\ & (\fd|BankRegister|registrador[21][26]~q\ & 
-- ((\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[26]~105_combout\,
	datab => \fd|BankRegister|registrador[21][26]~q\,
	datac => \fd|BankRegister|registrador[29][26]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[26]~106_combout\);

-- Location: FF_X59_Y35_N27
\fd|BankRegister|registrador[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][26]~q\);

-- Location: FF_X58_Y36_N9
\fd|BankRegister|registrador[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][26]~q\);

-- Location: LCCOMB_X58_Y36_N8
\fd|BankRegister|saidaA[26]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~107_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[22][26]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[18][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[22][26]~q\,
	datac => \fd|BankRegister|registrador[18][26]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[26]~107_combout\);

-- Location: FF_X59_Y32_N11
\fd|BankRegister|registrador[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][26]~q\);

-- Location: FF_X59_Y32_N25
\fd|BankRegister|registrador[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][26]~q\);

-- Location: LCCOMB_X59_Y32_N10
\fd|BankRegister|saidaA[26]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~108_combout\ = (\fd|BankRegister|saidaA[26]~107_combout\ & (((\fd|BankRegister|registrador[30][26]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[26]~107_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[26]~107_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][26]~q\,
	datad => \fd|BankRegister|registrador[26][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~108_combout\);

-- Location: FF_X54_Y38_N7
\fd|BankRegister|registrador[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][26]~q\);

-- Location: FF_X54_Y38_N9
\fd|BankRegister|registrador[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][26]~q\);

-- Location: FF_X55_Y38_N25
\fd|BankRegister|registrador[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][26]~q\);

-- Location: FF_X55_Y38_N7
\fd|BankRegister|registrador[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][26]~q\);

-- Location: LCCOMB_X55_Y38_N24
\fd|BankRegister|saidaA[26]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~109_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][26]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][26]~q\,
	datad => \fd|BankRegister|registrador[20][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~109_combout\);

-- Location: LCCOMB_X54_Y38_N8
\fd|BankRegister|saidaA[26]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~110_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[26]~109_combout\ & ((\fd|BankRegister|registrador[28][26]~q\))) # (!\fd|BankRegister|saidaA[26]~109_combout\ & (\fd|BankRegister|registrador[24][26]~q\)))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[26]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][26]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[28][26]~q\,
	datad => \fd|BankRegister|saidaA[26]~109_combout\,
	combout => \fd|BankRegister|saidaA[26]~110_combout\);

-- Location: LCCOMB_X61_Y34_N4
\fd|BankRegister|saidaA[26]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~111_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[26]~108_combout\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|saidaA[26]~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|saidaA[26]~108_combout\,
	datad => \fd|BankRegister|saidaA[26]~110_combout\,
	combout => \fd|BankRegister|saidaA[26]~111_combout\);

-- Location: LCCOMB_X58_Y37_N26
\fd|BankRegister|saidaA[26]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~114_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[26]~111_combout\ & (\fd|BankRegister|saidaA[26]~113_combout\)) # (!\fd|BankRegister|saidaA[26]~111_combout\ & 
-- ((\fd|BankRegister|saidaA[26]~106_combout\))))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[26]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[26]~113_combout\,
	datac => \fd|BankRegister|saidaA[26]~106_combout\,
	datad => \fd|BankRegister|saidaA[26]~111_combout\,
	combout => \fd|BankRegister|saidaA[26]~114_combout\);

-- Location: FF_X61_Y34_N13
\fd|BankRegister|registrador[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][26]~q\);

-- Location: FF_X57_Y34_N21
\fd|BankRegister|registrador[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][26]~q\);

-- Location: FF_X57_Y34_N11
\fd|BankRegister|registrador[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][26]~q\);

-- Location: LCCOMB_X57_Y34_N20
\fd|BankRegister|saidaA[26]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~119_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][26]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][26]~q\,
	datad => \fd|BankRegister|registrador[2][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~119_combout\);

-- Location: FF_X61_Y34_N7
\fd|BankRegister|registrador[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][26]~q\);

-- Location: LCCOMB_X61_Y34_N6
\fd|BankRegister|saidaA[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~120_combout\ = (\fd|BankRegister|saidaA[26]~119_combout\ & (((\fd|BankRegister|registrador[3][26]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[26]~119_combout\ & (\fd|BankRegister|registrador[1][26]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][26]~q\,
	datab => \fd|BankRegister|saidaA[26]~119_combout\,
	datac => \fd|BankRegister|registrador[3][26]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[26]~120_combout\);

-- Location: FF_X66_Y37_N7
\fd|BankRegister|registrador[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][26]~q\);

-- Location: FF_X66_Y37_N1
\fd|BankRegister|registrador[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][26]~q\);

-- Location: FF_X65_Y37_N5
\fd|BankRegister|registrador[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][26]~q\);

-- Location: FF_X65_Y37_N23
\fd|BankRegister|registrador[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][26]~q\);

-- Location: LCCOMB_X65_Y37_N22
\fd|BankRegister|saidaA[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~117_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[10][26]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[10][26]~q\,
	datac => \fd|BankRegister|registrador[8][26]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[26]~117_combout\);

-- Location: LCCOMB_X66_Y37_N0
\fd|BankRegister|saidaA[26]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~118_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[26]~117_combout\ & ((\fd|BankRegister|registrador[11][26]~q\))) # (!\fd|BankRegister|saidaA[26]~117_combout\ & (\fd|BankRegister|registrador[9][26]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[26]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[9][26]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][26]~q\,
	datad => \fd|BankRegister|saidaA[26]~117_combout\,
	combout => \fd|BankRegister|saidaA[26]~118_combout\);

-- Location: LCCOMB_X54_Y37_N24
\fd|BankRegister|saidaA[26]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~121_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\) # (\fd|BankRegister|saidaA[26]~118_combout\)))) # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[26]~120_combout\ & 
-- (!\fd|Rom|content~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[26]~120_combout\,
	datac => \fd|Rom|content~5_combout\,
	datad => \fd|BankRegister|saidaA[26]~118_combout\,
	combout => \fd|BankRegister|saidaA[26]~121_combout\);

-- Location: FF_X66_Y34_N17
\fd|BankRegister|registrador[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][26]~q\);

-- Location: LCCOMB_X66_Y34_N26
\fd|BankRegister|saidaA[26]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~115_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][26]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][26]~q\,
	datad => \fd|BankRegister|registrador[5][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~115_combout\);

-- Location: FF_X56_Y34_N9
\fd|BankRegister|registrador[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][26]~q\);

-- Location: FF_X56_Y34_N15
\fd|BankRegister|registrador[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][26]~q\);

-- Location: LCCOMB_X56_Y34_N8
\fd|BankRegister|saidaA[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~116_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[26]~115_combout\ & (\fd|BankRegister|registrador[7][26]~q\)) # (!\fd|BankRegister|saidaA[26]~115_combout\ & ((\fd|BankRegister|registrador[6][26]~q\))))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[26]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[26]~115_combout\,
	datac => \fd|BankRegister|registrador[7][26]~q\,
	datad => \fd|BankRegister|registrador[6][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~116_combout\);

-- Location: FF_X52_Y34_N23
\fd|BankRegister|registrador[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][26]~q\);

-- Location: FF_X52_Y34_N29
\fd|BankRegister|registrador[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][26]~q\);

-- Location: LCCOMB_X52_Y34_N22
\fd|BankRegister|saidaA[26]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~122_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][26]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][26]~q\,
	datad => \fd|BankRegister|registrador[13][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~122_combout\);

-- Location: FF_X52_Y37_N29
\fd|BankRegister|registrador[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][26]~q\);

-- Location: LCCOMB_X55_Y37_N22
\fd|BankRegister|registrador[15][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][26]~feeder_combout\ = \fd|MuxRegRam|selected[26]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[26]~9_combout\,
	combout => \fd|BankRegister|registrador[15][26]~feeder_combout\);

-- Location: FF_X55_Y37_N23
\fd|BankRegister|registrador[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][26]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][26]~q\);

-- Location: LCCOMB_X52_Y37_N28
\fd|BankRegister|saidaA[26]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~123_combout\ = (\fd|BankRegister|saidaA[26]~122_combout\ & (((\fd|BankRegister|registrador[15][26]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[26]~122_combout\ & (\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[14][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[26]~122_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][26]~q\,
	datad => \fd|BankRegister|registrador[15][26]~q\,
	combout => \fd|BankRegister|saidaA[26]~123_combout\);

-- Location: LCCOMB_X52_Y37_N14
\fd|BankRegister|saidaA[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~124_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[26]~121_combout\ & ((\fd|BankRegister|saidaA[26]~123_combout\))) # (!\fd|BankRegister|saidaA[26]~121_combout\ & 
-- (\fd|BankRegister|saidaA[26]~116_combout\)))) # (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[26]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[26]~121_combout\,
	datac => \fd|BankRegister|saidaA[26]~116_combout\,
	datad => \fd|BankRegister|saidaA[26]~123_combout\,
	combout => \fd|BankRegister|saidaA[26]~124_combout\);

-- Location: LCCOMB_X52_Y40_N18
\fd|BankRegister|saidaA[26]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[26]~125_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[26]~114_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[26]~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[26]~114_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[26]~124_combout\,
	combout => \fd|BankRegister|saidaA[26]~125_combout\);

-- Location: FF_X52_Y40_N19
\fd|Reg_ID_EX|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[26]~125_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(100));

-- Location: LCCOMB_X50_Y40_N12
\fd|ALU|adder|addsloop:26:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(100)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[26]~4_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(100) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[26]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[26]~4_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(100),
	combout => \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y42_N18
\fd|MuxSaidaBankRegister|selected[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[27]~3_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(69),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[27]~3_combout\);

-- Location: FF_X52_Y37_N11
\fd|BankRegister|registrador[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[14][27]~q\);

-- Location: FF_X52_Y34_N7
\fd|BankRegister|registrador[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[12][27]~q\);

-- Location: LCCOMB_X52_Y34_N6
\fd|BankRegister|saidaA[27]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~101_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[14][27]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[12][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[14][27]~q\,
	datac => \fd|BankRegister|registrador[12][27]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[27]~101_combout\);

-- Location: FF_X52_Y34_N21
\fd|BankRegister|registrador[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][27]~q\);

-- Location: LCCOMB_X55_Y37_N12
\fd|BankRegister|registrador[15][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][27]~feeder_combout\ = \fd|MuxRegRam|selected[27]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[27]~8_combout\,
	combout => \fd|BankRegister|registrador[15][27]~feeder_combout\);

-- Location: FF_X55_Y37_N13
\fd|BankRegister|registrador[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][27]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][27]~q\);

-- Location: LCCOMB_X52_Y34_N20
\fd|BankRegister|saidaA[27]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~102_combout\ = (\fd|BankRegister|saidaA[27]~101_combout\ & (((\fd|BankRegister|registrador[15][27]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[27]~101_combout\ & (\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[13][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[27]~101_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][27]~q\,
	datad => \fd|BankRegister|registrador[15][27]~q\,
	combout => \fd|BankRegister|saidaA[27]~102_combout\);

-- Location: FF_X65_Y37_N9
\fd|BankRegister|registrador[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[10][27]~q\);

-- Location: FF_X63_Y37_N31
\fd|BankRegister|registrador[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[11][27]~q\);

-- Location: FF_X63_Y37_N21
\fd|BankRegister|registrador[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][27]~q\);

-- Location: FF_X65_Y37_N11
\fd|BankRegister|registrador[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[8][27]~q\);

-- Location: LCCOMB_X65_Y37_N10
\fd|BankRegister|saidaA[27]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~94_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[9][27]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[8][27]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[9][27]~q\,
	datac => \fd|BankRegister|registrador[8][27]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[27]~94_combout\);

-- Location: LCCOMB_X63_Y37_N30
\fd|BankRegister|saidaA[27]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~95_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[27]~94_combout\ & ((\fd|BankRegister|registrador[11][27]~q\))) # (!\fd|BankRegister|saidaA[27]~94_combout\ & (\fd|BankRegister|registrador[10][27]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[27]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[10][27]~q\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][27]~q\,
	datad => \fd|BankRegister|saidaA[27]~94_combout\,
	combout => \fd|BankRegister|saidaA[27]~95_combout\);

-- Location: FF_X65_Y35_N9
\fd|BankRegister|registrador[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[2][27]~q\);

-- Location: FF_X65_Y35_N11
\fd|BankRegister|registrador[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][27]~q\);

-- Location: FF_X66_Y35_N23
\fd|BankRegister|registrador[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[1][27]~q\);

-- Location: FF_X66_Y35_N25
\fd|BankRegister|registrador[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[0][27]~q\);

-- Location: LCCOMB_X66_Y35_N24
\fd|BankRegister|saidaA[27]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~98_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][27]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[0][27]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][27]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][27]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[27]~98_combout\);

-- Location: LCCOMB_X65_Y35_N10
\fd|BankRegister|saidaA[27]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~99_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[27]~98_combout\ & ((\fd|BankRegister|registrador[3][27]~q\))) # (!\fd|BankRegister|saidaA[27]~98_combout\ & (\fd|BankRegister|registrador[2][27]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[27]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[2][27]~q\,
	datac => \fd|BankRegister|registrador[3][27]~q\,
	datad => \fd|BankRegister|saidaA[27]~98_combout\,
	combout => \fd|BankRegister|saidaA[27]~99_combout\);

-- Location: FF_X65_Y38_N5
\fd|BankRegister|registrador[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][27]~q\);

-- Location: FF_X63_Y34_N27
\fd|BankRegister|registrador[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][27]~q\);

-- Location: FF_X66_Y34_N15
\fd|BankRegister|registrador[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][27]~q\);

-- Location: FF_X67_Y38_N9
\fd|BankRegister|registrador[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][27]~q\);

-- Location: LCCOMB_X66_Y34_N14
\fd|BankRegister|saidaA[27]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~96_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][27]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[4][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][27]~q\,
	datad => \fd|BankRegister|registrador[6][27]~q\,
	combout => \fd|BankRegister|saidaA[27]~96_combout\);

-- Location: LCCOMB_X63_Y34_N26
\fd|BankRegister|saidaA[27]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~97_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[27]~96_combout\ & ((\fd|BankRegister|registrador[7][27]~q\))) # (!\fd|BankRegister|saidaA[27]~96_combout\ & (\fd|BankRegister|registrador[5][27]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[27]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][27]~q\,
	datac => \fd|BankRegister|registrador[7][27]~q\,
	datad => \fd|BankRegister|saidaA[27]~96_combout\,
	combout => \fd|BankRegister|saidaA[27]~97_combout\);

-- Location: LCCOMB_X61_Y38_N8
\fd|BankRegister|saidaA[27]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~100_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[27]~97_combout\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|saidaA[27]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[27]~99_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|Rom|content~5_combout\,
	datad => \fd|BankRegister|saidaA[27]~97_combout\,
	combout => \fd|BankRegister|saidaA[27]~100_combout\);

-- Location: LCCOMB_X55_Y38_N12
\fd|BankRegister|saidaA[27]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~103_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[27]~100_combout\ & (\fd|BankRegister|saidaA[27]~102_combout\)) # (!\fd|BankRegister|saidaA[27]~100_combout\ & ((\fd|BankRegister|saidaA[27]~95_combout\))))) 
-- # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[27]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[27]~102_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[27]~95_combout\,
	datad => \fd|BankRegister|saidaA[27]~100_combout\,
	combout => \fd|BankRegister|saidaA[27]~103_combout\);

-- Location: FF_X55_Y38_N9
\fd|BankRegister|registrador[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[20][27]~q\);

-- Location: FF_X56_Y38_N29
\fd|BankRegister|registrador[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[28][27]~q\);

-- Location: FF_X55_Y38_N11
\fd|BankRegister|registrador[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[16][27]~q\);

-- Location: FF_X56_Y38_N19
\fd|BankRegister|registrador[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[24][27]~q\);

-- Location: LCCOMB_X55_Y38_N10
\fd|BankRegister|saidaA[27]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~88_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][27]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][27]~q\,
	datad => \fd|BankRegister|registrador[24][27]~q\,
	combout => \fd|BankRegister|saidaA[27]~88_combout\);

-- Location: LCCOMB_X56_Y38_N28
\fd|BankRegister|saidaA[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~89_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[27]~88_combout\ & ((\fd|BankRegister|registrador[28][27]~q\))) # (!\fd|BankRegister|saidaA[27]~88_combout\ & (\fd|BankRegister|registrador[20][27]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[27]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[20][27]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][27]~q\,
	datad => \fd|BankRegister|saidaA[27]~88_combout\,
	combout => \fd|BankRegister|saidaA[27]~89_combout\);

-- Location: FF_X57_Y39_N17
\fd|BankRegister|registrador[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[21][27]~q\);

-- Location: FF_X53_Y35_N31
\fd|BankRegister|registrador[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][27]~q\);

-- Location: LCCOMB_X53_Y35_N30
\fd|BankRegister|saidaA[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~86_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[21][27]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[21][27]~q\,
	datac => \fd|BankRegister|registrador[17][27]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[27]~86_combout\);

-- Location: FF_X63_Y35_N25
\fd|BankRegister|registrador[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][27]~q\);

-- Location: FF_X53_Y35_N29
\fd|BankRegister|registrador[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][27]~q\);

-- Location: LCCOMB_X63_Y35_N24
\fd|BankRegister|saidaA[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~87_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[27]~86_combout\ & (\fd|BankRegister|registrador[29][27]~q\)) # (!\fd|BankRegister|saidaA[27]~86_combout\ & ((\fd|BankRegister|registrador[25][27]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[27]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[27]~86_combout\,
	datac => \fd|BankRegister|registrador[29][27]~q\,
	datad => \fd|BankRegister|registrador[25][27]~q\,
	combout => \fd|BankRegister|saidaA[27]~87_combout\);

-- Location: LCCOMB_X56_Y35_N20
\fd|BankRegister|saidaA[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~90_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[27]~87_combout\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|saidaA[27]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|saidaA[27]~89_combout\,
	datad => \fd|BankRegister|saidaA[27]~87_combout\,
	combout => \fd|BankRegister|saidaA[27]~90_combout\);

-- Location: FF_X58_Y38_N9
\fd|BankRegister|registrador[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[22][27]~q\);

-- Location: FF_X58_Y38_N11
\fd|BankRegister|registrador[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][27]~q\);

-- Location: FF_X55_Y39_N17
\fd|BankRegister|registrador[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[26][27]~q\);

-- Location: LCCOMB_X55_Y39_N10
\fd|BankRegister|saidaA[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~84_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[26][27]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[18][27]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][27]~q\,
	datac => \fd|BankRegister|registrador[18][27]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[27]~84_combout\);

-- Location: LCCOMB_X58_Y38_N10
\fd|BankRegister|saidaA[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~85_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[27]~84_combout\ & ((\fd|BankRegister|registrador[30][27]~q\))) # (!\fd|BankRegister|saidaA[27]~84_combout\ & (\fd|BankRegister|registrador[22][27]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[27]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[22][27]~q\,
	datac => \fd|BankRegister|registrador[30][27]~q\,
	datad => \fd|BankRegister|saidaA[27]~84_combout\,
	combout => \fd|BankRegister|saidaA[27]~85_combout\);

-- Location: FF_X56_Y35_N11
\fd|BankRegister|registrador[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[19][27]~q\);

-- Location: FF_X56_Y35_N25
\fd|BankRegister|registrador[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[23][27]~q\);

-- Location: LCCOMB_X56_Y35_N10
\fd|BankRegister|saidaA[27]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~91_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][27]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][27]~q\,
	datad => \fd|BankRegister|registrador[23][27]~q\,
	combout => \fd|BankRegister|saidaA[27]~91_combout\);

-- Location: FF_X59_Y37_N25
\fd|BankRegister|registrador[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][27]~q\);

-- Location: FF_X58_Y37_N21
\fd|BankRegister|registrador[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[27][27]~q\);

-- Location: LCCOMB_X59_Y37_N24
\fd|BankRegister|saidaA[27]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~92_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[27]~91_combout\ & (\fd|BankRegister|registrador[31][27]~q\)) # (!\fd|BankRegister|saidaA[27]~91_combout\ & ((\fd|BankRegister|registrador[27][27]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[27]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[27]~91_combout\,
	datac => \fd|BankRegister|registrador[31][27]~q\,
	datad => \fd|BankRegister|registrador[27][27]~q\,
	combout => \fd|BankRegister|saidaA[27]~92_combout\);

-- Location: LCCOMB_X52_Y34_N26
\fd|BankRegister|saidaA[27]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~93_combout\ = (\fd|BankRegister|saidaA[27]~90_combout\ & (((\fd|BankRegister|saidaA[27]~92_combout\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[27]~90_combout\ & (\fd|BankRegister|saidaA[27]~85_combout\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[27]~90_combout\,
	datab => \fd|BankRegister|saidaA[27]~85_combout\,
	datac => \fd|BankRegister|saidaA[27]~92_combout\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[27]~93_combout\);

-- Location: LCCOMB_X52_Y40_N16
\fd|BankRegister|saidaA[27]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[27]~104_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[27]~93_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[27]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|saidaA[27]~103_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|BankRegister|saidaA[27]~93_combout\,
	combout => \fd|BankRegister|saidaA[27]~104_combout\);

-- Location: FF_X52_Y40_N17
\fd|Reg_ID_EX|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[27]~104_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(101));

-- Location: LCCOMB_X57_Y42_N2
\fd|ALU|adder|addsloop:27:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(101)) # (\fd|MuxSaidaBankRegister|selected[27]~3_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(101) & (\fd|MuxSaidaBankRegister|selected[27]~3_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\,
	datab => \fd|MuxSaidaBankRegister|selected[27]~3_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(101),
	combout => \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X57_Y42_N28
\fd|ALU|final|selected[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[28]~40_combout\ = \fd|MuxSaidaBankRegister|selected[28]~2_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[28]~2_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[28]~40_combout\);

-- Location: LCCOMB_X57_Y42_N30
\fd|ALU|final|selected[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[28]~41_combout\ = (\fd|Reg_ID_EX|DOUT\(102) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[28]~40_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(102) & (\fd|ALU|final|selected[28]~40_combout\ 
-- & (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(102),
	datab => \fd|UCalu|output[0]~3_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|final|selected[28]~40_combout\,
	combout => \fd|ALU|final|selected[28]~41_combout\);

-- Location: FF_X57_Y42_N31
\fd|Reg_EX_MEM|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[28]~41_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(65));

-- Location: FF_X55_Y37_N27
\fd|Reg_MEM_WB|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(65),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(33));

-- Location: LCCOMB_X55_Y37_N26
\fd|MuxRegRam|selected[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[28]~7_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(65))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(65),
	datac => \fd|Reg_MEM_WB|DOUT\(33),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[28]~7_combout\);

-- Location: FF_X53_Y36_N19
\fd|BankRegister|registrador[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[28]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][28]~q\);

-- Location: LCCOMB_X53_Y35_N6
\fd|BankRegister|saidaB[28]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~63_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[25][28]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[17][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][28]~q\,
	datad => \fd|BankRegister|registrador[17][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~63_combout\);

-- Location: LCCOMB_X53_Y36_N8
\fd|BankRegister|saidaB[28]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~64_combout\ = (\fd|BankRegister|saidaB[28]~63_combout\ & ((\fd|BankRegister|registrador[29][28]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[28]~63_combout\ & (((\fd|BankRegister|registrador[21][28]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][28]~q\,
	datab => \fd|BankRegister|saidaB[28]~63_combout\,
	datac => \fd|BankRegister|registrador[21][28]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[28]~64_combout\);

-- Location: LCCOMB_X55_Y38_N20
\fd|BankRegister|saidaB[28]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~67_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[20][28]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[16][28]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][28]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[20][28]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[28]~67_combout\);

-- Location: LCCOMB_X54_Y38_N10
\fd|BankRegister|saidaB[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~68_combout\ = (\fd|BankRegister|saidaB[28]~67_combout\ & ((\fd|BankRegister|registrador[28][28]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[28]~67_combout\ & (((\fd|BankRegister|registrador[24][28]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~67_combout\,
	datab => \fd|BankRegister|registrador[28][28]~q\,
	datac => \fd|BankRegister|registrador[24][28]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[28]~68_combout\);

-- Location: LCCOMB_X54_Y37_N20
\fd|BankRegister|saidaB[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~65_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[22][28]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[18][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[22][28]~q\,
	datad => \fd|BankRegister|registrador[18][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~65_combout\);

-- Location: LCCOMB_X53_Y37_N16
\fd|BankRegister|saidaB[28]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~66_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[28]~65_combout\ & (\fd|BankRegister|registrador[30][28]~q\)) # (!\fd|BankRegister|saidaB[28]~65_combout\ & ((\fd|BankRegister|registrador[26][28]~q\))))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[28]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[30][28]~q\,
	datac => \fd|BankRegister|registrador[26][28]~q\,
	datad => \fd|BankRegister|saidaB[28]~65_combout\,
	combout => \fd|BankRegister|saidaB[28]~66_combout\);

-- Location: LCCOMB_X53_Y35_N10
\fd|BankRegister|saidaB[28]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~69_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[28]~66_combout\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|saidaB[28]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[28]~68_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[28]~66_combout\,
	combout => \fd|BankRegister|saidaB[28]~69_combout\);

-- Location: LCCOMB_X58_Y37_N24
\fd|BankRegister|saidaB[28]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~70_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[27][28]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][28]~q\,
	datad => \fd|BankRegister|registrador[19][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~70_combout\);

-- Location: LCCOMB_X58_Y34_N28
\fd|BankRegister|saidaB[28]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~71_combout\ = (\fd|BankRegister|saidaB[28]~70_combout\ & (((\fd|BankRegister|registrador[31][28]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[28]~70_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[23][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~70_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[23][28]~q\,
	datad => \fd|BankRegister|registrador[31][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~71_combout\);

-- Location: LCCOMB_X57_Y34_N16
\fd|BankRegister|saidaB[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~72_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[28]~69_combout\ & ((\fd|BankRegister|saidaB[28]~71_combout\))) # (!\fd|BankRegister|saidaB[28]~69_combout\ & (\fd|BankRegister|saidaB[28]~64_combout\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[28]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[28]~64_combout\,
	datac => \fd|BankRegister|saidaB[28]~69_combout\,
	datad => \fd|BankRegister|saidaB[28]~71_combout\,
	combout => \fd|BankRegister|saidaB[28]~72_combout\);

-- Location: LCCOMB_X66_Y34_N10
\fd|BankRegister|saidaB[28]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~73_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[5][28]~q\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[4][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][28]~q\,
	datad => \fd|BankRegister|registrador[4][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~73_combout\);

-- Location: LCCOMB_X56_Y34_N26
\fd|BankRegister|saidaB[28]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~74_combout\ = (\fd|BankRegister|saidaB[28]~73_combout\ & ((\fd|BankRegister|registrador[7][28]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[28]~73_combout\ & (((\fd|BankRegister|registrador[6][28]~q\ & 
-- \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~73_combout\,
	datab => \fd|BankRegister|registrador[7][28]~q\,
	datac => \fd|BankRegister|registrador[6][28]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[28]~74_combout\);

-- Location: LCCOMB_X52_Y34_N30
\fd|BankRegister|saidaB[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~80_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][28]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][28]~q\,
	datad => \fd|BankRegister|registrador[12][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~80_combout\);

-- Location: LCCOMB_X52_Y34_N2
\fd|BankRegister|saidaB[28]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~81_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[28]~80_combout\ & (\fd|BankRegister|registrador[15][28]~q\)) # (!\fd|BankRegister|saidaB[28]~80_combout\ & ((\fd|BankRegister|registrador[14][28]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[28]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][28]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[28]~80_combout\,
	datad => \fd|BankRegister|registrador[14][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~81_combout\);

-- Location: LCCOMB_X61_Y32_N8
\fd|BankRegister|saidaB[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~77_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[2][28]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[0][28]~q\,
	datac => \fd|BankRegister|registrador[2][28]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[28]~77_combout\);

-- Location: LCCOMB_X60_Y33_N2
\fd|BankRegister|saidaB[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~78_combout\ = (\fd|BankRegister|saidaB[28]~77_combout\ & (((\fd|BankRegister|registrador[3][28]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[28]~77_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[1][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~77_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][28]~q\,
	datad => \fd|BankRegister|registrador[3][28]~q\,
	combout => \fd|BankRegister|saidaB[28]~78_combout\);

-- Location: LCCOMB_X65_Y37_N12
\fd|BankRegister|saidaB[28]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~75_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[10][28]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[8][28]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][28]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][28]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[28]~75_combout\);

-- Location: LCCOMB_X66_Y37_N2
\fd|BankRegister|saidaB[28]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~76_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[28]~75_combout\ & (\fd|BankRegister|registrador[11][28]~q\)) # (!\fd|BankRegister|saidaB[28]~75_combout\ & ((\fd|BankRegister|registrador[9][28]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[28]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[11][28]~q\,
	datac => \fd|BankRegister|registrador[9][28]~q\,
	datad => \fd|BankRegister|saidaB[28]~75_combout\,
	combout => \fd|BankRegister|saidaB[28]~76_combout\);

-- Location: LCCOMB_X61_Y34_N22
\fd|BankRegister|saidaB[28]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~79_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[28]~76_combout\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[28]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~78_combout\,
	datab => \fd|BankRegister|saidaB[28]~76_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[28]~79_combout\);

-- Location: LCCOMB_X54_Y34_N0
\fd|BankRegister|saidaB[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~82_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[28]~79_combout\ & ((\fd|BankRegister|saidaB[28]~81_combout\))) # (!\fd|BankRegister|saidaB[28]~79_combout\ & (\fd|BankRegister|saidaB[28]~74_combout\)))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[28]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~74_combout\,
	datab => \fd|BankRegister|saidaB[28]~81_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[28]~79_combout\,
	combout => \fd|BankRegister|saidaB[28]~82_combout\);

-- Location: LCCOMB_X53_Y40_N8
\fd|BankRegister|saidaB[28]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[28]~83_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[28]~72_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[28]~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[28]~72_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|Rom|content~14_combout\,
	datad => \fd|BankRegister|saidaB[28]~82_combout\,
	combout => \fd|BankRegister|saidaB[28]~83_combout\);

-- Location: FF_X53_Y40_N9
\fd|Reg_ID_EX|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[28]~83_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(70));

-- Location: FF_X52_Y43_N31
\fd|Reg_EX_MEM|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(70),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(33));

-- Location: FF_X53_Y44_N23
\fd|Ram|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(32),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~70_q\);

-- Location: LCCOMB_X53_Y44_N22
\fd|Ram|q[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[27]~24_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~70_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a27\,
	datac => \fd|Ram|ram~70_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[27]~24_combout\);

-- Location: LCCOMB_X53_Y44_N20
\fd|Ram|ram_rtl_0_bypass[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\);

-- Location: FF_X53_Y44_N21
\fd|Ram|ram_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(74));

-- Location: FF_X53_Y44_N13
\fd|Ram|ram_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(73));

-- Location: LCCOMB_X53_Y44_N12
\fd|Ram|q[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[27]~25_combout\ = (\fd|Ram|ram_rtl_0_bypass\(74) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(73)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[27]~24_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(74) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[27]~24_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(74),
	datac => \fd|Ram|ram_rtl_0_bypass\(73),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[27]~25_combout\);

-- Location: LCCOMB_X53_Y44_N6
\fd|Ram|q[27]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[27]~26_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[27]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[27]~25_combout\,
	combout => \fd|Ram|q[27]~26_combout\);

-- Location: FF_X53_Y44_N7
\fd|Reg_MEM_WB|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[27]~26_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(64));

-- Location: LCCOMB_X57_Y42_N16
\fd|ALU|final|selected[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[27]~42_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[27]~3_combout\ $ (((\fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:26:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[27]~3_combout\,
	combout => \fd|ALU|final|selected[27]~42_combout\);

-- Location: LCCOMB_X57_Y42_N10
\fd|ALU|final|selected[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[27]~43_combout\ = (\fd|Reg_ID_EX|DOUT\(101) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[27]~42_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(101) & (\fd|ALU|final|selected[27]~42_combout\ 
-- & (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(101),
	datab => \fd|UCalu|output[0]~3_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|final|selected[27]~42_combout\,
	combout => \fd|ALU|final|selected[27]~43_combout\);

-- Location: FF_X57_Y42_N11
\fd|Reg_EX_MEM|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[27]~43_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(64));

-- Location: FF_X55_Y37_N21
\fd|Reg_MEM_WB|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(64),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(32));

-- Location: LCCOMB_X55_Y37_N20
\fd|MuxRegRam|selected[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[27]~8_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(64))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(64),
	datac => \fd|Reg_MEM_WB|DOUT\(32),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[27]~8_combout\);

-- Location: FF_X55_Y39_N11
\fd|BankRegister|registrador[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[27]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][27]~q\);

-- Location: LCCOMB_X55_Y39_N16
\fd|BankRegister|saidaB[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~84_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[26][27]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[18][27]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][27]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][27]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[27]~84_combout\);

-- Location: LCCOMB_X58_Y38_N8
\fd|BankRegister|saidaB[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~85_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[27]~84_combout\ & ((\fd|BankRegister|registrador[30][27]~q\))) # (!\fd|BankRegister|saidaB[27]~84_combout\ & (\fd|BankRegister|registrador[22][27]~q\)))) # 
-- (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[27]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[27]~84_combout\,
	datac => \fd|BankRegister|registrador[22][27]~q\,
	datad => \fd|BankRegister|registrador[30][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~85_combout\);

-- Location: LCCOMB_X56_Y35_N24
\fd|BankRegister|saidaB[27]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~91_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[23][27]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[23][27]~q\,
	datad => \fd|BankRegister|registrador[19][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~91_combout\);

-- Location: LCCOMB_X58_Y37_N20
\fd|BankRegister|saidaB[27]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~92_combout\ = (\fd|BankRegister|saidaB[27]~91_combout\ & (((\fd|BankRegister|registrador[31][27]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[27]~91_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[27][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~91_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][27]~q\,
	datad => \fd|BankRegister|registrador[31][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~92_combout\);

-- Location: LCCOMB_X57_Y39_N16
\fd|BankRegister|saidaB[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~86_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][27]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][27]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][27]~q\,
	datac => \fd|BankRegister|registrador[21][27]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[27]~86_combout\);

-- Location: LCCOMB_X53_Y35_N28
\fd|BankRegister|saidaB[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~87_combout\ = (\fd|BankRegister|saidaB[27]~86_combout\ & (((\fd|BankRegister|registrador[29][27]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[27]~86_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[25][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~86_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][27]~q\,
	datad => \fd|BankRegister|registrador[29][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~87_combout\);

-- Location: LCCOMB_X56_Y38_N18
\fd|BankRegister|saidaB[27]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~88_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][27]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][27]~q\,
	datad => \fd|BankRegister|registrador[16][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~88_combout\);

-- Location: LCCOMB_X55_Y38_N8
\fd|BankRegister|saidaB[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~89_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[27]~88_combout\ & (\fd|BankRegister|registrador[28][27]~q\)) # (!\fd|BankRegister|saidaB[27]~88_combout\ & ((\fd|BankRegister|registrador[20][27]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[27]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[28][27]~q\,
	datac => \fd|BankRegister|registrador[20][27]~q\,
	datad => \fd|BankRegister|saidaB[27]~88_combout\,
	combout => \fd|BankRegister|saidaB[27]~89_combout\);

-- Location: LCCOMB_X54_Y40_N18
\fd|BankRegister|saidaB[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~90_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[27]~87_combout\) # ((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (((!\fd|Rom|content~13_combout\ & 
-- \fd|BankRegister|saidaB[27]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~87_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[27]~89_combout\,
	combout => \fd|BankRegister|saidaB[27]~90_combout\);

-- Location: LCCOMB_X54_Y40_N4
\fd|BankRegister|saidaB[27]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~93_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[27]~90_combout\ & ((\fd|BankRegister|saidaB[27]~92_combout\))) # (!\fd|BankRegister|saidaB[27]~90_combout\ & (\fd|BankRegister|saidaB[27]~85_combout\)))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[27]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~85_combout\,
	datab => \fd|BankRegister|saidaB[27]~92_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[27]~90_combout\,
	combout => \fd|BankRegister|saidaB[27]~93_combout\);

-- Location: LCCOMB_X63_Y37_N20
\fd|BankRegister|saidaB[27]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~94_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[9][27]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[8][27]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][27]~q\,
	datac => \fd|BankRegister|registrador[9][27]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[27]~94_combout\);

-- Location: LCCOMB_X65_Y37_N8
\fd|BankRegister|saidaB[27]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~95_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[27]~94_combout\ & (\fd|BankRegister|registrador[11][27]~q\)) # (!\fd|BankRegister|saidaB[27]~94_combout\ & ((\fd|BankRegister|registrador[10][27]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[27]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][27]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][27]~q\,
	datad => \fd|BankRegister|saidaB[27]~94_combout\,
	combout => \fd|BankRegister|saidaB[27]~95_combout\);

-- Location: LCCOMB_X52_Y37_N10
\fd|BankRegister|saidaB[27]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~101_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][27]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][27]~q\,
	datad => \fd|BankRegister|registrador[12][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~101_combout\);

-- Location: LCCOMB_X52_Y34_N8
\fd|BankRegister|saidaB[27]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~102_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[27]~101_combout\ & ((\fd|BankRegister|registrador[15][27]~q\))) # (!\fd|BankRegister|saidaB[27]~101_combout\ & (\fd|BankRegister|registrador[13][27]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[27]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[13][27]~q\,
	datac => \fd|BankRegister|saidaB[27]~101_combout\,
	datad => \fd|BankRegister|registrador[15][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~102_combout\);

-- Location: LCCOMB_X66_Y35_N22
\fd|BankRegister|saidaB[27]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~98_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][27]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][27]~q\,
	datad => \fd|BankRegister|registrador[0][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~98_combout\);

-- Location: LCCOMB_X65_Y35_N8
\fd|BankRegister|saidaB[27]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~99_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[27]~98_combout\ & ((\fd|BankRegister|registrador[3][27]~q\))) # (!\fd|BankRegister|saidaB[27]~98_combout\ & (\fd|BankRegister|registrador[2][27]~q\)))) # 
-- (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[27]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[27]~98_combout\,
	datac => \fd|BankRegister|registrador[2][27]~q\,
	datad => \fd|BankRegister|registrador[3][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~99_combout\);

-- Location: LCCOMB_X67_Y38_N8
\fd|BankRegister|saidaB[27]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~96_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][27]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][27]~q\,
	datad => \fd|BankRegister|registrador[4][27]~q\,
	combout => \fd|BankRegister|saidaB[27]~96_combout\);

-- Location: LCCOMB_X65_Y38_N4
\fd|BankRegister|saidaB[27]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~97_combout\ = (\fd|BankRegister|saidaB[27]~96_combout\ & ((\fd|BankRegister|registrador[7][27]~q\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[27]~96_combout\ & (((\fd|BankRegister|registrador[5][27]~q\ & 
-- \fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~96_combout\,
	datab => \fd|BankRegister|registrador[7][27]~q\,
	datac => \fd|BankRegister|registrador[5][27]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[27]~97_combout\);

-- Location: LCCOMB_X66_Y42_N24
\fd|BankRegister|saidaB[27]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~100_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[27]~97_combout\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|saidaB[27]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~99_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[27]~97_combout\,
	combout => \fd|BankRegister|saidaB[27]~100_combout\);

-- Location: LCCOMB_X66_Y42_N2
\fd|BankRegister|saidaB[27]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~103_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[27]~100_combout\ & ((\fd|BankRegister|saidaB[27]~102_combout\))) # (!\fd|BankRegister|saidaB[27]~100_combout\ & 
-- (\fd|BankRegister|saidaB[27]~95_combout\)))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[27]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[27]~95_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[27]~102_combout\,
	datad => \fd|BankRegister|saidaB[27]~100_combout\,
	combout => \fd|BankRegister|saidaB[27]~103_combout\);

-- Location: LCCOMB_X66_Y44_N8
\fd|BankRegister|saidaB[27]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[27]~104_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[27]~93_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[27]~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[27]~93_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[27]~103_combout\,
	combout => \fd|BankRegister|saidaB[27]~104_combout\);

-- Location: FF_X66_Y44_N9
\fd|Reg_ID_EX|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[27]~104_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(69));

-- Location: FF_X57_Y42_N1
\fd|Reg_EX_MEM|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(69),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(32));

-- Location: LCCOMB_X53_Y44_N26
\fd|Ram|q[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[26]~27_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~69_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~69_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a26\,
	combout => \fd|Ram|q[26]~27_combout\);

-- Location: LCCOMB_X53_Y44_N16
\fd|Ram|ram_rtl_0_bypass[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\);

-- Location: FF_X53_Y44_N17
\fd|Ram|ram_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(72));

-- Location: FF_X53_Y44_N29
\fd|Ram|ram_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(71));

-- Location: LCCOMB_X53_Y44_N28
\fd|Ram|q[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[26]~28_combout\ = (\fd|Ram|ram_rtl_0_bypass\(72) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(71)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[26]~27_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(72) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[26]~27_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(72),
	datac => \fd|Ram|ram_rtl_0_bypass\(71),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[26]~28_combout\);

-- Location: LCCOMB_X53_Y44_N0
\fd|Ram|q[26]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[26]~29_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[26]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[26]~28_combout\,
	combout => \fd|Ram|q[26]~29_combout\);

-- Location: FF_X53_Y44_N1
\fd|Reg_MEM_WB|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[26]~29_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(63));

-- Location: LCCOMB_X50_Y40_N28
\fd|ALU|final|selected[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[26]~52_combout\ = \fd|MuxSaidaBankRegister|selected[26]~4_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[26]~4_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|ALU|adder|addsloop:25:add1to31|vaium~0_combout\,
	datad => \fd|UCalu|output[2]~1_combout\,
	combout => \fd|ALU|final|selected[26]~52_combout\);

-- Location: LCCOMB_X50_Y40_N22
\fd|ALU|final|selected[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[26]~53_combout\ = (\fd|Reg_ID_EX|DOUT\(100) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[26]~52_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(100) & (\fd|ALU|final|selected[26]~52_combout\ 
-- & (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(100),
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|ALU|final|selected[26]~52_combout\,
	combout => \fd|ALU|final|selected[26]~53_combout\);

-- Location: FF_X50_Y40_N23
\fd|Reg_EX_MEM|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[26]~53_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(63));

-- Location: FF_X55_Y37_N7
\fd|Reg_MEM_WB|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(63),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(31));

-- Location: LCCOMB_X55_Y37_N6
\fd|MuxRegRam|selected[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[26]~9_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(63))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(63),
	datac => \fd|Reg_MEM_WB|DOUT\(31),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[26]~9_combout\);

-- Location: FF_X66_Y34_N27
\fd|BankRegister|registrador[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[26]~9_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[4][26]~q\);

-- Location: LCCOMB_X66_Y34_N16
\fd|BankRegister|saidaB[26]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~115_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[5][26]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[4][26]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][26]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][26]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[26]~115_combout\);

-- Location: LCCOMB_X56_Y34_N14
\fd|BankRegister|saidaB[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~116_combout\ = (\fd|BankRegister|saidaB[26]~115_combout\ & ((\fd|BankRegister|registrador[7][26]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[26]~115_combout\ & (((\fd|BankRegister|registrador[6][26]~q\ 
-- & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~115_combout\,
	datab => \fd|BankRegister|registrador[7][26]~q\,
	datac => \fd|BankRegister|registrador[6][26]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[26]~116_combout\);

-- Location: LCCOMB_X52_Y34_N28
\fd|BankRegister|saidaB[26]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~122_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[13][26]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[12][26]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[12][26]~q\,
	datac => \fd|BankRegister|registrador[13][26]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[26]~122_combout\);

-- Location: LCCOMB_X53_Y34_N16
\fd|BankRegister|saidaB[26]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~123_combout\ = (\fd|BankRegister|saidaB[26]~122_combout\ & (((\fd|BankRegister|registrador[15][26]~q\) # (!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[26]~122_combout\ & (\fd|BankRegister|registrador[14][26]~q\ 
-- & (\fd|Rom|content~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~122_combout\,
	datab => \fd|BankRegister|registrador[14][26]~q\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|registrador[15][26]~q\,
	combout => \fd|BankRegister|saidaB[26]~123_combout\);

-- Location: LCCOMB_X65_Y37_N4
\fd|BankRegister|saidaB[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~117_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[10][26]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[8][26]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][26]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][26]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[26]~117_combout\);

-- Location: LCCOMB_X66_Y37_N6
\fd|BankRegister|saidaB[26]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~118_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[26]~117_combout\ & (\fd|BankRegister|registrador[11][26]~q\)) # (!\fd|BankRegister|saidaB[26]~117_combout\ & ((\fd|BankRegister|registrador[9][26]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[26]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[11][26]~q\,
	datac => \fd|BankRegister|registrador[9][26]~q\,
	datad => \fd|BankRegister|saidaB[26]~117_combout\,
	combout => \fd|BankRegister|saidaB[26]~118_combout\);

-- Location: LCCOMB_X57_Y34_N10
\fd|BankRegister|saidaB[26]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~119_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[2][26]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][26]~q\,
	datad => \fd|BankRegister|registrador[0][26]~q\,
	combout => \fd|BankRegister|saidaB[26]~119_combout\);

-- Location: LCCOMB_X61_Y34_N12
\fd|BankRegister|saidaB[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~120_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[26]~119_combout\ & ((\fd|BankRegister|registrador[3][26]~q\))) # (!\fd|BankRegister|saidaB[26]~119_combout\ & (\fd|BankRegister|registrador[1][26]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[26]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[26]~119_combout\,
	datac => \fd|BankRegister|registrador[1][26]~q\,
	datad => \fd|BankRegister|registrador[3][26]~q\,
	combout => \fd|BankRegister|saidaB[26]~120_combout\);

-- Location: LCCOMB_X61_Y34_N16
\fd|BankRegister|saidaB[26]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~121_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[26]~118_combout\) # ((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (((!\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[26]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~118_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[26]~120_combout\,
	combout => \fd|BankRegister|saidaB[26]~121_combout\);

-- Location: LCCOMB_X61_Y34_N18
\fd|BankRegister|saidaB[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~124_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[26]~121_combout\ & ((\fd|BankRegister|saidaB[26]~123_combout\))) # (!\fd|BankRegister|saidaB[26]~121_combout\ & 
-- (\fd|BankRegister|saidaB[26]~116_combout\)))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[26]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~116_combout\,
	datab => \fd|BankRegister|saidaB[26]~123_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[26]~121_combout\,
	combout => \fd|BankRegister|saidaB[26]~124_combout\);

-- Location: LCCOMB_X58_Y37_N6
\fd|BankRegister|saidaB[26]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~112_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[27][26]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][26]~q\,
	datad => \fd|BankRegister|registrador[19][26]~q\,
	combout => \fd|BankRegister|saidaB[26]~112_combout\);

-- Location: LCCOMB_X60_Y37_N8
\fd|BankRegister|saidaB[26]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~113_combout\ = (\fd|BankRegister|saidaB[26]~112_combout\ & ((\fd|BankRegister|registrador[31][26]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[26]~112_combout\ & 
-- (((\fd|BankRegister|registrador[23][26]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~112_combout\,
	datab => \fd|BankRegister|registrador[31][26]~q\,
	datac => \fd|BankRegister|registrador[23][26]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[26]~113_combout\);

-- Location: LCCOMB_X55_Y38_N6
\fd|BankRegister|saidaB[26]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~109_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[20][26]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[16][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[20][26]~q\,
	datad => \fd|BankRegister|registrador[16][26]~q\,
	combout => \fd|BankRegister|saidaB[26]~109_combout\);

-- Location: LCCOMB_X54_Y38_N6
\fd|BankRegister|saidaB[26]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~110_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[26]~109_combout\ & (\fd|BankRegister|registrador[28][26]~q\)) # (!\fd|BankRegister|saidaB[26]~109_combout\ & ((\fd|BankRegister|registrador[24][26]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[26]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[28][26]~q\,
	datac => \fd|BankRegister|registrador[24][26]~q\,
	datad => \fd|BankRegister|saidaB[26]~109_combout\,
	combout => \fd|BankRegister|saidaB[26]~110_combout\);

-- Location: LCCOMB_X59_Y35_N26
\fd|BankRegister|saidaB[26]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~107_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[22][26]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][26]~q\,
	datad => \fd|BankRegister|registrador[18][26]~q\,
	combout => \fd|BankRegister|saidaB[26]~107_combout\);

-- Location: LCCOMB_X59_Y32_N24
\fd|BankRegister|saidaB[26]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~108_combout\ = (\fd|BankRegister|saidaB[26]~107_combout\ & ((\fd|BankRegister|registrador[30][26]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[26]~107_combout\ & 
-- (((\fd|BankRegister|registrador[26][26]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][26]~q\,
	datab => \fd|BankRegister|saidaB[26]~107_combout\,
	datac => \fd|BankRegister|registrador[26][26]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[26]~108_combout\);

-- Location: LCCOMB_X61_Y34_N24
\fd|BankRegister|saidaB[26]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~111_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\) # (\fd|BankRegister|saidaB[26]~108_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[26]~110_combout\ & 
-- (!\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~110_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[26]~108_combout\,
	combout => \fd|BankRegister|saidaB[26]~111_combout\);

-- Location: LCCOMB_X58_Y39_N8
\fd|BankRegister|saidaB[26]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~105_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][26]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][26]~q\,
	datac => \fd|BankRegister|registrador[25][26]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[26]~105_combout\);

-- Location: LCCOMB_X59_Y39_N16
\fd|BankRegister|saidaB[26]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~106_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[26]~105_combout\ & (\fd|BankRegister|registrador[29][26]~q\)) # (!\fd|BankRegister|saidaB[26]~105_combout\ & ((\fd|BankRegister|registrador[21][26]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[26]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][26]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][26]~q\,
	datad => \fd|BankRegister|saidaB[26]~105_combout\,
	combout => \fd|BankRegister|saidaB[26]~106_combout\);

-- Location: LCCOMB_X61_Y34_N10
\fd|BankRegister|saidaB[26]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~114_combout\ = (\fd|BankRegister|saidaB[26]~111_combout\ & ((\fd|BankRegister|saidaB[26]~113_combout\) # ((!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[26]~111_combout\ & (((\fd|Rom|content~12_combout\ & 
-- \fd|BankRegister|saidaB[26]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~113_combout\,
	datab => \fd|BankRegister|saidaB[26]~111_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[26]~106_combout\,
	combout => \fd|BankRegister|saidaB[26]~114_combout\);

-- Location: LCCOMB_X63_Y34_N16
\fd|BankRegister|saidaB[26]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[26]~125_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[26]~114_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[26]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[26]~124_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|Rom|content~14_combout\,
	datad => \fd|BankRegister|saidaB[26]~114_combout\,
	combout => \fd|BankRegister|saidaB[26]~125_combout\);

-- Location: FF_X63_Y34_N17
\fd|Reg_ID_EX|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[26]~125_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(68));

-- Location: FF_X53_Y44_N31
\fd|Reg_EX_MEM|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(68),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(31));

-- Location: FF_X52_Y43_N29
\fd|Ram|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(30),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~68_q\);

-- Location: LCCOMB_X52_Y43_N28
\fd|Ram|q[25]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[25]~30_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a25\,
	datac => \fd|Ram|ram~68_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[25]~30_combout\);

-- Location: LCCOMB_X53_Y44_N2
\fd|Ram|ram_rtl_0_bypass[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\);

-- Location: FF_X53_Y44_N3
\fd|Ram|ram_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(70));

-- Location: FF_X53_Y44_N19
\fd|Ram|ram_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(69));

-- Location: LCCOMB_X53_Y44_N18
\fd|Ram|q[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[25]~31_combout\ = (\fd|Ram|ram_rtl_0_bypass\(70) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(69)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[25]~30_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(70) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[25]~30_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(70),
	datac => \fd|Ram|ram_rtl_0_bypass\(69),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[25]~31_combout\);

-- Location: LCCOMB_X53_Y44_N14
\fd|Ram|q[25]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[25]~32_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[25]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[25]~31_combout\,
	combout => \fd|Ram|q[25]~32_combout\);

-- Location: FF_X53_Y44_N15
\fd|Reg_MEM_WB|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[25]~32_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(62));

-- Location: LCCOMB_X50_Y40_N6
\fd|ALU|final|selected[25]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[25]~44_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[25]~5_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[25]~5_combout\,
	datad => \fd|ALU|adder|addsloop:24:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[25]~44_combout\);

-- Location: LCCOMB_X50_Y40_N16
\fd|ALU|final|selected[25]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[25]~45_combout\ = (\fd|Reg_ID_EX|DOUT\(99) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[25]~44_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(99) & (\fd|ALU|final|selected[25]~44_combout\ & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(99),
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|ALU|final|selected[25]~44_combout\,
	combout => \fd|ALU|final|selected[25]~45_combout\);

-- Location: FF_X50_Y40_N17
\fd|Reg_EX_MEM|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[25]~45_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(62));

-- Location: FF_X55_Y37_N25
\fd|Reg_MEM_WB|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(62),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(30));

-- Location: LCCOMB_X55_Y37_N24
\fd|MuxRegRam|selected[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[25]~10_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(62))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(62),
	datac => \fd|Reg_MEM_WB|DOUT\(30),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[25]~10_combout\);

-- Location: FF_X60_Y36_N1
\fd|BankRegister|registrador[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[25]~10_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[13][25]~q\);

-- Location: LCCOMB_X62_Y37_N16
\fd|BankRegister|saidaB[25]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~143_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[14][25]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[12][25]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[12][25]~q\,
	datac => \fd|BankRegister|registrador[14][25]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[25]~143_combout\);

-- Location: LCCOMB_X57_Y38_N6
\fd|BankRegister|saidaB[25]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~144_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[25]~143_combout\ & ((\fd|BankRegister|registrador[15][25]~q\))) # (!\fd|BankRegister|saidaB[25]~143_combout\ & (\fd|BankRegister|registrador[13][25]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[25]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[13][25]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[25]~143_combout\,
	datad => \fd|BankRegister|registrador[15][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~144_combout\);

-- Location: LCCOMB_X63_Y37_N24
\fd|BankRegister|saidaB[25]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~136_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[9][25]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[8][25]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][25]~q\,
	datac => \fd|BankRegister|registrador[9][25]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[25]~136_combout\);

-- Location: LCCOMB_X65_Y37_N16
\fd|BankRegister|saidaB[25]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~137_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[25]~136_combout\ & (\fd|BankRegister|registrador[11][25]~q\)) # (!\fd|BankRegister|saidaB[25]~136_combout\ & ((\fd|BankRegister|registrador[10][25]~q\))))) 
-- # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[25]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[11][25]~q\,
	datac => \fd|BankRegister|registrador[10][25]~q\,
	datad => \fd|BankRegister|saidaB[25]~136_combout\,
	combout => \fd|BankRegister|saidaB[25]~137_combout\);

-- Location: LCCOMB_X61_Y35_N10
\fd|BankRegister|saidaB[25]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~140_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][25]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][25]~q\,
	datad => \fd|BankRegister|registrador[0][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~140_combout\);

-- Location: LCCOMB_X62_Y35_N16
\fd|BankRegister|saidaB[25]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~141_combout\ = (\fd|BankRegister|saidaB[25]~140_combout\ & (((\fd|BankRegister|registrador[3][25]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[25]~140_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[2][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[25]~140_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][25]~q\,
	datad => \fd|BankRegister|registrador[3][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~141_combout\);

-- Location: LCCOMB_X67_Y38_N2
\fd|BankRegister|saidaB[25]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~138_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][25]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][25]~q\,
	datad => \fd|BankRegister|registrador[4][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~138_combout\);

-- Location: LCCOMB_X65_Y38_N22
\fd|BankRegister|saidaB[25]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~139_combout\ = (\fd|BankRegister|saidaB[25]~138_combout\ & (((\fd|BankRegister|registrador[7][25]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[25]~138_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[5][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[25]~138_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][25]~q\,
	datad => \fd|BankRegister|registrador[7][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~139_combout\);

-- Location: LCCOMB_X60_Y38_N8
\fd|BankRegister|saidaB[25]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~142_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[25]~139_combout\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|saidaB[25]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[25]~141_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[25]~139_combout\,
	combout => \fd|BankRegister|saidaB[25]~142_combout\);

-- Location: LCCOMB_X57_Y38_N0
\fd|BankRegister|saidaB[25]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~145_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[25]~142_combout\ & (\fd|BankRegister|saidaB[25]~144_combout\)) # (!\fd|BankRegister|saidaB[25]~142_combout\ & 
-- ((\fd|BankRegister|saidaB[25]~137_combout\))))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[25]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[25]~144_combout\,
	datab => \fd|BankRegister|saidaB[25]~137_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[25]~142_combout\,
	combout => \fd|BankRegister|saidaB[25]~145_combout\);

-- Location: LCCOMB_X56_Y38_N14
\fd|BankRegister|saidaB[25]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~130_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][25]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][25]~q\,
	datad => \fd|BankRegister|registrador[16][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~130_combout\);

-- Location: LCCOMB_X57_Y38_N8
\fd|BankRegister|saidaB[25]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~131_combout\ = (\fd|BankRegister|saidaB[25]~130_combout\ & ((\fd|BankRegister|registrador[28][25]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[25]~130_combout\ & 
-- (((\fd|BankRegister|registrador[20][25]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[25]~130_combout\,
	datab => \fd|BankRegister|registrador[28][25]~q\,
	datac => \fd|BankRegister|registrador[20][25]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[25]~131_combout\);

-- Location: LCCOMB_X57_Y39_N18
\fd|BankRegister|saidaB[25]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~128_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][25]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][25]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][25]~q\,
	datac => \fd|BankRegister|registrador[21][25]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[25]~128_combout\);

-- Location: LCCOMB_X58_Y39_N20
\fd|BankRegister|saidaB[25]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~129_combout\ = (\fd|BankRegister|saidaB[25]~128_combout\ & ((\fd|BankRegister|registrador[29][25]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[25]~128_combout\ & 
-- (((\fd|BankRegister|registrador[25][25]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][25]~q\,
	datab => \fd|BankRegister|saidaB[25]~128_combout\,
	datac => \fd|BankRegister|registrador[25][25]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[25]~129_combout\);

-- Location: LCCOMB_X57_Y38_N4
\fd|BankRegister|saidaB[25]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~132_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[25]~129_combout\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|saidaB[25]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[25]~131_combout\,
	datad => \fd|BankRegister|saidaB[25]~129_combout\,
	combout => \fd|BankRegister|saidaB[25]~132_combout\);

-- Location: LCCOMB_X55_Y39_N28
\fd|BankRegister|saidaB[25]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~126_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[26][25]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[18][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[18][25]~q\,
	datac => \fd|BankRegister|registrador[26][25]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[25]~126_combout\);

-- Location: LCCOMB_X59_Y35_N20
\fd|BankRegister|saidaB[25]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~127_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[25]~126_combout\ & (\fd|BankRegister|registrador[30][25]~q\)) # (!\fd|BankRegister|saidaB[25]~126_combout\ & ((\fd|BankRegister|registrador[22][25]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[25]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][25]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][25]~q\,
	datad => \fd|BankRegister|saidaB[25]~126_combout\,
	combout => \fd|BankRegister|saidaB[25]~127_combout\);

-- Location: LCCOMB_X61_Y37_N8
\fd|BankRegister|saidaB[25]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~133_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[23][25]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[19][25]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[23][25]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[25]~133_combout\);

-- Location: LCCOMB_X58_Y37_N12
\fd|BankRegister|saidaB[25]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~134_combout\ = (\fd|BankRegister|saidaB[25]~133_combout\ & (((\fd|BankRegister|registrador[31][25]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[25]~133_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[27][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[25]~133_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][25]~q\,
	datad => \fd|BankRegister|registrador[31][25]~q\,
	combout => \fd|BankRegister|saidaB[25]~134_combout\);

-- Location: LCCOMB_X58_Y37_N22
\fd|BankRegister|saidaB[25]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~135_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[25]~132_combout\ & ((\fd|BankRegister|saidaB[25]~134_combout\))) # (!\fd|BankRegister|saidaB[25]~132_combout\ & 
-- (\fd|BankRegister|saidaB[25]~127_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[25]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[25]~132_combout\,
	datac => \fd|BankRegister|saidaB[25]~127_combout\,
	datad => \fd|BankRegister|saidaB[25]~134_combout\,
	combout => \fd|BankRegister|saidaB[25]~135_combout\);

-- Location: LCCOMB_X56_Y41_N26
\fd|BankRegister|saidaB[25]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[25]~146_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[25]~135_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[25]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[25]~145_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[25]~135_combout\,
	datad => \fd|Rom|content~14_combout\,
	combout => \fd|BankRegister|saidaB[25]~146_combout\);

-- Location: FF_X56_Y41_N27
\fd|Reg_ID_EX|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[25]~146_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(67));

-- Location: FF_X52_Y43_N27
\fd|Reg_EX_MEM|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(67),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(30));

-- Location: LCCOMB_X56_Y45_N4
\fd|Ram|q[24]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[24]~33_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~67_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~67_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a24\,
	combout => \fd|Ram|q[24]~33_combout\);

-- Location: FF_X56_Y41_N7
\fd|Ram|ram_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(67));

-- Location: LCCOMB_X56_Y41_N24
\fd|Ram|ram_rtl_0_bypass[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\);

-- Location: FF_X56_Y41_N25
\fd|Ram|ram_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(68));

-- Location: LCCOMB_X56_Y41_N6
\fd|Ram|q[24]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[24]~34_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(67))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(68) & (\fd|Ram|q[24]~33_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(68) & 
-- ((\fd|Ram|ram_rtl_0_bypass\(67))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|q[24]~33_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(67),
	datad => \fd|Ram|ram_rtl_0_bypass\(68),
	combout => \fd|Ram|q[24]~34_combout\);

-- Location: LCCOMB_X56_Y41_N30
\fd|Ram|q[24]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[24]~35_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[24]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[24]~34_combout\,
	combout => \fd|Ram|q[24]~35_combout\);

-- Location: FF_X56_Y41_N31
\fd|Reg_MEM_WB|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[24]~35_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(61));

-- Location: LCCOMB_X50_Y40_N2
\fd|ALU|final|selected[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[24]~46_combout\ = \fd|MuxSaidaBankRegister|selected[24]~6_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[24]~6_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|ALU|adder|addsloop:23:add1to31|vaium~0_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[24]~46_combout\);

-- Location: LCCOMB_X50_Y40_N4
\fd|ALU|final|selected[24]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[24]~47_combout\ = (\fd|Reg_ID_EX|DOUT\(98) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[24]~46_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(98) & (\fd|ALU|final|selected[24]~46_combout\ & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(98),
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|ALU|final|selected[24]~46_combout\,
	combout => \fd|ALU|final|selected[24]~47_combout\);

-- Location: FF_X50_Y40_N5
\fd|Reg_EX_MEM|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[24]~47_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(61));

-- Location: FF_X56_Y41_N1
\fd|Reg_MEM_WB|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(61),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(29));

-- Location: LCCOMB_X56_Y41_N0
\fd|MuxRegRam|selected[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[24]~11_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(61))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(61),
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(29),
	combout => \fd|MuxRegRam|selected[24]~11_combout\);

-- Location: LCCOMB_X55_Y37_N10
\fd|BankRegister|registrador[15][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][24]~feeder_combout\ = \fd|MuxRegRam|selected[24]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[24]~11_combout\,
	combout => \fd|BankRegister|registrador[15][24]~feeder_combout\);

-- Location: FF_X55_Y37_N11
\fd|BankRegister|registrador[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][24]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][24]~q\);

-- Location: LCCOMB_X66_Y41_N24
\fd|BankRegister|saidaB[24]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~164_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][24]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][24]~q\,
	datad => \fd|BankRegister|registrador[12][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~164_combout\);

-- Location: LCCOMB_X55_Y37_N4
\fd|BankRegister|saidaB[24]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~165_combout\ = (\fd|BankRegister|saidaB[24]~164_combout\ & ((\fd|BankRegister|registrador[15][24]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[24]~164_combout\ & 
-- (((\fd|BankRegister|registrador[14][24]~q\ & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][24]~q\,
	datab => \fd|BankRegister|registrador[14][24]~q\,
	datac => \fd|BankRegister|saidaB[24]~164_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[24]~165_combout\);

-- Location: LCCOMB_X61_Y32_N12
\fd|BankRegister|saidaB[24]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~161_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[2][24]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][24]~q\,
	datad => \fd|BankRegister|registrador[0][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~161_combout\);

-- Location: LCCOMB_X60_Y33_N30
\fd|BankRegister|saidaB[24]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~162_combout\ = (\fd|BankRegister|saidaB[24]~161_combout\ & (((\fd|BankRegister|registrador[3][24]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[24]~161_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[1][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[24]~161_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][24]~q\,
	datad => \fd|BankRegister|registrador[3][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~162_combout\);

-- Location: LCCOMB_X66_Y36_N16
\fd|BankRegister|saidaB[24]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~159_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|registrador[10][24]~q\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[10][24]~q\,
	datad => \fd|BankRegister|registrador[8][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~159_combout\);

-- Location: LCCOMB_X62_Y36_N8
\fd|BankRegister|saidaB[24]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~160_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[24]~159_combout\ & ((\fd|BankRegister|registrador[11][24]~q\))) # (!\fd|BankRegister|saidaB[24]~159_combout\ & (\fd|BankRegister|registrador[9][24]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[24]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[24]~159_combout\,
	datac => \fd|BankRegister|registrador[9][24]~q\,
	datad => \fd|BankRegister|registrador[11][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~160_combout\);

-- Location: LCCOMB_X59_Y35_N18
\fd|BankRegister|saidaB[24]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~163_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\) # (\fd|BankRegister|saidaB[24]~160_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[24]~162_combout\ & 
-- (!\fd|Rom|content~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[24]~162_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[24]~160_combout\,
	combout => \fd|BankRegister|saidaB[24]~163_combout\);

-- Location: LCCOMB_X66_Y38_N16
\fd|BankRegister|saidaB[24]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~157_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][24]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][24]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[5][24]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[24]~157_combout\);

-- Location: LCCOMB_X56_Y34_N2
\fd|BankRegister|saidaB[24]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~158_combout\ = (\fd|BankRegister|saidaB[24]~157_combout\ & ((\fd|BankRegister|registrador[7][24]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[24]~157_combout\ & (((\fd|BankRegister|registrador[6][24]~q\ 
-- & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[24]~157_combout\,
	datab => \fd|BankRegister|registrador[7][24]~q\,
	datac => \fd|BankRegister|registrador[6][24]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[24]~158_combout\);

-- Location: LCCOMB_X59_Y35_N28
\fd|BankRegister|saidaB[24]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~166_combout\ = (\fd|BankRegister|saidaB[24]~163_combout\ & ((\fd|BankRegister|saidaB[24]~165_combout\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[24]~163_combout\ & (((\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[24]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[24]~165_combout\,
	datab => \fd|BankRegister|saidaB[24]~163_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[24]~158_combout\,
	combout => \fd|BankRegister|saidaB[24]~166_combout\);

-- Location: LCCOMB_X59_Y37_N12
\fd|BankRegister|saidaB[24]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~147_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][24]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][24]~q\,
	datac => \fd|BankRegister|registrador[25][24]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[24]~147_combout\);

-- Location: LCCOMB_X59_Y39_N20
\fd|BankRegister|saidaB[24]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~148_combout\ = (\fd|BankRegister|saidaB[24]~147_combout\ & (((\fd|BankRegister|registrador[29][24]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[24]~147_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[21][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[24]~147_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][24]~q\,
	datad => \fd|BankRegister|registrador[29][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~148_combout\);

-- Location: LCCOMB_X58_Y37_N8
\fd|BankRegister|saidaB[24]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~154_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[27][24]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][24]~q\,
	datad => \fd|BankRegister|registrador[19][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~154_combout\);

-- Location: LCCOMB_X58_Y33_N10
\fd|BankRegister|saidaB[24]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~155_combout\ = (\fd|BankRegister|saidaB[24]~154_combout\ & ((\fd|BankRegister|registrador[31][24]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[24]~154_combout\ & 
-- (((\fd|BankRegister|registrador[23][24]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][24]~q\,
	datab => \fd|BankRegister|saidaB[24]~154_combout\,
	datac => \fd|BankRegister|registrador[23][24]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[24]~155_combout\);

-- Location: LCCOMB_X59_Y38_N0
\fd|BankRegister|saidaB[24]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~151_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[20][24]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[16][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][24]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][24]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[24]~151_combout\);

-- Location: LCCOMB_X59_Y40_N8
\fd|BankRegister|saidaB[24]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~152_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[24]~151_combout\ & ((\fd|BankRegister|registrador[28][24]~q\))) # (!\fd|BankRegister|saidaB[24]~151_combout\ & (\fd|BankRegister|registrador[24][24]~q\)))) 
-- # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[24]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[24]~151_combout\,
	datac => \fd|BankRegister|registrador[24][24]~q\,
	datad => \fd|BankRegister|registrador[28][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~152_combout\);

-- Location: LCCOMB_X59_Y35_N16
\fd|BankRegister|saidaB[24]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~149_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[22][24]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[18][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][24]~q\,
	datad => \fd|BankRegister|registrador[18][24]~q\,
	combout => \fd|BankRegister|saidaB[24]~149_combout\);

-- Location: LCCOMB_X59_Y32_N20
\fd|BankRegister|saidaB[24]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~150_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[24]~149_combout\ & (\fd|BankRegister|registrador[30][24]~q\)) # (!\fd|BankRegister|saidaB[24]~149_combout\ & ((\fd|BankRegister|registrador[26][24]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[24]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][24]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][24]~q\,
	datad => \fd|BankRegister|saidaB[24]~149_combout\,
	combout => \fd|BankRegister|saidaB[24]~150_combout\);

-- Location: LCCOMB_X54_Y40_N6
\fd|BankRegister|saidaB[24]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~153_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\) # (\fd|BankRegister|saidaB[24]~150_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[24]~152_combout\ & 
-- (!\fd|Rom|content~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[24]~152_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[24]~150_combout\,
	combout => \fd|BankRegister|saidaB[24]~153_combout\);

-- Location: LCCOMB_X54_Y40_N24
\fd|BankRegister|saidaB[24]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~156_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[24]~153_combout\ & ((\fd|BankRegister|saidaB[24]~155_combout\))) # (!\fd|BankRegister|saidaB[24]~153_combout\ & 
-- (\fd|BankRegister|saidaB[24]~148_combout\)))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[24]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[24]~148_combout\,
	datab => \fd|BankRegister|saidaB[24]~155_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[24]~153_combout\,
	combout => \fd|BankRegister|saidaB[24]~156_combout\);

-- Location: LCCOMB_X52_Y43_N4
\fd|BankRegister|saidaB[24]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[24]~167_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[24]~156_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[24]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[24]~166_combout\,
	datac => \fd|BankRegister|saidaB[24]~156_combout\,
	datad => \fd|BankRegister|Equal1~3_combout\,
	combout => \fd|BankRegister|saidaB[24]~167_combout\);

-- Location: FF_X52_Y43_N5
\fd|Reg_ID_EX|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[24]~167_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(66));

-- Location: FF_X52_Y43_N21
\fd|Reg_EX_MEM|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(66),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(29));

-- Location: FF_X52_Y42_N13
\fd|Ram|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(28),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~66_q\);

-- Location: LCCOMB_X52_Y42_N12
\fd|Ram|q[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[23]~36_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~66_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a23\,
	datac => \fd|Ram|ram~66_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[23]~36_combout\);

-- Location: LCCOMB_X55_Y42_N24
\fd|Ram|ram_rtl_0_bypass[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\);

-- Location: FF_X55_Y42_N25
\fd|Ram|ram_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(66));

-- Location: FF_X52_Y42_N29
\fd|Ram|ram_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(65));

-- Location: LCCOMB_X52_Y42_N28
\fd|Ram|q[23]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[23]~37_combout\ = (\fd|Ram|ram_rtl_0_bypass\(66) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(65)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[23]~36_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(66) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[23]~36_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(66),
	datac => \fd|Ram|ram_rtl_0_bypass\(65),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[23]~37_combout\);

-- Location: LCCOMB_X56_Y41_N18
\fd|Ram|q[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[23]~38_combout\ = (\fd|Ram|q[23]~37_combout\ & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Reg_EX_MEM|DOUT\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[23]~37_combout\,
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	combout => \fd|Ram|q[23]~38_combout\);

-- Location: FF_X56_Y41_N19
\fd|Reg_MEM_WB|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[23]~38_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(60));

-- Location: LCCOMB_X56_Y41_N20
\fd|MuxRegRam|selected[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[23]~12_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(60)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(28),
	datad => \fd|Reg_MEM_WB|DOUT\(60),
	combout => \fd|MuxRegRam|selected[23]~12_combout\);

-- Location: FF_X65_Y36_N9
\fd|BankRegister|registrador[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[23]~12_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[9][23]~q\);

-- Location: LCCOMB_X65_Y36_N8
\fd|BankRegister|saidaB[23]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~178_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][23]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][23]~q\,
	datad => \fd|BankRegister|registrador[8][23]~q\,
	combout => \fd|BankRegister|saidaB[23]~178_combout\);

-- Location: LCCOMB_X66_Y36_N28
\fd|BankRegister|saidaB[23]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~179_combout\ = (\fd|BankRegister|saidaB[23]~178_combout\ & (((\fd|BankRegister|registrador[11][23]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[23]~178_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[23]~178_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][23]~q\,
	datad => \fd|BankRegister|registrador[11][23]~q\,
	combout => \fd|BankRegister|saidaB[23]~179_combout\);

-- Location: LCCOMB_X67_Y38_N28
\fd|BankRegister|saidaB[23]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~180_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][23]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][23]~q\,
	datad => \fd|BankRegister|registrador[4][23]~q\,
	combout => \fd|BankRegister|saidaB[23]~180_combout\);

-- Location: LCCOMB_X65_Y38_N2
\fd|BankRegister|saidaB[23]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~181_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[23]~180_combout\ & ((\fd|BankRegister|registrador[7][23]~q\))) # (!\fd|BankRegister|saidaB[23]~180_combout\ & (\fd|BankRegister|registrador[5][23]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[23]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[23]~180_combout\,
	datac => \fd|BankRegister|registrador[5][23]~q\,
	datad => \fd|BankRegister|registrador[7][23]~q\,
	combout => \fd|BankRegister|saidaB[23]~181_combout\);

-- Location: LCCOMB_X66_Y35_N28
\fd|BankRegister|saidaB[23]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~182_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[1][23]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[0][23]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[0][23]~q\,
	datac => \fd|BankRegister|registrador[1][23]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[23]~182_combout\);

-- Location: LCCOMB_X65_Y35_N24
\fd|BankRegister|saidaB[23]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~183_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[23]~182_combout\ & (\fd|BankRegister|registrador[3][23]~q\)) # (!\fd|BankRegister|saidaB[23]~182_combout\ & ((\fd|BankRegister|registrador[2][23]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[23]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[3][23]~q\,
	datac => \fd|BankRegister|registrador[2][23]~q\,
	datad => \fd|BankRegister|saidaB[23]~182_combout\,
	combout => \fd|BankRegister|saidaB[23]~183_combout\);

-- Location: LCCOMB_X65_Y39_N24
\fd|BankRegister|saidaB[23]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~184_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[23]~181_combout\) # ((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (((!\fd|Rom|content~11_combout\ & 
-- \fd|BankRegister|saidaB[23]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[23]~181_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[23]~183_combout\,
	combout => \fd|BankRegister|saidaB[23]~184_combout\);

-- Location: LCCOMB_X62_Y37_N2
\fd|BankRegister|saidaB[23]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~185_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[14][23]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[12][23]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[12][23]~q\,
	datac => \fd|BankRegister|registrador[14][23]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[23]~185_combout\);

-- Location: LCCOMB_X63_Y39_N2
\fd|BankRegister|saidaB[23]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~186_combout\ = (\fd|BankRegister|saidaB[23]~185_combout\ & (((\fd|BankRegister|registrador[15][23]~q\) # (!\fd|Rom|content~12_combout\)))) # (!\fd|BankRegister|saidaB[23]~185_combout\ & (\fd|BankRegister|registrador[13][23]~q\ 
-- & ((\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[13][23]~q\,
	datab => \fd|BankRegister|registrador[15][23]~q\,
	datac => \fd|BankRegister|saidaB[23]~185_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[23]~186_combout\);

-- Location: LCCOMB_X63_Y39_N12
\fd|BankRegister|saidaB[23]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~187_combout\ = (\fd|BankRegister|saidaB[23]~184_combout\ & (((\fd|BankRegister|saidaB[23]~186_combout\) # (!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[23]~184_combout\ & 
-- (\fd|BankRegister|saidaB[23]~179_combout\ & (\fd|Rom|content~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[23]~179_combout\,
	datab => \fd|BankRegister|saidaB[23]~184_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[23]~186_combout\,
	combout => \fd|BankRegister|saidaB[23]~187_combout\);

-- Location: LCCOMB_X62_Y40_N10
\fd|BankRegister|saidaB[23]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~175_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[23][23]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[23][23]~q\,
	datad => \fd|BankRegister|registrador[19][23]~q\,
	combout => \fd|BankRegister|saidaB[23]~175_combout\);

-- Location: LCCOMB_X58_Y37_N14
\fd|BankRegister|saidaB[23]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~176_combout\ = (\fd|BankRegister|saidaB[23]~175_combout\ & ((\fd|BankRegister|registrador[31][23]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[23]~175_combout\ & 
-- (((\fd|BankRegister|registrador[27][23]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][23]~q\,
	datab => \fd|BankRegister|saidaB[23]~175_combout\,
	datac => \fd|BankRegister|registrador[27][23]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[23]~176_combout\);

-- Location: LCCOMB_X57_Y39_N22
\fd|BankRegister|saidaB[23]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~170_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][23]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][23]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][23]~q\,
	datac => \fd|BankRegister|registrador[21][23]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[23]~170_combout\);

-- Location: LCCOMB_X58_Y39_N0
\fd|BankRegister|saidaB[23]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~171_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[23]~170_combout\ & (\fd|BankRegister|registrador[29][23]~q\)) # (!\fd|BankRegister|saidaB[23]~170_combout\ & ((\fd|BankRegister|registrador[25][23]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[23]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][23]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][23]~q\,
	datad => \fd|BankRegister|saidaB[23]~170_combout\,
	combout => \fd|BankRegister|saidaB[23]~171_combout\);

-- Location: LCCOMB_X58_Y41_N24
\fd|BankRegister|saidaB[23]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~172_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[24][23]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[16][23]~q\,
	datac => \fd|BankRegister|registrador[24][23]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[23]~172_combout\);

-- Location: LCCOMB_X57_Y40_N24
\fd|BankRegister|saidaB[23]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~173_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[23]~172_combout\ & (\fd|BankRegister|registrador[28][23]~q\)) # (!\fd|BankRegister|saidaB[23]~172_combout\ & ((\fd|BankRegister|registrador[20][23]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[23]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][23]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[20][23]~q\,
	datad => \fd|BankRegister|saidaB[23]~172_combout\,
	combout => \fd|BankRegister|saidaB[23]~173_combout\);

-- Location: LCCOMB_X58_Y37_N4
\fd|BankRegister|saidaB[23]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~174_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[23]~171_combout\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|saidaB[23]~173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[23]~171_combout\,
	datac => \fd|BankRegister|saidaB[23]~173_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[23]~174_combout\);

-- Location: LCCOMB_X55_Y39_N24
\fd|BankRegister|saidaB[23]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~168_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[26][23]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[18][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[18][23]~q\,
	datac => \fd|BankRegister|registrador[26][23]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[23]~168_combout\);

-- Location: LCCOMB_X56_Y40_N16
\fd|BankRegister|saidaB[23]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~169_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[23]~168_combout\ & ((\fd|BankRegister|registrador[30][23]~q\))) # (!\fd|BankRegister|saidaB[23]~168_combout\ & (\fd|BankRegister|registrador[22][23]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[23]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[23]~168_combout\,
	datac => \fd|BankRegister|registrador[22][23]~q\,
	datad => \fd|BankRegister|registrador[30][23]~q\,
	combout => \fd|BankRegister|saidaB[23]~169_combout\);

-- Location: LCCOMB_X58_Y37_N0
\fd|BankRegister|saidaB[23]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~177_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[23]~174_combout\ & (\fd|BankRegister|saidaB[23]~176_combout\)) # (!\fd|BankRegister|saidaB[23]~174_combout\ & 
-- ((\fd|BankRegister|saidaB[23]~169_combout\))))) # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[23]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[23]~176_combout\,
	datac => \fd|BankRegister|saidaB[23]~174_combout\,
	datad => \fd|BankRegister|saidaB[23]~169_combout\,
	combout => \fd|BankRegister|saidaB[23]~177_combout\);

-- Location: LCCOMB_X63_Y39_N18
\fd|BankRegister|saidaB[23]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[23]~188_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[23]~177_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[23]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[23]~187_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[23]~177_combout\,
	datad => \fd|Rom|content~14_combout\,
	combout => \fd|BankRegister|saidaB[23]~188_combout\);

-- Location: FF_X63_Y39_N19
\fd|Reg_ID_EX|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[23]~188_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(65));

-- Location: FF_X52_Y40_N1
\fd|Reg_EX_MEM|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(65),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(28));

-- Location: FF_X54_Y43_N27
\fd|Ram|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(27),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~65_q\);

-- Location: LCCOMB_X54_Y43_N26
\fd|Ram|q[22]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[22]~39_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~65_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a22\,
	datac => \fd|Ram|ram~65_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[22]~39_combout\);

-- Location: LCCOMB_X54_Y43_N12
\fd|Ram|ram_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\);

-- Location: FF_X54_Y43_N13
\fd|Ram|ram_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(64));

-- Location: FF_X54_Y43_N5
\fd|Ram|ram_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(63));

-- Location: LCCOMB_X54_Y43_N4
\fd|Ram|q[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[22]~40_combout\ = (\fd|Ram|ram_rtl_0_bypass\(64) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(63)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[22]~39_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(64) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[22]~39_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(64),
	datac => \fd|Ram|ram_rtl_0_bypass\(63),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[22]~40_combout\);

-- Location: LCCOMB_X53_Y42_N16
\fd|Ram|q[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[22]~41_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (\fd|Ram|q[22]~40_combout\ & !\fd|Reg_EX_MEM|DOUT\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Ram|q[22]~40_combout\,
	datad => \fd|Reg_EX_MEM|DOUT\(46),
	combout => \fd|Ram|q[22]~41_combout\);

-- Location: FF_X53_Y42_N17
\fd|Reg_MEM_WB|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[22]~41_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(59));

-- Location: LCCOMB_X53_Y42_N2
\fd|MuxRegRam|selected[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[22]~13_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(59)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(27),
	datad => \fd|Reg_MEM_WB|DOUT\(59),
	combout => \fd|MuxRegRam|selected[22]~13_combout\);

-- Location: FF_X62_Y38_N9
\fd|BankRegister|registrador[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[22]~13_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[7][22]~q\);

-- Location: LCCOMB_X66_Y38_N26
\fd|BankRegister|saidaB[22]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~199_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[5][22]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][22]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[5][22]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[22]~199_combout\);

-- Location: LCCOMB_X63_Y38_N24
\fd|BankRegister|saidaB[22]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~200_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[22]~199_combout\ & (\fd|BankRegister|registrador[7][22]~q\)) # (!\fd|BankRegister|saidaB[22]~199_combout\ & ((\fd|BankRegister|registrador[6][22]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[22]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][22]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][22]~q\,
	datad => \fd|BankRegister|saidaB[22]~199_combout\,
	combout => \fd|BankRegister|saidaB[22]~200_combout\);

-- Location: LCCOMB_X61_Y32_N24
\fd|BankRegister|saidaB[22]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~203_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[2][22]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][22]~q\,
	datad => \fd|BankRegister|registrador[0][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~203_combout\);

-- Location: LCCOMB_X62_Y34_N16
\fd|BankRegister|saidaB[22]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~204_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[22]~203_combout\ & ((\fd|BankRegister|registrador[3][22]~q\))) # (!\fd|BankRegister|saidaB[22]~203_combout\ & (\fd|BankRegister|registrador[1][22]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[22]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[22]~203_combout\,
	datac => \fd|BankRegister|registrador[1][22]~q\,
	datad => \fd|BankRegister|registrador[3][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~204_combout\);

-- Location: LCCOMB_X66_Y36_N24
\fd|BankRegister|saidaB[22]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~201_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|registrador[10][22]~q\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[10][22]~q\,
	datad => \fd|BankRegister|registrador[8][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~201_combout\);

-- Location: LCCOMB_X62_Y36_N20
\fd|BankRegister|saidaB[22]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~202_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[22]~201_combout\ & (\fd|BankRegister|registrador[11][22]~q\)) # (!\fd|BankRegister|saidaB[22]~201_combout\ & ((\fd|BankRegister|registrador[9][22]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[22]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[11][22]~q\,
	datac => \fd|BankRegister|registrador[9][22]~q\,
	datad => \fd|BankRegister|saidaB[22]~201_combout\,
	combout => \fd|BankRegister|saidaB[22]~202_combout\);

-- Location: LCCOMB_X61_Y34_N30
\fd|BankRegister|saidaB[22]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~205_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\) # (\fd|BankRegister|saidaB[22]~202_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|saidaB[22]~204_combout\ & 
-- (!\fd|Rom|content~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[22]~204_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[22]~202_combout\,
	combout => \fd|BankRegister|saidaB[22]~205_combout\);

-- Location: LCCOMB_X66_Y41_N28
\fd|BankRegister|saidaB[22]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~206_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[13][22]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[12][22]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[12][22]~q\,
	datac => \fd|BankRegister|registrador[13][22]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[22]~206_combout\);

-- Location: LCCOMB_X69_Y38_N18
\fd|BankRegister|saidaB[22]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~207_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[22]~206_combout\ & ((\fd|BankRegister|registrador[15][22]~q\))) # (!\fd|BankRegister|saidaB[22]~206_combout\ & (\fd|BankRegister|registrador[14][22]~q\)))) 
-- # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[22]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[22]~206_combout\,
	datac => \fd|BankRegister|registrador[14][22]~q\,
	datad => \fd|BankRegister|registrador[15][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~207_combout\);

-- Location: LCCOMB_X63_Y38_N2
\fd|BankRegister|saidaB[22]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~208_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[22]~205_combout\ & ((\fd|BankRegister|saidaB[22]~207_combout\))) # (!\fd|BankRegister|saidaB[22]~205_combout\ & 
-- (\fd|BankRegister|saidaB[22]~200_combout\)))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[22]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[22]~200_combout\,
	datac => \fd|BankRegister|saidaB[22]~205_combout\,
	datad => \fd|BankRegister|saidaB[22]~207_combout\,
	combout => \fd|BankRegister|saidaB[22]~208_combout\);

-- Location: LCCOMB_X65_Y39_N10
\fd|BankRegister|saidaB[22]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~196_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][22]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][22]~q\,
	datad => \fd|BankRegister|registrador[19][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~196_combout\);

-- Location: LCCOMB_X60_Y41_N28
\fd|BankRegister|saidaB[22]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~197_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[22]~196_combout\ & (\fd|BankRegister|registrador[31][22]~q\)) # (!\fd|BankRegister|saidaB[22]~196_combout\ & ((\fd|BankRegister|registrador[23][22]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[22]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][22]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[23][22]~q\,
	datad => \fd|BankRegister|saidaB[22]~196_combout\,
	combout => \fd|BankRegister|saidaB[22]~197_combout\);

-- Location: LCCOMB_X59_Y37_N10
\fd|BankRegister|saidaB[22]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~189_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][22]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[17][22]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[25][22]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[22]~189_combout\);

-- Location: LCCOMB_X59_Y39_N8
\fd|BankRegister|saidaB[22]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~190_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[22]~189_combout\ & (\fd|BankRegister|registrador[29][22]~q\)) # (!\fd|BankRegister|saidaB[22]~189_combout\ & ((\fd|BankRegister|registrador[21][22]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[22]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][22]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][22]~q\,
	datad => \fd|BankRegister|saidaB[22]~189_combout\,
	combout => \fd|BankRegister|saidaB[22]~190_combout\);

-- Location: LCCOMB_X57_Y35_N20
\fd|BankRegister|saidaB[22]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~191_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[22][22]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[18][22]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][22]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[22][22]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[22]~191_combout\);

-- Location: LCCOMB_X59_Y32_N0
\fd|BankRegister|saidaB[22]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~192_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[22]~191_combout\ & (\fd|BankRegister|registrador[30][22]~q\)) # (!\fd|BankRegister|saidaB[22]~191_combout\ & ((\fd|BankRegister|registrador[26][22]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[22]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][22]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][22]~q\,
	datad => \fd|BankRegister|saidaB[22]~191_combout\,
	combout => \fd|BankRegister|saidaB[22]~192_combout\);

-- Location: LCCOMB_X59_Y38_N8
\fd|BankRegister|saidaB[22]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~193_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[20][22]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][22]~q\,
	datad => \fd|BankRegister|registrador[16][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~193_combout\);

-- Location: LCCOMB_X58_Y41_N18
\fd|BankRegister|saidaB[22]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~194_combout\ = (\fd|BankRegister|saidaB[22]~193_combout\ & (((\fd|BankRegister|registrador[28][22]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[22]~193_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[24][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[22]~193_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][22]~q\,
	datad => \fd|BankRegister|registrador[28][22]~q\,
	combout => \fd|BankRegister|saidaB[22]~194_combout\);

-- Location: LCCOMB_X66_Y39_N16
\fd|BankRegister|saidaB[22]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~195_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[22]~192_combout\) # ((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (((!\fd|Rom|content~12_combout\ & 
-- \fd|BankRegister|saidaB[22]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[22]~192_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[22]~194_combout\,
	combout => \fd|BankRegister|saidaB[22]~195_combout\);

-- Location: LCCOMB_X66_Y39_N2
\fd|BankRegister|saidaB[22]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~198_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[22]~195_combout\ & (\fd|BankRegister|saidaB[22]~197_combout\)) # (!\fd|BankRegister|saidaB[22]~195_combout\ & 
-- ((\fd|BankRegister|saidaB[22]~190_combout\))))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[22]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[22]~197_combout\,
	datab => \fd|BankRegister|saidaB[22]~190_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[22]~195_combout\,
	combout => \fd|BankRegister|saidaB[22]~198_combout\);

-- Location: LCCOMB_X63_Y42_N0
\fd|BankRegister|saidaB[22]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[22]~209_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[22]~198_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[22]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~14_combout\,
	datab => \fd|BankRegister|saidaB[22]~208_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[22]~198_combout\,
	combout => \fd|BankRegister|saidaB[22]~209_combout\);

-- Location: FF_X63_Y42_N1
\fd|Reg_ID_EX|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[22]~209_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(64));

-- Location: LCCOMB_X55_Y42_N0
\fd|Reg_EX_MEM|DOUT[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[27]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(64),
	combout => \fd|Reg_EX_MEM|DOUT[27]~feeder_combout\);

-- Location: FF_X55_Y42_N1
\fd|Reg_EX_MEM|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[27]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(27));

-- Location: FF_X52_Y42_N19
\fd|Ram|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(26),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~64_q\);

-- Location: LCCOMB_X52_Y42_N18
\fd|Ram|q[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[21]~42_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~64_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a21\,
	datac => \fd|Ram|ram~64_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[21]~42_combout\);

-- Location: FF_X52_Y42_N31
\fd|Ram|ram_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(61));

-- Location: LCCOMB_X52_Y42_N30
\fd|Ram|q[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[21]~43_combout\ = (\fd|Ram|ram_rtl_0_bypass\(62) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(61)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[21]~42_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(62) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(62),
	datab => \fd|Ram|q[21]~42_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(61),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[21]~43_combout\);

-- Location: LCCOMB_X53_Y42_N0
\fd|Ram|q[21]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[21]~44_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[21]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[21]~43_combout\,
	combout => \fd|Ram|q[21]~44_combout\);

-- Location: FF_X53_Y42_N1
\fd|Reg_MEM_WB|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[21]~44_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(58));

-- Location: LCCOMB_X53_Y42_N8
\fd|MuxRegRam|selected[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[21]~14_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(58)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(26),
	datad => \fd|Reg_MEM_WB|DOUT\(58),
	combout => \fd|MuxRegRam|selected[21]~14_combout\);

-- Location: FF_X58_Y39_N23
\fd|BankRegister|registrador[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[21]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[29][21]~q\);

-- Location: LCCOMB_X57_Y39_N2
\fd|BankRegister|saidaB[21]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~212_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][21]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][21]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][21]~q\,
	datac => \fd|BankRegister|registrador[21][21]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[21]~212_combout\);

-- Location: LCCOMB_X58_Y39_N4
\fd|BankRegister|saidaB[21]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~213_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[21]~212_combout\ & (\fd|BankRegister|registrador[29][21]~q\)) # (!\fd|BankRegister|saidaB[21]~212_combout\ & ((\fd|BankRegister|registrador[25][21]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[21]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[29][21]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[25][21]~q\,
	datad => \fd|BankRegister|saidaB[21]~212_combout\,
	combout => \fd|BankRegister|saidaB[21]~213_combout\);

-- Location: LCCOMB_X58_Y40_N16
\fd|BankRegister|saidaB[21]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~214_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[24][21]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][21]~q\,
	datad => \fd|BankRegister|registrador[16][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~214_combout\);

-- Location: LCCOMB_X57_Y40_N14
\fd|BankRegister|saidaB[21]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~215_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[21]~214_combout\ & (\fd|BankRegister|registrador[28][21]~q\)) # (!\fd|BankRegister|saidaB[21]~214_combout\ & ((\fd|BankRegister|registrador[20][21]~q\))))) 
-- # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[21]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[28][21]~q\,
	datac => \fd|BankRegister|registrador[20][21]~q\,
	datad => \fd|BankRegister|saidaB[21]~214_combout\,
	combout => \fd|BankRegister|saidaB[21]~215_combout\);

-- Location: LCCOMB_X58_Y40_N20
\fd|BankRegister|saidaB[21]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~216_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[21]~213_combout\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|saidaB[21]~215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[21]~213_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[21]~215_combout\,
	combout => \fd|BankRegister|saidaB[21]~216_combout\);

-- Location: LCCOMB_X62_Y40_N14
\fd|BankRegister|saidaB[21]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~217_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[23][21]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[19][21]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[19][21]~q\,
	datac => \fd|BankRegister|registrador[23][21]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[21]~217_combout\);

-- Location: LCCOMB_X63_Y40_N24
\fd|BankRegister|saidaB[21]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~218_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[21]~217_combout\ & (\fd|BankRegister|registrador[31][21]~q\)) # (!\fd|BankRegister|saidaB[21]~217_combout\ & ((\fd|BankRegister|registrador[27][21]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[21]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[31][21]~q\,
	datac => \fd|BankRegister|registrador[27][21]~q\,
	datad => \fd|BankRegister|saidaB[21]~217_combout\,
	combout => \fd|BankRegister|saidaB[21]~218_combout\);

-- Location: LCCOMB_X55_Y39_N4
\fd|BankRegister|saidaB[21]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~210_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[26][21]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[18][21]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][21]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][21]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[21]~210_combout\);

-- Location: LCCOMB_X56_Y40_N30
\fd|BankRegister|saidaB[21]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~211_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[21]~210_combout\ & ((\fd|BankRegister|registrador[30][21]~q\))) # (!\fd|BankRegister|saidaB[21]~210_combout\ & (\fd|BankRegister|registrador[22][21]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[21]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[21]~210_combout\,
	datac => \fd|BankRegister|registrador[22][21]~q\,
	datad => \fd|BankRegister|registrador[30][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~211_combout\);

-- Location: LCCOMB_X61_Y40_N8
\fd|BankRegister|saidaB[21]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~219_combout\ = (\fd|BankRegister|saidaB[21]~216_combout\ & (((\fd|BankRegister|saidaB[21]~218_combout\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[21]~216_combout\ & (\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|saidaB[21]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[21]~216_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[21]~218_combout\,
	datad => \fd|BankRegister|saidaB[21]~211_combout\,
	combout => \fd|BankRegister|saidaB[21]~219_combout\);

-- Location: LCCOMB_X67_Y36_N16
\fd|BankRegister|saidaB[21]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~227_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][21]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][21]~q\,
	datad => \fd|BankRegister|registrador[12][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~227_combout\);

-- Location: LCCOMB_X60_Y36_N20
\fd|BankRegister|saidaB[21]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~228_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[21]~227_combout\ & (\fd|BankRegister|registrador[15][21]~q\)) # (!\fd|BankRegister|saidaB[21]~227_combout\ & ((\fd|BankRegister|registrador[13][21]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[21]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][21]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[21]~227_combout\,
	datad => \fd|BankRegister|registrador[13][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~228_combout\);

-- Location: LCCOMB_X67_Y38_N14
\fd|BankRegister|saidaB[21]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~222_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][21]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][21]~q\,
	datad => \fd|BankRegister|registrador[4][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~222_combout\);

-- Location: LCCOMB_X65_Y34_N26
\fd|BankRegister|saidaB[21]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~223_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[21]~222_combout\ & ((\fd|BankRegister|registrador[7][21]~q\))) # (!\fd|BankRegister|saidaB[21]~222_combout\ & (\fd|BankRegister|registrador[5][21]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[21]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[21]~222_combout\,
	datac => \fd|BankRegister|registrador[5][21]~q\,
	datad => \fd|BankRegister|registrador[7][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~223_combout\);

-- Location: LCCOMB_X66_Y35_N16
\fd|BankRegister|saidaB[21]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~224_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[1][21]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[1][21]~q\,
	datad => \fd|BankRegister|registrador[0][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~224_combout\);

-- Location: LCCOMB_X65_Y35_N28
\fd|BankRegister|saidaB[21]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~225_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[21]~224_combout\ & (\fd|BankRegister|registrador[3][21]~q\)) # (!\fd|BankRegister|saidaB[21]~224_combout\ & ((\fd|BankRegister|registrador[2][21]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[21]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][21]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][21]~q\,
	datad => \fd|BankRegister|saidaB[21]~224_combout\,
	combout => \fd|BankRegister|saidaB[21]~225_combout\);

-- Location: LCCOMB_X63_Y39_N30
\fd|BankRegister|saidaB[21]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~226_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[21]~223_combout\) # ((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (((!\fd|Rom|content~11_combout\ & 
-- \fd|BankRegister|saidaB[21]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[21]~223_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[21]~225_combout\,
	combout => \fd|BankRegister|saidaB[21]~226_combout\);

-- Location: LCCOMB_X65_Y36_N12
\fd|BankRegister|saidaB[21]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~220_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][21]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][21]~q\,
	datad => \fd|BankRegister|registrador[8][21]~q\,
	combout => \fd|BankRegister|saidaB[21]~220_combout\);

-- Location: LCCOMB_X63_Y36_N8
\fd|BankRegister|saidaB[21]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~221_combout\ = (\fd|BankRegister|saidaB[21]~220_combout\ & ((\fd|BankRegister|registrador[11][21]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[21]~220_combout\ & 
-- (((\fd|BankRegister|registrador[10][21]~q\ & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[11][21]~q\,
	datab => \fd|BankRegister|saidaB[21]~220_combout\,
	datac => \fd|BankRegister|registrador[10][21]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[21]~221_combout\);

-- Location: LCCOMB_X63_Y39_N8
\fd|BankRegister|saidaB[21]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~229_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[21]~226_combout\ & (\fd|BankRegister|saidaB[21]~228_combout\)) # (!\fd|BankRegister|saidaB[21]~226_combout\ & 
-- ((\fd|BankRegister|saidaB[21]~221_combout\))))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[21]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[21]~228_combout\,
	datac => \fd|BankRegister|saidaB[21]~226_combout\,
	datad => \fd|BankRegister|saidaB[21]~221_combout\,
	combout => \fd|BankRegister|saidaB[21]~229_combout\);

-- Location: LCCOMB_X63_Y39_N4
\fd|BankRegister|saidaB[21]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[21]~230_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[21]~219_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[21]~229_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[21]~219_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[21]~229_combout\,
	datad => \fd|Rom|content~14_combout\,
	combout => \fd|BankRegister|saidaB[21]~230_combout\);

-- Location: FF_X63_Y39_N5
\fd|Reg_ID_EX|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[21]~230_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(63));

-- Location: LCCOMB_X52_Y42_N22
\fd|Reg_EX_MEM|DOUT[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[26]~feeder_combout\ = \fd|Reg_ID_EX|DOUT\(63)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_ID_EX|DOUT\(63),
	combout => \fd|Reg_EX_MEM|DOUT[26]~feeder_combout\);

-- Location: FF_X52_Y42_N23
\fd|Reg_EX_MEM|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[26]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(26));

-- Location: FF_X52_Y42_N15
\fd|Ram|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(25),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~63_q\);

-- Location: LCCOMB_X52_Y42_N14
\fd|Ram|q[20]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[20]~45_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a20\,
	datac => \fd|Ram|ram~63_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[20]~45_combout\);

-- Location: LCCOMB_X53_Y42_N24
\fd|Ram|q[20]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[20]~46_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(59))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(60) & ((\fd|Ram|q[20]~45_combout\))) # (!\fd|Ram|ram_rtl_0_bypass\(60) & 
-- (\fd|Ram|ram_rtl_0_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(60),
	datac => \fd|Ram|ram_rtl_0_bypass\(59),
	datad => \fd|Ram|q[20]~45_combout\,
	combout => \fd|Ram|q[20]~46_combout\);

-- Location: LCCOMB_X54_Y42_N6
\fd|Ram|q[20]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[20]~47_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[20]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[20]~46_combout\,
	combout => \fd|Ram|q[20]~47_combout\);

-- Location: FF_X54_Y42_N7
\fd|Reg_MEM_WB|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[20]~47_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(57));

-- Location: LCCOMB_X54_Y42_N16
\fd|MuxRegRam|selected[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[20]~15_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(57)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(25),
	datad => \fd|Reg_MEM_WB|DOUT\(57),
	combout => \fd|MuxRegRam|selected[20]~15_combout\);

-- Location: FF_X60_Y33_N13
\fd|BankRegister|registrador[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[20]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[3][20]~q\);

-- Location: LCCOMB_X62_Y33_N4
\fd|BankRegister|saidaB[20]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~245_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|registrador[2][20]~q\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[2][20]~q\,
	datad => \fd|BankRegister|registrador[0][20]~q\,
	combout => \fd|BankRegister|saidaB[20]~245_combout\);

-- Location: LCCOMB_X60_Y33_N10
\fd|BankRegister|saidaB[20]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~246_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[20]~245_combout\ & (\fd|BankRegister|registrador[3][20]~q\)) # (!\fd|BankRegister|saidaB[20]~245_combout\ & ((\fd|BankRegister|registrador[1][20]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[20]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][20]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][20]~q\,
	datad => \fd|BankRegister|saidaB[20]~245_combout\,
	combout => \fd|BankRegister|saidaB[20]~246_combout\);

-- Location: LCCOMB_X63_Y39_N26
\fd|BankRegister|saidaB[20]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~243_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[10][20]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[8][20]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[8][20]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][20]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[20]~243_combout\);

-- Location: LCCOMB_X62_Y36_N24
\fd|BankRegister|saidaB[20]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~244_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[20]~243_combout\ & ((\fd|BankRegister|registrador[11][20]~q\))) # (!\fd|BankRegister|saidaB[20]~243_combout\ & (\fd|BankRegister|registrador[9][20]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[20]~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[20]~243_combout\,
	datac => \fd|BankRegister|registrador[9][20]~q\,
	datad => \fd|BankRegister|registrador[11][20]~q\,
	combout => \fd|BankRegister|saidaB[20]~244_combout\);

-- Location: LCCOMB_X61_Y34_N8
\fd|BankRegister|saidaB[20]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~247_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[20]~244_combout\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[20]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[20]~246_combout\,
	datad => \fd|BankRegister|saidaB[20]~244_combout\,
	combout => \fd|BankRegister|saidaB[20]~247_combout\);

-- Location: LCCOMB_X59_Y34_N4
\fd|BankRegister|saidaB[20]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~248_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[13][20]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[13][20]~q\,
	datad => \fd|BankRegister|registrador[12][20]~q\,
	combout => \fd|BankRegister|saidaB[20]~248_combout\);

-- Location: LCCOMB_X66_Y38_N6
\fd|BankRegister|saidaB[20]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~249_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[20]~248_combout\ & (\fd|BankRegister|registrador[15][20]~q\)) # (!\fd|BankRegister|saidaB[20]~248_combout\ & ((\fd|BankRegister|registrador[14][20]~q\))))) 
-- # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[20]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][20]~q\,
	datab => \fd|BankRegister|registrador[14][20]~q\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[20]~248_combout\,
	combout => \fd|BankRegister|saidaB[20]~249_combout\);

-- Location: LCCOMB_X62_Y38_N10
\fd|BankRegister|saidaB[20]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~241_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[5][20]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[4][20]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][20]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][20]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[20]~241_combout\);

-- Location: LCCOMB_X63_Y38_N4
\fd|BankRegister|saidaB[20]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~242_combout\ = (\fd|BankRegister|saidaB[20]~241_combout\ & ((\fd|BankRegister|registrador[7][20]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[20]~241_combout\ & (((\fd|BankRegister|registrador[6][20]~q\ 
-- & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~241_combout\,
	datab => \fd|BankRegister|registrador[7][20]~q\,
	datac => \fd|BankRegister|registrador[6][20]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[20]~242_combout\);

-- Location: LCCOMB_X60_Y38_N2
\fd|BankRegister|saidaB[20]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~250_combout\ = (\fd|BankRegister|saidaB[20]~247_combout\ & ((\fd|BankRegister|saidaB[20]~249_combout\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[20]~247_combout\ & (((\fd|Rom|content~10_combout\ & 
-- \fd|BankRegister|saidaB[20]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~247_combout\,
	datab => \fd|BankRegister|saidaB[20]~249_combout\,
	datac => \fd|Rom|content~10_combout\,
	datad => \fd|BankRegister|saidaB[20]~242_combout\,
	combout => \fd|BankRegister|saidaB[20]~250_combout\);

-- Location: LCCOMB_X65_Y39_N6
\fd|BankRegister|saidaB[20]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~238_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|BankRegister|registrador[27][20]~q\) # (\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[19][20]~q\ & 
-- ((!\fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[19][20]~q\,
	datac => \fd|BankRegister|registrador[27][20]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[20]~238_combout\);

-- Location: LCCOMB_X60_Y37_N28
\fd|BankRegister|saidaB[20]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~239_combout\ = (\fd|BankRegister|saidaB[20]~238_combout\ & ((\fd|BankRegister|registrador[31][20]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[20]~238_combout\ & 
-- (((\fd|BankRegister|registrador[23][20]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][20]~q\,
	datab => \fd|BankRegister|saidaB[20]~238_combout\,
	datac => \fd|BankRegister|registrador[23][20]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[20]~239_combout\);

-- Location: LCCOMB_X58_Y39_N16
\fd|BankRegister|saidaB[20]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~231_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][20]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][20]~q\,
	datac => \fd|BankRegister|registrador[25][20]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[20]~231_combout\);

-- Location: LCCOMB_X59_Y39_N12
\fd|BankRegister|saidaB[20]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~232_combout\ = (\fd|BankRegister|saidaB[20]~231_combout\ & (((\fd|BankRegister|registrador[29][20]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[20]~231_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[21][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~231_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][20]~q\,
	datad => \fd|BankRegister|registrador[29][20]~q\,
	combout => \fd|BankRegister|saidaB[20]~232_combout\);

-- Location: LCCOMB_X57_Y38_N26
\fd|BankRegister|saidaB[20]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~235_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[20][20]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][20]~q\,
	datad => \fd|BankRegister|registrador[16][20]~q\,
	combout => \fd|BankRegister|saidaB[20]~235_combout\);

-- Location: LCCOMB_X58_Y40_N30
\fd|BankRegister|saidaB[20]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~236_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[20]~235_combout\ & (\fd|BankRegister|registrador[28][20]~q\)) # (!\fd|BankRegister|saidaB[20]~235_combout\ & ((\fd|BankRegister|registrador[24][20]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[20]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][20]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][20]~q\,
	datad => \fd|BankRegister|saidaB[20]~235_combout\,
	combout => \fd|BankRegister|saidaB[20]~236_combout\);

-- Location: LCCOMB_X57_Y35_N16
\fd|BankRegister|saidaB[20]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~233_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[22][20]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[18][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][20]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[22][20]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[20]~233_combout\);

-- Location: LCCOMB_X59_Y32_N28
\fd|BankRegister|saidaB[20]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~234_combout\ = (\fd|BankRegister|saidaB[20]~233_combout\ & (((\fd|BankRegister|registrador[30][20]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[20]~233_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[26][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~233_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][20]~q\,
	datad => \fd|BankRegister|registrador[30][20]~q\,
	combout => \fd|BankRegister|saidaB[20]~234_combout\);

-- Location: LCCOMB_X66_Y39_N28
\fd|BankRegister|saidaB[20]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~237_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[20]~234_combout\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|saidaB[20]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~236_combout\,
	datab => \fd|BankRegister|saidaB[20]~234_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[20]~237_combout\);

-- Location: LCCOMB_X66_Y39_N6
\fd|BankRegister|saidaB[20]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~240_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[20]~237_combout\ & (\fd|BankRegister|saidaB[20]~239_combout\)) # (!\fd|BankRegister|saidaB[20]~237_combout\ & 
-- ((\fd|BankRegister|saidaB[20]~232_combout\))))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[20]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~239_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[20]~232_combout\,
	datad => \fd|BankRegister|saidaB[20]~237_combout\,
	combout => \fd|BankRegister|saidaB[20]~240_combout\);

-- Location: LCCOMB_X60_Y42_N14
\fd|BankRegister|saidaB[20]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[20]~251_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[20]~240_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[20]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[20]~250_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|Rom|content~14_combout\,
	datad => \fd|BankRegister|saidaB[20]~240_combout\,
	combout => \fd|BankRegister|saidaB[20]~251_combout\);

-- Location: FF_X60_Y42_N15
\fd|Reg_ID_EX|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[20]~251_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(62));

-- Location: FF_X52_Y42_N5
\fd|Reg_EX_MEM|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(62),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(25));

-- Location: FF_X54_Y43_N17
\fd|Ram|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(24),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~62_q\);

-- Location: LCCOMB_X54_Y43_N16
\fd|Ram|q[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[19]~48_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a19\,
	datac => \fd|Ram|ram~62_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[19]~48_combout\);

-- Location: FF_X54_Y43_N31
\fd|Ram|ram_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(57));

-- Location: LCCOMB_X54_Y43_N30
\fd|Ram|q[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[19]~49_combout\ = (\fd|Ram|ram_rtl_0_bypass\(58) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(57)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[19]~48_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(58) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(58),
	datab => \fd|Ram|q[19]~48_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(57),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[19]~49_combout\);

-- Location: LCCOMB_X54_Y42_N26
\fd|Ram|q[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[19]~50_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[19]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Ram|q[19]~49_combout\,
	combout => \fd|Ram|q[19]~50_combout\);

-- Location: FF_X54_Y42_N27
\fd|Reg_MEM_WB|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[19]~50_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(56));

-- Location: LCCOMB_X55_Y44_N12
\fd|ALU|final|selected[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[19]~5_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[19]~11_combout\ $ (((\fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:18:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[19]~11_combout\,
	combout => \fd|ALU|final|selected[19]~5_combout\);

-- Location: LCCOMB_X55_Y44_N22
\fd|ALU|final|selected[19]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[19]~6_combout\ = (\fd|ALU|final|selected[19]~5_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(93)))))) # (!\fd|ALU|final|selected[19]~5_combout\ & (\fd|Reg_ID_EX|DOUT\(93) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[19]~5_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(93),
	combout => \fd|ALU|final|selected[19]~6_combout\);

-- Location: FF_X55_Y44_N23
\fd|Reg_EX_MEM|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[19]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(56));

-- Location: FF_X54_Y42_N5
\fd|Reg_MEM_WB|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(56),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(24));

-- Location: LCCOMB_X54_Y42_N4
\fd|MuxRegRam|selected[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[19]~16_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(56))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(56),
	datac => \fd|Reg_MEM_WB|DOUT\(24),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[19]~16_combout\);

-- Location: LCCOMB_X70_Y43_N8
\fd|BankRegister|registrador[15][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|registrador[15][19]~feeder_combout\ = \fd|MuxRegRam|selected[19]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|MuxRegRam|selected[19]~16_combout\,
	combout => \fd|BankRegister|registrador[15][19]~feeder_combout\);

-- Location: FF_X70_Y43_N9
\fd|BankRegister|registrador[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|registrador[15][19]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	ena => \fd|BankRegister|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[15][19]~q\);

-- Location: LCCOMB_X67_Y38_N26
\fd|BankRegister|saidaB[19]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~269_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[14][19]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[12][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[14][19]~q\,
	datad => \fd|BankRegister|registrador[12][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~269_combout\);

-- Location: LCCOMB_X68_Y38_N0
\fd|BankRegister|saidaB[19]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~270_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[19]~269_combout\ & (\fd|BankRegister|registrador[15][19]~q\)) # (!\fd|BankRegister|saidaB[19]~269_combout\ & ((\fd|BankRegister|registrador[13][19]~q\))))) 
-- # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[19]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][19]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[13][19]~q\,
	datad => \fd|BankRegister|saidaB[19]~269_combout\,
	combout => \fd|BankRegister|saidaB[19]~270_combout\);

-- Location: LCCOMB_X65_Y36_N16
\fd|BankRegister|saidaB[19]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~262_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][19]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][19]~q\,
	datad => \fd|BankRegister|registrador[8][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~262_combout\);

-- Location: LCCOMB_X66_Y36_N20
\fd|BankRegister|saidaB[19]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~263_combout\ = (\fd|BankRegister|saidaB[19]~262_combout\ & ((\fd|BankRegister|registrador[11][19]~q\) # ((!\fd|Rom|content~13_combout\)))) # (!\fd|BankRegister|saidaB[19]~262_combout\ & 
-- (((\fd|BankRegister|registrador[10][19]~q\ & \fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~262_combout\,
	datab => \fd|BankRegister|registrador[11][19]~q\,
	datac => \fd|BankRegister|registrador[10][19]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[19]~263_combout\);

-- Location: LCCOMB_X67_Y38_N24
\fd|BankRegister|saidaB[19]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~264_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][19]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][19]~q\,
	datad => \fd|BankRegister|registrador[4][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~264_combout\);

-- Location: LCCOMB_X62_Y38_N14
\fd|BankRegister|saidaB[19]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~265_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[19]~264_combout\ & ((\fd|BankRegister|registrador[7][19]~q\))) # (!\fd|BankRegister|saidaB[19]~264_combout\ & (\fd|BankRegister|registrador[5][19]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[19]~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[19]~264_combout\,
	datac => \fd|BankRegister|registrador[5][19]~q\,
	datad => \fd|BankRegister|registrador[7][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~265_combout\);

-- Location: LCCOMB_X61_Y35_N28
\fd|BankRegister|saidaB[19]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~266_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][19]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[0][19]~q\,
	datac => \fd|BankRegister|registrador[1][19]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[19]~266_combout\);

-- Location: LCCOMB_X65_Y35_N16
\fd|BankRegister|saidaB[19]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~267_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[19]~266_combout\ & ((\fd|BankRegister|registrador[3][19]~q\))) # (!\fd|BankRegister|saidaB[19]~266_combout\ & (\fd|BankRegister|registrador[2][19]~q\)))) # 
-- (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[19]~266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[19]~266_combout\,
	datac => \fd|BankRegister|registrador[2][19]~q\,
	datad => \fd|BankRegister|registrador[3][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~267_combout\);

-- Location: LCCOMB_X63_Y39_N16
\fd|BankRegister|saidaB[19]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~268_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[19]~265_combout\) # ((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (((!\fd|Rom|content~11_combout\ & 
-- \fd|BankRegister|saidaB[19]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~265_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[19]~267_combout\,
	combout => \fd|BankRegister|saidaB[19]~268_combout\);

-- Location: LCCOMB_X63_Y39_N10
\fd|BankRegister|saidaB[19]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~271_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[19]~268_combout\ & (\fd|BankRegister|saidaB[19]~270_combout\)) # (!\fd|BankRegister|saidaB[19]~268_combout\ & 
-- ((\fd|BankRegister|saidaB[19]~263_combout\))))) # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[19]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~270_combout\,
	datab => \fd|BankRegister|saidaB[19]~263_combout\,
	datac => \fd|Rom|content~11_combout\,
	datad => \fd|BankRegister|saidaB[19]~268_combout\,
	combout => \fd|BankRegister|saidaB[19]~271_combout\);

-- Location: LCCOMB_X62_Y40_N2
\fd|BankRegister|saidaB[19]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~259_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[23][19]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[19][19]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[19][19]~q\,
	datac => \fd|BankRegister|registrador[23][19]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[19]~259_combout\);

-- Location: LCCOMB_X63_Y40_N20
\fd|BankRegister|saidaB[19]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~260_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[19]~259_combout\ & (\fd|BankRegister|registrador[31][19]~q\)) # (!\fd|BankRegister|saidaB[19]~259_combout\ & ((\fd|BankRegister|registrador[27][19]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[19]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[31][19]~q\,
	datac => \fd|BankRegister|registrador[27][19]~q\,
	datad => \fd|BankRegister|saidaB[19]~259_combout\,
	combout => \fd|BankRegister|saidaB[19]~260_combout\);

-- Location: LCCOMB_X55_Y39_N8
\fd|BankRegister|saidaB[19]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~252_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[26][19]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[18][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[18][19]~q\,
	datac => \fd|BankRegister|registrador[26][19]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[19]~252_combout\);

-- Location: LCCOMB_X56_Y40_N12
\fd|BankRegister|saidaB[19]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~253_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[19]~252_combout\ & ((\fd|BankRegister|registrador[30][19]~q\))) # (!\fd|BankRegister|saidaB[19]~252_combout\ & (\fd|BankRegister|registrador[22][19]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[19]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[19]~252_combout\,
	datac => \fd|BankRegister|registrador[22][19]~q\,
	datad => \fd|BankRegister|registrador[30][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~253_combout\);

-- Location: LCCOMB_X58_Y40_N0
\fd|BankRegister|saidaB[19]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~256_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[24][19]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[16][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][19]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[24][19]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[19]~256_combout\);

-- Location: LCCOMB_X57_Y40_N12
\fd|BankRegister|saidaB[19]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~257_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[19]~256_combout\ & ((\fd|BankRegister|registrador[28][19]~q\))) # (!\fd|BankRegister|saidaB[19]~256_combout\ & (\fd|BankRegister|registrador[20][19]~q\)))) 
-- # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[19]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[19]~256_combout\,
	datac => \fd|BankRegister|registrador[20][19]~q\,
	datad => \fd|BankRegister|registrador[28][19]~q\,
	combout => \fd|BankRegister|saidaB[19]~257_combout\);

-- Location: LCCOMB_X57_Y39_N14
\fd|BankRegister|saidaB[19]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~254_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][19]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][19]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[17][19]~q\,
	datac => \fd|BankRegister|registrador[21][19]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[19]~254_combout\);

-- Location: LCCOMB_X58_Y39_N18
\fd|BankRegister|saidaB[19]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~255_combout\ = (\fd|BankRegister|saidaB[19]~254_combout\ & ((\fd|BankRegister|registrador[29][19]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[19]~254_combout\ & 
-- (((\fd|BankRegister|registrador[25][19]~q\ & \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~254_combout\,
	datab => \fd|BankRegister|registrador[29][19]~q\,
	datac => \fd|BankRegister|registrador[25][19]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[19]~255_combout\);

-- Location: LCCOMB_X63_Y39_N20
\fd|BankRegister|saidaB[19]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~258_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[19]~255_combout\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|saidaB[19]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~257_combout\,
	datab => \fd|BankRegister|saidaB[19]~255_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[19]~258_combout\);

-- Location: LCCOMB_X63_Y39_N22
\fd|BankRegister|saidaB[19]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~261_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[19]~258_combout\ & (\fd|BankRegister|saidaB[19]~260_combout\)) # (!\fd|BankRegister|saidaB[19]~258_combout\ & 
-- ((\fd|BankRegister|saidaB[19]~253_combout\))))) # (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[19]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~260_combout\,
	datab => \fd|BankRegister|saidaB[19]~253_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[19]~258_combout\,
	combout => \fd|BankRegister|saidaB[19]~261_combout\);

-- Location: LCCOMB_X63_Y39_N6
\fd|BankRegister|saidaB[19]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[19]~272_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[19]~261_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[19]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[19]~271_combout\,
	datab => \fd|BankRegister|Equal1~3_combout\,
	datac => \fd|BankRegister|saidaB[19]~261_combout\,
	datad => \fd|Rom|content~14_combout\,
	combout => \fd|BankRegister|saidaB[19]~272_combout\);

-- Location: FF_X63_Y39_N7
\fd|Reg_ID_EX|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[19]~272_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(61));

-- Location: FF_X55_Y44_N1
\fd|Reg_EX_MEM|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(61),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(24));

-- Location: LCCOMB_X54_Y43_N2
\fd|Ram|q[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[18]~51_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~61_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~61_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a18\,
	combout => \fd|Ram|q[18]~51_combout\);

-- Location: FF_X54_Y43_N25
\fd|Ram|ram_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(55));

-- Location: LCCOMB_X54_Y43_N24
\fd|Ram|q[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[18]~52_combout\ = (\fd|Ram|ram_rtl_0_bypass\(56) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(55)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[18]~51_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(56) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(56),
	datab => \fd|Ram|q[18]~51_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(55),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[18]~52_combout\);

-- Location: LCCOMB_X56_Y43_N0
\fd|Ram|q[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[18]~53_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[18]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[18]~52_combout\,
	combout => \fd|Ram|q[18]~53_combout\);

-- Location: FF_X56_Y43_N1
\fd|Reg_MEM_WB|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[18]~53_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(55));

-- Location: LCCOMB_X56_Y43_N10
\fd|MuxRegRam|selected[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[18]~17_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(55)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(23),
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datad => \fd|Reg_MEM_WB|DOUT\(55),
	combout => \fd|MuxRegRam|selected[18]~17_combout\);

-- Location: FF_X59_Y39_N3
\fd|BankRegister|registrador[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[18]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[17][18]~q\);

-- Location: LCCOMB_X59_Y37_N28
\fd|BankRegister|saidaB[18]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~273_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[25][18]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[17][18]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[25][18]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[18]~273_combout\);

-- Location: LCCOMB_X59_Y39_N0
\fd|BankRegister|saidaB[18]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~274_combout\ = (\fd|BankRegister|saidaB[18]~273_combout\ & (((\fd|BankRegister|registrador[29][18]~q\)) # (!\fd|Rom|content~10_combout\))) # (!\fd|BankRegister|saidaB[18]~273_combout\ & (\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[21][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~273_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][18]~q\,
	datad => \fd|BankRegister|registrador[29][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~274_combout\);

-- Location: LCCOMB_X65_Y39_N26
\fd|BankRegister|saidaB[18]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~280_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[27][18]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[27][18]~q\,
	datad => \fd|BankRegister|registrador[19][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~280_combout\);

-- Location: LCCOMB_X60_Y37_N24
\fd|BankRegister|saidaB[18]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~281_combout\ = (\fd|BankRegister|saidaB[18]~280_combout\ & ((\fd|BankRegister|registrador[31][18]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[18]~280_combout\ & 
-- (((\fd|BankRegister|registrador[23][18]~q\ & \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~280_combout\,
	datab => \fd|BankRegister|registrador[31][18]~q\,
	datac => \fd|BankRegister|registrador[23][18]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[18]~281_combout\);

-- Location: LCCOMB_X57_Y41_N24
\fd|BankRegister|saidaB[18]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~277_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|registrador[20][18]~q\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[20][18]~q\,
	datad => \fd|BankRegister|registrador[16][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~277_combout\);

-- Location: LCCOMB_X58_Y41_N20
\fd|BankRegister|saidaB[18]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~278_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[18]~277_combout\ & (\fd|BankRegister|registrador[28][18]~q\)) # (!\fd|BankRegister|saidaB[18]~277_combout\ & ((\fd|BankRegister|registrador[24][18]~q\))))) 
-- # (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[18]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[28][18]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[24][18]~q\,
	datad => \fd|BankRegister|saidaB[18]~277_combout\,
	combout => \fd|BankRegister|saidaB[18]~278_combout\);

-- Location: LCCOMB_X57_Y35_N12
\fd|BankRegister|saidaB[18]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~275_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[22][18]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[18][18]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[18][18]~q\,
	datac => \fd|BankRegister|registrador[22][18]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[18]~275_combout\);

-- Location: LCCOMB_X55_Y40_N16
\fd|BankRegister|saidaB[18]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~276_combout\ = (\fd|BankRegister|saidaB[18]~275_combout\ & (((\fd|BankRegister|registrador[30][18]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[18]~275_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[26][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~275_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][18]~q\,
	datad => \fd|BankRegister|registrador[30][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~276_combout\);

-- Location: LCCOMB_X55_Y41_N0
\fd|BankRegister|saidaB[18]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~279_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[18]~276_combout\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|saidaB[18]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~278_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|Rom|content~13_combout\,
	datad => \fd|BankRegister|saidaB[18]~276_combout\,
	combout => \fd|BankRegister|saidaB[18]~279_combout\);

-- Location: LCCOMB_X55_Y42_N30
\fd|BankRegister|saidaB[18]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~282_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[18]~279_combout\ & ((\fd|BankRegister|saidaB[18]~281_combout\))) # (!\fd|BankRegister|saidaB[18]~279_combout\ & 
-- (\fd|BankRegister|saidaB[18]~274_combout\)))) # (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[18]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~274_combout\,
	datab => \fd|BankRegister|saidaB[18]~281_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[18]~279_combout\,
	combout => \fd|BankRegister|saidaB[18]~282_combout\);

-- Location: LCCOMB_X66_Y39_N0
\fd|BankRegister|saidaB[18]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~290_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[13][18]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[12][18]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][18]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[13][18]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[18]~290_combout\);

-- Location: LCCOMB_X61_Y40_N12
\fd|BankRegister|saidaB[18]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~291_combout\ = (\fd|BankRegister|saidaB[18]~290_combout\ & (((\fd|BankRegister|registrador[15][18]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[18]~290_combout\ & (\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[14][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~290_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[15][18]~q\,
	datad => \fd|BankRegister|registrador[14][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~291_combout\);

-- Location: LCCOMB_X61_Y32_N28
\fd|BankRegister|saidaB[18]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~287_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[2][18]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[0][18]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][18]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][18]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[18]~287_combout\);

-- Location: LCCOMB_X60_Y33_N22
\fd|BankRegister|saidaB[18]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~288_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[18]~287_combout\ & (\fd|BankRegister|registrador[3][18]~q\)) # (!\fd|BankRegister|saidaB[18]~287_combout\ & ((\fd|BankRegister|registrador[1][18]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[18]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][18]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[1][18]~q\,
	datad => \fd|BankRegister|saidaB[18]~287_combout\,
	combout => \fd|BankRegister|saidaB[18]~288_combout\);

-- Location: LCCOMB_X63_Y36_N12
\fd|BankRegister|saidaB[18]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~285_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[10][18]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[8][18]~q\,
	datac => \fd|BankRegister|registrador[10][18]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[18]~285_combout\);

-- Location: LCCOMB_X62_Y36_N28
\fd|BankRegister|saidaB[18]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~286_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[18]~285_combout\ & ((\fd|BankRegister|registrador[11][18]~q\))) # (!\fd|BankRegister|saidaB[18]~285_combout\ & (\fd|BankRegister|registrador[9][18]~q\)))) 
-- # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[18]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[18]~285_combout\,
	datac => \fd|BankRegister|registrador[9][18]~q\,
	datad => \fd|BankRegister|registrador[11][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~286_combout\);

-- Location: LCCOMB_X66_Y38_N8
\fd|BankRegister|saidaB[18]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~289_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|saidaB[18]~286_combout\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|saidaB[18]~288_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[18]~288_combout\,
	datad => \fd|BankRegister|saidaB[18]~286_combout\,
	combout => \fd|BankRegister|saidaB[18]~289_combout\);

-- Location: LCCOMB_X62_Y38_N2
\fd|BankRegister|saidaB[18]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~283_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|BankRegister|registrador[5][18]~q\) # (\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[4][18]~q\ & 
-- ((!\fd|Rom|content~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][18]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[5][18]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[18]~283_combout\);

-- Location: LCCOMB_X63_Y38_N16
\fd|BankRegister|saidaB[18]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~284_combout\ = (\fd|BankRegister|saidaB[18]~283_combout\ & (((\fd|BankRegister|registrador[7][18]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[18]~283_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[6][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[18]~283_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][18]~q\,
	datad => \fd|BankRegister|registrador[7][18]~q\,
	combout => \fd|BankRegister|saidaB[18]~284_combout\);

-- Location: LCCOMB_X63_Y38_N20
\fd|BankRegister|saidaB[18]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~292_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[18]~289_combout\ & (\fd|BankRegister|saidaB[18]~291_combout\)) # (!\fd|BankRegister|saidaB[18]~289_combout\ & 
-- ((\fd|BankRegister|saidaB[18]~284_combout\))))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[18]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[18]~291_combout\,
	datac => \fd|BankRegister|saidaB[18]~289_combout\,
	datad => \fd|BankRegister|saidaB[18]~284_combout\,
	combout => \fd|BankRegister|saidaB[18]~292_combout\);

-- Location: LCCOMB_X55_Y42_N14
\fd|BankRegister|saidaB[18]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[18]~293_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[18]~282_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[18]~292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal1~3_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|saidaB[18]~282_combout\,
	datad => \fd|BankRegister|saidaB[18]~292_combout\,
	combout => \fd|BankRegister|saidaB[18]~293_combout\);

-- Location: FF_X55_Y42_N15
\fd|Reg_ID_EX|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[18]~293_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(60));

-- Location: FF_X54_Y43_N9
\fd|Reg_EX_MEM|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(60),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(23));

-- Location: FF_X56_Y45_N9
\fd|Ram|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(7),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~45_q\);

-- Location: LCCOMB_X56_Y45_N8
\fd|Ram|q[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[2]~9_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~45_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a2\,
	datac => \fd|Ram|ram~45_q\,
	combout => \fd|Ram|q[2]~9_combout\);

-- Location: FF_X61_Y41_N9
\fd|Ram|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X61_Y41_N10
\fd|Ram|ram_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X61_Y41_N11
\fd|Ram|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X61_Y41_N8
\fd|Ram|q[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[2]~10_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(23))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(24) & (\fd|Ram|q[2]~9_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(24) & ((\fd|Ram|ram_rtl_0_bypass\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|q[2]~9_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(23),
	datad => \fd|Ram|ram_rtl_0_bypass\(24),
	combout => \fd|Ram|q[2]~10_combout\);

-- Location: LCCOMB_X61_Y41_N24
\fd|Ram|q[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[2]~11_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datac => \fd|Ram|q[2]~10_combout\,
	combout => \fd|Ram|q[2]~11_combout\);

-- Location: FF_X61_Y41_N25
\fd|Reg_MEM_WB|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[2]~11_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(39));

-- Location: LCCOMB_X61_Y41_N26
\fd|MuxRegRam|selected[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[2]~3_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(39)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(69),
	datac => \fd|Reg_MEM_WB|DOUT\(7),
	datad => \fd|Reg_MEM_WB|DOUT\(39),
	combout => \fd|MuxRegRam|selected[2]~3_combout\);

-- Location: FF_X57_Y35_N11
\fd|BankRegister|registrador[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[2]~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[18][2]~q\);

-- Location: LCCOMB_X57_Y35_N10
\fd|BankRegister|saidaA[2]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~611_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][2]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][2]~q\,
	datad => \fd|BankRegister|registrador[22][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~611_combout\);

-- Location: LCCOMB_X59_Y32_N18
\fd|BankRegister|saidaA[2]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~612_combout\ = (\fd|BankRegister|saidaA[2]~611_combout\ & (((\fd|BankRegister|registrador[30][2]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[2]~611_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[2]~611_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[30][2]~q\,
	datad => \fd|BankRegister|registrador[26][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~612_combout\);

-- Location: LCCOMB_X59_Y38_N26
\fd|BankRegister|saidaA[2]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~613_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[20][2]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[16][2]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[20][2]~q\,
	datac => \fd|BankRegister|registrador[16][2]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[2]~613_combout\);

-- Location: LCCOMB_X59_Y40_N28
\fd|BankRegister|saidaA[2]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~614_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[2]~613_combout\ & (\fd|BankRegister|registrador[28][2]~q\)) # (!\fd|BankRegister|saidaA[2]~613_combout\ & ((\fd|BankRegister|registrador[24][2]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[2]~613_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[2]~613_combout\,
	datac => \fd|BankRegister|registrador[28][2]~q\,
	datad => \fd|BankRegister|registrador[24][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~614_combout\);

-- Location: LCCOMB_X60_Y35_N10
\fd|BankRegister|saidaA[2]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~615_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[2]~612_combout\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[2]~614_combout\ & 
-- !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[2]~612_combout\,
	datab => \fd|BankRegister|saidaA[2]~614_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[2]~615_combout\);

-- Location: LCCOMB_X59_Y33_N18
\fd|BankRegister|saidaA[2]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~616_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][2]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][2]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][2]~q\,
	datac => \fd|BankRegister|registrador[19][2]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[2]~616_combout\);

-- Location: LCCOMB_X60_Y37_N4
\fd|BankRegister|saidaA[2]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~617_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[2]~616_combout\ & (\fd|BankRegister|registrador[31][2]~q\)) # (!\fd|BankRegister|saidaA[2]~616_combout\ & ((\fd|BankRegister|registrador[23][2]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[2]~616_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[2]~616_combout\,
	datac => \fd|BankRegister|registrador[31][2]~q\,
	datad => \fd|BankRegister|registrador[23][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~617_combout\);

-- Location: LCCOMB_X55_Y35_N14
\fd|BankRegister|saidaA[2]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~609_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][2]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[17][2]~q\,
	datad => \fd|BankRegister|registrador[25][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~609_combout\);

-- Location: LCCOMB_X53_Y36_N30
\fd|BankRegister|saidaA[2]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~610_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[2]~609_combout\ & ((\fd|BankRegister|registrador[29][2]~q\))) # (!\fd|BankRegister|saidaA[2]~609_combout\ & (\fd|BankRegister|registrador[21][2]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[2]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[21][2]~q\,
	datac => \fd|BankRegister|registrador[29][2]~q\,
	datad => \fd|BankRegister|saidaA[2]~609_combout\,
	combout => \fd|BankRegister|saidaA[2]~610_combout\);

-- Location: LCCOMB_X60_Y35_N28
\fd|BankRegister|saidaA[2]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~618_combout\ = (\fd|BankRegister|saidaA[2]~615_combout\ & ((\fd|BankRegister|saidaA[2]~617_combout\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[2]~615_combout\ & (((\fd|BankRegister|saidaA[2]~610_combout\ & 
-- \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[2]~615_combout\,
	datab => \fd|BankRegister|saidaA[2]~617_combout\,
	datac => \fd|BankRegister|saidaA[2]~610_combout\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[2]~618_combout\);

-- Location: LCCOMB_X69_Y32_N26
\fd|BankRegister|saidaA[2]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~619_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[5][2]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[5][2]~q\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|registrador[4][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~619_combout\);

-- Location: LCCOMB_X68_Y34_N26
\fd|BankRegister|saidaA[2]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~620_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[2]~619_combout\ & (\fd|BankRegister|registrador[7][2]~q\)) # (!\fd|BankRegister|saidaA[2]~619_combout\ & ((\fd|BankRegister|registrador[6][2]~q\))))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[2]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[7][2]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|saidaA[2]~619_combout\,
	combout => \fd|BankRegister|saidaA[2]~620_combout\);

-- Location: LCCOMB_X66_Y41_N22
\fd|BankRegister|saidaA[2]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~626_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[13][2]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[12][2]~q\,
	datad => \fd|BankRegister|registrador[13][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~626_combout\);

-- Location: LCCOMB_X66_Y40_N20
\fd|BankRegister|saidaA[2]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~627_combout\ = (\fd|BankRegister|saidaA[2]~626_combout\ & ((\fd|BankRegister|registrador[15][2]~q\) # ((!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[2]~626_combout\ & (((\fd|BankRegister|registrador[14][2]~q\ & 
-- \fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[2]~626_combout\,
	datab => \fd|BankRegister|registrador[15][2]~q\,
	datac => \fd|BankRegister|registrador[14][2]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[2]~627_combout\);

-- Location: LCCOMB_X62_Y33_N8
\fd|BankRegister|saidaA[2]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~623_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[2][2]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][2]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[2]~623_combout\);

-- Location: LCCOMB_X62_Y32_N18
\fd|BankRegister|saidaA[2]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~624_combout\ = (\fd|BankRegister|saidaA[2]~623_combout\ & (((\fd|BankRegister|registrador[3][2]~q\) # (!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[2]~623_combout\ & (\fd|BankRegister|registrador[1][2]~q\ & 
-- ((\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[2]~623_combout\,
	datab => \fd|BankRegister|registrador[1][2]~q\,
	datac => \fd|BankRegister|registrador[3][2]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[2]~624_combout\);

-- Location: LCCOMB_X67_Y37_N30
\fd|BankRegister|saidaA[2]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~621_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[10][2]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][2]~q\,
	datad => \fd|BankRegister|registrador[10][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~621_combout\);

-- Location: LCCOMB_X68_Y38_N30
\fd|BankRegister|saidaA[2]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~622_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[2]~621_combout\ & (\fd|BankRegister|registrador[11][2]~q\)) # (!\fd|BankRegister|saidaA[2]~621_combout\ & ((\fd|BankRegister|registrador[9][2]~q\))))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[2]~621_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[2]~621_combout\,
	datac => \fd|BankRegister|registrador[11][2]~q\,
	datad => \fd|BankRegister|registrador[9][2]~q\,
	combout => \fd|BankRegister|saidaA[2]~622_combout\);

-- Location: LCCOMB_X68_Y34_N20
\fd|BankRegister|saidaA[2]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~625_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[2]~622_combout\) # (\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[2]~624_combout\ & 
-- ((!\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[2]~624_combout\,
	datac => \fd|BankRegister|saidaA[2]~622_combout\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[2]~625_combout\);

-- Location: LCCOMB_X68_Y34_N30
\fd|BankRegister|saidaA[2]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~628_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[2]~625_combout\ & ((\fd|BankRegister|saidaA[2]~627_combout\))) # (!\fd|BankRegister|saidaA[2]~625_combout\ & (\fd|BankRegister|saidaA[2]~620_combout\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[2]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[2]~620_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[2]~627_combout\,
	datad => \fd|BankRegister|saidaA[2]~625_combout\,
	combout => \fd|BankRegister|saidaA[2]~628_combout\);

-- Location: LCCOMB_X56_Y41_N16
\fd|BankRegister|saidaA[2]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[2]~629_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[2]~618_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[2]~628_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|BankRegister|saidaA[2]~618_combout\,
	datad => \fd|BankRegister|saidaA[2]~628_combout\,
	combout => \fd|BankRegister|saidaA[2]~629_combout\);

-- Location: FF_X56_Y41_N17
\fd|Reg_ID_EX|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[2]~629_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(76));

-- Location: LCCOMB_X58_Y45_N28
\fd|ALU|final|selected[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[2]~12_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[2]~28_combout\ $ (((\fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|ALU|adder|addsloop:1:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[2]~28_combout\,
	combout => \fd|ALU|final|selected[2]~12_combout\);

-- Location: LCCOMB_X58_Y45_N6
\fd|ALU|final|selected[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[2]~13_combout\ = (\fd|Reg_ID_EX|DOUT\(76) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[2]~12_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(76) & (\fd|ALU|final|selected[2]~12_combout\ & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(76),
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|ALU|final|selected[2]~12_combout\,
	combout => \fd|ALU|final|selected[2]~13_combout\);

-- Location: LCCOMB_X57_Y44_N16
\fd|Reg_EX_MEM|DOUT[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[39]~feeder_combout\ = \fd|ALU|final|selected[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|ALU|final|selected[2]~13_combout\,
	combout => \fd|Reg_EX_MEM|DOUT[39]~feeder_combout\);

-- Location: FF_X57_Y44_N17
\fd|Reg_EX_MEM|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[39]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(39));

-- Location: LCCOMB_X50_Y43_N0
\fd|Ram|q[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[1]~0_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~44_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~44_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a1\,
	combout => \fd|Ram|q[1]~0_combout\);

-- Location: FF_X50_Y43_N31
\fd|Ram|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(21));

-- Location: LCCOMB_X50_Y43_N30
\fd|Ram|q[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[1]~1_combout\ = (\fd|Ram|ram_rtl_0_bypass\(22) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(21)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[1]~0_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(22) & (((\fd|Ram|ram_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(22),
	datab => \fd|Ram|q[1]~0_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(21),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[1]~1_combout\);

-- Location: LCCOMB_X50_Y43_N8
\fd|Ram|q[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[1]~2_combout\ = (\fd|Ram|q[1]~1_combout\ & (\fd|Reg_EX_MEM|DOUT\(103) & !\fd|Reg_EX_MEM|DOUT\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[1]~1_combout\,
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	combout => \fd|Ram|q[1]~2_combout\);

-- Location: FF_X50_Y43_N9
\fd|Reg_MEM_WB|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[1]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(38));

-- Location: LCCOMB_X55_Y41_N16
\fd|MuxRegRam|selected[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[1]~0_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(38)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(6),
	datab => \fd|Reg_MEM_WB|DOUT\(38),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[1]~0_combout\);

-- Location: FF_X63_Y40_N7
\fd|BankRegister|registrador[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[1]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[31][1]~q\);

-- Location: LCCOMB_X61_Y37_N12
\fd|BankRegister|saidaB[1]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~637_combout\ = (\fd|Rom|content~11_combout\ & (((\fd|Rom|content~10_combout\)))) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[23][1]~q\))) # (!\fd|Rom|content~10_combout\ & 
-- (\fd|BankRegister|registrador[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[19][1]~q\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[23][1]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[1]~637_combout\);

-- Location: LCCOMB_X63_Y40_N28
\fd|BankRegister|saidaB[1]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~638_combout\ = (\fd|BankRegister|saidaB[1]~637_combout\ & ((\fd|BankRegister|registrador[31][1]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[1]~637_combout\ & (((\fd|BankRegister|registrador[27][1]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[31][1]~q\,
	datab => \fd|BankRegister|saidaB[1]~637_combout\,
	datac => \fd|BankRegister|registrador[27][1]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[1]~638_combout\);

-- Location: LCCOMB_X58_Y40_N28
\fd|BankRegister|saidaB[1]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~634_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[24][1]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[16][1]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[24][1]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[1]~634_combout\);

-- Location: LCCOMB_X57_Y41_N16
\fd|BankRegister|saidaB[1]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~635_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[1]~634_combout\ & (\fd|BankRegister|registrador[28][1]~q\)) # (!\fd|BankRegister|saidaB[1]~634_combout\ & ((\fd|BankRegister|registrador[20][1]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[1]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[28][1]~q\,
	datac => \fd|BankRegister|registrador[20][1]~q\,
	datad => \fd|BankRegister|saidaB[1]~634_combout\,
	combout => \fd|BankRegister|saidaB[1]~635_combout\);

-- Location: LCCOMB_X59_Y39_N28
\fd|BankRegister|saidaB[1]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~632_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[21][1]~q\) # (\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[17][1]~q\ & 
-- ((!\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[17][1]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][1]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[1]~632_combout\);

-- Location: LCCOMB_X56_Y39_N24
\fd|BankRegister|saidaB[1]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~633_combout\ = (\fd|BankRegister|saidaB[1]~632_combout\ & ((\fd|BankRegister|registrador[29][1]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[1]~632_combout\ & (((\fd|BankRegister|registrador[25][1]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[1]~632_combout\,
	datab => \fd|BankRegister|registrador[29][1]~q\,
	datac => \fd|BankRegister|registrador[25][1]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[1]~633_combout\);

-- Location: LCCOMB_X57_Y41_N4
\fd|BankRegister|saidaB[1]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~636_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[1]~633_combout\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|saidaB[1]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[1]~635_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[1]~633_combout\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[1]~636_combout\);

-- Location: LCCOMB_X58_Y36_N26
\fd|BankRegister|saidaB[1]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~630_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[26][1]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[18][1]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[26][1]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[1]~630_combout\);

-- Location: LCCOMB_X58_Y38_N0
\fd|BankRegister|saidaB[1]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~631_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[1]~630_combout\ & (\fd|BankRegister|registrador[30][1]~q\)) # (!\fd|BankRegister|saidaB[1]~630_combout\ & ((\fd|BankRegister|registrador[22][1]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[1]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[30][1]~q\,
	datac => \fd|BankRegister|registrador[22][1]~q\,
	datad => \fd|BankRegister|saidaB[1]~630_combout\,
	combout => \fd|BankRegister|saidaB[1]~631_combout\);

-- Location: LCCOMB_X62_Y37_N20
\fd|BankRegister|saidaB[1]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~639_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[1]~636_combout\ & (\fd|BankRegister|saidaB[1]~638_combout\)) # (!\fd|BankRegister|saidaB[1]~636_combout\ & ((\fd|BankRegister|saidaB[1]~631_combout\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[1]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[1]~638_combout\,
	datac => \fd|BankRegister|saidaB[1]~636_combout\,
	datad => \fd|BankRegister|saidaB[1]~631_combout\,
	combout => \fd|BankRegister|saidaB[1]~639_combout\);

-- Location: LCCOMB_X62_Y37_N24
\fd|BankRegister|saidaB[1]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~647_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[14][1]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[12][1]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[12][1]~q\,
	datac => \fd|BankRegister|registrador[14][1]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[1]~647_combout\);

-- Location: LCCOMB_X62_Y37_N26
\fd|BankRegister|saidaB[1]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~648_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[1]~647_combout\ & ((\fd|BankRegister|registrador[15][1]~q\))) # (!\fd|BankRegister|saidaB[1]~647_combout\ & (\fd|BankRegister|registrador[13][1]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[1]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[13][1]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[15][1]~q\,
	datad => \fd|BankRegister|saidaB[1]~647_combout\,
	combout => \fd|BankRegister|saidaB[1]~648_combout\);

-- Location: LCCOMB_X62_Y36_N10
\fd|BankRegister|saidaB[1]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~640_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][1]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][1]~q\,
	datad => \fd|BankRegister|registrador[8][1]~q\,
	combout => \fd|BankRegister|saidaB[1]~640_combout\);

-- Location: LCCOMB_X63_Y36_N28
\fd|BankRegister|saidaB[1]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~641_combout\ = (\fd|BankRegister|saidaB[1]~640_combout\ & (((\fd|BankRegister|registrador[11][1]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[1]~640_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[10][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[1]~640_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[10][1]~q\,
	datad => \fd|BankRegister|registrador[11][1]~q\,
	combout => \fd|BankRegister|saidaB[1]~641_combout\);

-- Location: LCCOMB_X68_Y32_N22
\fd|BankRegister|saidaB[1]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~642_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[6][1]~q\) # ((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (((!\fd|Rom|content~12_combout\ & 
-- \fd|BankRegister|registrador[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|registrador[4][1]~q\,
	combout => \fd|BankRegister|saidaB[1]~642_combout\);

-- Location: LCCOMB_X65_Y34_N6
\fd|BankRegister|saidaB[1]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~643_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[1]~642_combout\ & (\fd|BankRegister|registrador[7][1]~q\)) # (!\fd|BankRegister|saidaB[1]~642_combout\ & ((\fd|BankRegister|registrador[5][1]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[1]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][1]~q\,
	datab => \fd|BankRegister|registrador[5][1]~q\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|saidaB[1]~642_combout\,
	combout => \fd|BankRegister|saidaB[1]~643_combout\);

-- Location: LCCOMB_X61_Y34_N28
\fd|BankRegister|saidaB[1]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~644_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][1]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[0][1]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|Rom|content~12_combout\,
	datad => \fd|BankRegister|registrador[1][1]~q\,
	combout => \fd|BankRegister|saidaB[1]~644_combout\);

-- Location: LCCOMB_X62_Y33_N0
\fd|BankRegister|saidaB[1]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~645_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[1]~644_combout\ & (\fd|BankRegister|registrador[3][1]~q\)) # (!\fd|BankRegister|saidaB[1]~644_combout\ & ((\fd|BankRegister|registrador[2][1]~q\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[1]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][1]~q\,
	datad => \fd|BankRegister|saidaB[1]~644_combout\,
	combout => \fd|BankRegister|saidaB[1]~645_combout\);

-- Location: LCCOMB_X62_Y37_N14
\fd|BankRegister|saidaB[1]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~646_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[1]~643_combout\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|saidaB[1]~645_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[1]~643_combout\,
	datad => \fd|BankRegister|saidaB[1]~645_combout\,
	combout => \fd|BankRegister|saidaB[1]~646_combout\);

-- Location: LCCOMB_X62_Y37_N28
\fd|BankRegister|saidaB[1]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~649_combout\ = (\fd|BankRegister|saidaB[1]~646_combout\ & ((\fd|BankRegister|saidaB[1]~648_combout\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[1]~646_combout\ & (((\fd|BankRegister|saidaB[1]~641_combout\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[1]~648_combout\,
	datab => \fd|BankRegister|saidaB[1]~641_combout\,
	datac => \fd|BankRegister|saidaB[1]~646_combout\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[1]~649_combout\);

-- Location: LCCOMB_X65_Y42_N18
\fd|BankRegister|saidaB[1]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[1]~650_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[1]~639_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[1]~649_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[1]~639_combout\,
	datab => \fd|BankRegister|saidaB[1]~649_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|Rom|content~14_combout\,
	combout => \fd|BankRegister|saidaB[1]~650_combout\);

-- Location: FF_X65_Y42_N19
\fd|Reg_ID_EX|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[1]~650_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(43));

-- Location: LCCOMB_X58_Y45_N22
\fd|MuxSaidaBankRegister|selected[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[1]~29_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(11))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(138),
	datac => \fd|Reg_ID_EX|DOUT\(11),
	datad => \fd|Reg_ID_EX|DOUT\(43),
	combout => \fd|MuxSaidaBankRegister|selected[1]~29_combout\);

-- Location: LCCOMB_X58_Y45_N18
\fd|ALU|final|selected[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[1]~7_combout\ = \fd|MuxSaidaBankRegister|selected[1]~29_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|ALU|adder|a0|vaium~combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[1]~29_combout\,
	datab => \fd|ALU|adder|a0|vaium~combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[2]~1_combout\,
	combout => \fd|ALU|final|selected[1]~7_combout\);

-- Location: LCCOMB_X55_Y43_N20
\fd|ALU|final|selected[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[1]~8_combout\ = (\fd|ALU|final|selected[1]~7_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|Reg_ID_EX|DOUT\(75)))))) # (!\fd|ALU|final|selected[1]~7_combout\ & (\fd|Reg_ID_EX|DOUT\(75) & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[1]~7_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(75),
	combout => \fd|ALU|final|selected[1]~8_combout\);

-- Location: FF_X55_Y43_N21
\fd|Reg_EX_MEM|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[1]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(38));

-- Location: LCCOMB_X50_Y43_N28
\fd|Ram|q[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[0]~6_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~43_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~43_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \fd|Ram|q[0]~6_combout\);

-- Location: FF_X50_Y43_N27
\fd|Ram|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(19));

-- Location: LCCOMB_X50_Y43_N26
\fd|Ram|q[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[0]~7_combout\ = (\fd|Ram|ram_rtl_0_bypass\(20) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(19)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[0]~6_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(20) & (((\fd|Ram|ram_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(20),
	datab => \fd|Ram|q[0]~6_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(19),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[0]~7_combout\);

-- Location: LCCOMB_X50_Y43_N20
\fd|Ram|q[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[0]~8_combout\ = (\fd|Ram|q[0]~7_combout\ & (\fd|Reg_EX_MEM|DOUT\(103) & !\fd|Reg_EX_MEM|DOUT\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[0]~7_combout\,
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	combout => \fd|Ram|q[0]~8_combout\);

-- Location: FF_X50_Y43_N21
\fd|Reg_MEM_WB|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[0]~8_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(37));

-- Location: FF_X50_Y41_N17
\fd|Reg_MEM_WB|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(37),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(5));

-- Location: LCCOMB_X50_Y41_N16
\fd|MuxRegRam|selected[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[0]~2_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(37))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(37),
	datac => \fd|Reg_MEM_WB|DOUT\(5),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[0]~2_combout\);

-- Location: FF_X68_Y32_N19
\fd|BankRegister|registrador[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[0]~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[6][0]~q\);

-- Location: LCCOMB_X68_Y32_N18
\fd|BankRegister|saidaB[0]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~663_combout\ = (\fd|Rom|content~12_combout\ & (\fd|Rom|content~13_combout\)) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[6][0]~q\)) # (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][0]~q\,
	datad => \fd|BankRegister|registrador[4][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~663_combout\);

-- Location: LCCOMB_X65_Y34_N8
\fd|BankRegister|saidaB[0]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~664_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[0]~663_combout\ & (\fd|BankRegister|registrador[7][0]~q\)) # (!\fd|BankRegister|saidaB[0]~663_combout\ & ((\fd|BankRegister|registrador[5][0]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[0]~663_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|saidaB[0]~663_combout\,
	datac => \fd|BankRegister|registrador[7][0]~q\,
	datad => \fd|BankRegister|registrador[5][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~664_combout\);

-- Location: LCCOMB_X62_Y33_N22
\fd|BankRegister|saidaB[0]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~665_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|registrador[1][0]~q\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|registrador[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[1][0]~q\,
	datac => \fd|BankRegister|registrador[0][0]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[0]~665_combout\);

-- Location: LCCOMB_X62_Y32_N8
\fd|BankRegister|saidaB[0]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~666_combout\ = (\fd|BankRegister|saidaB[0]~665_combout\ & (((\fd|BankRegister|registrador[3][0]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[0]~665_combout\ & (\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[0]~665_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[3][0]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~666_combout\);

-- Location: LCCOMB_X65_Y42_N26
\fd|BankRegister|saidaB[0]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~667_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[0]~664_combout\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|saidaB[0]~666_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|saidaB[0]~664_combout\,
	datad => \fd|BankRegister|saidaB[0]~666_combout\,
	combout => \fd|BankRegister|saidaB[0]~667_combout\);

-- Location: LCCOMB_X66_Y39_N22
\fd|BankRegister|saidaB[0]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~668_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\) # ((\fd|BankRegister|registrador[14][0]~q\)))) # (!\fd|Rom|content~13_combout\ & (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[12][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[12][0]~q\,
	datad => \fd|BankRegister|registrador[14][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~668_combout\);

-- Location: LCCOMB_X66_Y39_N20
\fd|BankRegister|saidaB[0]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~669_combout\ = (\fd|BankRegister|saidaB[0]~668_combout\ & (((\fd|BankRegister|registrador[15][0]~q\)) # (!\fd|Rom|content~12_combout\))) # (!\fd|BankRegister|saidaB[0]~668_combout\ & (\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[13][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[0]~668_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[13][0]~q\,
	datad => \fd|BankRegister|registrador[15][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~669_combout\);

-- Location: LCCOMB_X65_Y36_N22
\fd|BankRegister|saidaB[0]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~661_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][0]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[8][0]~q\,
	datad => \fd|BankRegister|registrador[9][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~661_combout\);

-- Location: LCCOMB_X66_Y36_N18
\fd|BankRegister|saidaB[0]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~662_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[0]~661_combout\ & ((\fd|BankRegister|registrador[11][0]~q\))) # (!\fd|BankRegister|saidaB[0]~661_combout\ & (\fd|BankRegister|registrador[10][0]~q\)))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[0]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[10][0]~q\,
	datac => \fd|BankRegister|registrador[11][0]~q\,
	datad => \fd|BankRegister|saidaB[0]~661_combout\,
	combout => \fd|BankRegister|saidaB[0]~662_combout\);

-- Location: LCCOMB_X65_Y42_N20
\fd|BankRegister|saidaB[0]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~670_combout\ = (\fd|BankRegister|saidaB[0]~667_combout\ & ((\fd|BankRegister|saidaB[0]~669_combout\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[0]~667_combout\ & (((\fd|BankRegister|saidaB[0]~662_combout\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[0]~667_combout\,
	datab => \fd|BankRegister|saidaB[0]~669_combout\,
	datac => \fd|BankRegister|saidaB[0]~662_combout\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[0]~670_combout\);

-- Location: LCCOMB_X62_Y40_N6
\fd|BankRegister|saidaB[0]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~658_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[23][0]~q\) # ((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[19][0]~q\ & 
-- !\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[23][0]~q\,
	datac => \fd|BankRegister|registrador[19][0]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[0]~658_combout\);

-- Location: LCCOMB_X65_Y42_N12
\fd|BankRegister|saidaB[0]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~659_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[0]~658_combout\ & ((\fd|BankRegister|registrador[31][0]~q\))) # (!\fd|BankRegister|saidaB[0]~658_combout\ & (\fd|BankRegister|registrador[27][0]~q\)))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[0]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|registrador[27][0]~q\,
	datac => \fd|BankRegister|registrador[31][0]~q\,
	datad => \fd|BankRegister|saidaB[0]~658_combout\,
	combout => \fd|BankRegister|saidaB[0]~659_combout\);

-- Location: LCCOMB_X57_Y39_N30
\fd|BankRegister|saidaB[0]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~653_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|registrador[21][0]~q\) # ((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|registrador[17][0]~q\ & 
-- !\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[21][0]~q\,
	datac => \fd|BankRegister|registrador[17][0]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[0]~653_combout\);

-- Location: LCCOMB_X58_Y39_N6
\fd|BankRegister|saidaB[0]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~654_combout\ = (\fd|BankRegister|saidaB[0]~653_combout\ & (((\fd|BankRegister|registrador[29][0]~q\) # (!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[0]~653_combout\ & (\fd|BankRegister|registrador[25][0]~q\ & 
-- ((\fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[25][0]~q\,
	datab => \fd|BankRegister|saidaB[0]~653_combout\,
	datac => \fd|BankRegister|registrador[29][0]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[0]~654_combout\);

-- Location: LCCOMB_X58_Y41_N2
\fd|BankRegister|saidaB[0]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~655_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & ((\fd|BankRegister|registrador[24][0]~q\))) # (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[16][0]~q\,
	datad => \fd|BankRegister|registrador[24][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~655_combout\);

-- Location: LCCOMB_X57_Y40_N18
\fd|BankRegister|saidaB[0]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~656_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[0]~655_combout\ & (\fd|BankRegister|registrador[28][0]~q\)) # (!\fd|BankRegister|saidaB[0]~655_combout\ & ((\fd|BankRegister|registrador[20][0]~q\))))) # 
-- (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[0]~655_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[0]~655_combout\,
	datac => \fd|BankRegister|registrador[28][0]~q\,
	datad => \fd|BankRegister|registrador[20][0]~q\,
	combout => \fd|BankRegister|saidaB[0]~656_combout\);

-- Location: LCCOMB_X65_Y42_N22
\fd|BankRegister|saidaB[0]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~657_combout\ = (\fd|Rom|content~13_combout\ & (\fd|Rom|content~12_combout\)) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & (\fd|BankRegister|saidaB[0]~654_combout\)) # (!\fd|Rom|content~12_combout\ & 
-- ((\fd|BankRegister|saidaB[0]~656_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|saidaB[0]~654_combout\,
	datad => \fd|BankRegister|saidaB[0]~656_combout\,
	combout => \fd|BankRegister|saidaB[0]~657_combout\);

-- Location: LCCOMB_X58_Y36_N24
\fd|BankRegister|saidaB[0]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~651_combout\ = (\fd|Rom|content~10_combout\ & (((\fd|Rom|content~11_combout\)))) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[26][0]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][0]~q\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[18][0]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[0]~651_combout\);

-- Location: LCCOMB_X58_Y38_N30
\fd|BankRegister|saidaB[0]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~652_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[0]~651_combout\ & ((\fd|BankRegister|registrador[30][0]~q\))) # (!\fd|BankRegister|saidaB[0]~651_combout\ & (\fd|BankRegister|registrador[22][0]~q\)))) # 
-- (!\fd|Rom|content~10_combout\ & (((\fd|BankRegister|saidaB[0]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|registrador[22][0]~q\,
	datac => \fd|BankRegister|registrador[30][0]~q\,
	datad => \fd|BankRegister|saidaB[0]~651_combout\,
	combout => \fd|BankRegister|saidaB[0]~652_combout\);

-- Location: LCCOMB_X65_Y42_N24
\fd|BankRegister|saidaB[0]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~660_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[0]~657_combout\ & (\fd|BankRegister|saidaB[0]~659_combout\)) # (!\fd|BankRegister|saidaB[0]~657_combout\ & ((\fd|BankRegister|saidaB[0]~652_combout\))))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[0]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[0]~659_combout\,
	datac => \fd|BankRegister|saidaB[0]~657_combout\,
	datad => \fd|BankRegister|saidaB[0]~652_combout\,
	combout => \fd|BankRegister|saidaB[0]~660_combout\);

-- Location: LCCOMB_X65_Y42_N28
\fd|BankRegister|saidaB[0]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[0]~671_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[0]~660_combout\))) # (!\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[0]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[0]~670_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|Equal1~3_combout\,
	datad => \fd|BankRegister|saidaB[0]~660_combout\,
	combout => \fd|BankRegister|saidaB[0]~671_combout\);

-- Location: FF_X65_Y42_N29
\fd|Reg_ID_EX|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[0]~671_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(42));

-- Location: FF_X56_Y42_N1
\fd|Reg_EX_MEM|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(42),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(5));

-- Location: LCCOMB_X50_Y43_N22
\fd|Ram|q[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[3]~3_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~46_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~46_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a3\,
	combout => \fd|Ram|q[3]~3_combout\);

-- Location: LCCOMB_X50_Y43_N24
\fd|Ram|ram_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X50_Y43_N25
\fd|Ram|ram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(26));

-- Location: FF_X50_Y43_N5
\fd|Ram|ram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(25));

-- Location: LCCOMB_X50_Y43_N4
\fd|Ram|q[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[3]~4_combout\ = (\fd|Ram|ram_rtl_0_bypass\(26) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(25)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[3]~3_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(26) & (((\fd|Ram|ram_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[3]~3_combout\,
	datab => \fd|Ram|ram_rtl_0_bypass\(26),
	datac => \fd|Ram|ram_rtl_0_bypass\(25),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[3]~4_combout\);

-- Location: LCCOMB_X50_Y43_N2
\fd|Ram|q[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[3]~5_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Ram|q[3]~4_combout\,
	combout => \fd|Ram|q[3]~5_combout\);

-- Location: FF_X50_Y43_N3
\fd|Reg_MEM_WB|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[3]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(40));

-- Location: FF_X53_Y39_N9
\fd|Reg_MEM_WB|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(40),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(8));

-- Location: LCCOMB_X53_Y39_N8
\fd|MuxRegRam|selected[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[3]~1_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(40))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(40),
	datac => \fd|Reg_MEM_WB|DOUT\(8),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[3]~1_combout\);

-- Location: FF_X53_Y35_N13
\fd|BankRegister|registrador[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[3]~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][3]~q\);

-- Location: LCCOMB_X58_Y35_N20
\fd|BankRegister|saidaA[3]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~590_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[21][3]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][3]~q\,
	datad => \fd|BankRegister|registrador[21][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~590_combout\);

-- Location: LCCOMB_X54_Y35_N26
\fd|BankRegister|saidaA[3]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~591_combout\ = (\fd|BankRegister|saidaA[3]~590_combout\ & (((\fd|BankRegister|registrador[29][3]~q\) # (!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[3]~590_combout\ & (\fd|BankRegister|registrador[25][3]~q\ & 
-- ((\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[25][3]~q\,
	datab => \fd|BankRegister|saidaA[3]~590_combout\,
	datac => \fd|BankRegister|registrador[29][3]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[3]~591_combout\);

-- Location: LCCOMB_X57_Y38_N24
\fd|BankRegister|saidaA[3]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~592_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[24][3]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[24][3]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[16][3]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[3]~592_combout\);

-- Location: LCCOMB_X58_Y35_N6
\fd|BankRegister|saidaA[3]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~593_combout\ = (\fd|BankRegister|saidaA[3]~592_combout\ & (((\fd|BankRegister|registrador[28][3]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[3]~592_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[3]~592_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][3]~q\,
	datad => \fd|BankRegister|registrador[20][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~593_combout\);

-- Location: LCCOMB_X58_Y35_N8
\fd|BankRegister|saidaA[3]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~594_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[3]~591_combout\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|saidaA[3]~593_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[3]~591_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[3]~593_combout\,
	combout => \fd|BankRegister|saidaA[3]~594_combout\);

-- Location: LCCOMB_X59_Y33_N14
\fd|BankRegister|saidaA[3]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~595_combout\ = (\fd|Rom|content~6_combout\ & (((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[23][3]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[23][3]~q\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[19][3]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[3]~595_combout\);

-- Location: LCCOMB_X60_Y35_N24
\fd|BankRegister|saidaA[3]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~596_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[3]~595_combout\ & ((\fd|BankRegister|registrador[31][3]~q\))) # (!\fd|BankRegister|saidaA[3]~595_combout\ & (\fd|BankRegister|registrador[27][3]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[3]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][3]~q\,
	datac => \fd|BankRegister|registrador[31][3]~q\,
	datad => \fd|BankRegister|saidaA[3]~595_combout\,
	combout => \fd|BankRegister|saidaA[3]~596_combout\);

-- Location: LCCOMB_X58_Y36_N0
\fd|BankRegister|saidaA[3]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~588_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[26][3]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[26][3]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[18][3]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[3]~588_combout\);

-- Location: LCCOMB_X59_Y35_N2
\fd|BankRegister|saidaA[3]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~589_combout\ = (\fd|BankRegister|saidaA[3]~588_combout\ & (((\fd|BankRegister|registrador[30][3]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[3]~588_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[22][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[3]~588_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[30][3]~q\,
	datad => \fd|BankRegister|registrador[22][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~589_combout\);

-- Location: LCCOMB_X59_Y35_N4
\fd|BankRegister|saidaA[3]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~597_combout\ = (\fd|BankRegister|saidaA[3]~594_combout\ & ((\fd|BankRegister|saidaA[3]~596_combout\) # ((!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[3]~594_combout\ & (((\fd|Rom|content~8_combout\ & 
-- \fd|BankRegister|saidaA[3]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[3]~594_combout\,
	datab => \fd|BankRegister|saidaA[3]~596_combout\,
	datac => \fd|Rom|content~8_combout\,
	datad => \fd|BankRegister|saidaA[3]~589_combout\,
	combout => \fd|BankRegister|saidaA[3]~597_combout\);

-- Location: LCCOMB_X68_Y32_N16
\fd|BankRegister|saidaA[3]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~600_combout\ = (\fd|Rom|content~7_combout\ & (\fd|Rom|content~8_combout\)) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[6][3]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[6][3]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~600_combout\);

-- Location: LCCOMB_X65_Y34_N22
\fd|BankRegister|saidaA[3]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~601_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[3]~600_combout\ & ((\fd|BankRegister|registrador[7][3]~q\))) # (!\fd|BankRegister|saidaA[3]~600_combout\ & (\fd|BankRegister|registrador[5][3]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[3]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[7][3]~q\,
	datad => \fd|BankRegister|saidaA[3]~600_combout\,
	combout => \fd|BankRegister|saidaA[3]~601_combout\);

-- Location: LCCOMB_X62_Y33_N6
\fd|BankRegister|saidaA[3]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~602_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][3]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][3]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~602_combout\);

-- Location: LCCOMB_X62_Y32_N22
\fd|BankRegister|saidaA[3]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~603_combout\ = (\fd|BankRegister|saidaA[3]~602_combout\ & (((\fd|BankRegister|registrador[3][3]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[3]~602_combout\ & (\fd|BankRegister|registrador[2][3]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][3]~q\,
	datab => \fd|BankRegister|saidaA[3]~602_combout\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[3]~603_combout\);

-- Location: LCCOMB_X56_Y38_N20
\fd|BankRegister|saidaA[3]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~604_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[3]~601_combout\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[3]~603_combout\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[3]~601_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[3]~603_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[3]~604_combout\);

-- Location: LCCOMB_X60_Y36_N8
\fd|BankRegister|saidaA[3]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~605_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[14][3]~q\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|registrador[12][3]~q\ & 
-- !\fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[14][3]~q\,
	datac => \fd|BankRegister|registrador[12][3]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[3]~605_combout\);

-- Location: LCCOMB_X60_Y36_N22
\fd|BankRegister|saidaA[3]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~606_combout\ = (\fd|BankRegister|saidaA[3]~605_combout\ & ((\fd|BankRegister|registrador[15][3]~q\) # ((!\fd|Rom|content~7_combout\)))) # (!\fd|BankRegister|saidaA[3]~605_combout\ & (((\fd|BankRegister|registrador[13][3]~q\ & 
-- \fd|Rom|content~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[15][3]~q\,
	datab => \fd|BankRegister|saidaA[3]~605_combout\,
	datac => \fd|BankRegister|registrador[13][3]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[3]~606_combout\);

-- Location: LCCOMB_X67_Y37_N18
\fd|BankRegister|saidaA[3]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~598_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[9][3]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[8][3]~q\,
	datad => \fd|BankRegister|registrador[9][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~598_combout\);

-- Location: LCCOMB_X63_Y37_N28
\fd|BankRegister|saidaA[3]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~599_combout\ = (\fd|BankRegister|saidaA[3]~598_combout\ & (((\fd|BankRegister|registrador[11][3]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[3]~598_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[3]~598_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[11][3]~q\,
	datad => \fd|BankRegister|registrador[10][3]~q\,
	combout => \fd|BankRegister|saidaA[3]~599_combout\);

-- Location: LCCOMB_X63_Y37_N22
\fd|BankRegister|saidaA[3]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~607_combout\ = (\fd|BankRegister|saidaA[3]~604_combout\ & (((\fd|BankRegister|saidaA[3]~606_combout\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[3]~604_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|saidaA[3]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[3]~604_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[3]~606_combout\,
	datad => \fd|BankRegister|saidaA[3]~599_combout\,
	combout => \fd|BankRegister|saidaA[3]~607_combout\);

-- Location: LCCOMB_X56_Y41_N22
\fd|BankRegister|saidaA[3]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[3]~608_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[3]~597_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[3]~607_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~9_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|BankRegister|saidaA[3]~597_combout\,
	datad => \fd|BankRegister|saidaA[3]~607_combout\,
	combout => \fd|BankRegister|saidaA[3]~608_combout\);

-- Location: FF_X56_Y41_N23
\fd|Reg_ID_EX|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[3]~608_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(77));

-- Location: LCCOMB_X55_Y41_N4
\fd|ALU|final|selected[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[3]~14_combout\ = \fd|MuxSaidaBankRegister|selected[3]~27_combout\ $ (\fd|UCalu|output[2]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[1]~4_combout\,
	datab => \fd|ALU|adder|addsloop:2:add1to31|vaium~0_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[3]~27_combout\,
	datad => \fd|UCalu|output[2]~1_combout\,
	combout => \fd|ALU|final|selected[3]~14_combout\);

-- Location: LCCOMB_X55_Y41_N22
\fd|ALU|final|selected[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[3]~15_combout\ = (\fd|Reg_ID_EX|DOUT\(77) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|ALU|final|selected[3]~14_combout\) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(77) & (\fd|ALU|final|selected[3]~14_combout\ & 
-- (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[1]~4_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(77),
	datac => \fd|ALU|final|selected[3]~14_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[3]~15_combout\);

-- Location: FF_X55_Y41_N23
\fd|Reg_EX_MEM|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[3]~15_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(40));

-- Location: LCCOMB_X55_Y42_N20
\fd|Ram|ram~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~81_combout\ = (!\fd|Reg_EX_MEM|DOUT\(40) & (!\fd|Reg_EX_MEM|DOUT\(43) & (!\fd|Reg_EX_MEM|DOUT\(41) & !\fd|Reg_EX_MEM|DOUT\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(40),
	datab => \fd|Reg_EX_MEM|DOUT\(43),
	datac => \fd|Reg_EX_MEM|DOUT\(41),
	datad => \fd|Reg_EX_MEM|DOUT\(42),
	combout => \fd|Ram|ram~81_combout\);

-- Location: LCCOMB_X54_Y42_N12
\fd|Ram|ram~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~82_combout\ = (\fd|Ram|ram~81_combout\ & (!\fd|Reg_EX_MEM|DOUT\(39) & (!\fd|Reg_EX_MEM|DOUT\(38) & !\fd|Reg_EX_MEM|DOUT\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~81_combout\,
	datab => \fd|Reg_EX_MEM|DOUT\(39),
	datac => \fd|Reg_EX_MEM|DOUT\(38),
	datad => \fd|Reg_EX_MEM|DOUT\(37),
	combout => \fd|Ram|ram~82_combout\);

-- Location: LCCOMB_X55_Y42_N6
\fd|Ram|ram~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram~83_combout\ = (\fd|Ram|ram~82_combout\ & (!\fd|Reg_EX_MEM|DOUT\(44) & (\fd|comb~1_combout\ & !\fd|Reg_EX_MEM|DOUT\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~82_combout\,
	datab => \fd|Reg_EX_MEM|DOUT\(44),
	datac => \fd|comb~1_combout\,
	datad => \fd|Reg_EX_MEM|DOUT\(45),
	combout => \fd|Ram|ram~83_combout\);

-- Location: FF_X56_Y42_N29
\fd|Ram|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(12),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~50_q\);

-- Location: LCCOMB_X56_Y42_N28
\fd|Ram|q[7]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[7]~84_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~50_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~50_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \fd|Ram|q[7]~84_combout\);

-- Location: FF_X62_Y42_N25
\fd|Ram|ram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(33));

-- Location: LCCOMB_X62_Y42_N18
\fd|Ram|ram_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X62_Y42_N19
\fd|Ram|ram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(34));

-- Location: LCCOMB_X62_Y42_N24
\fd|Ram|q[7]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[7]~85_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(33))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(34) & (\fd|Ram|q[7]~84_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(34) & ((\fd|Ram|ram_rtl_0_bypass\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|q[7]~84_combout\,
	datab => \fd|Ram|ram~80_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(33),
	datad => \fd|Ram|ram_rtl_0_bypass\(34),
	combout => \fd|Ram|q[7]~85_combout\);

-- Location: LCCOMB_X62_Y42_N30
\fd|Ram|q[7]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[7]~86_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[7]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datac => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[7]~85_combout\,
	combout => \fd|Ram|q[7]~86_combout\);

-- Location: FF_X62_Y42_N31
\fd|Reg_MEM_WB|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[7]~86_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(44));

-- Location: FF_X62_Y42_N1
\fd|Reg_MEM_WB|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(44),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(12));

-- Location: LCCOMB_X62_Y42_N0
\fd|MuxRegRam|selected[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[7]~28_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(44))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_MEM_WB|DOUT\(44),
	datac => \fd|Reg_MEM_WB|DOUT\(12),
	datad => \fd|Reg_MEM_WB|DOUT\(69),
	combout => \fd|MuxRegRam|selected[7]~28_combout\);

-- Location: FF_X58_Y38_N23
\fd|BankRegister|registrador[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[7]~28_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[30][7]~q\);

-- Location: LCCOMB_X58_Y36_N6
\fd|BankRegister|saidaB[7]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~504_combout\ = (\fd|Rom|content~10_combout\ & (\fd|Rom|content~11_combout\)) # (!\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\ & (\fd|BankRegister|registrador[26][7]~q\)) # (!\fd|Rom|content~11_combout\ & 
-- ((\fd|BankRegister|registrador[18][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[26][7]~q\,
	datad => \fd|BankRegister|registrador[18][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~504_combout\);

-- Location: LCCOMB_X58_Y38_N20
\fd|BankRegister|saidaB[7]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~505_combout\ = (\fd|BankRegister|saidaB[7]~504_combout\ & ((\fd|BankRegister|registrador[30][7]~q\) # ((!\fd|Rom|content~10_combout\)))) # (!\fd|BankRegister|saidaB[7]~504_combout\ & (((\fd|BankRegister|registrador[22][7]~q\ & 
-- \fd|Rom|content~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[30][7]~q\,
	datab => \fd|BankRegister|saidaB[7]~504_combout\,
	datac => \fd|BankRegister|registrador[22][7]~q\,
	datad => \fd|Rom|content~10_combout\,
	combout => \fd|BankRegister|saidaB[7]~505_combout\);

-- Location: LCCOMB_X58_Y33_N14
\fd|BankRegister|saidaB[7]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~511_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[23][7]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[23][7]~q\,
	datad => \fd|BankRegister|registrador[19][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~511_combout\);

-- Location: LCCOMB_X59_Y33_N4
\fd|BankRegister|saidaB[7]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~512_combout\ = (\fd|BankRegister|saidaB[7]~511_combout\ & (((\fd|BankRegister|registrador[31][7]~q\)) # (!\fd|Rom|content~11_combout\))) # (!\fd|BankRegister|saidaB[7]~511_combout\ & (\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|registrador[27][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[7]~511_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|registrador[27][7]~q\,
	datad => \fd|BankRegister|registrador[31][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~512_combout\);

-- Location: LCCOMB_X54_Y35_N4
\fd|BankRegister|saidaB[7]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~506_combout\ = (\fd|Rom|content~11_combout\ & (\fd|Rom|content~10_combout\)) # (!\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\ & (\fd|BankRegister|registrador[21][7]~q\)) # (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[21][7]~q\,
	datad => \fd|BankRegister|registrador[17][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~506_combout\);

-- Location: LCCOMB_X59_Y37_N30
\fd|BankRegister|saidaB[7]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~507_combout\ = (\fd|BankRegister|saidaB[7]~506_combout\ & ((\fd|BankRegister|registrador[29][7]~q\) # ((!\fd|Rom|content~11_combout\)))) # (!\fd|BankRegister|saidaB[7]~506_combout\ & (((\fd|BankRegister|registrador[25][7]~q\ & 
-- \fd|Rom|content~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[7]~506_combout\,
	datab => \fd|BankRegister|registrador[29][7]~q\,
	datac => \fd|BankRegister|registrador[25][7]~q\,
	datad => \fd|Rom|content~11_combout\,
	combout => \fd|BankRegister|saidaB[7]~507_combout\);

-- Location: LCCOMB_X59_Y40_N4
\fd|BankRegister|saidaB[7]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~508_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|Rom|content~10_combout\) # ((\fd|BankRegister|registrador[24][7]~q\)))) # (!\fd|Rom|content~11_combout\ & (!\fd|Rom|content~10_combout\ & 
-- ((\fd|BankRegister|registrador[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|Rom|content~10_combout\,
	datac => \fd|BankRegister|registrador[24][7]~q\,
	datad => \fd|BankRegister|registrador[16][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~508_combout\);

-- Location: LCCOMB_X60_Y40_N8
\fd|BankRegister|saidaB[7]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~509_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|BankRegister|saidaB[7]~508_combout\ & ((\fd|BankRegister|registrador[28][7]~q\))) # (!\fd|BankRegister|saidaB[7]~508_combout\ & (\fd|BankRegister|registrador[20][7]~q\)))) # 
-- (!\fd|Rom|content~10_combout\ & (\fd|BankRegister|saidaB[7]~508_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|BankRegister|saidaB[7]~508_combout\,
	datac => \fd|BankRegister|registrador[20][7]~q\,
	datad => \fd|BankRegister|registrador[28][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~509_combout\);

-- Location: LCCOMB_X61_Y40_N28
\fd|BankRegister|saidaB[7]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~510_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|saidaB[7]~507_combout\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|saidaB[7]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|saidaB[7]~507_combout\,
	datad => \fd|BankRegister|saidaB[7]~509_combout\,
	combout => \fd|BankRegister|saidaB[7]~510_combout\);

-- Location: LCCOMB_X58_Y43_N4
\fd|BankRegister|saidaB[7]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~513_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[7]~510_combout\ & ((\fd|BankRegister|saidaB[7]~512_combout\))) # (!\fd|BankRegister|saidaB[7]~510_combout\ & (\fd|BankRegister|saidaB[7]~505_combout\)))) # 
-- (!\fd|Rom|content~13_combout\ & (((\fd|BankRegister|saidaB[7]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[7]~505_combout\,
	datac => \fd|BankRegister|saidaB[7]~512_combout\,
	datad => \fd|BankRegister|saidaB[7]~510_combout\,
	combout => \fd|BankRegister|saidaB[7]~513_combout\);

-- Location: LCCOMB_X62_Y36_N22
\fd|BankRegister|saidaB[7]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~514_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\) # ((\fd|BankRegister|registrador[9][7]~q\)))) # (!\fd|Rom|content~12_combout\ & (!\fd|Rom|content~13_combout\ & 
-- ((\fd|BankRegister|registrador[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[9][7]~q\,
	datad => \fd|BankRegister|registrador[8][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~514_combout\);

-- Location: LCCOMB_X59_Y42_N24
\fd|BankRegister|saidaB[7]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~515_combout\ = (\fd|Rom|content~13_combout\ & ((\fd|BankRegister|saidaB[7]~514_combout\ & ((\fd|BankRegister|registrador[11][7]~q\))) # (!\fd|BankRegister|saidaB[7]~514_combout\ & (\fd|BankRegister|registrador[10][7]~q\)))) # 
-- (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|saidaB[7]~514_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|saidaB[7]~514_combout\,
	datac => \fd|BankRegister|registrador[10][7]~q\,
	datad => \fd|BankRegister|registrador[11][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~515_combout\);

-- Location: LCCOMB_X61_Y35_N2
\fd|BankRegister|saidaB[7]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~518_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & ((\fd|Rom|content~12_combout\ & ((\fd|BankRegister|registrador[1][7]~q\))) # (!\fd|Rom|content~12_combout\ & 
-- (\fd|BankRegister|registrador[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~13_combout\,
	datab => \fd|BankRegister|registrador[0][7]~q\,
	datac => \fd|BankRegister|registrador[1][7]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[7]~518_combout\);

-- Location: LCCOMB_X62_Y35_N4
\fd|BankRegister|saidaB[7]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~519_combout\ = (\fd|BankRegister|saidaB[7]~518_combout\ & (((\fd|BankRegister|registrador[3][7]~q\)) # (!\fd|Rom|content~13_combout\))) # (!\fd|BankRegister|saidaB[7]~518_combout\ & (\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaB[7]~518_combout\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[2][7]~q\,
	datad => \fd|BankRegister|registrador[3][7]~q\,
	combout => \fd|BankRegister|saidaB[7]~519_combout\);

-- Location: LCCOMB_X63_Y38_N28
\fd|BankRegister|saidaB[7]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~516_combout\ = (\fd|Rom|content~13_combout\ & (((\fd|BankRegister|registrador[6][7]~q\) # (\fd|Rom|content~12_combout\)))) # (!\fd|Rom|content~13_combout\ & (\fd|BankRegister|registrador[4][7]~q\ & 
-- ((!\fd|Rom|content~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][7]~q\,
	datab => \fd|Rom|content~13_combout\,
	datac => \fd|BankRegister|registrador[6][7]~q\,
	datad => \fd|Rom|content~12_combout\,
	combout => \fd|BankRegister|saidaB[7]~516_combout\);

-- Location: LCCOMB_X61_Y38_N10
\fd|BankRegister|saidaB[7]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~517_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[7]~516_combout\ & (\fd|BankRegister|registrador[7][7]~q\)) # (!\fd|BankRegister|saidaB[7]~516_combout\ & ((\fd|BankRegister|registrador[5][7]~q\))))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[7]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~12_combout\,
	datab => \fd|BankRegister|registrador[7][7]~q\,
	datac => \fd|BankRegister|registrador[5][7]~q\,
	datad => \fd|BankRegister|saidaB[7]~516_combout\,
	combout => \fd|BankRegister|saidaB[7]~517_combout\);

-- Location: LCCOMB_X62_Y35_N22
\fd|BankRegister|saidaB[7]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~520_combout\ = (\fd|Rom|content~10_combout\ & ((\fd|Rom|content~11_combout\) # ((\fd|BankRegister|saidaB[7]~517_combout\)))) # (!\fd|Rom|content~10_combout\ & (!\fd|Rom|content~11_combout\ & 
-- (\fd|BankRegister|saidaB[7]~519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~10_combout\,
	datab => \fd|Rom|content~11_combout\,
	datac => \fd|BankRegister|saidaB[7]~519_combout\,
	datad => \fd|BankRegister|saidaB[7]~517_combout\,
	combout => \fd|BankRegister|saidaB[7]~520_combout\);

-- Location: LCCOMB_X66_Y38_N0
\fd|BankRegister|saidaB[7]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~521_combout\ = (\fd|Rom|content~12_combout\ & (((\fd|Rom|content~13_combout\)))) # (!\fd|Rom|content~12_combout\ & ((\fd|Rom|content~13_combout\ & ((\fd|BankRegister|registrador[14][7]~q\))) # (!\fd|Rom|content~13_combout\ & 
-- (\fd|BankRegister|registrador[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][7]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[14][7]~q\,
	datad => \fd|Rom|content~13_combout\,
	combout => \fd|BankRegister|saidaB[7]~521_combout\);

-- Location: LCCOMB_X65_Y40_N22
\fd|BankRegister|saidaB[7]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~522_combout\ = (\fd|Rom|content~12_combout\ & ((\fd|BankRegister|saidaB[7]~521_combout\ & ((\fd|BankRegister|registrador[15][7]~q\))) # (!\fd|BankRegister|saidaB[7]~521_combout\ & (\fd|BankRegister|registrador[13][7]~q\)))) # 
-- (!\fd|Rom|content~12_combout\ & (((\fd|BankRegister|saidaB[7]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[13][7]~q\,
	datab => \fd|Rom|content~12_combout\,
	datac => \fd|BankRegister|registrador[15][7]~q\,
	datad => \fd|BankRegister|saidaB[7]~521_combout\,
	combout => \fd|BankRegister|saidaB[7]~522_combout\);

-- Location: LCCOMB_X59_Y42_N20
\fd|BankRegister|saidaB[7]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~523_combout\ = (\fd|Rom|content~11_combout\ & ((\fd|BankRegister|saidaB[7]~520_combout\ & ((\fd|BankRegister|saidaB[7]~522_combout\))) # (!\fd|BankRegister|saidaB[7]~520_combout\ & (\fd|BankRegister|saidaB[7]~515_combout\)))) # 
-- (!\fd|Rom|content~11_combout\ & (((\fd|BankRegister|saidaB[7]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~11_combout\,
	datab => \fd|BankRegister|saidaB[7]~515_combout\,
	datac => \fd|BankRegister|saidaB[7]~520_combout\,
	datad => \fd|BankRegister|saidaB[7]~522_combout\,
	combout => \fd|BankRegister|saidaB[7]~523_combout\);

-- Location: LCCOMB_X58_Y43_N10
\fd|BankRegister|saidaB[7]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaB[7]~524_combout\ = (!\fd|BankRegister|Equal1~3_combout\ & ((\fd|Rom|content~14_combout\ & (\fd|BankRegister|saidaB[7]~513_combout\)) # (!\fd|Rom|content~14_combout\ & ((\fd|BankRegister|saidaB[7]~523_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|Equal1~3_combout\,
	datab => \fd|Rom|content~14_combout\,
	datac => \fd|BankRegister|saidaB[7]~513_combout\,
	datad => \fd|BankRegister|saidaB[7]~523_combout\,
	combout => \fd|BankRegister|saidaB[7]~524_combout\);

-- Location: FF_X58_Y43_N11
\fd|Reg_ID_EX|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaB[7]~524_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(49));

-- Location: LCCOMB_X58_Y43_N16
\fd|Rom|content~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~25_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a7\,
	combout => \fd|Rom|content~25_combout\);

-- Location: FF_X58_Y43_N17
\fd|Reg_ID_EX|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~25_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(17));

-- Location: LCCOMB_X58_Y43_N12
\fd|MuxSaidaBankRegister|selected[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[7]~23_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(17)))) # (!\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(49),
	datac => \fd|Reg_ID_EX|DOUT\(138),
	datad => \fd|Reg_ID_EX|DOUT\(17),
	combout => \fd|MuxSaidaBankRegister|selected[7]~23_combout\);

-- Location: LCCOMB_X58_Y43_N2
\fd|ALU|adder|addsloop:7:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(81) & ((\fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\) # (\fd|MuxSaidaBankRegister|selected[7]~23_combout\ $ (\fd|UCalu|output[2]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(81) & 
-- (\fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\ & (\fd|MuxSaidaBankRegister|selected[7]~23_combout\ $ (\fd|UCalu|output[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|MuxSaidaBankRegister|selected[7]~23_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(81),
	datad => \fd|ALU|adder|addsloop:6:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X59_Y43_N22
\fd|ALU|adder|addsloop:8:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ = (\fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(82)) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[8]~22_combout\)))) # 
-- (!\fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(82) & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[8]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:7:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(82),
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[8]~22_combout\,
	combout => \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X59_Y43_N24
\fd|ALU|final|selected[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[9]~26_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[9]~21_combout\ $ (((\fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:8:add1to31|vaium~0_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[9]~21_combout\,
	combout => \fd|ALU|final|selected[9]~26_combout\);

-- Location: LCCOMB_X59_Y43_N8
\fd|ALU|final|selected[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[9]~27_combout\ = (\fd|ALU|final|selected[9]~26_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(83)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[9]~26_combout\ & (\fd|Reg_ID_EX|DOUT\(83) & 
-- (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[9]~26_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(83),
	datac => \fd|UCalu|output[0]~3_combout\,
	datad => \fd|UCalu|output[1]~4_combout\,
	combout => \fd|ALU|final|selected[9]~27_combout\);

-- Location: FF_X59_Y43_N9
\fd|Reg_EX_MEM|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[9]~27_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(46));

-- Location: FF_X52_Y43_N1
\fd|Ram|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(34),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~72_q\);

-- Location: LCCOMB_X52_Y43_N0
\fd|Ram|q[29]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[29]~18_combout\ = (\fd|Ram|ram~42_q\ & (\fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\)) # (!\fd|Ram|ram~42_q\ & ((\fd|Ram|ram~72_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a29\,
	datac => \fd|Ram|ram~72_q\,
	datad => \fd|Ram|ram~42_q\,
	combout => \fd|Ram|q[29]~18_combout\);

-- Location: FF_X56_Y45_N17
\fd|Ram|ram_rtl_0_bypass[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(77));

-- Location: LCCOMB_X56_Y45_N2
\fd|Ram|ram_rtl_0_bypass[78]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[78]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[78]~feeder_combout\);

-- Location: FF_X56_Y45_N3
\fd|Ram|ram_rtl_0_bypass[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(78));

-- Location: LCCOMB_X56_Y45_N16
\fd|Ram|q[29]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[29]~19_combout\ = (\fd|Ram|ram~80_combout\ & (((\fd|Ram|ram_rtl_0_bypass\(77))))) # (!\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(78) & (\fd|Ram|q[29]~18_combout\)) # (!\fd|Ram|ram_rtl_0_bypass\(78) & 
-- ((\fd|Ram|ram_rtl_0_bypass\(77))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~80_combout\,
	datab => \fd|Ram|q[29]~18_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(77),
	datad => \fd|Ram|ram_rtl_0_bypass\(78),
	combout => \fd|Ram|q[29]~19_combout\);

-- Location: LCCOMB_X56_Y45_N20
\fd|Ram|q[29]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[29]~20_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[29]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[29]~19_combout\,
	combout => \fd|Ram|q[29]~20_combout\);

-- Location: FF_X56_Y45_N21
\fd|Reg_MEM_WB|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[29]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(66));

-- Location: LCCOMB_X52_Y43_N14
\fd|MuxSaidaBankRegister|selected[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[29]~1_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datac => \fd|Reg_ID_EX|DOUT\(71),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[29]~1_combout\);

-- Location: LCCOMB_X57_Y42_N20
\fd|ALU|adder|addsloop:28:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(102) & ((\fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[28]~2_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(102) 
-- & (\fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\ & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[28]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(102),
	datab => \fd|ALU|adder|addsloop:27:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output[2]~1_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[28]~2_combout\,
	combout => \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X52_Y40_N24
\fd|ALU|final|selected[29]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[29]~34_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[29]~1_combout\ $ (((\fd|UCalu|output[1]~4_combout\ & \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[1]~4_combout\,
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|MuxSaidaBankRegister|selected[29]~1_combout\,
	datad => \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\,
	combout => \fd|ALU|final|selected[29]~34_combout\);

-- Location: LCCOMB_X52_Y40_N2
\fd|ALU|final|selected[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[29]~35_combout\ = (\fd|ALU|final|selected[29]~34_combout\ & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|Reg_ID_EX|DOUT\(103)) # (\fd|UCalu|output[0]~3_combout\))))) # (!\fd|ALU|final|selected[29]~34_combout\ & (\fd|Reg_ID_EX|DOUT\(103) 
-- & (\fd|UCalu|output[1]~4_combout\ $ (\fd|UCalu|output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[29]~34_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(103),
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[29]~35_combout\);

-- Location: FF_X52_Y40_N3
\fd|Reg_EX_MEM|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[29]~35_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(66));

-- Location: LCCOMB_X52_Y40_N6
\fd|Reg_MEM_WB|DOUT[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_MEM_WB|DOUT[34]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(66),
	combout => \fd|Reg_MEM_WB|DOUT[34]~feeder_combout\);

-- Location: FF_X52_Y40_N7
\fd|Reg_MEM_WB|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_MEM_WB|DOUT[34]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(34));

-- Location: LCCOMB_X52_Y37_N30
\fd|MuxRegRam|selected[29]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[29]~6_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(66))) # (!\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(66),
	datac => \fd|Reg_MEM_WB|DOUT\(69),
	datad => \fd|Reg_MEM_WB|DOUT\(34),
	combout => \fd|MuxRegRam|selected[29]~6_combout\);

-- Location: FF_X65_Y38_N17
\fd|BankRegister|registrador[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[29]~6_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[5][29]~q\);

-- Location: LCCOMB_X66_Y34_N8
\fd|BankRegister|saidaA[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~54_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[6][29]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[4][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][29]~q\,
	datad => \fd|BankRegister|registrador[6][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~54_combout\);

-- Location: LCCOMB_X65_Y38_N18
\fd|BankRegister|saidaA[29]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~55_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[29]~54_combout\ & ((\fd|BankRegister|registrador[7][29]~q\))) # (!\fd|BankRegister|saidaA[29]~54_combout\ & (\fd|BankRegister|registrador[5][29]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[5][29]~q\,
	datac => \fd|BankRegister|registrador[7][29]~q\,
	datad => \fd|BankRegister|saidaA[29]~54_combout\,
	combout => \fd|BankRegister|saidaA[29]~55_combout\);

-- Location: LCCOMB_X57_Y34_N26
\fd|BankRegister|saidaA[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~56_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[1][29]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][29]~q\,
	datad => \fd|BankRegister|registrador[1][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~56_combout\);

-- Location: LCCOMB_X61_Y34_N20
\fd|BankRegister|saidaA[29]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~57_combout\ = (\fd|BankRegister|saidaA[29]~56_combout\ & (((\fd|BankRegister|registrador[3][29]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[29]~56_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[2][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[29]~56_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[3][29]~q\,
	datad => \fd|BankRegister|registrador[2][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~57_combout\);

-- Location: LCCOMB_X57_Y35_N0
\fd|BankRegister|saidaA[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~58_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[29]~55_combout\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|saidaA[29]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[29]~55_combout\,
	datad => \fd|BankRegister|saidaA[29]~57_combout\,
	combout => \fd|BankRegister|saidaA[29]~58_combout\);

-- Location: LCCOMB_X52_Y34_N4
\fd|BankRegister|saidaA[29]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~59_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[14][29]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[12][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[14][29]~q\,
	datac => \fd|BankRegister|registrador[12][29]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[29]~59_combout\);

-- Location: LCCOMB_X52_Y34_N18
\fd|BankRegister|saidaA[29]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~60_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[29]~59_combout\ & ((\fd|BankRegister|registrador[15][29]~q\))) # (!\fd|BankRegister|saidaA[29]~59_combout\ & (\fd|BankRegister|registrador[13][29]~q\)))) # 
-- (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|saidaA[29]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[29]~59_combout\,
	datac => \fd|BankRegister|registrador[13][29]~q\,
	datad => \fd|BankRegister|registrador[15][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~60_combout\);

-- Location: LCCOMB_X65_Y37_N18
\fd|BankRegister|saidaA[29]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~52_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[9][29]~q\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[8][29]~q\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[9][29]~q\,
	datac => \fd|BankRegister|registrador[8][29]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[29]~52_combout\);

-- Location: LCCOMB_X63_Y37_N8
\fd|BankRegister|saidaA[29]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~53_combout\ = (\fd|BankRegister|saidaA[29]~52_combout\ & (((\fd|BankRegister|registrador[11][29]~q\) # (!\fd|Rom|content~8_combout\)))) # (!\fd|BankRegister|saidaA[29]~52_combout\ & (\fd|BankRegister|registrador[10][29]~q\ & 
-- ((\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[10][29]~q\,
	datab => \fd|BankRegister|saidaA[29]~52_combout\,
	datac => \fd|BankRegister|registrador[11][29]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[29]~53_combout\);

-- Location: LCCOMB_X53_Y35_N20
\fd|BankRegister|saidaA[29]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~61_combout\ = (\fd|BankRegister|saidaA[29]~58_combout\ & ((\fd|BankRegister|saidaA[29]~60_combout\) # ((!\fd|Rom|content~6_combout\)))) # (!\fd|BankRegister|saidaA[29]~58_combout\ & (((\fd|Rom|content~6_combout\ & 
-- \fd|BankRegister|saidaA[29]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[29]~58_combout\,
	datab => \fd|BankRegister|saidaA[29]~60_combout\,
	datac => \fd|Rom|content~6_combout\,
	datad => \fd|BankRegister|saidaA[29]~53_combout\,
	combout => \fd|BankRegister|saidaA[29]~61_combout\);

-- Location: LCCOMB_X53_Y35_N18
\fd|BankRegister|saidaA[29]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~44_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[21][29]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[17][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[17][29]~q\,
	datad => \fd|BankRegister|registrador[21][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~44_combout\);

-- Location: LCCOMB_X54_Y35_N2
\fd|BankRegister|saidaA[29]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~45_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[29]~44_combout\ & (\fd|BankRegister|registrador[29][29]~q\)) # (!\fd|BankRegister|saidaA[29]~44_combout\ & ((\fd|BankRegister|registrador[25][29]~q\))))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[29]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[29]~44_combout\,
	datac => \fd|BankRegister|registrador[29][29]~q\,
	datad => \fd|BankRegister|registrador[25][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~45_combout\);

-- Location: LCCOMB_X55_Y38_N18
\fd|BankRegister|saidaA[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~46_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[24][29]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][29]~q\,
	datad => \fd|BankRegister|registrador[24][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~46_combout\);

-- Location: LCCOMB_X54_Y38_N24
\fd|BankRegister|saidaA[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~47_combout\ = (\fd|BankRegister|saidaA[29]~46_combout\ & (((\fd|BankRegister|registrador[28][29]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[29]~46_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[20][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[29]~46_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[28][29]~q\,
	datad => \fd|BankRegister|registrador[20][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~47_combout\);

-- Location: LCCOMB_X53_Y37_N28
\fd|BankRegister|saidaA[29]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~48_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[29]~45_combout\) # ((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[29]~47_combout\ & 
-- !\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[29]~45_combout\,
	datac => \fd|BankRegister|saidaA[29]~47_combout\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[29]~48_combout\);

-- Location: LCCOMB_X56_Y37_N2
\fd|BankRegister|saidaA[29]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~49_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[23][29]~q\))) # (!\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[19][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[19][29]~q\,
	datad => \fd|BankRegister|registrador[23][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~49_combout\);

-- Location: LCCOMB_X57_Y37_N18
\fd|BankRegister|saidaA[29]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~50_combout\ = (\fd|BankRegister|saidaA[29]~49_combout\ & (((\fd|BankRegister|registrador[31][29]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[29]~49_combout\ & (\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[27][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[29]~49_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[31][29]~q\,
	datad => \fd|BankRegister|registrador[27][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~50_combout\);

-- Location: LCCOMB_X54_Y37_N26
\fd|BankRegister|saidaA[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~42_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & (\fd|BankRegister|registrador[26][29]~q\)) # (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[18][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[26][29]~q\,
	datac => \fd|BankRegister|registrador[18][29]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[29]~42_combout\);

-- Location: LCCOMB_X53_Y37_N2
\fd|BankRegister|saidaA[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~43_combout\ = (\fd|BankRegister|saidaA[29]~42_combout\ & (((\fd|BankRegister|registrador[30][29]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[29]~42_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[22][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[29]~42_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[30][29]~q\,
	datad => \fd|BankRegister|registrador[22][29]~q\,
	combout => \fd|BankRegister|saidaA[29]~43_combout\);

-- Location: LCCOMB_X53_Y37_N22
\fd|BankRegister|saidaA[29]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~51_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[29]~48_combout\ & (\fd|BankRegister|saidaA[29]~50_combout\)) # (!\fd|BankRegister|saidaA[29]~48_combout\ & ((\fd|BankRegister|saidaA[29]~43_combout\))))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[29]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[29]~48_combout\,
	datac => \fd|BankRegister|saidaA[29]~50_combout\,
	datad => \fd|BankRegister|saidaA[29]~43_combout\,
	combout => \fd|BankRegister|saidaA[29]~51_combout\);

-- Location: LCCOMB_X52_Y40_N4
\fd|BankRegister|saidaA[29]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[29]~62_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[29]~51_combout\))) # (!\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[29]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[29]~61_combout\,
	datab => \fd|BankRegister|saidaA[29]~51_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[29]~62_combout\);

-- Location: FF_X52_Y40_N5
\fd|Reg_ID_EX|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[29]~62_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(103));

-- Location: LCCOMB_X52_Y40_N8
\fd|ALU|adder|addsloop:29:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(103) & ((\fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[29]~1_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(103) 
-- & (\fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\ & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(103),
	datac => \fd|MuxSaidaBankRegister|selected[29]~1_combout\,
	datad => \fd|ALU|adder|addsloop:28:add1to31|vaium~0_combout\,
	combout => \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X52_Y40_N0
\fd|MuxSaidaBankRegister|selected[30]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxSaidaBankRegister|selected[30]~0_combout\ = (\fd|Reg_ID_EX|DOUT\(138) & (\fd|Reg_ID_EX|DOUT\(41))) # (!\fd|Reg_ID_EX|DOUT\(138) & ((\fd|Reg_ID_EX|DOUT\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(41),
	datab => \fd|Reg_ID_EX|DOUT\(72),
	datad => \fd|Reg_ID_EX|DOUT\(138),
	combout => \fd|MuxSaidaBankRegister|selected[30]~0_combout\);

-- Location: LCCOMB_X52_Y40_N12
\fd|ALU|final|selected[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[30]~32_combout\ = \fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[30]~0_combout\ $ (((\fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ & \fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[2]~1_combout\,
	datab => \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[30]~0_combout\,
	combout => \fd|ALU|final|selected[30]~32_combout\);

-- Location: LCCOMB_X52_Y40_N14
\fd|ALU|final|selected[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[30]~33_combout\ = (\fd|Reg_ID_EX|DOUT\(104) & (\fd|UCalu|output[1]~4_combout\ $ (((\fd|UCalu|output[0]~3_combout\) # (\fd|ALU|final|selected[30]~32_combout\))))) # (!\fd|Reg_ID_EX|DOUT\(104) & (\fd|ALU|final|selected[30]~32_combout\ 
-- & (\fd|UCalu|output[0]~3_combout\ $ (\fd|UCalu|output[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(104),
	datab => \fd|UCalu|output[0]~3_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|final|selected[30]~32_combout\,
	combout => \fd|ALU|final|selected[30]~33_combout\);

-- Location: FF_X52_Y40_N15
\fd|Reg_EX_MEM|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[30]~33_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(67));

-- Location: FF_X52_Y40_N29
\fd|Reg_MEM_WB|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(67),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(35));

-- Location: LCCOMB_X56_Y45_N30
\fd|Ram|ram_rtl_0_bypass[80]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[80]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[80]~feeder_combout\);

-- Location: FF_X56_Y45_N31
\fd|Ram|ram_rtl_0_bypass[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(80));

-- Location: FF_X54_Y43_N19
\fd|Ram|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(35),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~73_q\);

-- Location: LCCOMB_X54_Y43_N18
\fd|Ram|q[30]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[30]~15_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~73_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~73_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a30\,
	combout => \fd|Ram|q[30]~15_combout\);

-- Location: FF_X54_Y43_N1
\fd|Ram|ram_rtl_0_bypass[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(79));

-- Location: LCCOMB_X54_Y43_N0
\fd|Ram|q[30]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[30]~16_combout\ = (\fd|Ram|ram_rtl_0_bypass\(80) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(79)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[30]~15_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(80) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(80),
	datab => \fd|Ram|q[30]~15_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(79),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[30]~16_combout\);

-- Location: LCCOMB_X55_Y44_N16
\fd|Ram|q[30]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[30]~17_combout\ = (\fd|Reg_EX_MEM|DOUT\(103) & (!\fd|Reg_EX_MEM|DOUT\(46) & \fd|Ram|q[30]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(103),
	datab => \fd|Reg_EX_MEM|DOUT\(46),
	datad => \fd|Ram|q[30]~16_combout\,
	combout => \fd|Ram|q[30]~17_combout\);

-- Location: FF_X55_Y44_N17
\fd|Reg_MEM_WB|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[30]~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(67));

-- Location: LCCOMB_X52_Y37_N4
\fd|MuxRegRam|selected[30]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[30]~5_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(67)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(35),
	datac => \fd|Reg_MEM_WB|DOUT\(69),
	datad => \fd|Reg_MEM_WB|DOUT\(67),
	combout => \fd|MuxRegRam|selected[30]~5_combout\);

-- Location: FF_X53_Y35_N5
\fd|BankRegister|registrador[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[30]~5_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][30]~q\);

-- Location: LCCOMB_X53_Y35_N22
\fd|BankRegister|saidaA[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~21_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[25][30]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[17][30]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[25][30]~q\,
	datac => \fd|BankRegister|registrador[17][30]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[30]~21_combout\);

-- Location: LCCOMB_X53_Y36_N6
\fd|BankRegister|saidaA[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~22_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[30]~21_combout\ & (\fd|BankRegister|registrador[29][30]~q\)) # (!\fd|BankRegister|saidaA[30]~21_combout\ & ((\fd|BankRegister|registrador[21][30]~q\))))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[30]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[30]~21_combout\,
	datac => \fd|BankRegister|registrador[29][30]~q\,
	datad => \fd|BankRegister|registrador[21][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~22_combout\);

-- Location: LCCOMB_X57_Y36_N6
\fd|BankRegister|saidaA[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~28_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][30]~q\) # ((\fd|Rom|content~5_combout\)))) # (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|registrador[19][30]~q\ & 
-- !\fd|Rom|content~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[27][30]~q\,
	datac => \fd|BankRegister|registrador[19][30]~q\,
	datad => \fd|Rom|content~5_combout\,
	combout => \fd|BankRegister|saidaA[30]~28_combout\);

-- Location: LCCOMB_X59_Y36_N30
\fd|BankRegister|saidaA[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~29_combout\ = (\fd|BankRegister|saidaA[30]~28_combout\ & (((\fd|BankRegister|registrador[31][30]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[30]~28_combout\ & (\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[23][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[30]~28_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[31][30]~q\,
	datad => \fd|BankRegister|registrador[23][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~29_combout\);

-- Location: LCCOMB_X55_Y38_N22
\fd|BankRegister|saidaA[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~25_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][30]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[16][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[16][30]~q\,
	datad => \fd|BankRegister|registrador[20][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~25_combout\);

-- Location: LCCOMB_X54_Y38_N30
\fd|BankRegister|saidaA[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~26_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[30]~25_combout\ & ((\fd|BankRegister|registrador[28][30]~q\))) # (!\fd|BankRegister|saidaA[30]~25_combout\ & (\fd|BankRegister|registrador[24][30]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[30]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[24][30]~q\,
	datac => \fd|BankRegister|registrador[28][30]~q\,
	datad => \fd|BankRegister|saidaA[30]~25_combout\,
	combout => \fd|BankRegister|saidaA[30]~26_combout\);

-- Location: LCCOMB_X54_Y37_N22
\fd|BankRegister|saidaA[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~23_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|registrador[22][30]~q\) # ((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|registrador[18][30]~q\ & 
-- !\fd|Rom|content~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|registrador[22][30]~q\,
	datac => \fd|BankRegister|registrador[18][30]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[30]~23_combout\);

-- Location: LCCOMB_X53_Y37_N26
\fd|BankRegister|saidaA[30]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~24_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[30]~23_combout\ & ((\fd|BankRegister|registrador[30][30]~q\))) # (!\fd|BankRegister|saidaA[30]~23_combout\ & (\fd|BankRegister|registrador[26][30]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (((\fd|BankRegister|saidaA[30]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|registrador[26][30]~q\,
	datac => \fd|BankRegister|registrador[30][30]~q\,
	datad => \fd|BankRegister|saidaA[30]~23_combout\,
	combout => \fd|BankRegister|saidaA[30]~24_combout\);

-- Location: LCCOMB_X53_Y37_N12
\fd|BankRegister|saidaA[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~27_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\) # (\fd|BankRegister|saidaA[30]~24_combout\)))) # (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[30]~26_combout\ & 
-- (!\fd|Rom|content~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[30]~26_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[30]~24_combout\,
	combout => \fd|BankRegister|saidaA[30]~27_combout\);

-- Location: LCCOMB_X53_Y37_N6
\fd|BankRegister|saidaA[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~30_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[30]~27_combout\ & ((\fd|BankRegister|saidaA[30]~29_combout\))) # (!\fd|BankRegister|saidaA[30]~27_combout\ & (\fd|BankRegister|saidaA[30]~22_combout\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[30]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[30]~22_combout\,
	datac => \fd|BankRegister|saidaA[30]~29_combout\,
	datad => \fd|BankRegister|saidaA[30]~27_combout\,
	combout => \fd|BankRegister|saidaA[30]~30_combout\);

-- Location: LCCOMB_X66_Y34_N30
\fd|BankRegister|saidaA[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~31_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & ((\fd|BankRegister|registrador[5][30]~q\))) # (!\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[4][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[4][30]~q\,
	datad => \fd|BankRegister|registrador[5][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~31_combout\);

-- Location: LCCOMB_X56_Y34_N22
\fd|BankRegister|saidaA[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~32_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[30]~31_combout\ & ((\fd|BankRegister|registrador[7][30]~q\))) # (!\fd|BankRegister|saidaA[30]~31_combout\ & (\fd|BankRegister|registrador[6][30]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (((\fd|BankRegister|saidaA[30]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[6][30]~q\,
	datac => \fd|BankRegister|registrador[7][30]~q\,
	datad => \fd|BankRegister|saidaA[30]~31_combout\,
	combout => \fd|BankRegister|saidaA[30]~32_combout\);

-- Location: LCCOMB_X57_Y34_N30
\fd|BankRegister|saidaA[30]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~35_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][30]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[0][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[0][30]~q\,
	datad => \fd|BankRegister|registrador[2][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~35_combout\);

-- Location: LCCOMB_X60_Y33_N0
\fd|BankRegister|saidaA[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~36_combout\ = (\fd|BankRegister|saidaA[30]~35_combout\ & (((\fd|BankRegister|registrador[3][30]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[30]~35_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[1][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[30]~35_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[3][30]~q\,
	datad => \fd|BankRegister|registrador[1][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~36_combout\);

-- Location: LCCOMB_X65_Y37_N14
\fd|BankRegister|saidaA[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~33_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & (\fd|BankRegister|registrador[10][30]~q\)) # (!\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[10][30]~q\,
	datac => \fd|BankRegister|registrador[8][30]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[30]~33_combout\);

-- Location: LCCOMB_X66_Y37_N30
\fd|BankRegister|saidaA[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~34_combout\ = (\fd|BankRegister|saidaA[30]~33_combout\ & (((\fd|BankRegister|registrador[11][30]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[30]~33_combout\ & (\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[9][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[30]~33_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[11][30]~q\,
	datad => \fd|BankRegister|registrador[9][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~34_combout\);

-- Location: LCCOMB_X59_Y35_N24
\fd|BankRegister|saidaA[30]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~37_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[30]~34_combout\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[30]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[30]~36_combout\,
	datac => \fd|BankRegister|saidaA[30]~34_combout\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[30]~37_combout\);

-- Location: LCCOMB_X52_Y34_N14
\fd|BankRegister|saidaA[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~38_combout\ = (\fd|Rom|content~8_combout\ & (((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[13][30]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|registrador[13][30]~q\,
	datac => \fd|BankRegister|registrador[12][30]~q\,
	datad => \fd|Rom|content~7_combout\,
	combout => \fd|BankRegister|saidaA[30]~38_combout\);

-- Location: LCCOMB_X52_Y37_N20
\fd|BankRegister|saidaA[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~39_combout\ = (\fd|BankRegister|saidaA[30]~38_combout\ & (((\fd|BankRegister|registrador[15][30]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[30]~38_combout\ & (\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[14][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[30]~38_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[14][30]~q\,
	datad => \fd|BankRegister|registrador[15][30]~q\,
	combout => \fd|BankRegister|saidaA[30]~39_combout\);

-- Location: LCCOMB_X56_Y34_N0
\fd|BankRegister|saidaA[30]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~40_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[30]~37_combout\ & ((\fd|BankRegister|saidaA[30]~39_combout\))) # (!\fd|BankRegister|saidaA[30]~37_combout\ & (\fd|BankRegister|saidaA[30]~32_combout\)))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[30]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[30]~32_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[30]~37_combout\,
	datad => \fd|BankRegister|saidaA[30]~39_combout\,
	combout => \fd|BankRegister|saidaA[30]~40_combout\);

-- Location: LCCOMB_X52_Y40_N26
\fd|BankRegister|saidaA[30]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[30]~41_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[30]~30_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[30]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[30]~30_combout\,
	datab => \fd|BankRegister|Equal0~3_combout\,
	datac => \fd|BankRegister|saidaA[30]~40_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[30]~41_combout\);

-- Location: FF_X52_Y40_N27
\fd|Reg_ID_EX|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[30]~41_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(104));

-- Location: LCCOMB_X52_Y40_N10
\fd|ALU|adder|addsloop:30:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(104) & ((\fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\) # (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[30]~0_combout\)))) # (!\fd|Reg_ID_EX|DOUT\(104) 
-- & (\fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\ & (\fd|UCalu|output[2]~1_combout\ $ (\fd|MuxSaidaBankRegister|selected[30]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(104),
	datab => \fd|UCalu|output[2]~1_combout\,
	datac => \fd|ALU|adder|addsloop:29:add1to31|vaium~0_combout\,
	datad => \fd|MuxSaidaBankRegister|selected[30]~0_combout\,
	combout => \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X53_Y43_N28
\fd|ALU|final|selected[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[1]~9_combout\ = (\fd|UCalu|output[1]~4_combout\ & !\fd|UCalu|output[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[1]~9_combout\);

-- Location: LCCOMB_X53_Y43_N18
\fd|ALU|final|selected[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[31]~10_combout\ = (\fd|ALU|final|selected[1]~9_combout\ & (\fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\ $ (\fd|Reg_ID_EX|DOUT\(105) $ (\fd|ALU|choiceB|selected[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|adder|addsloop:30:add1to31|vaium~0_combout\,
	datab => \fd|Reg_ID_EX|DOUT\(105),
	datac => \fd|ALU|final|selected[1]~9_combout\,
	datad => \fd|ALU|choiceB|selected[31]~0_combout\,
	combout => \fd|ALU|final|selected[31]~10_combout\);

-- Location: LCCOMB_X53_Y43_N26
\fd|ALU|final|selected[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[31]~68_combout\ = (\fd|ALU|final|selected[31]~11_combout\) # (\fd|ALU|final|selected[31]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[31]~11_combout\,
	datad => \fd|ALU|final|selected[31]~10_combout\,
	combout => \fd|ALU|final|selected[31]~68_combout\);

-- Location: FF_X53_Y43_N27
\fd|Reg_EX_MEM|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|final|selected[31]~68_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(68));

-- Location: LCCOMB_X53_Y43_N20
\fd|Reg_MEM_WB|DOUT[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_MEM_WB|DOUT[36]~feeder_combout\ = \fd|Reg_EX_MEM|DOUT\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_EX_MEM|DOUT\(68),
	combout => \fd|Reg_MEM_WB|DOUT[36]~feeder_combout\);

-- Location: FF_X53_Y43_N21
\fd|Reg_MEM_WB|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_MEM_WB|DOUT[36]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(36));

-- Location: LCCOMB_X56_Y45_N12
\fd|Ram|ram_rtl_0_bypass[82]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|ram_rtl_0_bypass[82]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \fd|Ram|ram_rtl_0_bypass[82]~feeder_combout\);

-- Location: FF_X56_Y45_N13
\fd|Ram|ram_rtl_0_bypass[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|ram_rtl_0_bypass[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(82));

-- Location: FF_X56_Y45_N19
\fd|Ram|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(36),
	sload => VCC,
	ena => \fd|Ram|ram~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram~74_q\);

-- Location: LCCOMB_X56_Y45_N18
\fd|Ram|q[31]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[31]~12_combout\ = (\fd|Ram|ram~42_q\ & ((\fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\))) # (!\fd|Ram|ram~42_q\ & (\fd|Ram|ram~74_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram~42_q\,
	datac => \fd|Ram|ram~74_q\,
	datad => \fd|Ram|ram_rtl_0|auto_generated|ram_block1a31\,
	combout => \fd|Ram|q[31]~12_combout\);

-- Location: FF_X56_Y45_N25
\fd|Ram|ram_rtl_0_bypass[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_EX_MEM|DOUT\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Ram|ram_rtl_0_bypass\(81));

-- Location: LCCOMB_X56_Y45_N24
\fd|Ram|q[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[31]~13_combout\ = (\fd|Ram|ram_rtl_0_bypass\(82) & ((\fd|Ram|ram~80_combout\ & ((\fd|Ram|ram_rtl_0_bypass\(81)))) # (!\fd|Ram|ram~80_combout\ & (\fd|Ram|q[31]~12_combout\)))) # (!\fd|Ram|ram_rtl_0_bypass\(82) & 
-- (((\fd|Ram|ram_rtl_0_bypass\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Ram|ram_rtl_0_bypass\(82),
	datab => \fd|Ram|q[31]~12_combout\,
	datac => \fd|Ram|ram_rtl_0_bypass\(81),
	datad => \fd|Ram|ram~80_combout\,
	combout => \fd|Ram|q[31]~13_combout\);

-- Location: LCCOMB_X56_Y45_N26
\fd|Ram|q[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Ram|q[31]~14_combout\ = (!\fd|Reg_EX_MEM|DOUT\(46) & (\fd|Reg_EX_MEM|DOUT\(103) & \fd|Ram|q[31]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|Reg_EX_MEM|DOUT\(103),
	datad => \fd|Ram|q[31]~13_combout\,
	combout => \fd|Ram|q[31]~14_combout\);

-- Location: FF_X56_Y45_N27
\fd|Reg_MEM_WB|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Ram|q[31]~14_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_MEM_WB|DOUT\(68));

-- Location: LCCOMB_X52_Y37_N2
\fd|MuxRegRam|selected[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|MuxRegRam|selected[31]~4_combout\ = (\fd|Reg_MEM_WB|DOUT\(69) & ((\fd|Reg_MEM_WB|DOUT\(68)))) # (!\fd|Reg_MEM_WB|DOUT\(69) & (\fd|Reg_MEM_WB|DOUT\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_MEM_WB|DOUT\(36),
	datac => \fd|Reg_MEM_WB|DOUT\(69),
	datad => \fd|Reg_MEM_WB|DOUT\(68),
	combout => \fd|MuxRegRam|selected[31]~4_combout\);

-- Location: FF_X53_Y35_N25
\fd|BankRegister|registrador[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|MuxRegRam|selected[31]~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	ena => \fd|BankRegister|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|BankRegister|registrador[25][31]~q\);

-- Location: LCCOMB_X53_Y35_N24
\fd|BankRegister|saidaA[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~0_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\) # ((\fd|BankRegister|registrador[25][31]~q\)))) # (!\fd|Rom|content~6_combout\ & (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[25][31]~q\,
	datad => \fd|BankRegister|registrador[17][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~0_combout\);

-- Location: LCCOMB_X53_Y36_N16
\fd|BankRegister|saidaA[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~1_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[31]~0_combout\ & ((\fd|BankRegister|registrador[29][31]~q\))) # (!\fd|BankRegister|saidaA[31]~0_combout\ & (\fd|BankRegister|registrador[21][31]~q\)))) # 
-- (!\fd|Rom|content~5_combout\ & (\fd|BankRegister|saidaA[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|BankRegister|saidaA[31]~0_combout\,
	datac => \fd|BankRegister|registrador[21][31]~q\,
	datad => \fd|BankRegister|registrador[29][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~1_combout\);

-- Location: LCCOMB_X54_Y37_N16
\fd|BankRegister|saidaA[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~2_combout\ = (\fd|Rom|content~6_combout\ & (\fd|Rom|content~5_combout\)) # (!\fd|Rom|content~6_combout\ & ((\fd|Rom|content~5_combout\ & (\fd|BankRegister|registrador[22][31]~q\)) # (!\fd|Rom|content~5_combout\ & 
-- ((\fd|BankRegister|registrador[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[22][31]~q\,
	datad => \fd|BankRegister|registrador[18][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~2_combout\);

-- Location: LCCOMB_X53_Y37_N0
\fd|BankRegister|saidaA[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~3_combout\ = (\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[31]~2_combout\ & ((\fd|BankRegister|registrador[30][31]~q\))) # (!\fd|BankRegister|saidaA[31]~2_combout\ & (\fd|BankRegister|registrador[26][31]~q\)))) # 
-- (!\fd|Rom|content~6_combout\ & (\fd|BankRegister|saidaA[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~6_combout\,
	datab => \fd|BankRegister|saidaA[31]~2_combout\,
	datac => \fd|BankRegister|registrador[26][31]~q\,
	datad => \fd|BankRegister|registrador[30][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~3_combout\);

-- Location: LCCOMB_X55_Y38_N0
\fd|BankRegister|saidaA[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~4_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\) # ((\fd|BankRegister|registrador[20][31]~q\)))) # (!\fd|Rom|content~5_combout\ & (!\fd|Rom|content~6_combout\ & 
-- ((\fd|BankRegister|registrador[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[20][31]~q\,
	datad => \fd|BankRegister|registrador[16][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~4_combout\);

-- Location: LCCOMB_X54_Y38_N16
\fd|BankRegister|saidaA[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~5_combout\ = (\fd|BankRegister|saidaA[31]~4_combout\ & (((\fd|BankRegister|registrador[28][31]~q\)) # (!\fd|Rom|content~6_combout\))) # (!\fd|BankRegister|saidaA[31]~4_combout\ & (\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[24][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~4_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|registrador[24][31]~q\,
	datad => \fd|BankRegister|registrador[28][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~5_combout\);

-- Location: LCCOMB_X53_Y37_N4
\fd|BankRegister|saidaA[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~6_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[31]~3_combout\) # ((\fd|Rom|content~7_combout\)))) # (!\fd|Rom|content~8_combout\ & (((!\fd|Rom|content~7_combout\ & 
-- \fd|BankRegister|saidaA[31]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[31]~3_combout\,
	datac => \fd|Rom|content~7_combout\,
	datad => \fd|BankRegister|saidaA[31]~5_combout\,
	combout => \fd|BankRegister|saidaA[31]~6_combout\);

-- Location: LCCOMB_X57_Y36_N24
\fd|BankRegister|saidaA[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~7_combout\ = (\fd|Rom|content~5_combout\ & (((\fd|Rom|content~6_combout\)))) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|registrador[27][31]~q\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|registrador[19][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[19][31]~q\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[27][31]~q\,
	datad => \fd|Rom|content~6_combout\,
	combout => \fd|BankRegister|saidaA[31]~7_combout\);

-- Location: LCCOMB_X58_Y33_N16
\fd|BankRegister|saidaA[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~8_combout\ = (\fd|BankRegister|saidaA[31]~7_combout\ & (((\fd|BankRegister|registrador[31][31]~q\)) # (!\fd|Rom|content~5_combout\))) # (!\fd|BankRegister|saidaA[31]~7_combout\ & (\fd|Rom|content~5_combout\ & 
-- (\fd|BankRegister|registrador[23][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~7_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|registrador[23][31]~q\,
	datad => \fd|BankRegister|registrador[31][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~8_combout\);

-- Location: LCCOMB_X53_Y37_N30
\fd|BankRegister|saidaA[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~9_combout\ = (\fd|Rom|content~7_combout\ & ((\fd|BankRegister|saidaA[31]~6_combout\ & ((\fd|BankRegister|saidaA[31]~8_combout\))) # (!\fd|BankRegister|saidaA[31]~6_combout\ & (\fd|BankRegister|saidaA[31]~1_combout\)))) # 
-- (!\fd|Rom|content~7_combout\ & (((\fd|BankRegister|saidaA[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|saidaA[31]~1_combout\,
	datac => \fd|BankRegister|saidaA[31]~6_combout\,
	datad => \fd|BankRegister|saidaA[31]~8_combout\,
	combout => \fd|BankRegister|saidaA[31]~9_combout\);

-- Location: LCCOMB_X52_Y34_N16
\fd|BankRegister|saidaA[31]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~17_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|BankRegister|registrador[13][31]~q\) # (\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[12][31]~q\ & 
-- ((!\fd|Rom|content~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[12][31]~q\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[13][31]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[31]~17_combout\);

-- Location: LCCOMB_X52_Y37_N18
\fd|BankRegister|saidaA[31]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~18_combout\ = (\fd|BankRegister|saidaA[31]~17_combout\ & (((\fd|BankRegister|registrador[15][31]~q\)) # (!\fd|Rom|content~8_combout\))) # (!\fd|BankRegister|saidaA[31]~17_combout\ & (\fd|Rom|content~8_combout\ & 
-- ((\fd|BankRegister|registrador[14][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~17_combout\,
	datab => \fd|Rom|content~8_combout\,
	datac => \fd|BankRegister|registrador[15][31]~q\,
	datad => \fd|BankRegister|registrador[14][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~18_combout\);

-- Location: LCCOMB_X57_Y34_N8
\fd|BankRegister|saidaA[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~14_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\) # ((\fd|BankRegister|registrador[2][31]~q\)))) # (!\fd|Rom|content~8_combout\ & (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[2][31]~q\,
	datad => \fd|BankRegister|registrador[0][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~14_combout\);

-- Location: LCCOMB_X60_Y33_N8
\fd|BankRegister|saidaA[31]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~15_combout\ = (\fd|BankRegister|saidaA[31]~14_combout\ & (((\fd|BankRegister|registrador[3][31]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[31]~14_combout\ & (\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[1][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~14_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[1][31]~q\,
	datad => \fd|BankRegister|registrador[3][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~15_combout\);

-- Location: LCCOMB_X65_Y37_N0
\fd|BankRegister|saidaA[31]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~12_combout\ = (\fd|Rom|content~7_combout\ & (((\fd|Rom|content~8_combout\)))) # (!\fd|Rom|content~7_combout\ & ((\fd|Rom|content~8_combout\ & ((\fd|BankRegister|registrador[10][31]~q\))) # (!\fd|Rom|content~8_combout\ & 
-- (\fd|BankRegister|registrador[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~7_combout\,
	datab => \fd|BankRegister|registrador[8][31]~q\,
	datac => \fd|BankRegister|registrador[10][31]~q\,
	datad => \fd|Rom|content~8_combout\,
	combout => \fd|BankRegister|saidaA[31]~12_combout\);

-- Location: LCCOMB_X66_Y37_N16
\fd|BankRegister|saidaA[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~13_combout\ = (\fd|BankRegister|saidaA[31]~12_combout\ & (((\fd|BankRegister|registrador[11][31]~q\)) # (!\fd|Rom|content~7_combout\))) # (!\fd|BankRegister|saidaA[31]~12_combout\ & (\fd|Rom|content~7_combout\ & 
-- (\fd|BankRegister|registrador[9][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~12_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[9][31]~q\,
	datad => \fd|BankRegister|registrador[11][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~13_combout\);

-- Location: LCCOMB_X60_Y33_N4
\fd|BankRegister|saidaA[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~16_combout\ = (\fd|Rom|content~5_combout\ & (\fd|Rom|content~6_combout\)) # (!\fd|Rom|content~5_combout\ & ((\fd|Rom|content~6_combout\ & ((\fd|BankRegister|saidaA[31]~13_combout\))) # (!\fd|Rom|content~6_combout\ & 
-- (\fd|BankRegister|saidaA[31]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~5_combout\,
	datab => \fd|Rom|content~6_combout\,
	datac => \fd|BankRegister|saidaA[31]~15_combout\,
	datad => \fd|BankRegister|saidaA[31]~13_combout\,
	combout => \fd|BankRegister|saidaA[31]~16_combout\);

-- Location: LCCOMB_X66_Y34_N24
\fd|BankRegister|saidaA[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~10_combout\ = (\fd|Rom|content~8_combout\ & (\fd|Rom|content~7_combout\)) # (!\fd|Rom|content~8_combout\ & ((\fd|Rom|content~7_combout\ & (\fd|BankRegister|registrador[5][31]~q\)) # (!\fd|Rom|content~7_combout\ & 
-- ((\fd|BankRegister|registrador[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|Rom|content~7_combout\,
	datac => \fd|BankRegister|registrador[5][31]~q\,
	datad => \fd|BankRegister|registrador[4][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~10_combout\);

-- Location: LCCOMB_X56_Y34_N16
\fd|BankRegister|saidaA[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~11_combout\ = (\fd|Rom|content~8_combout\ & ((\fd|BankRegister|saidaA[31]~10_combout\ & ((\fd|BankRegister|registrador[7][31]~q\))) # (!\fd|BankRegister|saidaA[31]~10_combout\ & (\fd|BankRegister|registrador[6][31]~q\)))) # 
-- (!\fd|Rom|content~8_combout\ & (\fd|BankRegister|saidaA[31]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~8_combout\,
	datab => \fd|BankRegister|saidaA[31]~10_combout\,
	datac => \fd|BankRegister|registrador[6][31]~q\,
	datad => \fd|BankRegister|registrador[7][31]~q\,
	combout => \fd|BankRegister|saidaA[31]~11_combout\);

-- Location: LCCOMB_X55_Y37_N8
\fd|BankRegister|saidaA[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~19_combout\ = (\fd|Rom|content~5_combout\ & ((\fd|BankRegister|saidaA[31]~16_combout\ & (\fd|BankRegister|saidaA[31]~18_combout\)) # (!\fd|BankRegister|saidaA[31]~16_combout\ & ((\fd|BankRegister|saidaA[31]~11_combout\))))) # 
-- (!\fd|Rom|content~5_combout\ & (((\fd|BankRegister|saidaA[31]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~18_combout\,
	datab => \fd|Rom|content~5_combout\,
	datac => \fd|BankRegister|saidaA[31]~16_combout\,
	datad => \fd|BankRegister|saidaA[31]~11_combout\,
	combout => \fd|BankRegister|saidaA[31]~19_combout\);

-- Location: LCCOMB_X53_Y39_N2
\fd|BankRegister|saidaA[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|BankRegister|saidaA[31]~20_combout\ = (!\fd|BankRegister|Equal0~3_combout\ & ((\fd|Rom|content~9_combout\ & (\fd|BankRegister|saidaA[31]~9_combout\)) # (!\fd|Rom|content~9_combout\ & ((\fd|BankRegister|saidaA[31]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|saidaA[31]~9_combout\,
	datab => \fd|BankRegister|saidaA[31]~19_combout\,
	datac => \fd|BankRegister|Equal0~3_combout\,
	datad => \fd|Rom|content~9_combout\,
	combout => \fd|BankRegister|saidaA[31]~20_combout\);

-- Location: FF_X53_Y39_N3
\fd|Reg_ID_EX|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|BankRegister|saidaA[31]~20_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(105));

-- Location: LCCOMB_X53_Y43_N6
\fd|ALU|final|selected[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[31]~11_combout\ = (!\fd|UCalu|output[1]~4_combout\ & ((\fd|UCalu|output[0]~3_combout\ & ((\fd|Reg_ID_EX|DOUT\(105)) # (\fd|ALU|choiceB|selected[31]~0_combout\))) # (!\fd|UCalu|output[0]~3_combout\ & (\fd|Reg_ID_EX|DOUT\(105) & 
-- \fd|ALU|choiceB|selected[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|UCalu|output[0]~3_combout\,
	datab => \fd|UCalu|output[1]~4_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(105),
	datad => \fd|ALU|choiceB|selected[31]~0_combout\,
	combout => \fd|ALU|final|selected[31]~11_combout\);

-- Location: LCCOMB_X54_Y44_N10
\fd|ALU|flag|output~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~1_combout\ = (\fd|ALU|final|selected[2]~13_combout\) # ((\fd|ALU|final|selected[3]~15_combout\) # ((\fd|ALU|final|selected[5]~19_combout\) # (\fd|ALU|final|selected[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[2]~13_combout\,
	datab => \fd|ALU|final|selected[3]~15_combout\,
	datac => \fd|ALU|final|selected[5]~19_combout\,
	datad => \fd|ALU|final|selected[4]~17_combout\,
	combout => \fd|ALU|flag|output~1_combout\);

-- Location: LCCOMB_X53_Y43_N12
\fd|ALU|flag|output~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~2_combout\ = (\fd|ALU|final|selected[31]~11_combout\) # ((\fd|ALU|final|selected[31]~10_combout\) # ((\fd|ALU|flag|output~1_combout\) # (\fd|ALU|final|selected[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[31]~11_combout\,
	datab => \fd|ALU|final|selected[31]~10_combout\,
	datac => \fd|ALU|flag|output~1_combout\,
	datad => \fd|ALU|final|selected[1]~8_combout\,
	combout => \fd|ALU|flag|output~2_combout\);

-- Location: LCCOMB_X57_Y42_N12
\fd|ALU|flag|output~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~6_combout\ = (\fd|ALU|final|selected[13]~37_combout\) # ((\fd|ALU|final|selected[18]~39_combout\) # ((\fd|ALU|final|selected[28]~41_combout\) # (\fd|ALU|final|selected[27]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[13]~37_combout\,
	datab => \fd|ALU|final|selected[18]~39_combout\,
	datac => \fd|ALU|final|selected[28]~41_combout\,
	datad => \fd|ALU|final|selected[27]~43_combout\,
	combout => \fd|ALU|flag|output~6_combout\);

-- Location: LCCOMB_X50_Y40_N18
\fd|ALU|flag|output~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~7_combout\ = (\fd|ALU|final|selected[16]~49_combout\) # ((\fd|ALU|final|selected[25]~45_combout\) # ((\fd|ALU|final|selected[24]~47_combout\) # (\fd|ALU|final|selected[23]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[16]~49_combout\,
	datab => \fd|ALU|final|selected[25]~45_combout\,
	datac => \fd|ALU|final|selected[24]~47_combout\,
	datad => \fd|ALU|final|selected[23]~51_combout\,
	combout => \fd|ALU|flag|output~7_combout\);

-- Location: LCCOMB_X53_Y42_N22
\fd|ALU|flag|output~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~8_combout\ = (\fd|ALU|final|selected[26]~53_combout\) # ((\fd|ALU|final|selected[20]~57_combout\) # ((\fd|ALU|final|selected[22]~59_combout\) # (\fd|ALU|final|selected[21]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[26]~53_combout\,
	datab => \fd|ALU|final|selected[20]~57_combout\,
	datac => \fd|ALU|final|selected[22]~59_combout\,
	datad => \fd|ALU|final|selected[21]~55_combout\,
	combout => \fd|ALU|flag|output~8_combout\);

-- Location: LCCOMB_X57_Y43_N2
\fd|ALU|flag|output~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~9_combout\ = (\fd|ALU|final|selected[15]~61_combout\) # ((\fd|ALU|final|selected[10]~63_combout\) # ((\fd|ALU|final|selected[12]~67_combout\) # (\fd|ALU|final|selected[11]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[15]~61_combout\,
	datab => \fd|ALU|final|selected[10]~63_combout\,
	datac => \fd|ALU|final|selected[12]~67_combout\,
	datad => \fd|ALU|final|selected[11]~65_combout\,
	combout => \fd|ALU|flag|output~9_combout\);

-- Location: LCCOMB_X53_Y43_N16
\fd|ALU|flag|output~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~10_combout\ = (\fd|ALU|flag|output~6_combout\) # ((\fd|ALU|flag|output~7_combout\) # ((\fd|ALU|flag|output~8_combout\) # (\fd|ALU|flag|output~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|flag|output~6_combout\,
	datab => \fd|ALU|flag|output~7_combout\,
	datac => \fd|ALU|flag|output~8_combout\,
	datad => \fd|ALU|flag|output~9_combout\,
	combout => \fd|ALU|flag|output~10_combout\);

-- Location: LCCOMB_X53_Y43_N10
\fd|ALU|flag|output~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~3_combout\ = (\fd|ALU|final|selected[9]~27_combout\) # ((\fd|ALU|final|selected[7]~23_combout\) # ((\fd|ALU|final|selected[6]~21_combout\) # (\fd|ALU|final|selected[8]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[9]~27_combout\,
	datab => \fd|ALU|final|selected[7]~23_combout\,
	datac => \fd|ALU|final|selected[6]~21_combout\,
	datad => \fd|ALU|final|selected[8]~25_combout\,
	combout => \fd|ALU|flag|output~3_combout\);

-- Location: LCCOMB_X53_Y43_N8
\fd|ALU|final|selected[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|final|selected[17]~30_combout\ = (\fd|ALU|adder|addsloop:17:add1to31|soma~combout\ & (\fd|UCalu|output[1]~4_combout\ & !\fd|UCalu|output[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|ALU|adder|addsloop:17:add1to31|soma~combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|UCalu|output[0]~3_combout\,
	combout => \fd|ALU|final|selected[17]~30_combout\);

-- Location: LCCOMB_X53_Y43_N24
\fd|ALU|flag|output~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~4_combout\ = (\fd|ALU|final|selected[14]~29_combout\) # ((\fd|ALU|final|selected[17]~30_combout\) # ((!\fd|UCalu|output[1]~4_combout\ & \fd|ALU|final|selected[17]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[14]~29_combout\,
	datab => \fd|ALU|final|selected[17]~30_combout\,
	datac => \fd|UCalu|output[1]~4_combout\,
	datad => \fd|ALU|final|selected[17]~31_combout\,
	combout => \fd|ALU|flag|output~4_combout\);

-- Location: LCCOMB_X53_Y43_N4
\fd|ALU|flag|output~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~5_combout\ = (\fd|ALU|final|selected[30]~33_combout\) # ((\fd|ALU|flag|output~3_combout\) # ((\fd|ALU|flag|output~4_combout\) # (\fd|ALU|final|selected[29]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|final|selected[30]~33_combout\,
	datab => \fd|ALU|flag|output~3_combout\,
	datac => \fd|ALU|flag|output~4_combout\,
	datad => \fd|ALU|final|selected[29]~35_combout\,
	combout => \fd|ALU|flag|output~5_combout\);

-- Location: LCCOMB_X54_Y44_N0
\fd|ALU|flag|output~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~0_combout\ = (\fd|ALU|final|selected[19]~6_combout\) # (\fd|ALU|final|selected[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|ALU|final|selected[19]~6_combout\,
	datad => \fd|ALU|final|selected[0]~70_combout\,
	combout => \fd|ALU|flag|output~0_combout\);

-- Location: LCCOMB_X53_Y43_N0
\fd|ALU|flag|output\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|ALU|flag|output~combout\ = (!\fd|ALU|flag|output~2_combout\ & (!\fd|ALU|flag|output~10_combout\ & (!\fd|ALU|flag|output~5_combout\ & !\fd|ALU|flag|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|ALU|flag|output~2_combout\,
	datab => \fd|ALU|flag|output~10_combout\,
	datac => \fd|ALU|flag|output~5_combout\,
	datad => \fd|ALU|flag|output~0_combout\,
	combout => \fd|ALU|flag|output~combout\);

-- Location: FF_X53_Y43_N1
\fd|Reg_EX_MEM|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|ALU|flag|output~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(69));

-- Location: FF_X65_Y43_N25
\fd|Reg_EX_MEM|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_ID_EX|DOUT\(139),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(104));

-- Location: LCCOMB_X65_Y43_N26
\fd|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|comb~0_combout\ = (\fd|Reg_EX_MEM|DOUT\(69) & \fd|Reg_EX_MEM|DOUT\(104))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(69),
	datad => \fd|Reg_EX_MEM|DOUT\(104),
	combout => \fd|comb~0_combout\);

-- Location: LCCOMB_X63_Y46_N18
\fd|PC|DOUT[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[7]~5_combout\ = (\fd|comb~0_combout\ & (\fd|Reg_EX_MEM|DOUT\(77))) # (!\fd|comb~0_combout\ & ((\fd|adder|addsloop:7:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(77),
	datab => \fd|comb~0_combout\,
	datad => \fd|adder|addsloop:7:add1to31|soma~combout\,
	combout => \fd|PC|DOUT[7]~5_combout\);

-- Location: LCCOMB_X65_Y43_N20
\ucfd|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux1~0_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a30\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a31\ & (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a28\ & !\fd|Rom|content_rtl_0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a30\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a31\,
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a28\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a29\,
	combout => \ucfd|Mux1~0_combout\);

-- Location: LCCOMB_X65_Y43_N6
\ucfd|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ucfd|Mux1~1_combout\ = (!\fd|Rom|content_rtl_0|auto_generated|ram_block1a26\ & (\fd|Rom|content_rtl_0|auto_generated|ram_block1a27\ & (\fd|Rom|content~0_q\ & \ucfd|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content_rtl_0|auto_generated|ram_block1a26\,
	datab => \fd|Rom|content_rtl_0|auto_generated|ram_block1a27\,
	datac => \fd|Rom|content~0_q\,
	datad => \ucfd|Mux1~0_combout\,
	combout => \ucfd|Mux1~1_combout\);

-- Location: LCCOMB_X65_Y43_N24
\fd|PC|DOUT[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[6]~8_combout\ = (\fd|Reg_EX_MEM|DOUT\(69) & (\fd|Reg_EX_MEM|DOUT\(104) & \ucfd|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_EX_MEM|DOUT\(69),
	datac => \fd|Reg_EX_MEM|DOUT\(104),
	datad => \ucfd|Mux1~1_combout\,
	combout => \fd|PC|DOUT[6]~8_combout\);

-- Location: FF_X63_Y46_N19
\fd|PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|PC|DOUT[7]~5_combout\,
	asdata => \fd|Rom|content~16_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sclr => \fd|PC|DOUT[6]~8_combout\,
	sload => \ucfd|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(7));

-- Location: LCCOMB_X62_Y43_N10
\fd|Rom|content~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~1_combout\ = (\fd|Rom|content_rtl_0|auto_generated|ram_block1a2\ & \fd|Rom|content~0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|Rom|content_rtl_0|auto_generated|ram_block1a2\,
	datad => \fd|Rom|content~0_q\,
	combout => \fd|Rom|content~1_combout\);

-- Location: FF_X62_Y43_N11
\fd|Reg_ID_EX|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(12));

-- Location: LCCOMB_X62_Y43_N30
\fd|adder2|addsloop:4:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:4:add1to31|vaium~0_combout\ = (\fd|adder2|addsloop:3:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(110)) # (\fd|Reg_ID_EX|DOUT\(12)))) # (!\fd|adder2|addsloop:3:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(110) & 
-- \fd|Reg_ID_EX|DOUT\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|adder2|addsloop:3:add1to31|vaium~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(110),
	datad => \fd|Reg_ID_EX|DOUT\(12),
	combout => \fd|adder2|addsloop:4:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X62_Y43_N20
\fd|adder2|addsloop:5:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ = (\fd|adder2|addsloop:4:add1to31|vaium~0_combout\ & ((\fd|Reg_ID_EX|DOUT\(111)) # (\fd|Reg_ID_EX|DOUT\(13)))) # (!\fd|adder2|addsloop:4:add1to31|vaium~0_combout\ & (\fd|Reg_ID_EX|DOUT\(111) & 
-- \fd|Reg_ID_EX|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|adder2|addsloop:4:add1to31|vaium~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(111),
	datad => \fd|Reg_ID_EX|DOUT\(13),
	combout => \fd|adder2|addsloop:5:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X62_Y43_N22
\fd|adder2|addsloop:6:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:6:add1to31|soma~combout\ = \fd|adder2|addsloop:5:add1to31|vaium~0_combout\ $ (\fd|Reg_ID_EX|DOUT\(112) $ (\fd|Reg_ID_EX|DOUT\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|adder2|addsloop:5:add1to31|vaium~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(112),
	datad => \fd|Reg_ID_EX|DOUT\(14),
	combout => \fd|adder2|addsloop:6:add1to31|soma~combout\);

-- Location: LCCOMB_X63_Y46_N26
\fd|Reg_EX_MEM|DOUT[76]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_EX_MEM|DOUT[76]~feeder_combout\ = \fd|adder2|addsloop:6:add1to31|soma~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|adder2|addsloop:6:add1to31|soma~combout\,
	combout => \fd|Reg_EX_MEM|DOUT[76]~feeder_combout\);

-- Location: FF_X63_Y46_N27
\fd|Reg_EX_MEM|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_EX_MEM|DOUT[76]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(76));

-- Location: LCCOMB_X63_Y46_N16
\fd|PC|DOUT[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[6]~4_combout\ = (\fd|comb~0_combout\ & (\fd|Reg_EX_MEM|DOUT\(76))) # (!\fd|comb~0_combout\ & ((\fd|adder|addsloop:6:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(76),
	datab => \fd|adder|addsloop:6:add1to31|soma~combout\,
	datad => \fd|comb~0_combout\,
	combout => \fd|PC|DOUT[6]~4_combout\);

-- Location: FF_X63_Y46_N17
\fd|PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|PC|DOUT[6]~4_combout\,
	asdata => \fd|Rom|content~17_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sclr => \fd|PC|DOUT[6]~8_combout\,
	sload => \ucfd|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(6));

-- Location: LCCOMB_X63_Y46_N4
\fd|Rom|content~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~4_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a1\,
	combout => \fd|Rom|content~4_combout\);

-- Location: FF_X63_Y46_N5
\fd|Reg_ID_EX|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(11));

-- Location: LCCOMB_X63_Y46_N2
\convhex0|rascSaida7seg[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[1]~7_combout\ = \fd|PC|DOUT\(3) $ (\fd|PC|DOUT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[1]~7_combout\);

-- Location: FF_X63_Y46_N3
\fd|Reg_IF_ID|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \convhex0|rascSaida7seg[1]~7_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_IF_ID|DOUT\(35));

-- Location: FF_X60_Y43_N25
\fd|Reg_ID_EX|DOUT[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_IF_ID|DOUT\(35),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(109));

-- Location: LCCOMB_X60_Y43_N24
\fd|adder2|addsloop:3:add1to31|vaium~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ = (\fd|Reg_ID_EX|DOUT\(11) & ((\fd|Reg_ID_EX|DOUT\(109)) # ((\fd|Reg_ID_EX|DOUT\(108) & \fd|Reg_ID_EX|DOUT\(10))))) # (!\fd|Reg_ID_EX|DOUT\(11) & (\fd|Reg_ID_EX|DOUT\(108) & (\fd|Reg_ID_EX|DOUT\(109) & 
-- \fd|Reg_ID_EX|DOUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(108),
	datab => \fd|Reg_ID_EX|DOUT\(11),
	datac => \fd|Reg_ID_EX|DOUT\(109),
	datad => \fd|Reg_ID_EX|DOUT\(10),
	combout => \fd|adder2|addsloop:3:add1to31|vaium~0_combout\);

-- Location: LCCOMB_X62_Y43_N8
\fd|adder2|addsloop:4:add1to31|soma~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:4:add1to31|soma~0_combout\ = \fd|adder2|addsloop:3:add1to31|vaium~0_combout\ $ (\fd|Reg_ID_EX|DOUT\(110) $ (\fd|Reg_ID_EX|DOUT\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|adder2|addsloop:3:add1to31|vaium~0_combout\,
	datac => \fd|Reg_ID_EX|DOUT\(110),
	datad => \fd|Reg_ID_EX|DOUT\(12),
	combout => \fd|adder2|addsloop:4:add1to31|soma~0_combout\);

-- Location: FF_X62_Y43_N9
\fd|Reg_EX_MEM|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder2|addsloop:4:add1to31|soma~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(74));

-- Location: LCCOMB_X63_Y46_N24
\fd|PC|DOUT[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[4]~3_combout\ = (\fd|comb~0_combout\ & (\fd|Reg_EX_MEM|DOUT\(74))) # (!\fd|comb~0_combout\ & ((\fd|adder|addsloop:4:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(74),
	datab => \fd|adder|addsloop:4:add1to31|soma~combout\,
	datad => \fd|comb~0_combout\,
	combout => \fd|PC|DOUT[4]~3_combout\);

-- Location: FF_X63_Y46_N25
\fd|PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|PC|DOUT[4]~3_combout\,
	asdata => \fd|Rom|content~1_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sclr => \fd|PC|DOUT[6]~8_combout\,
	sload => \ucfd|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(4));

-- Location: LCCOMB_X63_Y43_N16
\fd|Rom|content~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Rom|content~2_combout\ = (\fd|Rom|content~0_q\ & \fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Rom|content~0_q\,
	datad => \fd|Rom|content_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \fd|Rom|content~2_combout\);

-- Location: FF_X63_Y43_N17
\fd|Reg_ID_EX|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Rom|content~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(10));

-- Location: LCCOMB_X60_Y43_N0
\fd|adder2|addsloop:2:add1to31|w1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:2:add1to31|w1~combout\ = \fd|Reg_ID_EX|DOUT\(10) $ (\fd|Reg_ID_EX|DOUT\(108))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fd|Reg_ID_EX|DOUT\(10),
	datac => \fd|Reg_ID_EX|DOUT\(108),
	combout => \fd|adder2|addsloop:2:add1to31|w1~combout\);

-- Location: FF_X60_Y43_N1
\fd|Reg_EX_MEM|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder2|addsloop:2:add1to31|w1~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(72));

-- Location: LCCOMB_X63_Y46_N10
\fd|PC|DOUT[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[2]~1_combout\ = (\fd|comb~0_combout\ & (\fd|Reg_EX_MEM|DOUT\(72))) # (!\fd|comb~0_combout\ & ((!\fd|PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(72),
	datac => \fd|PC|DOUT\(2),
	datad => \fd|comb~0_combout\,
	combout => \fd|PC|DOUT[2]~1_combout\);

-- Location: FF_X63_Y46_N11
\fd|PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|PC|DOUT[2]~1_combout\,
	asdata => \fd|Rom|content~2_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sclr => \fd|PC|DOUT[6]~8_combout\,
	sload => \ucfd|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(2));

-- Location: LCCOMB_X60_Y43_N12
\fd|Reg_IF_ID|DOUT[34]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_IF_ID|DOUT[34]~0_combout\ = !\fd|PC|DOUT\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|PC|DOUT\(2),
	combout => \fd|Reg_IF_ID|DOUT[34]~0_combout\);

-- Location: FF_X60_Y43_N13
\fd|Reg_IF_ID|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_IF_ID|DOUT[34]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_IF_ID|DOUT\(34));

-- Location: LCCOMB_X60_Y43_N30
\fd|Reg_ID_EX|DOUT[108]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Reg_ID_EX|DOUT[108]~feeder_combout\ = \fd|Reg_IF_ID|DOUT\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fd|Reg_IF_ID|DOUT\(34),
	combout => \fd|Reg_ID_EX|DOUT[108]~feeder_combout\);

-- Location: FF_X60_Y43_N31
\fd|Reg_ID_EX|DOUT[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Reg_ID_EX|DOUT[108]~feeder_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(108));

-- Location: LCCOMB_X60_Y43_N18
\fd|adder2|addsloop:3:add1to31|soma~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:3:add1to31|soma~0_combout\ = \fd|Reg_ID_EX|DOUT\(11) $ (\fd|Reg_ID_EX|DOUT\(109) $ (((\fd|Reg_ID_EX|DOUT\(108) & \fd|Reg_ID_EX|DOUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(108),
	datab => \fd|Reg_ID_EX|DOUT\(11),
	datac => \fd|Reg_ID_EX|DOUT\(10),
	datad => \fd|Reg_ID_EX|DOUT\(109),
	combout => \fd|adder2|addsloop:3:add1to31|soma~0_combout\);

-- Location: FF_X60_Y43_N19
\fd|Reg_EX_MEM|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder2|addsloop:3:add1to31|soma~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(73));

-- Location: LCCOMB_X63_Y46_N30
\fd|PC|DOUT[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[3]~2_combout\ = (\fd|comb~0_combout\ & (\fd|Reg_EX_MEM|DOUT\(73))) # (!\fd|comb~0_combout\ & ((\convhex0|rascSaida7seg[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(73),
	datab => \convhex0|rascSaida7seg[1]~7_combout\,
	datad => \fd|comb~0_combout\,
	combout => \fd|PC|DOUT[3]~2_combout\);

-- Location: FF_X63_Y46_N31
\fd|PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|PC|DOUT[3]~2_combout\,
	asdata => \fd|Rom|content~4_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sclr => \fd|PC|DOUT[6]~8_combout\,
	sload => \ucfd|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(3));

-- Location: LCCOMB_X63_Y46_N14
\fd|adder|addsloop:5:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder|addsloop:5:add1to31|soma~combout\ = \fd|PC|DOUT\(5) $ (((\fd|PC|DOUT\(3) & (\fd|PC|DOUT\(4) & \fd|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(3),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(5),
	datad => \fd|PC|DOUT\(2),
	combout => \fd|adder|addsloop:5:add1to31|soma~combout\);

-- Location: FF_X63_Y46_N15
\fd|Reg_IF_ID|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder|addsloop:5:add1to31|soma~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_IF_ID|DOUT\(37));

-- Location: FF_X62_Y43_N21
\fd|Reg_ID_EX|DOUT[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	asdata => \fd|Reg_IF_ID|DOUT\(37),
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_ID_EX|DOUT\(111));

-- Location: LCCOMB_X62_Y43_N28
\fd|adder2|addsloop:5:add1to31|soma\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|adder2|addsloop:5:add1to31|soma~combout\ = \fd|Reg_ID_EX|DOUT\(111) $ (\fd|adder2|addsloop:4:add1to31|vaium~0_combout\ $ (\fd|Reg_ID_EX|DOUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_ID_EX|DOUT\(111),
	datab => \fd|adder2|addsloop:4:add1to31|vaium~0_combout\,
	datad => \fd|Reg_ID_EX|DOUT\(13),
	combout => \fd|adder2|addsloop:5:add1to31|soma~combout\);

-- Location: FF_X62_Y43_N29
\fd|Reg_EX_MEM|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|adder2|addsloop:5:add1to31|soma~combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Reg_EX_MEM|DOUT\(75));

-- Location: LCCOMB_X63_Y46_N12
\fd|PC|DOUT[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|PC|DOUT[5]~0_combout\ = (\fd|comb~0_combout\ & (\fd|Reg_EX_MEM|DOUT\(75))) # (!\fd|comb~0_combout\ & ((\fd|adder|addsloop:5:add1to31|soma~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(75),
	datab => \fd|adder|addsloop:5:add1to31|soma~combout\,
	datad => \fd|comb~0_combout\,
	combout => \fd|PC|DOUT[5]~0_combout\);

-- Location: FF_X63_Y46_N13
\fd|PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|PC|DOUT[5]~0_combout\,
	asdata => \fd|Rom|content~3_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	sclr => \fd|PC|DOUT[6]~8_combout\,
	sload => \ucfd|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|PC|DOUT\(5));

-- Location: LCCOMB_X69_Y50_N0
\convhex0|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[0]~0_combout\ = (\fd|PC|DOUT\(5) & (\fd|PC|DOUT\(2) & (\fd|PC|DOUT\(4) $ (\fd|PC|DOUT\(3))))) # (!\fd|PC|DOUT\(5) & (!\fd|PC|DOUT\(3) & (\fd|PC|DOUT\(4) $ (\fd|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X69_Y50_N2
\convhex0|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[1]~1_combout\ = (\fd|PC|DOUT\(5) & ((\fd|PC|DOUT\(2) & ((\fd|PC|DOUT\(3)))) # (!\fd|PC|DOUT\(2) & (\fd|PC|DOUT\(4))))) # (!\fd|PC|DOUT\(5) & (\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(3) $ (\fd|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X69_Y50_N4
\convhex0|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[2]~2_combout\ = (\fd|PC|DOUT\(5) & (\fd|PC|DOUT\(4) & ((\fd|PC|DOUT\(3)) # (!\fd|PC|DOUT\(2))))) # (!\fd|PC|DOUT\(5) & (!\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(3) & !\fd|PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X69_Y50_N6
\convhex0|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[3]~3_combout\ = (\fd|PC|DOUT\(3) & ((\fd|PC|DOUT\(4) & ((\fd|PC|DOUT\(2)))) # (!\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(5) & !\fd|PC|DOUT\(2))))) # (!\fd|PC|DOUT\(3) & (!\fd|PC|DOUT\(5) & (\fd|PC|DOUT\(4) $ (\fd|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X69_Y50_N8
\convhex0|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[4]~4_combout\ = (\fd|PC|DOUT\(3) & (!\fd|PC|DOUT\(5) & ((\fd|PC|DOUT\(2))))) # (!\fd|PC|DOUT\(3) & ((\fd|PC|DOUT\(4) & (!\fd|PC|DOUT\(5))) # (!\fd|PC|DOUT\(4) & ((\fd|PC|DOUT\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X69_Y50_N18
\convhex0|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[5]~5_combout\ = (\fd|PC|DOUT\(4) & (\fd|PC|DOUT\(2) & (\fd|PC|DOUT\(5) $ (\fd|PC|DOUT\(3))))) # (!\fd|PC|DOUT\(4) & (!\fd|PC|DOUT\(5) & ((\fd|PC|DOUT\(3)) # (\fd|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X69_Y50_N20
\convhex0|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex0|rascSaida7seg[6]~6_combout\ = (\fd|PC|DOUT\(2) & (!\fd|PC|DOUT\(5) & (\fd|PC|DOUT\(4) $ (!\fd|PC|DOUT\(3))))) # (!\fd|PC|DOUT\(2) & (!\fd|PC|DOUT\(3) & (\fd|PC|DOUT\(5) $ (!\fd|PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|PC|DOUT\(5),
	datab => \fd|PC|DOUT\(4),
	datac => \fd|PC|DOUT\(3),
	datad => \fd|PC|DOUT\(2),
	combout => \convhex0|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X66_Y35_N0
\convhex1|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[1][2]~q\ & (!\fd|BankRegister|registrador[1][1]~q\ & (\fd|BankRegister|registrador[1][0]~q\ $ (!\fd|BankRegister|registrador[1][3]~q\)))) # (!\fd|BankRegister|registrador[1][2]~q\ & 
-- (\fd|BankRegister|registrador[1][0]~q\ & (\fd|BankRegister|registrador[1][1]~q\ $ (!\fd|BankRegister|registrador[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X66_Y35_N26
\convhex1|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[1][1]~q\ & ((\fd|BankRegister|registrador[1][0]~q\ & ((\fd|BankRegister|registrador[1][3]~q\))) # (!\fd|BankRegister|registrador[1][0]~q\ & (\fd|BankRegister|registrador[1][2]~q\)))) # 
-- (!\fd|BankRegister|registrador[1][1]~q\ & (\fd|BankRegister|registrador[1][2]~q\ & (\fd|BankRegister|registrador[1][0]~q\ $ (\fd|BankRegister|registrador[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X66_Y35_N20
\convhex1|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[1][2]~q\ & (\fd|BankRegister|registrador[1][3]~q\ & ((\fd|BankRegister|registrador[1][1]~q\) # (!\fd|BankRegister|registrador[1][0]~q\)))) # (!\fd|BankRegister|registrador[1][2]~q\ & 
-- (\fd|BankRegister|registrador[1][1]~q\ & (!\fd|BankRegister|registrador[1][0]~q\ & !\fd|BankRegister|registrador[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X66_Y35_N30
\convhex1|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[1][1]~q\ & ((\fd|BankRegister|registrador[1][2]~q\ & (\fd|BankRegister|registrador[1][0]~q\)) # (!\fd|BankRegister|registrador[1][2]~q\ & (!\fd|BankRegister|registrador[1][0]~q\ & 
-- \fd|BankRegister|registrador[1][3]~q\)))) # (!\fd|BankRegister|registrador[1][1]~q\ & (!\fd|BankRegister|registrador[1][3]~q\ & (\fd|BankRegister|registrador[1][2]~q\ $ (\fd|BankRegister|registrador[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X66_Y35_N8
\convhex1|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[1][1]~q\ & (((\fd|BankRegister|registrador[1][0]~q\ & !\fd|BankRegister|registrador[1][3]~q\)))) # (!\fd|BankRegister|registrador[1][1]~q\ & ((\fd|BankRegister|registrador[1][2]~q\ & 
-- ((!\fd|BankRegister|registrador[1][3]~q\))) # (!\fd|BankRegister|registrador[1][2]~q\ & (\fd|BankRegister|registrador[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X66_Y35_N2
\convhex1|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[1][2]~q\ & (\fd|BankRegister|registrador[1][0]~q\ & (\fd|BankRegister|registrador[1][1]~q\ $ (\fd|BankRegister|registrador[1][3]~q\)))) # (!\fd|BankRegister|registrador[1][2]~q\ & 
-- (!\fd|BankRegister|registrador[1][3]~q\ & ((\fd|BankRegister|registrador[1][1]~q\) # (\fd|BankRegister|registrador[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X66_Y35_N4
\convhex1|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex1|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[1][0]~q\ & (!\fd|BankRegister|registrador[1][3]~q\ & (\fd|BankRegister|registrador[1][2]~q\ $ (!\fd|BankRegister|registrador[1][1]~q\)))) # (!\fd|BankRegister|registrador[1][0]~q\ & 
-- (!\fd|BankRegister|registrador[1][1]~q\ & (\fd|BankRegister|registrador[1][2]~q\ $ (!\fd|BankRegister|registrador[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[1][2]~q\,
	datab => \fd|BankRegister|registrador[1][1]~q\,
	datac => \fd|BankRegister|registrador[1][0]~q\,
	datad => \fd|BankRegister|registrador[1][3]~q\,
	combout => \convhex1|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X62_Y33_N24
\convhex2|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[2][2]~q\ & (!\fd|BankRegister|registrador[2][1]~q\ & (\fd|BankRegister|registrador[2][3]~q\ $ (!\fd|BankRegister|registrador[2][0]~q\)))) # (!\fd|BankRegister|registrador[2][2]~q\ & 
-- (\fd|BankRegister|registrador[2][0]~q\ & (\fd|BankRegister|registrador[2][1]~q\ $ (!\fd|BankRegister|registrador[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X62_Y33_N18
\convhex2|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[2][1]~q\ & ((\fd|BankRegister|registrador[2][0]~q\ & ((\fd|BankRegister|registrador[2][3]~q\))) # (!\fd|BankRegister|registrador[2][0]~q\ & (\fd|BankRegister|registrador[2][2]~q\)))) # 
-- (!\fd|BankRegister|registrador[2][1]~q\ & (\fd|BankRegister|registrador[2][2]~q\ & (\fd|BankRegister|registrador[2][3]~q\ $ (\fd|BankRegister|registrador[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X62_Y33_N28
\convhex2|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[2][2]~q\ & (\fd|BankRegister|registrador[2][3]~q\ & ((\fd|BankRegister|registrador[2][1]~q\) # (!\fd|BankRegister|registrador[2][0]~q\)))) # (!\fd|BankRegister|registrador[2][2]~q\ & 
-- (\fd|BankRegister|registrador[2][1]~q\ & (!\fd|BankRegister|registrador[2][3]~q\ & !\fd|BankRegister|registrador[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X62_Y33_N26
\convhex2|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[2][1]~q\ & ((\fd|BankRegister|registrador[2][2]~q\ & ((\fd|BankRegister|registrador[2][0]~q\))) # (!\fd|BankRegister|registrador[2][2]~q\ & (\fd|BankRegister|registrador[2][3]~q\ & 
-- !\fd|BankRegister|registrador[2][0]~q\)))) # (!\fd|BankRegister|registrador[2][1]~q\ & (!\fd|BankRegister|registrador[2][3]~q\ & (\fd|BankRegister|registrador[2][2]~q\ $ (\fd|BankRegister|registrador[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X62_Y33_N14
\convhex2|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[2][1]~q\ & (((!\fd|BankRegister|registrador[2][3]~q\ & \fd|BankRegister|registrador[2][0]~q\)))) # (!\fd|BankRegister|registrador[2][1]~q\ & ((\fd|BankRegister|registrador[2][2]~q\ & 
-- (!\fd|BankRegister|registrador[2][3]~q\)) # (!\fd|BankRegister|registrador[2][2]~q\ & ((\fd|BankRegister|registrador[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X62_Y33_N16
\convhex2|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[2][2]~q\ & (\fd|BankRegister|registrador[2][0]~q\ & (\fd|BankRegister|registrador[2][1]~q\ $ (\fd|BankRegister|registrador[2][3]~q\)))) # (!\fd|BankRegister|registrador[2][2]~q\ & 
-- (!\fd|BankRegister|registrador[2][3]~q\ & ((\fd|BankRegister|registrador[2][1]~q\) # (\fd|BankRegister|registrador[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X62_Y33_N2
\convhex2|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex2|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[2][0]~q\ & (!\fd|BankRegister|registrador[2][3]~q\ & (\fd|BankRegister|registrador[2][2]~q\ $ (!\fd|BankRegister|registrador[2][1]~q\)))) # (!\fd|BankRegister|registrador[2][0]~q\ & 
-- (!\fd|BankRegister|registrador[2][1]~q\ & (\fd|BankRegister|registrador[2][2]~q\ $ (!\fd|BankRegister|registrador[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[2][2]~q\,
	datab => \fd|BankRegister|registrador[2][1]~q\,
	datac => \fd|BankRegister|registrador[2][3]~q\,
	datad => \fd|BankRegister|registrador[2][0]~q\,
	combout => \convhex2|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X62_Y32_N12
\convhex3|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[3][3]~q\ & (\fd|BankRegister|registrador[3][0]~q\ & (\fd|BankRegister|registrador[3][1]~q\ $ (\fd|BankRegister|registrador[3][2]~q\)))) # (!\fd|BankRegister|registrador[3][3]~q\ & 
-- (!\fd|BankRegister|registrador[3][1]~q\ & (\fd|BankRegister|registrador[3][0]~q\ $ (\fd|BankRegister|registrador[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X62_Y32_N14
\convhex3|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[3][1]~q\ & ((\fd|BankRegister|registrador[3][0]~q\ & (\fd|BankRegister|registrador[3][3]~q\)) # (!\fd|BankRegister|registrador[3][0]~q\ & ((\fd|BankRegister|registrador[3][2]~q\))))) # 
-- (!\fd|BankRegister|registrador[3][1]~q\ & (\fd|BankRegister|registrador[3][2]~q\ & (\fd|BankRegister|registrador[3][0]~q\ $ (\fd|BankRegister|registrador[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X62_Y32_N24
\convhex3|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[3][3]~q\ & (\fd|BankRegister|registrador[3][2]~q\ & ((\fd|BankRegister|registrador[3][1]~q\) # (!\fd|BankRegister|registrador[3][0]~q\)))) # (!\fd|BankRegister|registrador[3][3]~q\ & 
-- (\fd|BankRegister|registrador[3][1]~q\ & (!\fd|BankRegister|registrador[3][0]~q\ & !\fd|BankRegister|registrador[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X62_Y32_N2
\convhex3|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[3][1]~q\ & ((\fd|BankRegister|registrador[3][0]~q\ & ((\fd|BankRegister|registrador[3][2]~q\))) # (!\fd|BankRegister|registrador[3][0]~q\ & (\fd|BankRegister|registrador[3][3]~q\ & 
-- !\fd|BankRegister|registrador[3][2]~q\)))) # (!\fd|BankRegister|registrador[3][1]~q\ & (!\fd|BankRegister|registrador[3][3]~q\ & (\fd|BankRegister|registrador[3][0]~q\ $ (\fd|BankRegister|registrador[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X62_Y32_N28
\convhex3|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[3][1]~q\ & (\fd|BankRegister|registrador[3][0]~q\ & (!\fd|BankRegister|registrador[3][3]~q\))) # (!\fd|BankRegister|registrador[3][1]~q\ & ((\fd|BankRegister|registrador[3][2]~q\ & 
-- ((!\fd|BankRegister|registrador[3][3]~q\))) # (!\fd|BankRegister|registrador[3][2]~q\ & (\fd|BankRegister|registrador[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X62_Y32_N30
\convhex3|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[3][1]~q\ & (!\fd|BankRegister|registrador[3][3]~q\ & ((\fd|BankRegister|registrador[3][0]~q\) # (!\fd|BankRegister|registrador[3][2]~q\)))) # (!\fd|BankRegister|registrador[3][1]~q\ & 
-- (\fd|BankRegister|registrador[3][0]~q\ & (\fd|BankRegister|registrador[3][3]~q\ $ (!\fd|BankRegister|registrador[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X62_Y32_N16
\convhex3|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex3|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[3][0]~q\ & (!\fd|BankRegister|registrador[3][3]~q\ & (\fd|BankRegister|registrador[3][1]~q\ $ (!\fd|BankRegister|registrador[3][2]~q\)))) # (!\fd|BankRegister|registrador[3][0]~q\ & 
-- (!\fd|BankRegister|registrador[3][1]~q\ & (\fd|BankRegister|registrador[3][3]~q\ $ (!\fd|BankRegister|registrador[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[3][1]~q\,
	datab => \fd|BankRegister|registrador[3][0]~q\,
	datac => \fd|BankRegister|registrador[3][3]~q\,
	datad => \fd|BankRegister|registrador[3][2]~q\,
	combout => \convhex3|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X69_Y32_N2
\convhex4|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[4][2]~q\ & (!\fd|BankRegister|registrador[4][1]~q\ & (\fd|BankRegister|registrador[4][0]~q\ $ (!\fd|BankRegister|registrador[4][3]~q\)))) # (!\fd|BankRegister|registrador[4][2]~q\ & 
-- (\fd|BankRegister|registrador[4][0]~q\ & (\fd|BankRegister|registrador[4][1]~q\ $ (!\fd|BankRegister|registrador[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X69_Y32_N4
\convhex4|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[4][1]~q\ & ((\fd|BankRegister|registrador[4][0]~q\ & ((\fd|BankRegister|registrador[4][3]~q\))) # (!\fd|BankRegister|registrador[4][0]~q\ & (\fd|BankRegister|registrador[4][2]~q\)))) # 
-- (!\fd|BankRegister|registrador[4][1]~q\ & (\fd|BankRegister|registrador[4][2]~q\ & (\fd|BankRegister|registrador[4][0]~q\ $ (\fd|BankRegister|registrador[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X69_Y32_N14
\convhex4|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[4][2]~q\ & (\fd|BankRegister|registrador[4][3]~q\ & ((\fd|BankRegister|registrador[4][1]~q\) # (!\fd|BankRegister|registrador[4][0]~q\)))) # (!\fd|BankRegister|registrador[4][2]~q\ & 
-- (\fd|BankRegister|registrador[4][1]~q\ & (!\fd|BankRegister|registrador[4][0]~q\ & !\fd|BankRegister|registrador[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X69_Y32_N16
\convhex4|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[4][1]~q\ & ((\fd|BankRegister|registrador[4][2]~q\ & (\fd|BankRegister|registrador[4][0]~q\)) # (!\fd|BankRegister|registrador[4][2]~q\ & (!\fd|BankRegister|registrador[4][0]~q\ & 
-- \fd|BankRegister|registrador[4][3]~q\)))) # (!\fd|BankRegister|registrador[4][1]~q\ & (!\fd|BankRegister|registrador[4][3]~q\ & (\fd|BankRegister|registrador[4][2]~q\ $ (\fd|BankRegister|registrador[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X69_Y32_N10
\convhex4|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[4][1]~q\ & (((\fd|BankRegister|registrador[4][0]~q\ & !\fd|BankRegister|registrador[4][3]~q\)))) # (!\fd|BankRegister|registrador[4][1]~q\ & ((\fd|BankRegister|registrador[4][2]~q\ & 
-- ((!\fd|BankRegister|registrador[4][3]~q\))) # (!\fd|BankRegister|registrador[4][2]~q\ & (\fd|BankRegister|registrador[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X69_Y32_N12
\convhex4|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[4][1]~q\ & (!\fd|BankRegister|registrador[4][3]~q\ & ((\fd|BankRegister|registrador[4][0]~q\) # (!\fd|BankRegister|registrador[4][2]~q\)))) # (!\fd|BankRegister|registrador[4][1]~q\ & 
-- (\fd|BankRegister|registrador[4][0]~q\ & (\fd|BankRegister|registrador[4][2]~q\ $ (!\fd|BankRegister|registrador[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X69_Y32_N22
\convhex4|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex4|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[4][0]~q\ & (!\fd|BankRegister|registrador[4][3]~q\ & (\fd|BankRegister|registrador[4][1]~q\ $ (!\fd|BankRegister|registrador[4][2]~q\)))) # (!\fd|BankRegister|registrador[4][0]~q\ & 
-- (!\fd|BankRegister|registrador[4][1]~q\ & (\fd|BankRegister|registrador[4][2]~q\ $ (!\fd|BankRegister|registrador[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[4][1]~q\,
	datab => \fd|BankRegister|registrador[4][2]~q\,
	datac => \fd|BankRegister|registrador[4][0]~q\,
	datad => \fd|BankRegister|registrador[4][3]~q\,
	combout => \convhex4|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X65_Y34_N24
\convhex5|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[5][3]~q\ & (\fd|BankRegister|registrador[5][0]~q\ & (\fd|BankRegister|registrador[5][2]~q\ $ (\fd|BankRegister|registrador[5][1]~q\)))) # (!\fd|BankRegister|registrador[5][3]~q\ & 
-- (!\fd|BankRegister|registrador[5][1]~q\ & (\fd|BankRegister|registrador[5][0]~q\ $ (\fd|BankRegister|registrador[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X65_Y34_N2
\convhex5|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[5][3]~q\ & ((\fd|BankRegister|registrador[5][0]~q\ & ((\fd|BankRegister|registrador[5][1]~q\))) # (!\fd|BankRegister|registrador[5][0]~q\ & (\fd|BankRegister|registrador[5][2]~q\)))) # 
-- (!\fd|BankRegister|registrador[5][3]~q\ & (\fd|BankRegister|registrador[5][2]~q\ & (\fd|BankRegister|registrador[5][0]~q\ $ (\fd|BankRegister|registrador[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X65_Y34_N20
\convhex5|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[5][3]~q\ & (\fd|BankRegister|registrador[5][2]~q\ & ((\fd|BankRegister|registrador[5][1]~q\) # (!\fd|BankRegister|registrador[5][0]~q\)))) # (!\fd|BankRegister|registrador[5][3]~q\ & 
-- (!\fd|BankRegister|registrador[5][0]~q\ & (!\fd|BankRegister|registrador[5][2]~q\ & \fd|BankRegister|registrador[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X65_Y34_N14
\convhex5|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[5][1]~q\ & ((\fd|BankRegister|registrador[5][0]~q\ & ((\fd|BankRegister|registrador[5][2]~q\))) # (!\fd|BankRegister|registrador[5][0]~q\ & (\fd|BankRegister|registrador[5][3]~q\ & 
-- !\fd|BankRegister|registrador[5][2]~q\)))) # (!\fd|BankRegister|registrador[5][1]~q\ & (!\fd|BankRegister|registrador[5][3]~q\ & (\fd|BankRegister|registrador[5][0]~q\ $ (\fd|BankRegister|registrador[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X65_Y34_N30
\convhex5|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[5][1]~q\ & (\fd|BankRegister|registrador[5][0]~q\ & (!\fd|BankRegister|registrador[5][3]~q\))) # (!\fd|BankRegister|registrador[5][1]~q\ & ((\fd|BankRegister|registrador[5][2]~q\ & 
-- ((!\fd|BankRegister|registrador[5][3]~q\))) # (!\fd|BankRegister|registrador[5][2]~q\ & (\fd|BankRegister|registrador[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X65_Y34_N16
\convhex5|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[5][0]~q\ & (\fd|BankRegister|registrador[5][3]~q\ $ (((\fd|BankRegister|registrador[5][1]~q\) # (!\fd|BankRegister|registrador[5][2]~q\))))) # (!\fd|BankRegister|registrador[5][0]~q\ & 
-- (!\fd|BankRegister|registrador[5][3]~q\ & (!\fd|BankRegister|registrador[5][2]~q\ & \fd|BankRegister|registrador[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X65_Y34_N10
\convhex5|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex5|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[5][0]~q\ & (!\fd|BankRegister|registrador[5][3]~q\ & (\fd|BankRegister|registrador[5][2]~q\ $ (!\fd|BankRegister|registrador[5][1]~q\)))) # (!\fd|BankRegister|registrador[5][0]~q\ & 
-- (!\fd|BankRegister|registrador[5][1]~q\ & (\fd|BankRegister|registrador[5][3]~q\ $ (!\fd|BankRegister|registrador[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[5][0]~q\,
	datab => \fd|BankRegister|registrador[5][3]~q\,
	datac => \fd|BankRegister|registrador[5][2]~q\,
	datad => \fd|BankRegister|registrador[5][1]~q\,
	combout => \convhex5|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X68_Y32_N14
\convhex6|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[6][3]~q\ & (\fd|BankRegister|registrador[6][0]~q\ & (\fd|BankRegister|registrador[6][1]~q\ $ (\fd|BankRegister|registrador[6][2]~q\)))) # (!\fd|BankRegister|registrador[6][3]~q\ & 
-- (!\fd|BankRegister|registrador[6][1]~q\ & (\fd|BankRegister|registrador[6][2]~q\ $ (\fd|BankRegister|registrador[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X68_Y32_N24
\convhex6|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[6][1]~q\ & ((\fd|BankRegister|registrador[6][0]~q\ & (\fd|BankRegister|registrador[6][3]~q\)) # (!\fd|BankRegister|registrador[6][0]~q\ & ((\fd|BankRegister|registrador[6][2]~q\))))) # 
-- (!\fd|BankRegister|registrador[6][1]~q\ & (\fd|BankRegister|registrador[6][2]~q\ & (\fd|BankRegister|registrador[6][3]~q\ $ (\fd|BankRegister|registrador[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X68_Y32_N10
\convhex6|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[6][3]~q\ & (\fd|BankRegister|registrador[6][2]~q\ & ((\fd|BankRegister|registrador[6][1]~q\) # (!\fd|BankRegister|registrador[6][0]~q\)))) # (!\fd|BankRegister|registrador[6][3]~q\ & 
-- (\fd|BankRegister|registrador[6][1]~q\ & (!\fd|BankRegister|registrador[6][2]~q\ & !\fd|BankRegister|registrador[6][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X68_Y32_N28
\convhex6|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[6][1]~q\ & ((\fd|BankRegister|registrador[6][2]~q\ & ((\fd|BankRegister|registrador[6][0]~q\))) # (!\fd|BankRegister|registrador[6][2]~q\ & (\fd|BankRegister|registrador[6][3]~q\ & 
-- !\fd|BankRegister|registrador[6][0]~q\)))) # (!\fd|BankRegister|registrador[6][1]~q\ & (!\fd|BankRegister|registrador[6][3]~q\ & (\fd|BankRegister|registrador[6][2]~q\ $ (\fd|BankRegister|registrador[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X68_Y32_N30
\convhex6|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[6][1]~q\ & (!\fd|BankRegister|registrador[6][3]~q\ & ((\fd|BankRegister|registrador[6][0]~q\)))) # (!\fd|BankRegister|registrador[6][1]~q\ & ((\fd|BankRegister|registrador[6][2]~q\ & 
-- (!\fd|BankRegister|registrador[6][3]~q\)) # (!\fd|BankRegister|registrador[6][2]~q\ & ((\fd|BankRegister|registrador[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X68_Y32_N8
\convhex6|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[6][1]~q\ & (!\fd|BankRegister|registrador[6][3]~q\ & ((\fd|BankRegister|registrador[6][0]~q\) # (!\fd|BankRegister|registrador[6][2]~q\)))) # (!\fd|BankRegister|registrador[6][1]~q\ & 
-- (\fd|BankRegister|registrador[6][0]~q\ & (\fd|BankRegister|registrador[6][3]~q\ $ (!\fd|BankRegister|registrador[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X68_Y32_N26
\convhex6|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex6|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[6][0]~q\ & (!\fd|BankRegister|registrador[6][3]~q\ & (\fd|BankRegister|registrador[6][1]~q\ $ (!\fd|BankRegister|registrador[6][2]~q\)))) # (!\fd|BankRegister|registrador[6][0]~q\ & 
-- (!\fd|BankRegister|registrador[6][1]~q\ & (\fd|BankRegister|registrador[6][3]~q\ $ (!\fd|BankRegister|registrador[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[6][1]~q\,
	datab => \fd|BankRegister|registrador[6][3]~q\,
	datac => \fd|BankRegister|registrador[6][2]~q\,
	datad => \fd|BankRegister|registrador[6][0]~q\,
	combout => \convhex6|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X68_Y34_N2
\convhex7|rascSaida7seg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[0]~0_combout\ = (\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][0]~q\ & (\fd|BankRegister|registrador[7][1]~q\ $ (\fd|BankRegister|registrador[7][2]~q\)))) # (!\fd|BankRegister|registrador[7][3]~q\ & 
-- (!\fd|BankRegister|registrador[7][1]~q\ & (\fd|BankRegister|registrador[7][0]~q\ $ (\fd|BankRegister|registrador[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[0]~0_combout\);

-- Location: LCCOMB_X68_Y34_N12
\convhex7|rascSaida7seg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[1]~1_combout\ = (\fd|BankRegister|registrador[7][3]~q\ & ((\fd|BankRegister|registrador[7][0]~q\ & (\fd|BankRegister|registrador[7][1]~q\)) # (!\fd|BankRegister|registrador[7][0]~q\ & ((\fd|BankRegister|registrador[7][2]~q\))))) # 
-- (!\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][2]~q\ & (\fd|BankRegister|registrador[7][0]~q\ $ (\fd|BankRegister|registrador[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[1]~1_combout\);

-- Location: LCCOMB_X68_Y34_N14
\convhex7|rascSaida7seg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[2]~2_combout\ = (\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][2]~q\ & ((\fd|BankRegister|registrador[7][1]~q\) # (!\fd|BankRegister|registrador[7][0]~q\)))) # (!\fd|BankRegister|registrador[7][3]~q\ & 
-- (!\fd|BankRegister|registrador[7][0]~q\ & (\fd|BankRegister|registrador[7][1]~q\ & !\fd|BankRegister|registrador[7][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[2]~2_combout\);

-- Location: LCCOMB_X68_Y34_N16
\convhex7|rascSaida7seg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[3]~3_combout\ = (\fd|BankRegister|registrador[7][1]~q\ & ((\fd|BankRegister|registrador[7][0]~q\ & ((\fd|BankRegister|registrador[7][2]~q\))) # (!\fd|BankRegister|registrador[7][0]~q\ & (\fd|BankRegister|registrador[7][3]~q\ & 
-- !\fd|BankRegister|registrador[7][2]~q\)))) # (!\fd|BankRegister|registrador[7][1]~q\ & (!\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][0]~q\ $ (\fd|BankRegister|registrador[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[3]~3_combout\);

-- Location: LCCOMB_X68_Y34_N18
\convhex7|rascSaida7seg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[4]~4_combout\ = (\fd|BankRegister|registrador[7][1]~q\ & (!\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][0]~q\))) # (!\fd|BankRegister|registrador[7][1]~q\ & ((\fd|BankRegister|registrador[7][2]~q\ & 
-- (!\fd|BankRegister|registrador[7][3]~q\)) # (!\fd|BankRegister|registrador[7][2]~q\ & ((\fd|BankRegister|registrador[7][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[4]~4_combout\);

-- Location: LCCOMB_X68_Y34_N4
\convhex7|rascSaida7seg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[5]~5_combout\ = (\fd|BankRegister|registrador[7][0]~q\ & (\fd|BankRegister|registrador[7][3]~q\ $ (((\fd|BankRegister|registrador[7][1]~q\) # (!\fd|BankRegister|registrador[7][2]~q\))))) # (!\fd|BankRegister|registrador[7][0]~q\ & 
-- (!\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][1]~q\ & !\fd|BankRegister|registrador[7][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[5]~5_combout\);

-- Location: LCCOMB_X68_Y34_N22
\convhex7|rascSaida7seg[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \convhex7|rascSaida7seg[6]~6_combout\ = (\fd|BankRegister|registrador[7][0]~q\ & (!\fd|BankRegister|registrador[7][3]~q\ & (\fd|BankRegister|registrador[7][1]~q\ $ (!\fd|BankRegister|registrador[7][2]~q\)))) # (!\fd|BankRegister|registrador[7][0]~q\ & 
-- (!\fd|BankRegister|registrador[7][1]~q\ & (\fd|BankRegister|registrador[7][3]~q\ $ (!\fd|BankRegister|registrador[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|BankRegister|registrador[7][3]~q\,
	datab => \fd|BankRegister|registrador[7][0]~q\,
	datac => \fd|BankRegister|registrador[7][1]~q\,
	datad => \fd|BankRegister|registrador[7][2]~q\,
	combout => \convhex7|rascSaida7seg[6]~6_combout\);

-- Location: LCCOMB_X52_Y43_N10
\fd|inLed|output~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~0_combout\ = (\fd|Reg_EX_MEM|DOUT\(34)) # ((\fd|Reg_EX_MEM|DOUT\(36)) # ((\fd|Reg_EX_MEM|DOUT\(33)) # (\fd|Reg_EX_MEM|DOUT\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(34),
	datab => \fd|Reg_EX_MEM|DOUT\(36),
	datac => \fd|Reg_EX_MEM|DOUT\(33),
	datad => \fd|Reg_EX_MEM|DOUT\(35),
	combout => \fd|inLed|output~0_combout\);

-- Location: LCCOMB_X52_Y43_N2
\fd|inLed|output~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~3_combout\ = (\fd|Reg_EX_MEM|DOUT\(21)) # ((\fd|Reg_EX_MEM|DOUT\(24)) # ((\fd|Reg_EX_MEM|DOUT\(22)) # (\fd|Reg_EX_MEM|DOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(21),
	datab => \fd|Reg_EX_MEM|DOUT\(24),
	datac => \fd|Reg_EX_MEM|DOUT\(22),
	datad => \fd|Reg_EX_MEM|DOUT\(23),
	combout => \fd|inLed|output~3_combout\);

-- Location: LCCOMB_X52_Y42_N0
\fd|inLed|output~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~2_combout\ = (\fd|Reg_EX_MEM|DOUT\(26)) # ((\fd|Reg_EX_MEM|DOUT\(25)) # ((\fd|Reg_EX_MEM|DOUT\(28)) # (\fd|Reg_EX_MEM|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(26),
	datab => \fd|Reg_EX_MEM|DOUT\(25),
	datac => \fd|Reg_EX_MEM|DOUT\(28),
	datad => \fd|Reg_EX_MEM|DOUT\(27),
	combout => \fd|inLed|output~2_combout\);

-- Location: LCCOMB_X53_Y44_N30
\fd|inLed|output~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~1_combout\ = (\fd|Reg_EX_MEM|DOUT\(29)) # ((\fd|Reg_EX_MEM|DOUT\(32)) # ((\fd|Reg_EX_MEM|DOUT\(31)) # (\fd|Reg_EX_MEM|DOUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(29),
	datab => \fd|Reg_EX_MEM|DOUT\(32),
	datac => \fd|Reg_EX_MEM|DOUT\(31),
	datad => \fd|Reg_EX_MEM|DOUT\(30),
	combout => \fd|inLed|output~1_combout\);

-- Location: LCCOMB_X52_Y43_N16
\fd|inLed|output~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~4_combout\ = (\fd|inLed|output~0_combout\) # ((\fd|inLed|output~3_combout\) # ((\fd|inLed|output~2_combout\) # (\fd|inLed|output~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|inLed|output~0_combout\,
	datab => \fd|inLed|output~3_combout\,
	datac => \fd|inLed|output~2_combout\,
	datad => \fd|inLed|output~1_combout\,
	combout => \fd|inLed|output~4_combout\);

-- Location: LCCOMB_X56_Y42_N30
\fd|inLed|output~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~7_combout\ = (\fd|Reg_EX_MEM|DOUT\(10)) # ((\fd|Reg_EX_MEM|DOUT\(11)) # ((\fd|Reg_EX_MEM|DOUT\(9)) # (\fd|Reg_EX_MEM|DOUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(10),
	datab => \fd|Reg_EX_MEM|DOUT\(11),
	datac => \fd|Reg_EX_MEM|DOUT\(9),
	datad => \fd|Reg_EX_MEM|DOUT\(12),
	combout => \fd|inLed|output~7_combout\);

-- Location: LCCOMB_X56_Y42_N0
\fd|inLed|output~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~8_combout\ = (\fd|Reg_EX_MEM|DOUT\(6)) # ((\fd|Reg_EX_MEM|DOUT\(8)) # ((\fd|Reg_EX_MEM|DOUT\(5)) # (\fd|Reg_EX_MEM|DOUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(6),
	datab => \fd|Reg_EX_MEM|DOUT\(8),
	datac => \fd|Reg_EX_MEM|DOUT\(5),
	datad => \fd|Reg_EX_MEM|DOUT\(7),
	combout => \fd|inLed|output~8_combout\);

-- Location: LCCOMB_X50_Y42_N14
\fd|inLed|output~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~5_combout\ = (\fd|Reg_EX_MEM|DOUT\(20)) # ((\fd|Reg_EX_MEM|DOUT\(18)) # ((\fd|Reg_EX_MEM|DOUT\(17)) # (\fd|Reg_EX_MEM|DOUT\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(20),
	datab => \fd|Reg_EX_MEM|DOUT\(18),
	datac => \fd|Reg_EX_MEM|DOUT\(17),
	datad => \fd|Reg_EX_MEM|DOUT\(19),
	combout => \fd|inLed|output~5_combout\);

-- Location: LCCOMB_X56_Y42_N24
\fd|inLed|output~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~6_combout\ = (\fd|Reg_EX_MEM|DOUT\(15)) # ((\fd|Reg_EX_MEM|DOUT\(14)) # ((\fd|Reg_EX_MEM|DOUT\(13)) # (\fd|Reg_EX_MEM|DOUT\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(15),
	datab => \fd|Reg_EX_MEM|DOUT\(14),
	datac => \fd|Reg_EX_MEM|DOUT\(13),
	datad => \fd|Reg_EX_MEM|DOUT\(16),
	combout => \fd|inLed|output~6_combout\);

-- Location: LCCOMB_X56_Y42_N10
\fd|inLed|output~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|inLed|output~9_combout\ = (\fd|inLed|output~7_combout\) # ((\fd|inLed|output~8_combout\) # ((\fd|inLed|output~5_combout\) # (\fd|inLed|output~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|inLed|output~7_combout\,
	datab => \fd|inLed|output~8_combout\,
	datac => \fd|inLed|output~5_combout\,
	datad => \fd|inLed|output~6_combout\,
	combout => \fd|inLed|output~9_combout\);

-- Location: LCCOMB_X52_Y43_N6
\fd|Led_Reg|DOUT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fd|Led_Reg|DOUT[0]~0_combout\ = (\fd|Reg_EX_MEM|DOUT\(46) & ((\fd|inLed|output~4_combout\) # ((\fd|inLed|output~9_combout\)))) # (!\fd|Reg_EX_MEM|DOUT\(46) & (((\fd|Led_Reg|DOUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fd|Reg_EX_MEM|DOUT\(46),
	datab => \fd|inLed|output~4_combout\,
	datac => \fd|Led_Reg|DOUT\(0),
	datad => \fd|inLed|output~9_combout\,
	combout => \fd|Led_Reg|DOUT[0]~0_combout\);

-- Location: FF_X52_Y43_N7
\fd|Led_Reg|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorSub|saida~clkctrl_outclk\,
	d => \fd|Led_Reg|DOUT[0]~0_combout\,
	clrn => \detectorSub2|ALT_INV_saida~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fd|Led_Reg|DOUT\(0));

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;
END structure;


