# Thu Aug 29 22:09:24 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: THINK

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\GitHub\Rattlesnake\build\par\Microchip\creative\designer\creative\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\GitHub\Rattlesnake\build\par\Microchip\creative\synthesis\creative_scck.rpt 
Printing clock  summary report in "C:\GitHub\Rattlesnake\build\par\Microchip\creative\synthesis\creative_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=31  set on top level netlist creative

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 153MB)



Clock Summary
******************

          Start                         Requested     Requested     Clock                       Clock                Clock
Level     Clock                         Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       osc_in                        50.0 MHz      20.000        declared                    default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0     120.0 MHz     8.333         generated (from osc_in)     default_clkgroup     3171 
                                                                                                                          
0 -       System                        100.0 MHz     10.000        system                      system_clkgroup      0    
==========================================================================================================================



Clock Load Summary
***********************

                            Clock     Source                                    Clock Pin                                                                                                                                             Non-clock Pin     Non-clock Pin                            
Clock                       Load      Pin                                       Seq Example                                                                                                                                           Seq Example       Comb Example                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osc_in                      0         osc_in(port)                              -                                                                                                                                                     -                 FCCC_C0_0.FCCC_C0_0.CLK0_PAD_INST.I(IBUF)
FCCC_C0_0/FCCC_C0_0/GL0     3171      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)     Rattlesnake_0.PulseRain_Rattlesnake_MCU_i\.PulseRain_Rattlesnake_core_i\.Rattlesnake_execution_unit_i\.genblk1\.mul_div_32_i\.WideMult_0_0.CLK[1]     -                 Rattlesnake_0.clk_RNIQRC3.I(BUFG)        
                                                                                                                                                                                                                                                                                                 
System                      0         -                                         -                                                                                                                                                     -                 -                                        
=================================================================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\GitHub\Rattlesnake\build\par\Microchip\creative\synthesis\creative.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 67MB peak: 154MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Aug 29 22:09:26 2019

###########################################################]
