/*Device: MKV10Z7
 Version: 1.6
 Description: MKV10Z7 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(FTFA_MemMap, FSEC)", OFFSET(FTFA_MemMap,FSEC), 2},
	{"OFFSET(FTFA_MemMap, FSTAT)", OFFSET(FTFA_MemMap,FSTAT), 0},
	{"OFFSET(FTFA_MemMap, FCNFG)", OFFSET(FTFA_MemMap,FCNFG), 1},
	{"OFFSET(FTFA_MemMap, FOPT)", OFFSET(FTFA_MemMap,FOPT), 3},
	{"OFFSET(FTFA_MemMap, FCCOB3)", OFFSET(FTFA_MemMap,FCCOB3), 4},
	{"OFFSET(FTFA_MemMap, FCCOB2)", OFFSET(FTFA_MemMap,FCCOB2), 5},
	{"OFFSET(FTFA_MemMap, FCCOB1)", OFFSET(FTFA_MemMap,FCCOB1), 6},
	{"OFFSET(FTFA_MemMap, FCCOB0)", OFFSET(FTFA_MemMap,FCCOB0), 7},
	{"OFFSET(FTFA_MemMap, FCCOB7)", OFFSET(FTFA_MemMap,FCCOB7), 8},
	{"OFFSET(FTFA_MemMap, FCCOB6)", OFFSET(FTFA_MemMap,FCCOB6), 9},
	{"OFFSET(FTFA_MemMap, FCCOB5)", OFFSET(FTFA_MemMap,FCCOB5), 10},
	{"OFFSET(FTFA_MemMap, FCCOB4)", OFFSET(FTFA_MemMap,FCCOB4), 11},
	{"OFFSET(FTFA_MemMap, FCCOBB)", OFFSET(FTFA_MemMap,FCCOBB), 12},
	{"OFFSET(FTFA_MemMap, FCCOBA)", OFFSET(FTFA_MemMap,FCCOBA), 13},
	{"OFFSET(FTFA_MemMap, FCCOB9)", OFFSET(FTFA_MemMap,FCCOB9), 14},
	{"OFFSET(FTFA_MemMap, FCCOB8)", OFFSET(FTFA_MemMap,FCCOB8), 15},
	{"OFFSET(FTFA_MemMap, FPROT3)", OFFSET(FTFA_MemMap,FPROT3), 16},
	{"OFFSET(FTFA_MemMap, FPROT2)", OFFSET(FTFA_MemMap,FPROT2), 17},
	{"OFFSET(FTFA_MemMap, FPROT1)", OFFSET(FTFA_MemMap,FPROT1), 18},
	{"OFFSET(FTFA_MemMap, FPROT0)", OFFSET(FTFA_MemMap,FPROT0), 19},
	{"sizeof(FTFA_MemMap)", sizeof(struct FTFA_MemMap), 20},
	{"OFFSET(PDB_MemMap, SC)", OFFSET(PDB_MemMap,SC), 0},
	{"OFFSET(PDB_MemMap, MOD)", OFFSET(PDB_MemMap,MOD), 4},
	{"OFFSET(PDB_MemMap, CNT)", OFFSET(PDB_MemMap,CNT), 8},
	{"OFFSET(PDB_MemMap, IDLY)", OFFSET(PDB_MemMap,IDLY), 12},
	{"OFFSET(PDB_MemMap, POEN)", OFFSET(PDB_MemMap,POEN), 400},
	{"OFFSET(PDB_MemMap, PODLY)", OFFSET(PDB_MemMap,PODLY[0]), 404},
	{"OFFSET(PDB_MemMap, DACINTC)", OFFSET(PDB_MemMap,DACINTC), 336},
	{"OFFSET(PDB_MemMap, DACINT)", OFFSET(PDB_MemMap,DACINT), 340},
	{"sizeof(PDB_MemMap)", sizeof(struct PDB_MemMap), 412},
	{"OFFSET(CRC_MemMap, DATA)", OFFSET(CRC_MemMap,DATA), 0},
	{"OFFSET(CRC_MemMap, GPOLY)", OFFSET(CRC_MemMap,GPOLY), 4},
	{"OFFSET(CRC_MemMap, CTRL)", OFFSET(CRC_MemMap,CTRL), 8},
	{"sizeof(CRC_MemMap)", sizeof(struct CRC_MemMap), 12},
	{"OFFSET(LPTMR_MemMap, PSR)", OFFSET(LPTMR_MemMap,PSR), 4},
	{"OFFSET(LPTMR_MemMap, CMR)", OFFSET(LPTMR_MemMap,CMR), 8},
	{"OFFSET(LPTMR_MemMap, CNR)", OFFSET(LPTMR_MemMap,CNR), 12},
	{"sizeof(LPTMR_MemMap)", sizeof(struct LPTMR_MemMap), 16},
	{"OFFSET(OSC_MemMap, CR)", OFFSET(OSC_MemMap,CR), 0},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(LLWU_MemMap, PE1)", OFFSET(LLWU_MemMap,PE1), 0},
	{"OFFSET(LLWU_MemMap, PE2)", OFFSET(LLWU_MemMap,PE2), 1},
	{"OFFSET(LLWU_MemMap, PE3)", OFFSET(LLWU_MemMap,PE3), 2},
	{"OFFSET(LLWU_MemMap, PE4)", OFFSET(LLWU_MemMap,PE4), 3},
	{"OFFSET(LLWU_MemMap, ME)", OFFSET(LLWU_MemMap,ME), 4},
	{"OFFSET(LLWU_MemMap, F1)", OFFSET(LLWU_MemMap,F1), 5},
	{"OFFSET(LLWU_MemMap, F2)", OFFSET(LLWU_MemMap,F2), 6},
	{"OFFSET(LLWU_MemMap, F3)", OFFSET(LLWU_MemMap,F3), 7},
	{"OFFSET(LLWU_MemMap, FILT1)", OFFSET(LLWU_MemMap,FILT1), 8},
	{"OFFSET(LLWU_MemMap, FILT2)", OFFSET(LLWU_MemMap,FILT2), 9},
	{"sizeof(LLWU_MemMap)", sizeof(struct LLWU_MemMap), 10},
	{"OFFSET(PMC_MemMap, LVDSC1)", OFFSET(PMC_MemMap,LVDSC1), 0},
	{"OFFSET(PMC_MemMap, LVDSC2)", OFFSET(PMC_MemMap,LVDSC2), 1},
	{"OFFSET(PMC_MemMap, REGSC)", OFFSET(PMC_MemMap,REGSC), 2},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 3},
	{"OFFSET(SMC_MemMap, PMPROT)", OFFSET(SMC_MemMap,PMPROT), 0},
	{"OFFSET(SMC_MemMap, PMCTRL)", OFFSET(SMC_MemMap,PMCTRL), 1},
	{"OFFSET(SMC_MemMap, STOPCTRL)", OFFSET(SMC_MemMap,STOPCTRL), 2},
	{"OFFSET(SMC_MemMap, PMSTAT)", OFFSET(SMC_MemMap,PMSTAT), 3},
	{"sizeof(SMC_MemMap)", sizeof(struct SMC_MemMap), 4},
	{"OFFSET(MTB_MemMap, POSITION)", OFFSET(MTB_MemMap,POSITION), 0},
	{"OFFSET(MTB_MemMap, MASTER)", OFFSET(MTB_MemMap,MASTER), 4},
	{"OFFSET(MTB_MemMap, FLOW)", OFFSET(MTB_MemMap,FLOW), 8},
	{"OFFSET(MTB_MemMap, BASE)", OFFSET(MTB_MemMap,BASE), 12},
	{"OFFSET(MTB_MemMap, MODECTRL)", OFFSET(MTB_MemMap,MODECTRL), 3840},
	{"OFFSET(MTB_MemMap, TAGSET)", OFFSET(MTB_MemMap,TAGSET), 4000},
	{"OFFSET(MTB_MemMap, TAGCLEAR)", OFFSET(MTB_MemMap,TAGCLEAR), 4004},
	{"OFFSET(MTB_MemMap, LOCKACCESS)", OFFSET(MTB_MemMap,LOCKACCESS), 4016},
	{"OFFSET(MTB_MemMap, LOCKSTAT)", OFFSET(MTB_MemMap,LOCKSTAT), 4020},
	{"OFFSET(MTB_MemMap, AUTHSTAT)", OFFSET(MTB_MemMap,AUTHSTAT), 4024},
	{"OFFSET(MTB_MemMap, DEVICEARCH)", OFFSET(MTB_MemMap,DEVICEARCH), 4028},
	{"OFFSET(MTB_MemMap, DEVICECFG)", OFFSET(MTB_MemMap,DEVICECFG), 4040},
	{"OFFSET(MTB_MemMap, DEVICETYPID)", OFFSET(MTB_MemMap,DEVICETYPID), 4044},
	{"OFFSET(MTB_MemMap, PERIPHID)", OFFSET(MTB_MemMap,PERIPHID[0]), 4048},
	{"OFFSET(MTB_MemMap, COMPID)", OFFSET(MTB_MemMap,COMPID[0]), 4080},
	{"sizeof(MTB_MemMap)", sizeof(struct MTB_MemMap), 4096},
	{"OFFSET(MTBDWT_MemMap, TBCTRL)", OFFSET(MTBDWT_MemMap,TBCTRL), 512},
	{"sizeof(MTBDWT_MemMap)", sizeof(struct MTBDWT_MemMap), 4096},
	{"OFFSET(ROM_MemMap, PERIPHID4)", OFFSET(ROM_MemMap,PERIPHID4), 4048},
	{"OFFSET(ROM_MemMap, PERIPHID5)", OFFSET(ROM_MemMap,PERIPHID5), 4052},
	{"OFFSET(ROM_MemMap, PERIPHID6)", OFFSET(ROM_MemMap,PERIPHID6), 4056},
	{"OFFSET(ROM_MemMap, PERIPHID7)", OFFSET(ROM_MemMap,PERIPHID7), 4060},
	{"OFFSET(ROM_MemMap, PERIPHID0)", OFFSET(ROM_MemMap,PERIPHID0), 4064},
	{"OFFSET(ROM_MemMap, PERIPHID1)", OFFSET(ROM_MemMap,PERIPHID1), 4068},
	{"OFFSET(ROM_MemMap, PERIPHID2)", OFFSET(ROM_MemMap,PERIPHID2), 4072},
	{"OFFSET(ROM_MemMap, PERIPHID3)", OFFSET(ROM_MemMap,PERIPHID3), 4076},
	{"OFFSET(ROM_MemMap, ENTRY)", OFFSET(ROM_MemMap,ENTRY[0]), 0},
	{"OFFSET(ROM_MemMap, TABLEMARK)", OFFSET(ROM_MemMap,TABLEMARK), 12},
	{"OFFSET(ROM_MemMap, SYSACCESS)", OFFSET(ROM_MemMap,SYSACCESS), 4044},
	{"sizeof(ROM_MemMap)", sizeof(struct ROM_MemMap), 4096},
	{"OFFSET(I2C_MemMap, A1)", OFFSET(I2C_MemMap,A1), 0},
	{"OFFSET(I2C_MemMap, F)", OFFSET(I2C_MemMap,F), 1},
	{"OFFSET(I2C_MemMap, D)", OFFSET(I2C_MemMap,D), 4},
	{"OFFSET(I2C_MemMap, C2)", OFFSET(I2C_MemMap,C2), 5},
	{"OFFSET(I2C_MemMap, FLT)", OFFSET(I2C_MemMap,FLT), 6},
	{"OFFSET(I2C_MemMap, RA)", OFFSET(I2C_MemMap,RA), 7},
	{"OFFSET(I2C_MemMap, SMB)", OFFSET(I2C_MemMap,SMB), 8},
	{"OFFSET(I2C_MemMap, A2)", OFFSET(I2C_MemMap,A2), 9},
	{"OFFSET(I2C_MemMap, SLTH)", OFFSET(I2C_MemMap,SLTH), 10},
	{"OFFSET(I2C_MemMap, SLTL)", OFFSET(I2C_MemMap,SLTL), 11},
	{"sizeof(I2C_MemMap)", sizeof(struct I2C_MemMap), 12},
	{"OFFSET(MCM_MemMap, PLASC)", OFFSET(MCM_MemMap,PLASC), 8},
	{"OFFSET(MCM_MemMap, PLAMC)", OFFSET(MCM_MemMap,PLAMC), 10},
	{"OFFSET(MCM_MemMap, PLACR)", OFFSET(MCM_MemMap,PLACR), 12},
	{"OFFSET(MCM_MemMap, CPO)", OFFSET(MCM_MemMap,CPO), 64},
	{"sizeof(MCM_MemMap)", sizeof(struct MCM_MemMap), 68},
	{"OFFSET(NV_MemMap, BACKKEY3)", OFFSET(NV_MemMap,BACKKEY3), 0},
	{"OFFSET(NV_MemMap, BACKKEY2)", OFFSET(NV_MemMap,BACKKEY2), 1},
	{"OFFSET(NV_MemMap, BACKKEY1)", OFFSET(NV_MemMap,BACKKEY1), 2},
	{"OFFSET(NV_MemMap, BACKKEY0)", OFFSET(NV_MemMap,BACKKEY0), 3},
	{"OFFSET(NV_MemMap, BACKKEY7)", OFFSET(NV_MemMap,BACKKEY7), 4},
	{"OFFSET(NV_MemMap, BACKKEY6)", OFFSET(NV_MemMap,BACKKEY6), 5},
	{"OFFSET(NV_MemMap, BACKKEY5)", OFFSET(NV_MemMap,BACKKEY5), 6},
	{"OFFSET(NV_MemMap, BACKKEY4)", OFFSET(NV_MemMap,BACKKEY4), 7},
	{"sizeof(NV_MemMap)", sizeof(struct NV_MemMap), 14},
	{"OFFSET(GPIO_MemMap, PDOR)", OFFSET(GPIO_MemMap,PDOR), 0},
	{"OFFSET(GPIO_MemMap, PSOR)", OFFSET(GPIO_MemMap,PSOR), 4},
	{"OFFSET(GPIO_MemMap, PCOR)", OFFSET(GPIO_MemMap,PCOR), 8},
	{"OFFSET(GPIO_MemMap, PTOR)", OFFSET(GPIO_MemMap,PTOR), 12},
	{"OFFSET(GPIO_MemMap, PDIR)", OFFSET(GPIO_MemMap,PDIR), 16},
	{"OFFSET(GPIO_MemMap, PDDR)", OFFSET(GPIO_MemMap,PDDR), 20},
	{"sizeof(GPIO_MemMap)", sizeof(struct GPIO_MemMap), 24},
	{"OFFSET(PORT_MemMap, PCR)", OFFSET(PORT_MemMap,PCR[0]), 0},
	{"OFFSET(PORT_MemMap, GPCLR)", OFFSET(PORT_MemMap,GPCLR), 128},
	{"OFFSET(PORT_MemMap, GPCHR)", OFFSET(PORT_MemMap,GPCHR), 132},
	{"OFFSET(PORT_MemMap, ISFR)", OFFSET(PORT_MemMap,ISFR), 160},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 164},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, C3)", OFFSET(UART_MemMap,C3), 6},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"OFFSET(UART_MemMap, MA1)", OFFSET(UART_MemMap,MA1), 8},
	{"OFFSET(UART_MemMap, MA2)", OFFSET(UART_MemMap,MA2), 9},
	{"OFFSET(UART_MemMap, C4)", OFFSET(UART_MemMap,C4), 10},
	{"OFFSET(UART_MemMap, C5)", OFFSET(UART_MemMap,C5), 11},
	{"OFFSET(UART_MemMap, ED)", OFFSET(UART_MemMap,ED), 12},
	{"OFFSET(UART_MemMap, MODEM)", OFFSET(UART_MemMap,MODEM), 13},
	{"OFFSET(UART_MemMap, PFIFO)", OFFSET(UART_MemMap,PFIFO), 16},
	{"OFFSET(UART_MemMap, CFIFO)", OFFSET(UART_MemMap,CFIFO), 17},
	{"OFFSET(UART_MemMap, SFIFO)", OFFSET(UART_MemMap,SFIFO), 18},
	{"OFFSET(UART_MemMap, TWFIFO)", OFFSET(UART_MemMap,TWFIFO), 19},
	{"OFFSET(UART_MemMap, TCFIFO)", OFFSET(UART_MemMap,TCFIFO), 20},
	{"OFFSET(UART_MemMap, RWFIFO)", OFFSET(UART_MemMap,RWFIFO), 21},
	{"OFFSET(UART_MemMap, RCFIFO)", OFFSET(UART_MemMap,RCFIFO), 22},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 23}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"FTFA_FSEC_SEC_MASK", FTFA_FSEC_SEC_MASK, MASK(0,2)},
	{"FTFA_FSEC_SEC_SHIFT", FTFA_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTFA_FSEC_SEC_VALUE", FTFA_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTFA_FSEC_KEYEN_MASK", FTFA_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTFA_FSEC_KEYEN_SHIFT", FTFA_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_KEYEN_VALUE", FTFA_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTFA_FSTAT_FPVIOL_MASK", FTFA_FSTAT_FPVIOL_MASK, MASK(4,1)},
	{"FTFA_FSTAT_FPVIOL_SHIFT", FTFA_FSTAT_FPVIOL_SHIFT, SHIFT(4)},
	{"FTFA_FSTAT_ACCERR_MASK", FTFA_FSTAT_ACCERR_MASK, MASK(5,1)},
	{"FTFA_FSTAT_ACCERR_SHIFT", FTFA_FSTAT_ACCERR_SHIFT, SHIFT(5)},
	{"FTFA_FSTAT_CCIF_MASK", FTFA_FSTAT_CCIF_MASK, MASK(7,1)},
	{"FTFA_FSTAT_CCIF_SHIFT", FTFA_FSTAT_CCIF_SHIFT, SHIFT(7)},
	{"FTFA_FCNFG_CCIE_MASK", FTFA_FCNFG_CCIE_MASK, MASK(7,1)},
	{"FTFA_FCNFG_CCIE_SHIFT", FTFA_FCNFG_CCIE_SHIFT, SHIFT(7)},
	{"FTFA_FSEC_FSLACC_MASK", FTFA_FSEC_FSLACC_MASK, MASK(2,2)},
	{"FTFA_FSEC_FSLACC_SHIFT", FTFA_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"FTFA_FSEC_FSLACC_VALUE", FTFA_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"FTFA_FSTAT_MGSTAT0_MASK", FTFA_FSTAT_MGSTAT0_MASK, MASK(0,1)},
	{"FTFA_FSTAT_MGSTAT0_SHIFT", FTFA_FSTAT_MGSTAT0_SHIFT, SHIFT(0)},
	{"FTFA_FSTAT_RDCOLERR_MASK", FTFA_FSTAT_RDCOLERR_MASK, MASK(6,1)},
	{"FTFA_FSTAT_RDCOLERR_SHIFT", FTFA_FSTAT_RDCOLERR_SHIFT, SHIFT(6)},
	{"FTFA_FCNFG_ERSSUSP_MASK", FTFA_FCNFG_ERSSUSP_MASK, MASK(4,1)},
	{"FTFA_FCNFG_ERSSUSP_SHIFT", FTFA_FCNFG_ERSSUSP_SHIFT, SHIFT(4)},
	{"FTFA_FCNFG_ERSAREQ_MASK", FTFA_FCNFG_ERSAREQ_MASK, MASK(5,1)},
	{"FTFA_FCNFG_ERSAREQ_SHIFT", FTFA_FCNFG_ERSAREQ_SHIFT, SHIFT(5)},
	{"FTFA_FCNFG_RDCOLLIE_MASK", FTFA_FCNFG_RDCOLLIE_MASK, MASK(6,1)},
	{"FTFA_FCNFG_RDCOLLIE_SHIFT", FTFA_FCNFG_RDCOLLIE_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_MEEN_MASK", FTFA_FSEC_MEEN_MASK, MASK(4,2)},
	{"FTFA_FSEC_MEEN_SHIFT", FTFA_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"FTFA_FSEC_MEEN_VALUE", FTFA_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"FTFA_FOPT_OPT_MASK", FTFA_FOPT_OPT_MASK, MASK(0,8)},
	{"FTFA_FOPT_OPT_SHIFT", FTFA_FOPT_OPT_SHIFT, SHIFT(0)},
	{"FTFA_FOPT_OPT_VALUE", FTFA_FOPT_OPT(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB3_CCOBn_MASK", FTFA_FCCOB3_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB3_CCOBn_SHIFT", FTFA_FCCOB3_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB3_CCOBn_VALUE", FTFA_FCCOB3_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB2_CCOBn_MASK", FTFA_FCCOB2_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB2_CCOBn_SHIFT", FTFA_FCCOB2_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB2_CCOBn_VALUE", FTFA_FCCOB2_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB1_CCOBn_MASK", FTFA_FCCOB1_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB1_CCOBn_SHIFT", FTFA_FCCOB1_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB1_CCOBn_VALUE", FTFA_FCCOB1_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB0_CCOBn_MASK", FTFA_FCCOB0_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB0_CCOBn_SHIFT", FTFA_FCCOB0_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB0_CCOBn_VALUE", FTFA_FCCOB0_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB7_CCOBn_MASK", FTFA_FCCOB7_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB7_CCOBn_SHIFT", FTFA_FCCOB7_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB7_CCOBn_VALUE", FTFA_FCCOB7_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB6_CCOBn_MASK", FTFA_FCCOB6_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB6_CCOBn_SHIFT", FTFA_FCCOB6_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB6_CCOBn_VALUE", FTFA_FCCOB6_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB5_CCOBn_MASK", FTFA_FCCOB5_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB5_CCOBn_SHIFT", FTFA_FCCOB5_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB5_CCOBn_VALUE", FTFA_FCCOB5_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB4_CCOBn_MASK", FTFA_FCCOB4_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB4_CCOBn_SHIFT", FTFA_FCCOB4_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB4_CCOBn_VALUE", FTFA_FCCOB4_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBB_CCOBn_MASK", FTFA_FCCOBB_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBB_CCOBn_SHIFT", FTFA_FCCOBB_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBB_CCOBn_VALUE", FTFA_FCCOBB_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBA_CCOBn_MASK", FTFA_FCCOBA_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBA_CCOBn_SHIFT", FTFA_FCCOBA_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBA_CCOBn_VALUE", FTFA_FCCOBA_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB9_CCOBn_MASK", FTFA_FCCOB9_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB9_CCOBn_SHIFT", FTFA_FCCOB9_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB9_CCOBn_VALUE", FTFA_FCCOB9_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB8_CCOBn_MASK", FTFA_FCCOB8_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB8_CCOBn_SHIFT", FTFA_FCCOB8_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB8_CCOBn_VALUE", FTFA_FCCOB8_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT3_PROT_MASK", FTFA_FPROT3_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT3_PROT_SHIFT", FTFA_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT3_PROT_VALUE", FTFA_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT2_PROT_MASK", FTFA_FPROT2_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT2_PROT_SHIFT", FTFA_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT2_PROT_VALUE", FTFA_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT1_PROT_MASK", FTFA_FPROT1_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT1_PROT_SHIFT", FTFA_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT1_PROT_VALUE", FTFA_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT0_PROT_MASK", FTFA_FPROT0_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT0_PROT_SHIFT", FTFA_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT0_PROT_VALUE", FTFA_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"PDB_SC_LDOK_MASK", PDB_SC_LDOK_MASK, MASK(0,1)},
	{"PDB_SC_LDOK_SHIFT", PDB_SC_LDOK_SHIFT, SHIFT(0)},
	{"PDB_SC_CONT_MASK", PDB_SC_CONT_MASK, MASK(1,1)},
	{"PDB_SC_CONT_SHIFT", PDB_SC_CONT_SHIFT, SHIFT(1)},
	{"PDB_SC_MULT_MASK", PDB_SC_MULT_MASK, MASK(2,2)},
	{"PDB_SC_MULT_SHIFT", PDB_SC_MULT_SHIFT, SHIFT(2)},
	{"PDB_SC_MULT_VALUE", PDB_SC_MULT(1), SHIFT_VALUE(2)},
	{"PDB_SC_PDBIE_MASK", PDB_SC_PDBIE_MASK, MASK(5,1)},
	{"PDB_SC_PDBIE_SHIFT", PDB_SC_PDBIE_SHIFT, SHIFT(5)},
	{"PDB_SC_PDBIF_MASK", PDB_SC_PDBIF_MASK, MASK(6,1)},
	{"PDB_SC_PDBIF_SHIFT", PDB_SC_PDBIF_SHIFT, SHIFT(6)},
	{"PDB_SC_PDBEN_MASK", PDB_SC_PDBEN_MASK, MASK(7,1)},
	{"PDB_SC_PDBEN_SHIFT", PDB_SC_PDBEN_SHIFT, SHIFT(7)},
	{"PDB_SC_TRGSEL_MASK", PDB_SC_TRGSEL_MASK, MASK(8,4)},
	{"PDB_SC_TRGSEL_SHIFT", PDB_SC_TRGSEL_SHIFT, SHIFT(8)},
	{"PDB_SC_TRGSEL_VALUE", PDB_SC_TRGSEL(1), SHIFT_VALUE(8)},
	{"PDB_SC_PRESCALER_MASK", PDB_SC_PRESCALER_MASK, MASK(12,3)},
	{"PDB_SC_PRESCALER_SHIFT", PDB_SC_PRESCALER_SHIFT, SHIFT(12)},
	{"PDB_SC_PRESCALER_VALUE", PDB_SC_PRESCALER(1), SHIFT_VALUE(12)},
	{"PDB_SC_DMAEN_MASK", PDB_SC_DMAEN_MASK, MASK(15,1)},
	{"PDB_SC_DMAEN_SHIFT", PDB_SC_DMAEN_SHIFT, SHIFT(15)},
	{"PDB_SC_SWTRIG_MASK", PDB_SC_SWTRIG_MASK, MASK(16,1)},
	{"PDB_SC_SWTRIG_SHIFT", PDB_SC_SWTRIG_SHIFT, SHIFT(16)},
	{"PDB_SC_PDBEIE_MASK", PDB_SC_PDBEIE_MASK, MASK(17,1)},
	{"PDB_SC_PDBEIE_SHIFT", PDB_SC_PDBEIE_SHIFT, SHIFT(17)},
	{"PDB_SC_LDMOD_MASK", PDB_SC_LDMOD_MASK, MASK(18,2)},
	{"PDB_SC_LDMOD_SHIFT", PDB_SC_LDMOD_SHIFT, SHIFT(18)},
	{"PDB_SC_LDMOD_VALUE", PDB_SC_LDMOD(1), SHIFT_VALUE(18)},
	{"PDB_MOD_MOD_MASK", PDB_MOD_MOD_MASK, MASK(0,16)},
	{"PDB_MOD_MOD_SHIFT", PDB_MOD_MOD_SHIFT, SHIFT(0)},
	{"PDB_MOD_MOD_VALUE", PDB_MOD_MOD(1), SHIFT_VALUE(0)},
	{"PDB_CNT_CNT_MASK", PDB_CNT_CNT_MASK, MASK(0,16)},
	{"PDB_CNT_CNT_SHIFT", PDB_CNT_CNT_SHIFT, SHIFT(0)},
	{"PDB_CNT_CNT_VALUE", PDB_CNT_CNT(1), SHIFT_VALUE(0)},
	{"PDB_IDLY_IDLY_MASK", PDB_IDLY_IDLY_MASK, MASK(0,16)},
	{"PDB_IDLY_IDLY_SHIFT", PDB_IDLY_IDLY_SHIFT, SHIFT(0)},
	{"PDB_IDLY_IDLY_VALUE", PDB_IDLY_IDLY(1), SHIFT_VALUE(0)},
	{"PDB_C1_EN_MASK", PDB_C1_EN_MASK, MASK(0,8)},
	{"PDB_C1_EN_SHIFT", PDB_C1_EN_SHIFT, SHIFT(0)},
	{"PDB_C1_EN_VALUE", PDB_C1_EN(1), SHIFT_VALUE(0)},
	{"PDB_C1_TOS_MASK", PDB_C1_TOS_MASK, MASK(8,8)},
	{"PDB_C1_TOS_SHIFT", PDB_C1_TOS_SHIFT, SHIFT(8)},
	{"PDB_C1_TOS_VALUE", PDB_C1_TOS(1), SHIFT_VALUE(8)},
	{"PDB_C1_BB_MASK", PDB_C1_BB_MASK, MASK(16,8)},
	{"PDB_C1_BB_SHIFT", PDB_C1_BB_SHIFT, SHIFT(16)},
	{"PDB_C1_BB_VALUE", PDB_C1_BB(1), SHIFT_VALUE(16)},
	{"PDB_S_ERR_MASK", PDB_S_ERR_MASK, MASK(0,8)},
	{"PDB_S_ERR_SHIFT", PDB_S_ERR_SHIFT, SHIFT(0)},
	{"PDB_S_ERR_VALUE", PDB_S_ERR(1), SHIFT_VALUE(0)},
	{"PDB_S_CF_MASK", PDB_S_CF_MASK, MASK(16,8)},
	{"PDB_S_CF_SHIFT", PDB_S_CF_SHIFT, SHIFT(16)},
	{"PDB_S_CF_VALUE", PDB_S_CF(1), SHIFT_VALUE(16)},
	{"PDB_DLY_DLY_MASK", PDB_DLY_DLY_MASK, MASK(0,16)},
	{"PDB_DLY_DLY_SHIFT", PDB_DLY_DLY_SHIFT, SHIFT(0)},
	{"PDB_DLY_DLY_VALUE", PDB_DLY_DLY(1), SHIFT_VALUE(0)},
	{"PDB_POEN_POEN_MASK", PDB_POEN_POEN_MASK, MASK(0,8)},
	{"PDB_POEN_POEN_SHIFT", PDB_POEN_POEN_SHIFT, SHIFT(0)},
	{"PDB_POEN_POEN_VALUE", PDB_POEN_POEN(1), SHIFT_VALUE(0)},
	{"PDB_PODLY_DLY2_MASK", PDB_PODLY_DLY2_MASK, MASK(0,16)},
	{"PDB_PODLY_DLY2_SHIFT", PDB_PODLY_DLY2_SHIFT, SHIFT(0)},
	{"PDB_PODLY_DLY2_VALUE", PDB_PODLY_DLY2(1), SHIFT_VALUE(0)},
	{"PDB_PODLY_DLY1_MASK", PDB_PODLY_DLY1_MASK, MASK(16,16)},
	{"PDB_PODLY_DLY1_SHIFT", PDB_PODLY_DLY1_SHIFT, SHIFT(16)},
	{"PDB_PODLY_DLY1_VALUE", PDB_PODLY_DLY1(1), SHIFT_VALUE(16)},
	{"PDB_DACINTC_TOE_MASK", PDB_DACINTC_TOE_MASK, MASK(0,1)},
	{"PDB_DACINTC_TOE_SHIFT", PDB_DACINTC_TOE_SHIFT, SHIFT(0)},
	{"PDB_DACINTC_EXT_MASK", PDB_DACINTC_EXT_MASK, MASK(1,1)},
	{"PDB_DACINTC_EXT_SHIFT", PDB_DACINTC_EXT_SHIFT, SHIFT(1)},
	{"PDB_DACINT_INT_MASK", PDB_DACINT_INT_MASK, MASK(0,16)},
	{"PDB_DACINT_INT_SHIFT", PDB_DACINT_INT_SHIFT, SHIFT(0)},
	{"PDB_DACINT_INT_VALUE", PDB_DACINT_INT(1), SHIFT_VALUE(0)},
	{"CRC_DATALL_DATALL_MASK", CRC_DATALL_DATALL_MASK, MASK(0,8)},
	{"CRC_DATALL_DATALL_SHIFT", CRC_DATALL_DATALL_SHIFT, SHIFT(0)},
	{"CRC_DATALL_DATALL_VALUE", CRC_DATALL_DATALL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LL_MASK", CRC_DATA_LL_MASK, MASK(0,8)},
	{"CRC_DATA_LL_SHIFT", CRC_DATA_LL_SHIFT, SHIFT(0)},
	{"CRC_DATA_LL_VALUE", CRC_DATA_LL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LU_MASK", CRC_DATA_LU_MASK, MASK(8,8)},
	{"CRC_DATA_LU_SHIFT", CRC_DATA_LU_SHIFT, SHIFT(8)},
	{"CRC_DATA_LU_VALUE", CRC_DATA_LU(1), SHIFT_VALUE(8)},
	{"CRC_DATA_HL_MASK", CRC_DATA_HL_MASK, MASK(16,8)},
	{"CRC_DATA_HL_SHIFT", CRC_DATA_HL_SHIFT, SHIFT(16)},
	{"CRC_DATA_HL_VALUE", CRC_DATA_HL(1), SHIFT_VALUE(16)},
	{"CRC_DATA_HU_MASK", CRC_DATA_HU_MASK, MASK(24,8)},
	{"CRC_DATA_HU_SHIFT", CRC_DATA_HU_SHIFT, SHIFT(24)},
	{"CRC_DATA_HU_VALUE", CRC_DATA_HU(1), SHIFT_VALUE(24)},
	{"CRC_DATAL_DATAL_MASK", CRC_DATAL_DATAL_MASK, MASK(0,16)},
	{"CRC_DATAL_DATAL_SHIFT", CRC_DATAL_DATAL_SHIFT, SHIFT(0)},
	{"CRC_DATAL_DATAL_VALUE", CRC_DATAL_DATAL(1), SHIFT_VALUE(0)},
	{"CRC_DATALU_DATALU_MASK", CRC_DATALU_DATALU_MASK, MASK(0,8)},
	{"CRC_DATALU_DATALU_SHIFT", CRC_DATALU_DATALU_SHIFT, SHIFT(0)},
	{"CRC_DATALU_DATALU_VALUE", CRC_DATALU_DATALU(1), SHIFT_VALUE(0)},
	{"CRC_DATAHL_DATAHL_MASK", CRC_DATAHL_DATAHL_MASK, MASK(0,8)},
	{"CRC_DATAHL_DATAHL_SHIFT", CRC_DATAHL_DATAHL_SHIFT, SHIFT(0)},
	{"CRC_DATAHL_DATAHL_VALUE", CRC_DATAHL_DATAHL(1), SHIFT_VALUE(0)},
	{"CRC_DATAH_DATAH_MASK", CRC_DATAH_DATAH_MASK, MASK(0,16)},
	{"CRC_DATAH_DATAH_SHIFT", CRC_DATAH_DATAH_SHIFT, SHIFT(0)},
	{"CRC_DATAH_DATAH_VALUE", CRC_DATAH_DATAH(1), SHIFT_VALUE(0)},
	{"CRC_DATAHU_DATAHU_MASK", CRC_DATAHU_DATAHU_MASK, MASK(0,8)},
	{"CRC_DATAHU_DATAHU_SHIFT", CRC_DATAHU_DATAHU_SHIFT, SHIFT(0)},
	{"CRC_DATAHU_DATAHU_VALUE", CRC_DATAHU_DATAHU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_LOW_MASK", CRC_GPOLY_LOW_MASK, MASK(0,16)},
	{"CRC_GPOLY_LOW_SHIFT", CRC_GPOLY_LOW_SHIFT, SHIFT(0)},
	{"CRC_GPOLY_LOW_VALUE", CRC_GPOLY_LOW(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_HIGH_MASK", CRC_GPOLY_HIGH_MASK, MASK(16,16)},
	{"CRC_GPOLY_HIGH_SHIFT", CRC_GPOLY_HIGH_SHIFT, SHIFT(16)},
	{"CRC_GPOLY_HIGH_VALUE", CRC_GPOLY_HIGH(1), SHIFT_VALUE(16)},
	{"CRC_GPOLYLL_GPOLYLL_MASK", CRC_GPOLYLL_GPOLYLL_MASK, MASK(0,8)},
	{"CRC_GPOLYLL_GPOLYLL_SHIFT", CRC_GPOLYLL_GPOLYLL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLL_GPOLYLL_VALUE", CRC_GPOLYLL_GPOLYLL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYL_GPOLYL_MASK", CRC_GPOLYL_GPOLYL_MASK, MASK(0,16)},
	{"CRC_GPOLYL_GPOLYL_SHIFT", CRC_GPOLYL_GPOLYL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYL_GPOLYL_VALUE", CRC_GPOLYL_GPOLYL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYLU_GPOLYLU_MASK", CRC_GPOLYLU_GPOLYLU_MASK, MASK(0,8)},
	{"CRC_GPOLYLU_GPOLYLU_SHIFT", CRC_GPOLYLU_GPOLYLU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLU_GPOLYLU_VALUE", CRC_GPOLYLU_GPOLYLU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYH_GPOLYH_MASK", CRC_GPOLYH_GPOLYH_MASK, MASK(0,16)},
	{"CRC_GPOLYH_GPOLYH_SHIFT", CRC_GPOLYH_GPOLYH_SHIFT, SHIFT(0)},
	{"CRC_GPOLYH_GPOLYH_VALUE", CRC_GPOLYH_GPOLYH(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHL_GPOLYHL_MASK", CRC_GPOLYHL_GPOLYHL_MASK, MASK(0,8)},
	{"CRC_GPOLYHL_GPOLYHL_SHIFT", CRC_GPOLYHL_GPOLYHL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHL_GPOLYHL_VALUE", CRC_GPOLYHL_GPOLYHL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHU_GPOLYHU_MASK", CRC_GPOLYHU_GPOLYHU_MASK, MASK(0,8)},
	{"CRC_GPOLYHU_GPOLYHU_SHIFT", CRC_GPOLYHU_GPOLYHU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHU_GPOLYHU_VALUE", CRC_GPOLYHU_GPOLYHU(1), SHIFT_VALUE(0)},
	{"CRC_CTRL_TCRC_MASK", CRC_CTRL_TCRC_MASK, MASK(24,1)},
	{"CRC_CTRL_TCRC_SHIFT", CRC_CTRL_TCRC_SHIFT, SHIFT(24)},
	{"CRC_CTRL_WAS_MASK", CRC_CTRL_WAS_MASK, MASK(25,1)},
	{"CRC_CTRL_WAS_SHIFT", CRC_CTRL_WAS_SHIFT, SHIFT(25)},
	{"CRC_CTRL_FXOR_MASK", CRC_CTRL_FXOR_MASK, MASK(26,1)},
	{"CRC_CTRL_FXOR_SHIFT", CRC_CTRL_FXOR_SHIFT, SHIFT(26)},
	{"CRC_CTRL_TOTR_MASK", CRC_CTRL_TOTR_MASK, MASK(28,2)},
	{"CRC_CTRL_TOTR_SHIFT", CRC_CTRL_TOTR_SHIFT, SHIFT(28)},
	{"CRC_CTRL_TOTR_VALUE", CRC_CTRL_TOTR(1), SHIFT_VALUE(28)},
	{"CRC_CTRL_TOT_MASK", CRC_CTRL_TOT_MASK, MASK(30,2)},
	{"CRC_CTRL_TOT_SHIFT", CRC_CTRL_TOT_SHIFT, SHIFT(30)},
	{"CRC_CTRL_TOT_VALUE", CRC_CTRL_TOT(1), SHIFT_VALUE(30)},
	{"CRC_CTRLHU_TCRC_MASK", CRC_CTRLHU_TCRC_MASK, MASK(0,1)},
	{"CRC_CTRLHU_TCRC_SHIFT", CRC_CTRLHU_TCRC_SHIFT, SHIFT(0)},
	{"CRC_CTRLHU_WAS_MASK", CRC_CTRLHU_WAS_MASK, MASK(1,1)},
	{"CRC_CTRLHU_WAS_SHIFT", CRC_CTRLHU_WAS_SHIFT, SHIFT(1)},
	{"CRC_CTRLHU_FXOR_MASK", CRC_CTRLHU_FXOR_MASK, MASK(2,1)},
	{"CRC_CTRLHU_FXOR_SHIFT", CRC_CTRLHU_FXOR_SHIFT, SHIFT(2)},
	{"CRC_CTRLHU_TOTR_MASK", CRC_CTRLHU_TOTR_MASK, MASK(4,2)},
	{"CRC_CTRLHU_TOTR_SHIFT", CRC_CTRLHU_TOTR_SHIFT, SHIFT(4)},
	{"CRC_CTRLHU_TOTR_VALUE", CRC_CTRLHU_TOTR(1), SHIFT_VALUE(4)},
	{"CRC_CTRLHU_TOT_MASK", CRC_CTRLHU_TOT_MASK, MASK(6,2)},
	{"CRC_CTRLHU_TOT_SHIFT", CRC_CTRLHU_TOT_SHIFT, SHIFT(6)},
	{"CRC_CTRLHU_TOT_VALUE", CRC_CTRLHU_TOT(1), SHIFT_VALUE(6)},
	{"LPTMR_CSR_TEN_MASK", LPTMR_CSR_TEN_MASK, MASK(0,1)},
	{"LPTMR_CSR_TEN_SHIFT", LPTMR_CSR_TEN_SHIFT, SHIFT(0)},
	{"LPTMR_CSR_TMS_MASK", LPTMR_CSR_TMS_MASK, MASK(1,1)},
	{"LPTMR_CSR_TMS_SHIFT", LPTMR_CSR_TMS_SHIFT, SHIFT(1)},
	{"LPTMR_CSR_TFC_MASK", LPTMR_CSR_TFC_MASK, MASK(2,1)},
	{"LPTMR_CSR_TFC_SHIFT", LPTMR_CSR_TFC_SHIFT, SHIFT(2)},
	{"LPTMR_CSR_TPP_MASK", LPTMR_CSR_TPP_MASK, MASK(3,1)},
	{"LPTMR_CSR_TPP_SHIFT", LPTMR_CSR_TPP_SHIFT, SHIFT(3)},
	{"LPTMR_CSR_TPS_MASK", LPTMR_CSR_TPS_MASK, MASK(4,2)},
	{"LPTMR_CSR_TPS_SHIFT", LPTMR_CSR_TPS_SHIFT, SHIFT(4)},
	{"LPTMR_CSR_TPS_VALUE", LPTMR_CSR_TPS(1), SHIFT_VALUE(4)},
	{"LPTMR_CSR_TIE_MASK", LPTMR_CSR_TIE_MASK, MASK(6,1)},
	{"LPTMR_CSR_TIE_SHIFT", LPTMR_CSR_TIE_SHIFT, SHIFT(6)},
	{"LPTMR_CSR_TCF_MASK", LPTMR_CSR_TCF_MASK, MASK(7,1)},
	{"LPTMR_CSR_TCF_SHIFT", LPTMR_CSR_TCF_SHIFT, SHIFT(7)},
	{"LPTMR_PSR_PCS_MASK", LPTMR_PSR_PCS_MASK, MASK(0,2)},
	{"LPTMR_PSR_PCS_SHIFT", LPTMR_PSR_PCS_SHIFT, SHIFT(0)},
	{"LPTMR_PSR_PCS_VALUE", LPTMR_PSR_PCS(1), SHIFT_VALUE(0)},
	{"LPTMR_PSR_PBYP_MASK", LPTMR_PSR_PBYP_MASK, MASK(2,1)},
	{"LPTMR_PSR_PBYP_SHIFT", LPTMR_PSR_PBYP_SHIFT, SHIFT(2)},
	{"LPTMR_PSR_PRESCALE_MASK", LPTMR_PSR_PRESCALE_MASK, MASK(3,4)},
	{"LPTMR_PSR_PRESCALE_SHIFT", LPTMR_PSR_PRESCALE_SHIFT, SHIFT(3)},
	{"LPTMR_PSR_PRESCALE_VALUE", LPTMR_PSR_PRESCALE(1), SHIFT_VALUE(3)},
	{"LPTMR_CMR_COMPARE_MASK", LPTMR_CMR_COMPARE_MASK, MASK(0,16)},
	{"LPTMR_CMR_COMPARE_SHIFT", LPTMR_CMR_COMPARE_SHIFT, SHIFT(0)},
	{"LPTMR_CMR_COMPARE_VALUE", LPTMR_CMR_COMPARE(1), SHIFT_VALUE(0)},
	{"LPTMR_CNR_COUNTER_MASK", LPTMR_CNR_COUNTER_MASK, MASK(0,16)},
	{"LPTMR_CNR_COUNTER_SHIFT", LPTMR_CNR_COUNTER_SHIFT, SHIFT(0)},
	{"LPTMR_CNR_COUNTER_VALUE", LPTMR_CNR_COUNTER(1), SHIFT_VALUE(0)},
	{"OSC_CR_SC16P_MASK", OSC_CR_SC16P_MASK, MASK(0,1)},
	{"OSC_CR_SC16P_SHIFT", OSC_CR_SC16P_SHIFT, SHIFT(0)},
	{"OSC_CR_SC8P_MASK", OSC_CR_SC8P_MASK, MASK(1,1)},
	{"OSC_CR_SC8P_SHIFT", OSC_CR_SC8P_SHIFT, SHIFT(1)},
	{"OSC_CR_SC4P_MASK", OSC_CR_SC4P_MASK, MASK(2,1)},
	{"OSC_CR_SC4P_SHIFT", OSC_CR_SC4P_SHIFT, SHIFT(2)},
	{"OSC_CR_SC2P_MASK", OSC_CR_SC2P_MASK, MASK(3,1)},
	{"OSC_CR_SC2P_SHIFT", OSC_CR_SC2P_SHIFT, SHIFT(3)},
	{"OSC_CR_EREFSTEN_MASK", OSC_CR_EREFSTEN_MASK, MASK(5,1)},
	{"OSC_CR_EREFSTEN_SHIFT", OSC_CR_EREFSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_ERCLKEN_MASK", OSC_CR_ERCLKEN_MASK, MASK(7,1)},
	{"OSC_CR_ERCLKEN_SHIFT", OSC_CR_ERCLKEN_SHIFT, SHIFT(7)},
	{"LLWU_PE1_WUPE0_MASK", LLWU_PE1_WUPE0_MASK, MASK(0,2)},
	{"LLWU_PE1_WUPE0_SHIFT", LLWU_PE1_WUPE0_SHIFT, SHIFT(0)},
	{"LLWU_PE1_WUPE0_VALUE", LLWU_PE1_WUPE0(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE1_MASK", LLWU_PE1_WUPE1_MASK, MASK(2,2)},
	{"LLWU_PE1_WUPE1_SHIFT", LLWU_PE1_WUPE1_SHIFT, SHIFT(2)},
	{"LLWU_PE1_WUPE1_VALUE", LLWU_PE1_WUPE1(1), SHIFT_VALUE(2)},
	{"LLWU_PE1_WUPE2_MASK", LLWU_PE1_WUPE2_MASK, MASK(4,2)},
	{"LLWU_PE1_WUPE2_SHIFT", LLWU_PE1_WUPE2_SHIFT, SHIFT(4)},
	{"LLWU_PE1_WUPE2_VALUE", LLWU_PE1_WUPE2(1), SHIFT_VALUE(4)},
	{"LLWU_PE1_WUPE3_MASK", LLWU_PE1_WUPE3_MASK, MASK(6,2)},
	{"LLWU_PE1_WUPE3_SHIFT", LLWU_PE1_WUPE3_SHIFT, SHIFT(6)},
	{"LLWU_PE1_WUPE3_VALUE", LLWU_PE1_WUPE3(1), SHIFT_VALUE(6)},
	{"LLWU_PE2_WUPE4_MASK", LLWU_PE2_WUPE4_MASK, MASK(0,2)},
	{"LLWU_PE2_WUPE4_SHIFT", LLWU_PE2_WUPE4_SHIFT, SHIFT(0)},
	{"LLWU_PE2_WUPE4_VALUE", LLWU_PE2_WUPE4(1), SHIFT_VALUE(0)},
	{"LLWU_PE2_WUPE5_MASK", LLWU_PE2_WUPE5_MASK, MASK(2,2)},
	{"LLWU_PE2_WUPE5_SHIFT", LLWU_PE2_WUPE5_SHIFT, SHIFT(2)},
	{"LLWU_PE2_WUPE5_VALUE", LLWU_PE2_WUPE5(1), SHIFT_VALUE(2)},
	{"LLWU_PE2_WUPE6_MASK", LLWU_PE2_WUPE6_MASK, MASK(4,2)},
	{"LLWU_PE2_WUPE6_SHIFT", LLWU_PE2_WUPE6_SHIFT, SHIFT(4)},
	{"LLWU_PE2_WUPE6_VALUE", LLWU_PE2_WUPE6(1), SHIFT_VALUE(4)},
	{"LLWU_PE2_WUPE7_MASK", LLWU_PE2_WUPE7_MASK, MASK(6,2)},
	{"LLWU_PE2_WUPE7_SHIFT", LLWU_PE2_WUPE7_SHIFT, SHIFT(6)},
	{"LLWU_PE2_WUPE7_VALUE", LLWU_PE2_WUPE7(1), SHIFT_VALUE(6)},
	{"LLWU_PE3_WUPE8_MASK", LLWU_PE3_WUPE8_MASK, MASK(0,2)},
	{"LLWU_PE3_WUPE8_SHIFT", LLWU_PE3_WUPE8_SHIFT, SHIFT(0)},
	{"LLWU_PE3_WUPE8_VALUE", LLWU_PE3_WUPE8(1), SHIFT_VALUE(0)},
	{"LLWU_PE3_WUPE9_MASK", LLWU_PE3_WUPE9_MASK, MASK(2,2)},
	{"LLWU_PE3_WUPE9_SHIFT", LLWU_PE3_WUPE9_SHIFT, SHIFT(2)},
	{"LLWU_PE3_WUPE9_VALUE", LLWU_PE3_WUPE9(1), SHIFT_VALUE(2)},
	{"LLWU_PE3_WUPE10_MASK", LLWU_PE3_WUPE10_MASK, MASK(4,2)},
	{"LLWU_PE3_WUPE10_SHIFT", LLWU_PE3_WUPE10_SHIFT, SHIFT(4)},
	{"LLWU_PE3_WUPE10_VALUE", LLWU_PE3_WUPE10(1), SHIFT_VALUE(4)},
	{"LLWU_PE3_WUPE11_MASK", LLWU_PE3_WUPE11_MASK, MASK(6,2)},
	{"LLWU_PE3_WUPE11_SHIFT", LLWU_PE3_WUPE11_SHIFT, SHIFT(6)},
	{"LLWU_PE3_WUPE11_VALUE", LLWU_PE3_WUPE11(1), SHIFT_VALUE(6)},
	{"LLWU_PE4_WUPE12_MASK", LLWU_PE4_WUPE12_MASK, MASK(0,2)},
	{"LLWU_PE4_WUPE12_SHIFT", LLWU_PE4_WUPE12_SHIFT, SHIFT(0)},
	{"LLWU_PE4_WUPE12_VALUE", LLWU_PE4_WUPE12(1), SHIFT_VALUE(0)},
	{"LLWU_PE4_WUPE13_MASK", LLWU_PE4_WUPE13_MASK, MASK(2,2)},
	{"LLWU_PE4_WUPE13_SHIFT", LLWU_PE4_WUPE13_SHIFT, SHIFT(2)},
	{"LLWU_PE4_WUPE13_VALUE", LLWU_PE4_WUPE13(1), SHIFT_VALUE(2)},
	{"LLWU_PE4_WUPE14_MASK", LLWU_PE4_WUPE14_MASK, MASK(4,2)},
	{"LLWU_PE4_WUPE14_SHIFT", LLWU_PE4_WUPE14_SHIFT, SHIFT(4)},
	{"LLWU_PE4_WUPE14_VALUE", LLWU_PE4_WUPE14(1), SHIFT_VALUE(4)},
	{"LLWU_PE4_WUPE15_MASK", LLWU_PE4_WUPE15_MASK, MASK(6,2)},
	{"LLWU_PE4_WUPE15_SHIFT", LLWU_PE4_WUPE15_SHIFT, SHIFT(6)},
	{"LLWU_PE4_WUPE15_VALUE", LLWU_PE4_WUPE15(1), SHIFT_VALUE(6)},
	{"LLWU_ME_WUME0_MASK", LLWU_ME_WUME0_MASK, MASK(0,1)},
	{"LLWU_ME_WUME0_SHIFT", LLWU_ME_WUME0_SHIFT, SHIFT(0)},
	{"LLWU_ME_WUME1_MASK", LLWU_ME_WUME1_MASK, MASK(1,1)},
	{"LLWU_ME_WUME1_SHIFT", LLWU_ME_WUME1_SHIFT, SHIFT(1)},
	{"LLWU_ME_WUME2_MASK", LLWU_ME_WUME2_MASK, MASK(2,1)},
	{"LLWU_ME_WUME2_SHIFT", LLWU_ME_WUME2_SHIFT, SHIFT(2)},
	{"LLWU_ME_WUME3_MASK", LLWU_ME_WUME3_MASK, MASK(3,1)},
	{"LLWU_ME_WUME3_SHIFT", LLWU_ME_WUME3_SHIFT, SHIFT(3)},
	{"LLWU_ME_WUME4_MASK", LLWU_ME_WUME4_MASK, MASK(4,1)},
	{"LLWU_ME_WUME4_SHIFT", LLWU_ME_WUME4_SHIFT, SHIFT(4)},
	{"LLWU_ME_WUME5_MASK", LLWU_ME_WUME5_MASK, MASK(5,1)},
	{"LLWU_ME_WUME5_SHIFT", LLWU_ME_WUME5_SHIFT, SHIFT(5)},
	{"LLWU_ME_WUME6_MASK", LLWU_ME_WUME6_MASK, MASK(6,1)},
	{"LLWU_ME_WUME6_SHIFT", LLWU_ME_WUME6_SHIFT, SHIFT(6)},
	{"LLWU_ME_WUME7_MASK", LLWU_ME_WUME7_MASK, MASK(7,1)},
	{"LLWU_ME_WUME7_SHIFT", LLWU_ME_WUME7_SHIFT, SHIFT(7)},
	{"LLWU_F1_WUF0_MASK", LLWU_F1_WUF0_MASK, MASK(0,1)},
	{"LLWU_F1_WUF0_SHIFT", LLWU_F1_WUF0_SHIFT, SHIFT(0)},
	{"LLWU_F1_WUF1_MASK", LLWU_F1_WUF1_MASK, MASK(1,1)},
	{"LLWU_F1_WUF1_SHIFT", LLWU_F1_WUF1_SHIFT, SHIFT(1)},
	{"LLWU_F1_WUF2_MASK", LLWU_F1_WUF2_MASK, MASK(2,1)},
	{"LLWU_F1_WUF2_SHIFT", LLWU_F1_WUF2_SHIFT, SHIFT(2)},
	{"LLWU_F1_WUF3_MASK", LLWU_F1_WUF3_MASK, MASK(3,1)},
	{"LLWU_F1_WUF3_SHIFT", LLWU_F1_WUF3_SHIFT, SHIFT(3)},
	{"LLWU_F1_WUF4_MASK", LLWU_F1_WUF4_MASK, MASK(4,1)},
	{"LLWU_F1_WUF4_SHIFT", LLWU_F1_WUF4_SHIFT, SHIFT(4)},
	{"LLWU_F1_WUF5_MASK", LLWU_F1_WUF5_MASK, MASK(5,1)},
	{"LLWU_F1_WUF5_SHIFT", LLWU_F1_WUF5_SHIFT, SHIFT(5)},
	{"LLWU_F1_WUF6_MASK", LLWU_F1_WUF6_MASK, MASK(6,1)},
	{"LLWU_F1_WUF6_SHIFT", LLWU_F1_WUF6_SHIFT, SHIFT(6)},
	{"LLWU_F1_WUF7_MASK", LLWU_F1_WUF7_MASK, MASK(7,1)},
	{"LLWU_F1_WUF7_SHIFT", LLWU_F1_WUF7_SHIFT, SHIFT(7)},
	{"LLWU_F2_WUF8_MASK", LLWU_F2_WUF8_MASK, MASK(0,1)},
	{"LLWU_F2_WUF8_SHIFT", LLWU_F2_WUF8_SHIFT, SHIFT(0)},
	{"LLWU_F2_WUF9_MASK", LLWU_F2_WUF9_MASK, MASK(1,1)},
	{"LLWU_F2_WUF9_SHIFT", LLWU_F2_WUF9_SHIFT, SHIFT(1)},
	{"LLWU_F2_WUF10_MASK", LLWU_F2_WUF10_MASK, MASK(2,1)},
	{"LLWU_F2_WUF10_SHIFT", LLWU_F2_WUF10_SHIFT, SHIFT(2)},
	{"LLWU_F2_WUF11_MASK", LLWU_F2_WUF11_MASK, MASK(3,1)},
	{"LLWU_F2_WUF11_SHIFT", LLWU_F2_WUF11_SHIFT, SHIFT(3)},
	{"LLWU_F2_WUF12_MASK", LLWU_F2_WUF12_MASK, MASK(4,1)},
	{"LLWU_F2_WUF12_SHIFT", LLWU_F2_WUF12_SHIFT, SHIFT(4)},
	{"LLWU_F2_WUF13_MASK", LLWU_F2_WUF13_MASK, MASK(5,1)},
	{"LLWU_F2_WUF13_SHIFT", LLWU_F2_WUF13_SHIFT, SHIFT(5)},
	{"LLWU_F2_WUF14_MASK", LLWU_F2_WUF14_MASK, MASK(6,1)},
	{"LLWU_F2_WUF14_SHIFT", LLWU_F2_WUF14_SHIFT, SHIFT(6)},
	{"LLWU_F2_WUF15_MASK", LLWU_F2_WUF15_MASK, MASK(7,1)},
	{"LLWU_F2_WUF15_SHIFT", LLWU_F2_WUF15_SHIFT, SHIFT(7)},
	{"LLWU_F3_MWUF0_MASK", LLWU_F3_MWUF0_MASK, MASK(0,1)},
	{"LLWU_F3_MWUF0_SHIFT", LLWU_F3_MWUF0_SHIFT, SHIFT(0)},
	{"LLWU_F3_MWUF1_MASK", LLWU_F3_MWUF1_MASK, MASK(1,1)},
	{"LLWU_F3_MWUF1_SHIFT", LLWU_F3_MWUF1_SHIFT, SHIFT(1)},
	{"LLWU_F3_MWUF2_MASK", LLWU_F3_MWUF2_MASK, MASK(2,1)},
	{"LLWU_F3_MWUF2_SHIFT", LLWU_F3_MWUF2_SHIFT, SHIFT(2)},
	{"LLWU_F3_MWUF3_MASK", LLWU_F3_MWUF3_MASK, MASK(3,1)},
	{"LLWU_F3_MWUF3_SHIFT", LLWU_F3_MWUF3_SHIFT, SHIFT(3)},
	{"LLWU_F3_MWUF4_MASK", LLWU_F3_MWUF4_MASK, MASK(4,1)},
	{"LLWU_F3_MWUF4_SHIFT", LLWU_F3_MWUF4_SHIFT, SHIFT(4)},
	{"LLWU_F3_MWUF5_MASK", LLWU_F3_MWUF5_MASK, MASK(5,1)},
	{"LLWU_F3_MWUF5_SHIFT", LLWU_F3_MWUF5_SHIFT, SHIFT(5)},
	{"LLWU_F3_MWUF6_MASK", LLWU_F3_MWUF6_MASK, MASK(6,1)},
	{"LLWU_F3_MWUF6_SHIFT", LLWU_F3_MWUF6_SHIFT, SHIFT(6)},
	{"LLWU_F3_MWUF7_MASK", LLWU_F3_MWUF7_MASK, MASK(7,1)},
	{"LLWU_F3_MWUF7_SHIFT", LLWU_F3_MWUF7_SHIFT, SHIFT(7)},
	{"LLWU_FILT1_FILTSEL_MASK", LLWU_FILT1_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT1_FILTSEL_SHIFT", LLWU_FILT1_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT1_FILTSEL_VALUE", LLWU_FILT1_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT2_FILTSEL_MASK", LLWU_FILT2_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT2_FILTSEL_SHIFT", LLWU_FILT2_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT2_FILTSEL_VALUE", LLWU_FILT2_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT1_FILTE_MASK", LLWU_FILT1_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT1_FILTE_SHIFT", LLWU_FILT1_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT1_FILTE_VALUE", LLWU_FILT1_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT2_FILTE_MASK", LLWU_FILT2_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT2_FILTE_SHIFT", LLWU_FILT2_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT2_FILTE_VALUE", LLWU_FILT2_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT1_FILTF_MASK", LLWU_FILT1_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT1_FILTF_SHIFT", LLWU_FILT1_FILTF_SHIFT, SHIFT(7)},
	{"LLWU_FILT2_FILTF_MASK", LLWU_FILT2_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT2_FILTF_SHIFT", LLWU_FILT2_FILTF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC1_LVDV_MASK", PMC_LVDSC1_LVDV_MASK, MASK(0,2)},
	{"PMC_LVDSC1_LVDV_SHIFT", PMC_LVDSC1_LVDV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC1_LVDV_VALUE", PMC_LVDSC1_LVDV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDRE_MASK", PMC_LVDSC1_LVDRE_MASK, MASK(4,1)},
	{"PMC_LVDSC1_LVDRE_SHIFT", PMC_LVDSC1_LVDRE_SHIFT, SHIFT(4)},
	{"PMC_LVDSC1_LVDIE_MASK", PMC_LVDSC1_LVDIE_MASK, MASK(5,1)},
	{"PMC_LVDSC1_LVDIE_SHIFT", PMC_LVDSC1_LVDIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC1_LVDACK_MASK", PMC_LVDSC1_LVDACK_MASK, MASK(6,1)},
	{"PMC_LVDSC1_LVDACK_SHIFT", PMC_LVDSC1_LVDACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC1_LVDF_MASK", PMC_LVDSC1_LVDF_MASK, MASK(7,1)},
	{"PMC_LVDSC1_LVDF_SHIFT", PMC_LVDSC1_LVDF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC2_LVWV_MASK", PMC_LVDSC2_LVWV_MASK, MASK(0,2)},
	{"PMC_LVDSC2_LVWV_SHIFT", PMC_LVDSC2_LVWV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC2_LVWV_VALUE", PMC_LVDSC2_LVWV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC2_LVWIE_MASK", PMC_LVDSC2_LVWIE_MASK, MASK(5,1)},
	{"PMC_LVDSC2_LVWIE_SHIFT", PMC_LVDSC2_LVWIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC2_LVWACK_MASK", PMC_LVDSC2_LVWACK_MASK, MASK(6,1)},
	{"PMC_LVDSC2_LVWACK_SHIFT", PMC_LVDSC2_LVWACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC2_LVWF_MASK", PMC_LVDSC2_LVWF_MASK, MASK(7,1)},
	{"PMC_LVDSC2_LVWF_SHIFT", PMC_LVDSC2_LVWF_SHIFT, SHIFT(7)},
	{"PMC_REGSC_BGBE_MASK", PMC_REGSC_BGBE_MASK, MASK(0,1)},
	{"PMC_REGSC_BGBE_SHIFT", PMC_REGSC_BGBE_SHIFT, SHIFT(0)},
	{"PMC_REGSC_REGONS_MASK", PMC_REGSC_REGONS_MASK, MASK(2,1)},
	{"PMC_REGSC_REGONS_SHIFT", PMC_REGSC_REGONS_SHIFT, SHIFT(2)},
	{"PMC_REGSC_ACKISO_MASK", PMC_REGSC_ACKISO_MASK, MASK(3,1)},
	{"PMC_REGSC_ACKISO_SHIFT", PMC_REGSC_ACKISO_SHIFT, SHIFT(3)},
	{"PMC_REGSC_BGEN_MASK", PMC_REGSC_BGEN_MASK, MASK(4,1)},
	{"PMC_REGSC_BGEN_SHIFT", PMC_REGSC_BGEN_SHIFT, SHIFT(4)},
	{"SMC_PMPROT_AVLLS_MASK", SMC_PMPROT_AVLLS_MASK, MASK(1,1)},
	{"SMC_PMPROT_AVLLS_SHIFT", SMC_PMPROT_AVLLS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_AVLP_MASK", SMC_PMPROT_AVLP_MASK, MASK(5,1)},
	{"SMC_PMPROT_AVLP_SHIFT", SMC_PMPROT_AVLP_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_STOPM_MASK", SMC_PMCTRL_STOPM_MASK, MASK(0,3)},
	{"SMC_PMCTRL_STOPM_SHIFT", SMC_PMCTRL_STOPM_SHIFT, SHIFT(0)},
	{"SMC_PMCTRL_STOPM_VALUE", SMC_PMCTRL_STOPM(1), SHIFT_VALUE(0)},
	{"SMC_PMCTRL_STOPA_MASK", SMC_PMCTRL_STOPA_MASK, MASK(3,1)},
	{"SMC_PMCTRL_STOPA_SHIFT", SMC_PMCTRL_STOPA_SHIFT, SHIFT(3)},
	{"SMC_PMCTRL_RUNM_MASK", SMC_PMCTRL_RUNM_MASK, MASK(5,2)},
	{"SMC_PMCTRL_RUNM_SHIFT", SMC_PMCTRL_RUNM_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_RUNM_VALUE", SMC_PMCTRL_RUNM(1), SHIFT_VALUE(5)},
	{"SMC_STOPCTRL_VLLSM_MASK", SMC_STOPCTRL_VLLSM_MASK, MASK(0,3)},
	{"SMC_STOPCTRL_VLLSM_SHIFT", SMC_STOPCTRL_VLLSM_SHIFT, SHIFT(0)},
	{"SMC_STOPCTRL_VLLSM_VALUE", SMC_STOPCTRL_VLLSM(1), SHIFT_VALUE(0)},
	{"SMC_STOPCTRL_LPOPO_MASK", SMC_STOPCTRL_LPOPO_MASK, MASK(3,1)},
	{"SMC_STOPCTRL_LPOPO_SHIFT", SMC_STOPCTRL_LPOPO_SHIFT, SHIFT(3)},
	{"SMC_STOPCTRL_PORPO_MASK", SMC_STOPCTRL_PORPO_MASK, MASK(5,1)},
	{"SMC_STOPCTRL_PORPO_SHIFT", SMC_STOPCTRL_PORPO_SHIFT, SHIFT(5)},
	{"SMC_STOPCTRL_PSTOPO_MASK", SMC_STOPCTRL_PSTOPO_MASK, MASK(6,2)},
	{"SMC_STOPCTRL_PSTOPO_SHIFT", SMC_STOPCTRL_PSTOPO_SHIFT, SHIFT(6)},
	{"SMC_STOPCTRL_PSTOPO_VALUE", SMC_STOPCTRL_PSTOPO(1), SHIFT_VALUE(6)},
	{"SMC_PMSTAT_PMSTAT_MASK", SMC_PMSTAT_PMSTAT_MASK, MASK(0,8)},
	{"SMC_PMSTAT_PMSTAT_SHIFT", SMC_PMSTAT_PMSTAT_SHIFT, SHIFT(0)},
	{"SMC_PMSTAT_PMSTAT_VALUE", SMC_PMSTAT_PMSTAT(1), SHIFT_VALUE(0)},
	{"MTB_POSITION_WRAP_MASK", MTB_POSITION_WRAP_MASK, MASK(2,1)},
	{"MTB_POSITION_WRAP_SHIFT", MTB_POSITION_WRAP_SHIFT, SHIFT(2)},
	{"MTB_POSITION_POINTER_MASK", MTB_POSITION_POINTER_MASK, MASK(3,29)},
	{"MTB_POSITION_POINTER_SHIFT", MTB_POSITION_POINTER_SHIFT, SHIFT(3)},
	{"MTB_POSITION_POINTER_VALUE", MTB_POSITION_POINTER(1), SHIFT_VALUE(3)},
	{"MTB_MASTER_MASK_MASK", MTB_MASTER_MASK_MASK, MASK(0,5)},
	{"MTB_MASTER_MASK_SHIFT", MTB_MASTER_MASK_SHIFT, SHIFT(0)},
	{"MTB_MASTER_MASK_VALUE", MTB_MASTER_MASK(1), SHIFT_VALUE(0)},
	{"MTB_MASTER_TSTARTEN_MASK", MTB_MASTER_TSTARTEN_MASK, MASK(5,1)},
	{"MTB_MASTER_TSTARTEN_SHIFT", MTB_MASTER_TSTARTEN_SHIFT, SHIFT(5)},
	{"MTB_MASTER_TSTOPEN_MASK", MTB_MASTER_TSTOPEN_MASK, MASK(6,1)},
	{"MTB_MASTER_TSTOPEN_SHIFT", MTB_MASTER_TSTOPEN_SHIFT, SHIFT(6)},
	{"MTB_MASTER_SFRWPRIV_MASK", MTB_MASTER_SFRWPRIV_MASK, MASK(7,1)},
	{"MTB_MASTER_SFRWPRIV_SHIFT", MTB_MASTER_SFRWPRIV_SHIFT, SHIFT(7)},
	{"MTB_MASTER_RAMPRIV_MASK", MTB_MASTER_RAMPRIV_MASK, MASK(8,1)},
	{"MTB_MASTER_RAMPRIV_SHIFT", MTB_MASTER_RAMPRIV_SHIFT, SHIFT(8)},
	{"MTB_MASTER_HALTREQ_MASK", MTB_MASTER_HALTREQ_MASK, MASK(9,1)},
	{"MTB_MASTER_HALTREQ_SHIFT", MTB_MASTER_HALTREQ_SHIFT, SHIFT(9)},
	{"MTB_MASTER_EN_MASK", MTB_MASTER_EN_MASK, MASK(31,1)},
	{"MTB_MASTER_EN_SHIFT", MTB_MASTER_EN_SHIFT, SHIFT(31)},
	{"MTB_FLOW_AUTOSTOP_MASK", MTB_FLOW_AUTOSTOP_MASK, MASK(0,1)},
	{"MTB_FLOW_AUTOSTOP_SHIFT", MTB_FLOW_AUTOSTOP_SHIFT, SHIFT(0)},
	{"MTB_FLOW_AUTOHALT_MASK", MTB_FLOW_AUTOHALT_MASK, MASK(1,1)},
	{"MTB_FLOW_AUTOHALT_SHIFT", MTB_FLOW_AUTOHALT_SHIFT, SHIFT(1)},
	{"MTB_FLOW_WATERMARK_MASK", MTB_FLOW_WATERMARK_MASK, MASK(3,29)},
	{"MTB_FLOW_WATERMARK_SHIFT", MTB_FLOW_WATERMARK_SHIFT, SHIFT(3)},
	{"MTB_FLOW_WATERMARK_VALUE", MTB_FLOW_WATERMARK(1), SHIFT_VALUE(3)},
	{"MTB_BASE_BASEADDR_MASK", MTB_BASE_BASEADDR_MASK, MASK(0,32)},
	{"MTB_BASE_BASEADDR_SHIFT", MTB_BASE_BASEADDR_SHIFT, SHIFT(0)},
	{"MTB_BASE_BASEADDR_VALUE", MTB_BASE_BASEADDR(1), SHIFT_VALUE(0)},
	{"MTB_MODECTRL_MODECTRL_MASK", MTB_MODECTRL_MODECTRL_MASK, MASK(0,32)},
	{"MTB_MODECTRL_MODECTRL_SHIFT", MTB_MODECTRL_MODECTRL_SHIFT, SHIFT(0)},
	{"MTB_MODECTRL_MODECTRL_VALUE", MTB_MODECTRL_MODECTRL(1), SHIFT_VALUE(0)},
	{"MTB_TAGSET_TAGSET_MASK", MTB_TAGSET_TAGSET_MASK, MASK(0,32)},
	{"MTB_TAGSET_TAGSET_SHIFT", MTB_TAGSET_TAGSET_SHIFT, SHIFT(0)},
	{"MTB_TAGSET_TAGSET_VALUE", MTB_TAGSET_TAGSET(1), SHIFT_VALUE(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_MASK", MTB_TAGCLEAR_TAGCLEAR_MASK, MASK(0,32)},
	{"MTB_TAGCLEAR_TAGCLEAR_SHIFT", MTB_TAGCLEAR_TAGCLEAR_SHIFT, SHIFT(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_VALUE", MTB_TAGCLEAR_TAGCLEAR(1), SHIFT_VALUE(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_MASK", MTB_LOCKACCESS_LOCKACCESS_MASK, MASK(0,32)},
	{"MTB_LOCKACCESS_LOCKACCESS_SHIFT", MTB_LOCKACCESS_LOCKACCESS_SHIFT, SHIFT(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_VALUE", MTB_LOCKACCESS_LOCKACCESS(1), SHIFT_VALUE(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_MASK", MTB_LOCKSTAT_LOCKSTAT_MASK, MASK(0,32)},
	{"MTB_LOCKSTAT_LOCKSTAT_SHIFT", MTB_LOCKSTAT_LOCKSTAT_SHIFT, SHIFT(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_VALUE", MTB_LOCKSTAT_LOCKSTAT(1), SHIFT_VALUE(0)},
	{"MTB_AUTHSTAT_BIT0_MASK", MTB_AUTHSTAT_BIT0_MASK, MASK(0,1)},
	{"MTB_AUTHSTAT_BIT0_SHIFT", MTB_AUTHSTAT_BIT0_SHIFT, SHIFT(0)},
	{"MTB_AUTHSTAT_BIT1_MASK", MTB_AUTHSTAT_BIT1_MASK, MASK(1,1)},
	{"MTB_AUTHSTAT_BIT1_SHIFT", MTB_AUTHSTAT_BIT1_SHIFT, SHIFT(1)},
	{"MTB_AUTHSTAT_BIT2_MASK", MTB_AUTHSTAT_BIT2_MASK, MASK(2,1)},
	{"MTB_AUTHSTAT_BIT2_SHIFT", MTB_AUTHSTAT_BIT2_SHIFT, SHIFT(2)},
	{"MTB_AUTHSTAT_BIT3_MASK", MTB_AUTHSTAT_BIT3_MASK, MASK(3,1)},
	{"MTB_AUTHSTAT_BIT3_SHIFT", MTB_AUTHSTAT_BIT3_SHIFT, SHIFT(3)},
	{"MTB_DEVICEARCH_DEVICEARCH_MASK", MTB_DEVICEARCH_DEVICEARCH_MASK, MASK(0,32)},
	{"MTB_DEVICEARCH_DEVICEARCH_SHIFT", MTB_DEVICEARCH_DEVICEARCH_SHIFT, SHIFT(0)},
	{"MTB_DEVICEARCH_DEVICEARCH_VALUE", MTB_DEVICEARCH_DEVICEARCH(1), SHIFT_VALUE(0)},
	{"MTB_DEVICECFG_DEVICECFG_MASK", MTB_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTB_DEVICECFG_DEVICECFG_SHIFT", MTB_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTB_DEVICECFG_DEVICECFG_VALUE", MTB_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_MASK", MTB_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTB_DEVICETYPID_DEVICETYPID_SHIFT", MTB_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_VALUE", MTB_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTB_PERIPHID_PERIPHID_MASK", MTB_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTB_PERIPHID_PERIPHID_SHIFT", MTB_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTB_PERIPHID_PERIPHID_VALUE", MTB_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTB_COMPID_COMPID_MASK", MTB_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTB_COMPID_COMPID_SHIFT", MTB_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTB_COMPID_COMPID_VALUE", MTB_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_MASK_MASK_MASK", MTBDWT_MASK_MASK_MASK, MASK(0,5)},
	{"MTBDWT_MASK_MASK_SHIFT", MTBDWT_MASK_MASK_SHIFT, SHIFT(0)},
	{"MTBDWT_MASK_MASK_VALUE", MTBDWT_MASK_MASK(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_MASK", MTBDWT_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTBDWT_DEVICECFG_DEVICECFG_SHIFT", MTBDWT_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_VALUE", MTBDWT_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_MASK", MTBDWT_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT", MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_VALUE", MTBDWT_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_PERIPHID_PERIPHID_MASK", MTBDWT_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTBDWT_PERIPHID_PERIPHID_SHIFT", MTBDWT_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTBDWT_PERIPHID_PERIPHID_VALUE", MTBDWT_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTBDWT_COMPID_COMPID_MASK", MTBDWT_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTBDWT_COMPID_COMPID_SHIFT", MTBDWT_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTBDWT_COMPID_COMPID_VALUE", MTBDWT_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_MASK", MTBDWT_CTRL_DWTCFGCTRL_MASK, MASK(0,28)},
	{"MTBDWT_CTRL_DWTCFGCTRL_SHIFT", MTBDWT_CTRL_DWTCFGCTRL_SHIFT, SHIFT(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_VALUE", MTBDWT_CTRL_DWTCFGCTRL(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_NUMCMP_MASK", MTBDWT_CTRL_NUMCMP_MASK, MASK(28,4)},
	{"MTBDWT_CTRL_NUMCMP_SHIFT", MTBDWT_CTRL_NUMCMP_SHIFT, SHIFT(28)},
	{"MTBDWT_CTRL_NUMCMP_VALUE", MTBDWT_CTRL_NUMCMP(1), SHIFT_VALUE(28)},
	{"MTBDWT_COMP_COMP_MASK", MTBDWT_COMP_COMP_MASK, MASK(0,32)},
	{"MTBDWT_COMP_COMP_SHIFT", MTBDWT_COMP_COMP_SHIFT, SHIFT(0)},
	{"MTBDWT_COMP_COMP_VALUE", MTBDWT_COMP_COMP(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_FUNCTION_MASK", MTBDWT_FCT_FUNCTION_MASK, MASK(0,4)},
	{"MTBDWT_FCT_FUNCTION_SHIFT", MTBDWT_FCT_FUNCTION_SHIFT, SHIFT(0)},
	{"MTBDWT_FCT_FUNCTION_VALUE", MTBDWT_FCT_FUNCTION(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_DATAVMATCH_MASK", MTBDWT_FCT_DATAVMATCH_MASK, MASK(8,1)},
	{"MTBDWT_FCT_DATAVMATCH_SHIFT", MTBDWT_FCT_DATAVMATCH_SHIFT, SHIFT(8)},
	{"MTBDWT_FCT_DATAVSIZE_MASK", MTBDWT_FCT_DATAVSIZE_MASK, MASK(10,2)},
	{"MTBDWT_FCT_DATAVSIZE_SHIFT", MTBDWT_FCT_DATAVSIZE_SHIFT, SHIFT(10)},
	{"MTBDWT_FCT_DATAVSIZE_VALUE", MTBDWT_FCT_DATAVSIZE(1), SHIFT_VALUE(10)},
	{"MTBDWT_FCT_DATAVADDR0_MASK", MTBDWT_FCT_DATAVADDR0_MASK, MASK(12,4)},
	{"MTBDWT_FCT_DATAVADDR0_SHIFT", MTBDWT_FCT_DATAVADDR0_SHIFT, SHIFT(12)},
	{"MTBDWT_FCT_DATAVADDR0_VALUE", MTBDWT_FCT_DATAVADDR0(1), SHIFT_VALUE(12)},
	{"MTBDWT_FCT_MATCHED_MASK", MTBDWT_FCT_MATCHED_MASK, MASK(24,1)},
	{"MTBDWT_FCT_MATCHED_SHIFT", MTBDWT_FCT_MATCHED_SHIFT, SHIFT(24)},
	{"MTBDWT_TBCTRL_ACOMP0_MASK", MTBDWT_TBCTRL_ACOMP0_MASK, MASK(0,1)},
	{"MTBDWT_TBCTRL_ACOMP0_SHIFT", MTBDWT_TBCTRL_ACOMP0_SHIFT, SHIFT(0)},
	{"MTBDWT_TBCTRL_ACOMP1_MASK", MTBDWT_TBCTRL_ACOMP1_MASK, MASK(1,1)},
	{"MTBDWT_TBCTRL_ACOMP1_SHIFT", MTBDWT_TBCTRL_ACOMP1_SHIFT, SHIFT(1)},
	{"MTBDWT_TBCTRL_NUMCOMP_MASK", MTBDWT_TBCTRL_NUMCOMP_MASK, MASK(28,4)},
	{"MTBDWT_TBCTRL_NUMCOMP_SHIFT", MTBDWT_TBCTRL_NUMCOMP_SHIFT, SHIFT(28)},
	{"MTBDWT_TBCTRL_NUMCOMP_VALUE", MTBDWT_TBCTRL_NUMCOMP(1), SHIFT_VALUE(28)},
	{"ROM_PERIPHID4_PERIPHID_MASK", ROM_PERIPHID4_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID4_PERIPHID_SHIFT", ROM_PERIPHID4_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID4_PERIPHID_VALUE", ROM_PERIPHID4_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID5_PERIPHID_MASK", ROM_PERIPHID5_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID5_PERIPHID_SHIFT", ROM_PERIPHID5_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID5_PERIPHID_VALUE", ROM_PERIPHID5_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID6_PERIPHID_MASK", ROM_PERIPHID6_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID6_PERIPHID_SHIFT", ROM_PERIPHID6_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID6_PERIPHID_VALUE", ROM_PERIPHID6_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID7_PERIPHID_MASK", ROM_PERIPHID7_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID7_PERIPHID_SHIFT", ROM_PERIPHID7_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID7_PERIPHID_VALUE", ROM_PERIPHID7_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID0_PERIPHID_MASK", ROM_PERIPHID0_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID0_PERIPHID_SHIFT", ROM_PERIPHID0_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID0_PERIPHID_VALUE", ROM_PERIPHID0_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID1_PERIPHID_MASK", ROM_PERIPHID1_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID1_PERIPHID_SHIFT", ROM_PERIPHID1_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID1_PERIPHID_VALUE", ROM_PERIPHID1_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID2_PERIPHID_MASK", ROM_PERIPHID2_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID2_PERIPHID_SHIFT", ROM_PERIPHID2_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID2_PERIPHID_VALUE", ROM_PERIPHID2_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID3_PERIPHID_MASK", ROM_PERIPHID3_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID3_PERIPHID_SHIFT", ROM_PERIPHID3_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID3_PERIPHID_VALUE", ROM_PERIPHID3_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_COMPID_COMPID_MASK", ROM_COMPID_COMPID_MASK, MASK(0,32)},
	{"ROM_COMPID_COMPID_SHIFT", ROM_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"ROM_COMPID_COMPID_VALUE", ROM_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"ROM_ENTRY_ENTRY_MASK", ROM_ENTRY_ENTRY_MASK, MASK(0,32)},
	{"ROM_ENTRY_ENTRY_SHIFT", ROM_ENTRY_ENTRY_SHIFT, SHIFT(0)},
	{"ROM_ENTRY_ENTRY_VALUE", ROM_ENTRY_ENTRY(1), SHIFT_VALUE(0)},
	{"ROM_TABLEMARK_MARK_MASK", ROM_TABLEMARK_MARK_MASK, MASK(0,32)},
	{"ROM_TABLEMARK_MARK_SHIFT", ROM_TABLEMARK_MARK_SHIFT, SHIFT(0)},
	{"ROM_TABLEMARK_MARK_VALUE", ROM_TABLEMARK_MARK(1), SHIFT_VALUE(0)},
	{"ROM_SYSACCESS_SYSACCESS_MASK", ROM_SYSACCESS_SYSACCESS_MASK, MASK(0,32)},
	{"ROM_SYSACCESS_SYSACCESS_SHIFT", ROM_SYSACCESS_SYSACCESS_SHIFT, SHIFT(0)},
	{"ROM_SYSACCESS_SYSACCESS_VALUE", ROM_SYSACCESS_SYSACCESS(1), SHIFT_VALUE(0)},
	{"I2C_A1_AD_MASK", I2C_A1_AD_MASK, MASK(1,7)},
	{"I2C_A1_AD_SHIFT", I2C_A1_AD_SHIFT, SHIFT(1)},
	{"I2C_A1_AD_VALUE", I2C_A1_AD(1), SHIFT_VALUE(1)},
	{"I2C_F_ICR_MASK", I2C_F_ICR_MASK, MASK(0,6)},
	{"I2C_F_ICR_SHIFT", I2C_F_ICR_SHIFT, SHIFT(0)},
	{"I2C_F_ICR_VALUE", I2C_F_ICR(1), SHIFT_VALUE(0)},
	{"I2C_F_MULT_MASK", I2C_F_MULT_MASK, MASK(6,2)},
	{"I2C_F_MULT_SHIFT", I2C_F_MULT_SHIFT, SHIFT(6)},
	{"I2C_F_MULT_VALUE", I2C_F_MULT(1), SHIFT_VALUE(6)},
	{"I2C_C1_WUEN_MASK", I2C_C1_WUEN_MASK, MASK(1,1)},
	{"I2C_C1_WUEN_SHIFT", I2C_C1_WUEN_SHIFT, SHIFT(1)},
	{"I2C_C1_RSTA_MASK", I2C_C1_RSTA_MASK, MASK(2,1)},
	{"I2C_C1_RSTA_SHIFT", I2C_C1_RSTA_SHIFT, SHIFT(2)},
	{"I2C_C1_TXAK_MASK", I2C_C1_TXAK_MASK, MASK(3,1)},
	{"I2C_C1_TXAK_SHIFT", I2C_C1_TXAK_SHIFT, SHIFT(3)},
	{"I2C_C1_TX_MASK", I2C_C1_TX_MASK, MASK(4,1)},
	{"I2C_C1_TX_SHIFT", I2C_C1_TX_SHIFT, SHIFT(4)},
	{"I2C_C1_MST_MASK", I2C_C1_MST_MASK, MASK(5,1)},
	{"I2C_C1_MST_SHIFT", I2C_C1_MST_SHIFT, SHIFT(5)},
	{"I2C_C1_IICIE_MASK", I2C_C1_IICIE_MASK, MASK(6,1)},
	{"I2C_C1_IICIE_SHIFT", I2C_C1_IICIE_SHIFT, SHIFT(6)},
	{"I2C_C1_IICEN_MASK", I2C_C1_IICEN_MASK, MASK(7,1)},
	{"I2C_C1_IICEN_SHIFT", I2C_C1_IICEN_SHIFT, SHIFT(7)},
	{"I2C_S_RXAK_MASK", I2C_S_RXAK_MASK, MASK(0,1)},
	{"I2C_S_RXAK_SHIFT", I2C_S_RXAK_SHIFT, SHIFT(0)},
	{"I2C_S_IICIF_MASK", I2C_S_IICIF_MASK, MASK(1,1)},
	{"I2C_S_IICIF_SHIFT", I2C_S_IICIF_SHIFT, SHIFT(1)},
	{"I2C_S_SRW_MASK", I2C_S_SRW_MASK, MASK(2,1)},
	{"I2C_S_SRW_SHIFT", I2C_S_SRW_SHIFT, SHIFT(2)},
	{"I2C_S_RAM_MASK", I2C_S_RAM_MASK, MASK(3,1)},
	{"I2C_S_RAM_SHIFT", I2C_S_RAM_SHIFT, SHIFT(3)},
	{"I2C_S_ARBL_MASK", I2C_S_ARBL_MASK, MASK(4,1)},
	{"I2C_S_ARBL_SHIFT", I2C_S_ARBL_SHIFT, SHIFT(4)},
	{"I2C_S_BUSY_MASK", I2C_S_BUSY_MASK, MASK(5,1)},
	{"I2C_S_BUSY_SHIFT", I2C_S_BUSY_SHIFT, SHIFT(5)},
	{"I2C_S_IAAS_MASK", I2C_S_IAAS_MASK, MASK(6,1)},
	{"I2C_S_IAAS_SHIFT", I2C_S_IAAS_SHIFT, SHIFT(6)},
	{"I2C_S_TCF_MASK", I2C_S_TCF_MASK, MASK(7,1)},
	{"I2C_S_TCF_SHIFT", I2C_S_TCF_SHIFT, SHIFT(7)},
	{"I2C_D_DATA_MASK", I2C_D_DATA_MASK, MASK(0,8)},
	{"I2C_D_DATA_SHIFT", I2C_D_DATA_SHIFT, SHIFT(0)},
	{"I2C_D_DATA_VALUE", I2C_D_DATA(1), SHIFT_VALUE(0)},
	{"I2C_C2_AD_MASK", I2C_C2_AD_MASK, MASK(0,3)},
	{"I2C_C2_AD_SHIFT", I2C_C2_AD_SHIFT, SHIFT(0)},
	{"I2C_C2_AD_VALUE", I2C_C2_AD(1), SHIFT_VALUE(0)},
	{"I2C_C2_RMEN_MASK", I2C_C2_RMEN_MASK, MASK(3,1)},
	{"I2C_C2_RMEN_SHIFT", I2C_C2_RMEN_SHIFT, SHIFT(3)},
	{"I2C_C2_SBRC_MASK", I2C_C2_SBRC_MASK, MASK(4,1)},
	{"I2C_C2_SBRC_SHIFT", I2C_C2_SBRC_SHIFT, SHIFT(4)},
	{"I2C_C2_ADEXT_MASK", I2C_C2_ADEXT_MASK, MASK(6,1)},
	{"I2C_C2_ADEXT_SHIFT", I2C_C2_ADEXT_SHIFT, SHIFT(6)},
	{"I2C_C2_GCAEN_MASK", I2C_C2_GCAEN_MASK, MASK(7,1)},
	{"I2C_C2_GCAEN_SHIFT", I2C_C2_GCAEN_SHIFT, SHIFT(7)},
	{"I2C_FLT_FLT_MASK", I2C_FLT_FLT_MASK, MASK(0,4)},
	{"I2C_FLT_FLT_SHIFT", I2C_FLT_FLT_SHIFT, SHIFT(0)},
	{"I2C_FLT_FLT_VALUE", I2C_FLT_FLT(1), SHIFT_VALUE(0)},
	{"I2C_FLT_STARTF_MASK", I2C_FLT_STARTF_MASK, MASK(4,1)},
	{"I2C_FLT_STARTF_SHIFT", I2C_FLT_STARTF_SHIFT, SHIFT(4)},
	{"I2C_FLT_SSIE_MASK", I2C_FLT_SSIE_MASK, MASK(5,1)},
	{"I2C_FLT_SSIE_SHIFT", I2C_FLT_SSIE_SHIFT, SHIFT(5)},
	{"I2C_FLT_STOPF_MASK", I2C_FLT_STOPF_MASK, MASK(6,1)},
	{"I2C_FLT_STOPF_SHIFT", I2C_FLT_STOPF_SHIFT, SHIFT(6)},
	{"I2C_FLT_SHEN_MASK", I2C_FLT_SHEN_MASK, MASK(7,1)},
	{"I2C_FLT_SHEN_SHIFT", I2C_FLT_SHEN_SHIFT, SHIFT(7)},
	{"I2C_RA_RAD_MASK", I2C_RA_RAD_MASK, MASK(1,7)},
	{"I2C_RA_RAD_SHIFT", I2C_RA_RAD_SHIFT, SHIFT(1)},
	{"I2C_RA_RAD_VALUE", I2C_RA_RAD(1), SHIFT_VALUE(1)},
	{"I2C_SMB_SHTF2IE_MASK", I2C_SMB_SHTF2IE_MASK, MASK(0,1)},
	{"I2C_SMB_SHTF2IE_SHIFT", I2C_SMB_SHTF2IE_SHIFT, SHIFT(0)},
	{"I2C_SMB_SHTF2_MASK", I2C_SMB_SHTF2_MASK, MASK(1,1)},
	{"I2C_SMB_SHTF2_SHIFT", I2C_SMB_SHTF2_SHIFT, SHIFT(1)},
	{"I2C_SMB_SHTF1_MASK", I2C_SMB_SHTF1_MASK, MASK(2,1)},
	{"I2C_SMB_SHTF1_SHIFT", I2C_SMB_SHTF1_SHIFT, SHIFT(2)},
	{"I2C_SMB_SLTF_MASK", I2C_SMB_SLTF_MASK, MASK(3,1)},
	{"I2C_SMB_SLTF_SHIFT", I2C_SMB_SLTF_SHIFT, SHIFT(3)},
	{"I2C_SMB_TCKSEL_MASK", I2C_SMB_TCKSEL_MASK, MASK(4,1)},
	{"I2C_SMB_TCKSEL_SHIFT", I2C_SMB_TCKSEL_SHIFT, SHIFT(4)},
	{"I2C_SMB_SIICAEN_MASK", I2C_SMB_SIICAEN_MASK, MASK(5,1)},
	{"I2C_SMB_SIICAEN_SHIFT", I2C_SMB_SIICAEN_SHIFT, SHIFT(5)},
	{"I2C_SMB_ALERTEN_MASK", I2C_SMB_ALERTEN_MASK, MASK(6,1)},
	{"I2C_SMB_ALERTEN_SHIFT", I2C_SMB_ALERTEN_SHIFT, SHIFT(6)},
	{"I2C_SMB_FACK_MASK", I2C_SMB_FACK_MASK, MASK(7,1)},
	{"I2C_SMB_FACK_SHIFT", I2C_SMB_FACK_SHIFT, SHIFT(7)},
	{"I2C_A2_SAD_MASK", I2C_A2_SAD_MASK, MASK(1,7)},
	{"I2C_A2_SAD_SHIFT", I2C_A2_SAD_SHIFT, SHIFT(1)},
	{"I2C_A2_SAD_VALUE", I2C_A2_SAD(1), SHIFT_VALUE(1)},
	{"I2C_SLTH_SSLT_MASK", I2C_SLTH_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTH_SSLT_SHIFT", I2C_SLTH_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTH_SSLT_VALUE", I2C_SLTH_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_SLTL_SSLT_MASK", I2C_SLTL_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTL_SSLT_SHIFT", I2C_SLTL_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTL_SSLT_VALUE", I2C_SLTL_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_C1_DMAEN_MASK", I2C_C1_DMAEN_MASK, MASK(0,1)},
	{"I2C_C1_DMAEN_SHIFT", I2C_C1_DMAEN_SHIFT, SHIFT(0)},
	{"I2C_C2_HDRS_MASK", I2C_C2_HDRS_MASK, MASK(5,1)},
	{"I2C_C2_HDRS_SHIFT", I2C_C2_HDRS_SHIFT, SHIFT(5)},
	{"MCM_PLASC_ASC_MASK", MCM_PLASC_ASC_MASK, MASK(0,8)},
	{"MCM_PLASC_ASC_SHIFT", MCM_PLASC_ASC_SHIFT, SHIFT(0)},
	{"MCM_PLASC_ASC_VALUE", MCM_PLASC_ASC(1), SHIFT_VALUE(0)},
	{"MCM_PLAMC_AMC_MASK", MCM_PLAMC_AMC_MASK, MASK(0,8)},
	{"MCM_PLAMC_AMC_SHIFT", MCM_PLAMC_AMC_SHIFT, SHIFT(0)},
	{"MCM_PLAMC_AMC_VALUE", MCM_PLAMC_AMC(1), SHIFT_VALUE(0)},
	{"MCM_PLACR_ARB_MASK", MCM_PLACR_ARB_MASK, MASK(9,1)},
	{"MCM_PLACR_ARB_SHIFT", MCM_PLACR_ARB_SHIFT, SHIFT(9)},
	{"MCM_PLACR_EFDS_MASK", MCM_PLACR_EFDS_MASK, MASK(14,1)},
	{"MCM_PLACR_EFDS_SHIFT", MCM_PLACR_EFDS_SHIFT, SHIFT(14)},
	{"MCM_PLACR_DFCS_MASK", MCM_PLACR_DFCS_MASK, MASK(15,1)},
	{"MCM_PLACR_DFCS_SHIFT", MCM_PLACR_DFCS_SHIFT, SHIFT(15)},
	{"MCM_PLACR_ESFC_MASK", MCM_PLACR_ESFC_MASK, MASK(16,1)},
	{"MCM_PLACR_ESFC_SHIFT", MCM_PLACR_ESFC_SHIFT, SHIFT(16)},
	{"MCM_PLACR_CFCC_MASK", MCM_PLACR_CFCC_MASK, MASK(10,1)},
	{"MCM_PLACR_CFCC_SHIFT", MCM_PLACR_CFCC_SHIFT, SHIFT(10)},
	{"MCM_PLACR_DFCDA_MASK", MCM_PLACR_DFCDA_MASK, MASK(11,1)},
	{"MCM_PLACR_DFCDA_SHIFT", MCM_PLACR_DFCDA_SHIFT, SHIFT(11)},
	{"MCM_PLACR_DFCIC_MASK", MCM_PLACR_DFCIC_MASK, MASK(12,1)},
	{"MCM_PLACR_DFCIC_SHIFT", MCM_PLACR_DFCIC_SHIFT, SHIFT(12)},
	{"MCM_PLACR_DFCC_MASK", MCM_PLACR_DFCC_MASK, MASK(13,1)},
	{"MCM_PLACR_DFCC_SHIFT", MCM_PLACR_DFCC_SHIFT, SHIFT(13)},
	{"MCM_CPO_CPOREQ_MASK", MCM_CPO_CPOREQ_MASK, MASK(0,1)},
	{"MCM_CPO_CPOREQ_SHIFT", MCM_CPO_CPOREQ_SHIFT, SHIFT(0)},
	{"MCM_CPO_CPOACK_MASK", MCM_CPO_CPOACK_MASK, MASK(1,1)},
	{"MCM_CPO_CPOACK_SHIFT", MCM_CPO_CPOACK_SHIFT, SHIFT(1)},
	{"MCM_CPO_CPOWOI_MASK", MCM_CPO_CPOWOI_MASK, MASK(2,1)},
	{"MCM_CPO_CPOWOI_SHIFT", MCM_CPO_CPOWOI_SHIFT, SHIFT(2)},
	{"NV_BACKKEY3_KEY_MASK", NV_BACKKEY3_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY3_KEY_SHIFT", NV_BACKKEY3_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY3_KEY_VALUE", NV_BACKKEY3_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY2_KEY_MASK", NV_BACKKEY2_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY2_KEY_SHIFT", NV_BACKKEY2_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY2_KEY_VALUE", NV_BACKKEY2_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY1_KEY_MASK", NV_BACKKEY1_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY1_KEY_SHIFT", NV_BACKKEY1_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY1_KEY_VALUE", NV_BACKKEY1_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY0_KEY_MASK", NV_BACKKEY0_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY0_KEY_SHIFT", NV_BACKKEY0_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY0_KEY_VALUE", NV_BACKKEY0_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY7_KEY_MASK", NV_BACKKEY7_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY7_KEY_SHIFT", NV_BACKKEY7_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY7_KEY_VALUE", NV_BACKKEY7_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY6_KEY_MASK", NV_BACKKEY6_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY6_KEY_SHIFT", NV_BACKKEY6_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY6_KEY_VALUE", NV_BACKKEY6_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY5_KEY_MASK", NV_BACKKEY5_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY5_KEY_SHIFT", NV_BACKKEY5_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY5_KEY_VALUE", NV_BACKKEY5_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY4_KEY_MASK", NV_BACKKEY4_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY4_KEY_SHIFT", NV_BACKKEY4_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY4_KEY_VALUE", NV_BACKKEY4_KEY(1), SHIFT_VALUE(0)},
	{"NV_FSEC_SEC_MASK", NV_FSEC_SEC_MASK, MASK(0,2)},
	{"NV_FSEC_SEC_SHIFT", NV_FSEC_SEC_SHIFT, SHIFT(0)},
	{"NV_FSEC_SEC_VALUE", NV_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"NV_FSEC_KEYEN_MASK", NV_FSEC_KEYEN_MASK, MASK(6,2)},
	{"NV_FSEC_KEYEN_SHIFT", NV_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"NV_FSEC_KEYEN_VALUE", NV_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"NV_FPROT3_PROT_MASK", NV_FPROT3_PROT_MASK, MASK(0,8)},
	{"NV_FPROT3_PROT_SHIFT", NV_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT3_PROT_VALUE", NV_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT2_PROT_MASK", NV_FPROT2_PROT_MASK, MASK(0,8)},
	{"NV_FPROT2_PROT_SHIFT", NV_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT2_PROT_VALUE", NV_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT1_PROT_MASK", NV_FPROT1_PROT_MASK, MASK(0,8)},
	{"NV_FPROT1_PROT_SHIFT", NV_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT1_PROT_VALUE", NV_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT0_PROT_MASK", NV_FPROT0_PROT_MASK, MASK(0,8)},
	{"NV_FPROT0_PROT_SHIFT", NV_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT0_PROT_VALUE", NV_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"NV_FSEC_FSLACC_MASK", NV_FSEC_FSLACC_MASK, MASK(2,2)},
	{"NV_FSEC_FSLACC_SHIFT", NV_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"NV_FSEC_FSLACC_VALUE", NV_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"NV_FSEC_MEEN_MASK", NV_FSEC_MEEN_MASK, MASK(4,2)},
	{"NV_FSEC_MEEN_SHIFT", NV_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"NV_FSEC_MEEN_VALUE", NV_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"NV_FOPT_LPBOOT0_MASK", NV_FOPT_LPBOOT0_MASK, MASK(0,1)},
	{"NV_FOPT_LPBOOT0_SHIFT", NV_FOPT_LPBOOT0_SHIFT, SHIFT(0)},
	{"NV_FOPT_NMI_DIS_MASK", NV_FOPT_NMI_DIS_MASK, MASK(2,1)},
	{"NV_FOPT_NMI_DIS_SHIFT", NV_FOPT_NMI_DIS_SHIFT, SHIFT(2)},
	{"NV_FOPT_RESET_PIN_CFG_MASK", NV_FOPT_RESET_PIN_CFG_MASK, MASK(3,1)},
	{"NV_FOPT_RESET_PIN_CFG_SHIFT", NV_FOPT_RESET_PIN_CFG_SHIFT, SHIFT(3)},
	{"NV_FOPT_LPBOOT1_MASK", NV_FOPT_LPBOOT1_MASK, MASK(4,1)},
	{"NV_FOPT_LPBOOT1_SHIFT", NV_FOPT_LPBOOT1_SHIFT, SHIFT(4)},
	{"NV_FOPT_FAST_INIT_MASK", NV_FOPT_FAST_INIT_MASK, MASK(5,1)},
	{"NV_FOPT_FAST_INIT_SHIFT", NV_FOPT_FAST_INIT_SHIFT, SHIFT(5)},
	{"GPIO_PDOR_PDO_MASK", GPIO_PDOR_PDO_MASK, MASK(0,32)},
	{"GPIO_PDOR_PDO_SHIFT", GPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"GPIO_PDOR_PDO_VALUE", GPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"GPIO_PSOR_PTSO_MASK", GPIO_PSOR_PTSO_MASK, MASK(0,32)},
	{"GPIO_PSOR_PTSO_SHIFT", GPIO_PSOR_PTSO_SHIFT, SHIFT(0)},
	{"GPIO_PSOR_PTSO_VALUE", GPIO_PSOR_PTSO(1), SHIFT_VALUE(0)},
	{"GPIO_PCOR_PTCO_MASK", GPIO_PCOR_PTCO_MASK, MASK(0,32)},
	{"GPIO_PCOR_PTCO_SHIFT", GPIO_PCOR_PTCO_SHIFT, SHIFT(0)},
	{"GPIO_PCOR_PTCO_VALUE", GPIO_PCOR_PTCO(1), SHIFT_VALUE(0)},
	{"GPIO_PTOR_PTTO_MASK", GPIO_PTOR_PTTO_MASK, MASK(0,32)},
	{"GPIO_PTOR_PTTO_SHIFT", GPIO_PTOR_PTTO_SHIFT, SHIFT(0)},
	{"GPIO_PTOR_PTTO_VALUE", GPIO_PTOR_PTTO(1), SHIFT_VALUE(0)},
	{"GPIO_PDIR_PDI_MASK", GPIO_PDIR_PDI_MASK, MASK(0,32)},
	{"GPIO_PDIR_PDI_SHIFT", GPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"GPIO_PDIR_PDI_VALUE", GPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"GPIO_PDDR_PDD_MASK", GPIO_PDDR_PDD_MASK, MASK(0,32)},
	{"GPIO_PDDR_PDD_SHIFT", GPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"GPIO_PDDR_PDD_VALUE", GPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"PORT_PCR_PS_MASK", PORT_PCR_PS_MASK, MASK(0,1)},
	{"PORT_PCR_PS_SHIFT", PORT_PCR_PS_SHIFT, SHIFT(0)},
	{"PORT_PCR_PE_MASK", PORT_PCR_PE_MASK, MASK(1,1)},
	{"PORT_PCR_PE_SHIFT", PORT_PCR_PE_SHIFT, SHIFT(1)},
	{"PORT_PCR_SRE_MASK", PORT_PCR_SRE_MASK, MASK(2,1)},
	{"PORT_PCR_SRE_SHIFT", PORT_PCR_SRE_SHIFT, SHIFT(2)},
	{"PORT_PCR_PFE_MASK", PORT_PCR_PFE_MASK, MASK(4,1)},
	{"PORT_PCR_PFE_SHIFT", PORT_PCR_PFE_SHIFT, SHIFT(4)},
	{"PORT_PCR_DSE_MASK", PORT_PCR_DSE_MASK, MASK(6,1)},
	{"PORT_PCR_DSE_SHIFT", PORT_PCR_DSE_SHIFT, SHIFT(6)},
	{"PORT_PCR_MUX_MASK", PORT_PCR_MUX_MASK, MASK(8,3)},
	{"PORT_PCR_MUX_SHIFT", PORT_PCR_MUX_SHIFT, SHIFT(8)},
	{"PORT_PCR_MUX_VALUE", PORT_PCR_MUX(1), SHIFT_VALUE(8)},
	{"PORT_PCR_IRQC_MASK", PORT_PCR_IRQC_MASK, MASK(16,4)},
	{"PORT_PCR_IRQC_SHIFT", PORT_PCR_IRQC_SHIFT, SHIFT(16)},
	{"PORT_PCR_IRQC_VALUE", PORT_PCR_IRQC(1), SHIFT_VALUE(16)},
	{"PORT_PCR_ISF_MASK", PORT_PCR_ISF_MASK, MASK(24,1)},
	{"PORT_PCR_ISF_SHIFT", PORT_PCR_ISF_SHIFT, SHIFT(24)},
	{"PORT_GPCLR_GPWD_MASK", PORT_GPCLR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCLR_GPWD_SHIFT", PORT_GPCLR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCLR_GPWD_VALUE", PORT_GPCLR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCHR_GPWD_MASK", PORT_GPCHR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCHR_GPWD_SHIFT", PORT_GPCHR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCHR_GPWD_VALUE", PORT_GPCHR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCLR_GPWE_MASK", PORT_GPCLR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCLR_GPWE_SHIFT", PORT_GPCLR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCLR_GPWE_VALUE", PORT_GPCLR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_GPCHR_GPWE_MASK", PORT_GPCHR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCHR_GPWE_SHIFT", PORT_GPCHR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCHR_GPWE_VALUE", PORT_GPCHR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_ISFR_ISF_MASK", PORT_ISFR_ISF_MASK, MASK(0,32)},
	{"PORT_ISFR_ISF_SHIFT", PORT_ISFR_ISF_SHIFT, SHIFT(0)},
	{"PORT_ISFR_ISF_VALUE", PORT_ISFR_ISF(1), SHIFT_VALUE(0)},
	{"UART_BDH_SBNS_MASK", UART_BDH_SBNS_MASK, MASK(5,1)},
	{"UART_BDH_SBNS_SHIFT", UART_BDH_SBNS_SHIFT, SHIFT(5)},
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_UARTSWAI_MASK", UART_C1_UARTSWAI_MASK, MASK(6,1)},
	{"UART_C1_UARTSWAI_SHIFT", UART_C1_UARTSWAI_SHIFT, SHIFT(6)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_LBKDE_MASK", UART_S2_LBKDE_MASK, MASK(1,1)},
	{"UART_S2_LBKDE_SHIFT", UART_S2_LBKDE_SHIFT, SHIFT(1)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_S2_LBKDIF_MASK", UART_S2_LBKDIF_MASK, MASK(7,1)},
	{"UART_S2_LBKDIF_SHIFT", UART_S2_LBKDIF_SHIFT, SHIFT(7)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_S2_MSBF_MASK", UART_S2_MSBF_MASK, MASK(5,1)},
	{"UART_S2_MSBF_SHIFT", UART_S2_MSBF_SHIFT, SHIFT(5)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"UART_D_RT_MASK", UART_D_RT_MASK, MASK(0,8)},
	{"UART_D_RT_SHIFT", UART_D_RT_SHIFT, SHIFT(0)},
	{"UART_D_RT_VALUE", UART_D_RT(1), SHIFT_VALUE(0)},
	{"UART_MA1_MA_MASK", UART_MA1_MA_MASK, MASK(0,8)},
	{"UART_MA1_MA_SHIFT", UART_MA1_MA_SHIFT, SHIFT(0)},
	{"UART_MA1_MA_VALUE", UART_MA1_MA(1), SHIFT_VALUE(0)},
	{"UART_MA2_MA_MASK", UART_MA2_MA_MASK, MASK(0,8)},
	{"UART_MA2_MA_SHIFT", UART_MA2_MA_SHIFT, SHIFT(0)},
	{"UART_MA2_MA_VALUE", UART_MA2_MA(1), SHIFT_VALUE(0)},
	{"UART_C4_BRFA_MASK", UART_C4_BRFA_MASK, MASK(0,5)},
	{"UART_C4_BRFA_SHIFT", UART_C4_BRFA_SHIFT, SHIFT(0)},
	{"UART_C4_BRFA_VALUE", UART_C4_BRFA(1), SHIFT_VALUE(0)},
	{"UART_C4_M10_MASK", UART_C4_M10_MASK, MASK(5,1)},
	{"UART_C4_M10_SHIFT", UART_C4_M10_SHIFT, SHIFT(5)},
	{"UART_C4_MAEN2_MASK", UART_C4_MAEN2_MASK, MASK(6,1)},
	{"UART_C4_MAEN2_SHIFT", UART_C4_MAEN2_SHIFT, SHIFT(6)},
	{"UART_C4_MAEN1_MASK", UART_C4_MAEN1_MASK, MASK(7,1)},
	{"UART_C4_MAEN1_SHIFT", UART_C4_MAEN1_SHIFT, SHIFT(7)},
	{"UART_C5_RDMAS_MASK", UART_C5_RDMAS_MASK, MASK(5,1)},
	{"UART_C5_RDMAS_SHIFT", UART_C5_RDMAS_SHIFT, SHIFT(5)},
	{"UART_C5_TDMAS_MASK", UART_C5_TDMAS_MASK, MASK(7,1)},
	{"UART_C5_TDMAS_SHIFT", UART_C5_TDMAS_SHIFT, SHIFT(7)},
	{"UART_ED_PARITYE_MASK", UART_ED_PARITYE_MASK, MASK(6,1)},
	{"UART_ED_PARITYE_SHIFT", UART_ED_PARITYE_SHIFT, SHIFT(6)},
	{"UART_ED_NOISY_MASK", UART_ED_NOISY_MASK, MASK(7,1)},
	{"UART_ED_NOISY_SHIFT", UART_ED_NOISY_SHIFT, SHIFT(7)},
	{"UART_MODEM_TXCTSE_MASK", UART_MODEM_TXCTSE_MASK, MASK(0,1)},
	{"UART_MODEM_TXCTSE_SHIFT", UART_MODEM_TXCTSE_SHIFT, SHIFT(0)},
	{"UART_MODEM_TXRTSE_MASK", UART_MODEM_TXRTSE_MASK, MASK(1,1)},
	{"UART_MODEM_TXRTSE_SHIFT", UART_MODEM_TXRTSE_SHIFT, SHIFT(1)},
	{"UART_MODEM_TXRTSPOL_MASK", UART_MODEM_TXRTSPOL_MASK, MASK(2,1)},
	{"UART_MODEM_TXRTSPOL_SHIFT", UART_MODEM_TXRTSPOL_SHIFT, SHIFT(2)},
	{"UART_MODEM_RXRTSE_MASK", UART_MODEM_RXRTSE_MASK, MASK(3,1)},
	{"UART_MODEM_RXRTSE_SHIFT", UART_MODEM_RXRTSE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_RXFIFOSIZE_MASK", UART_PFIFO_RXFIFOSIZE_MASK, MASK(0,3)},
	{"UART_PFIFO_RXFIFOSIZE_SHIFT", UART_PFIFO_RXFIFOSIZE_SHIFT, SHIFT(0)},
	{"UART_PFIFO_RXFIFOSIZE_VALUE", UART_PFIFO_RXFIFOSIZE(1), SHIFT_VALUE(0)},
	{"UART_PFIFO_RXFE_MASK", UART_PFIFO_RXFE_MASK, MASK(3,1)},
	{"UART_PFIFO_RXFE_SHIFT", UART_PFIFO_RXFE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_TXFIFOSIZE_MASK", UART_PFIFO_TXFIFOSIZE_MASK, MASK(4,3)},
	{"UART_PFIFO_TXFIFOSIZE_SHIFT", UART_PFIFO_TXFIFOSIZE_SHIFT, SHIFT(4)},
	{"UART_PFIFO_TXFIFOSIZE_VALUE", UART_PFIFO_TXFIFOSIZE(1), SHIFT_VALUE(4)},
	{"UART_PFIFO_TXFE_MASK", UART_PFIFO_TXFE_MASK, MASK(7,1)},
	{"UART_PFIFO_TXFE_SHIFT", UART_PFIFO_TXFE_SHIFT, SHIFT(7)},
	{"UART_CFIFO_RXUFE_MASK", UART_CFIFO_RXUFE_MASK, MASK(0,1)},
	{"UART_CFIFO_RXUFE_SHIFT", UART_CFIFO_RXUFE_SHIFT, SHIFT(0)},
	{"UART_CFIFO_TXOFE_MASK", UART_CFIFO_TXOFE_MASK, MASK(1,1)},
	{"UART_CFIFO_TXOFE_SHIFT", UART_CFIFO_TXOFE_SHIFT, SHIFT(1)},
	{"UART_CFIFO_RXOFE_MASK", UART_CFIFO_RXOFE_MASK, MASK(2,1)},
	{"UART_CFIFO_RXOFE_SHIFT", UART_CFIFO_RXOFE_SHIFT, SHIFT(2)},
	{"UART_CFIFO_RXFLUSH_MASK", UART_CFIFO_RXFLUSH_MASK, MASK(6,1)},
	{"UART_CFIFO_RXFLUSH_SHIFT", UART_CFIFO_RXFLUSH_SHIFT, SHIFT(6)},
	{"UART_CFIFO_TXFLUSH_MASK", UART_CFIFO_TXFLUSH_MASK, MASK(7,1)},
	{"UART_CFIFO_TXFLUSH_SHIFT", UART_CFIFO_TXFLUSH_SHIFT, SHIFT(7)},
	{"UART_SFIFO_RXUF_MASK", UART_SFIFO_RXUF_MASK, MASK(0,1)},
	{"UART_SFIFO_RXUF_SHIFT", UART_SFIFO_RXUF_SHIFT, SHIFT(0)},
	{"UART_SFIFO_TXOF_MASK", UART_SFIFO_TXOF_MASK, MASK(1,1)},
	{"UART_SFIFO_TXOF_SHIFT", UART_SFIFO_TXOF_SHIFT, SHIFT(1)},
	{"UART_SFIFO_RXOF_MASK", UART_SFIFO_RXOF_MASK, MASK(2,1)},
	{"UART_SFIFO_RXOF_SHIFT", UART_SFIFO_RXOF_SHIFT, SHIFT(2)},
	{"UART_SFIFO_RXEMPT_MASK", UART_SFIFO_RXEMPT_MASK, MASK(6,1)},
	{"UART_SFIFO_RXEMPT_SHIFT", UART_SFIFO_RXEMPT_SHIFT, SHIFT(6)},
	{"UART_SFIFO_TXEMPT_MASK", UART_SFIFO_TXEMPT_MASK, MASK(7,1)},
	{"UART_SFIFO_TXEMPT_SHIFT", UART_SFIFO_TXEMPT_SHIFT, SHIFT(7)},
	{"UART_TWFIFO_TXWATER_MASK", UART_TWFIFO_TXWATER_MASK, MASK(0,8)},
	{"UART_TWFIFO_TXWATER_SHIFT", UART_TWFIFO_TXWATER_SHIFT, SHIFT(0)},
	{"UART_TWFIFO_TXWATER_VALUE", UART_TWFIFO_TXWATER(1), SHIFT_VALUE(0)},
	{"UART_TCFIFO_TXCOUNT_MASK", UART_TCFIFO_TXCOUNT_MASK, MASK(0,8)},
	{"UART_TCFIFO_TXCOUNT_SHIFT", UART_TCFIFO_TXCOUNT_SHIFT, SHIFT(0)},
	{"UART_TCFIFO_TXCOUNT_VALUE", UART_TCFIFO_TXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_RWFIFO_RXWATER_MASK", UART_RWFIFO_RXWATER_MASK, MASK(0,8)},
	{"UART_RWFIFO_RXWATER_SHIFT", UART_RWFIFO_RXWATER_SHIFT, SHIFT(0)},
	{"UART_RWFIFO_RXWATER_VALUE", UART_RWFIFO_RXWATER(1), SHIFT_VALUE(0)},
	{"UART_RCFIFO_RXCOUNT_MASK", UART_RCFIFO_RXCOUNT_MASK, MASK(0,8)},
	{"UART_RCFIFO_RXCOUNT_SHIFT", UART_RCFIFO_RXCOUNT_SHIFT, SHIFT(0)},
	{"UART_RCFIFO_RXCOUNT_VALUE", UART_RCFIFO_RXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_BDH_LBKDIE_MASK", UART_BDH_LBKDIE_MASK, MASK(7,1)},
	{"UART_BDH_LBKDIE_SHIFT", UART_BDH_LBKDIE_SHIFT, SHIFT(7)}
};