arch                    	circuit	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
soft_fpu_arch_timing.xml	bfly.v 	30d086154   	success   	     	21428              	21492                	15809               	5570                  	75          	75           	5313   	193   	64         	-1          	-1      	1195432              	37.5527       	-10727.6            	-37.5527            	413177           	26                               	1.22145e+07           	1.21778e+07          	1.34390e+07       	2389.15              	40.0815            	-11382.8 	-40.0815 	-30.9576	-0.0851 	3.05           	0.30          	-1          	-1          	-1      	10.11    	65.91     	22.28               	120.62               	-1         	-1          	-1         
soft_fpu_arch_timing.xml	bgm.v  	30d086154   	success   	     	47249              	47281                	34602               	12072                 	111         	111          	11783  	257   	32         	-1          	-1      	3884086              	40.195        	-27340.8            	-40.195             	980899           	26                               	2.72317e+07           	2.70071e+07          	2.96941e+07       	2410.04              	41.297             	-28960.7 	-41.297  	-36.9193	-0.0851 	12.70          	0.78          	-1          	-1          	-1      	48.74    	520.54    	75.83               	710.94               	-1         	-1          	-1         
soft_fpu_arch_timing.xml	dscg.v 	30d086154   	success   	     	17701              	17765                	12924               	4601                  	69          	69           	4408   	129   	64         	-1          	-1      	894971               	37.7555       	-9413.39            	-37.7555            	332340           	21                               	1.02892e+07           	1.01036e+07          	1.13481e+07       	2383.55              	38.2171            	-9918.27 	-38.2171 	-29.785 	-0.0851 	3.36           	0.32          	-1          	-1          	-1      	10.01    	79.47     	21.65               	135.12               	-1         	-1          	-1         
soft_fpu_arch_timing.xml	fir.v  	30d086154   	success   	     	20956              	20988                	15449               	5391                  	75          	75           	5198   	161   	32         	-1          	-1      	1172460              	34.8219       	-10424              	-34.8219            	374058           	26                               	1.22145e+07           	1.19143e+07          	1.34390e+07       	2389.15              	36.3823            	-11094.2 	-36.3823 	-30.6185	-0.0851 	2.76           	0.30          	-1          	-1          	-1      	12.15    	99.80     	29.81               	165.52               	-1         	-1          	-1         
soft_fpu_arch_timing.xml	mm3.v  	30d086154   	success   	     	15471              	15503                	11397               	4053                  	64          	64           	3828   	193   	32         	-1          	-1      	736956               	34.5712       	-7456.47            	-34.5712            	275738           	25                               	8.81088e+06           	8.77421e+06          	9.74059e+06       	2378.07              	35.6735            	-7853.8  	-35.6735 	-17.1051	-0.0851 	1.57           	0.21          	-1          	-1          	-1      	6.51     	52.03     	22.42               	97.36                	-1         	-1          	-1         
soft_fpu_arch_timing.xml	ode.v  	30d086154   	success   	     	10164              	10236                	7293                	2690                  	52          	52           	2488   	130   	72         	-1          	-1      	379123               	33.3651       	-5001.53            	-33.3651            	175069           	26                               	5.73043e+06           	5.70293e+06          	6.38377e+06       	2360.86              	35.8313            	-5285.77 	-35.8313 	-31.1862	-0.0851 	1.66           	0.21          	-1          	-1          	-1      	4.50     	30.70     	11.84               	59.98                	-1         	-1          	-1         
soft_fpu_arch_timing.xml	syn2.v 	30d086154   	success   	     	19489              	19617                	14367               	5129                  	72          	72           	4840   	161   	128        	-1          	-1      	1037592              	35.1526       	-9915.73            	-35.1526            	382798           	26                               	1.12312e+07           	1.10937e+07          	1.23715e+07       	2386.47              	36.3648            	-10499.4 	-36.3648 	-18.6928	-0.0851 	3.90           	0.36          	-1          	-1          	-1      	11.08    	89.35     	30.23               	155.94               	-1         	-1          	-1         
