m255
K3
13
cModel Technology
Z0 dC:\Users\denlo\Documents\Quartus\FPGA_8FFT\simulation\modelsim
vadder3
IDbDYGHnRZz5>>8<cNEdL>1
VVDkKeDP9[eUm7O>L1Xg^23
Z1 dC:\Users\denlo\Documents\Quartus\FPGA_8FFT\simulation\modelsim
w1709991680
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT -O0
!i10b 1
!s100 YKT07jE27iGIHo@cPCG610
!s85 0
!s108 1710056644.405000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v|
!s101 -O0
vbutterfly2
IMBe2`JI7?RQ_KMl<0X^Zd3
V01c>9mU1?B23e0_E;Qh5_0
R1
w1710055933
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 MDV6ofGDMEMF;@m]8mi]z2
!s85 0
!s108 1710056644.195000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v|
!s101 -O0
vbutterfly2_tb
!i10b 1
!s100 Llz`GFJUQNDS<B^9E:PW_0
IP_SVG_8Z3>bH@6R;<?8dS3
VT<gWPm2D31nG:]83@ggY<0
R1
w1710052895
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1710056644.522000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v|
!s101 -O0
R3
R4
vget_negative
IzZ;V:2J85?fLo8d=^UfdB1
VDR_c8oZjEFYHk;S2Jng`L0
R1
w1709988850
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 4[NVSIC4S<mnQ8UDm<NLF2
!s85 0
!s108 1710056644.335000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v|
!s101 -O0
vmultiplier
ILd0oC7];;l7B2e2mfT^Nd3
Vha8?>mFcPjOSUhJQZ]:zH0
R1
w1710056583
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 6J:L<7h_oajZAb]UF3mNb3
!s85 0
!s108 1710056644.277000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v|
!s101 -O0
