<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="multihart_ip" solutionName="solution1" date="2022-08-10T07:57:47.618+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multihart_ip' consists of the following:&#x9;'call' operation ('_ln947') to 'multihart_ip_Pipeline_VITIS_LOOP_189_1' [74]  (13.8 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="multihart_ip" solutionName="solution1" date="2022-08-10T07:57:23.449+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (13.8463ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="multihart_ip" solutionName="solution1" date="2022-08-10T07:57:23.446+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multihart_ip_Pipeline_VITIS_LOOP_189_1' consists of the following:&#x9;'alloca' operation ('m_state_is_full_4_0') [479]  (0 ns)&#xA;&#x9;'load' operation ('m_state_is_full_4_0_load', mem_access.cpp:140->multihart_ip.cpp:215) on local variable 'm_state_is_full_4_0' [2694]  (0 ns)&#xA;&#x9;'and' operation ('c.V', mem_access.cpp:87->mem_access.cpp:137->multihart_ip.cpp:215) [4979]  (0.978 ns)&#xA;&#x9;'or' operation ('c45.V', mem_access.cpp:115->mem_access.cpp:137->multihart_ip.cpp:215) [4991]  (0.978 ns)&#xA;&#x9;'select' operation ('h47', mem_access.cpp:119->mem_access.cpp:137->multihart_ip.cpp:215) [4995]  (0.993 ns)&#xA;&#x9;'select' operation ('select_ln122', mem_access.cpp:122->mem_access.cpp:137->multihart_ip.cpp:215) [4998]  (0.993 ns)&#xA;&#x9;'select' operation ('accessing_hart.V', mem_access.cpp:146->multihart_ip.cpp:215) [5108]  (0.98 ns)&#xA;&#x9;'mux' operation ('value', mem_access.cpp:53) [5403]  (2.3 ns)&#xA;&#x9;'shl' operation ('shl_ln86_2', mem.cpp:86) [5423]  (3.99 ns)&#xA;&#x9;'store' operation ('data_ram_addr_2_write_ln86', mem.cpp:86) of constant &lt;constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [5427]  (3.25 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="multihart_ip" solutionName="solution1" date="2022-08-10T07:57:05.294+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (14.4678ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="multihart_ip" solutionName="solution1" date="2022-08-10T07:57:05.279+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
