# Preyas Sharma
**Embedded Software Engineer | Embedded Linux | FPGAâ€“SoC Co-Design**

ğŸ“ Hyderabad, India  

<a href="mailto:preyas17@zohomail.in" aria-label="Email">
  <svg width="18" height="18" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
    <path d="M3 5h18a2 2 0 0 1 2 2v10a2 2 0 0 1-2 2H3a2 2 0 0 1-2-2V7a2 2 0 0 1 2-2Zm0 2v.22l9 5.4 9-5.4V7H3Zm18 2.58-7.94 4.76a1 1 0 0 1-1.02 0L4 9.58V17h17V9.58Z" />
  </svg>
  Email
</a>
&nbsp;|&nbsp;
<a href="https://linkedin.com/in/preyas17" aria-label="LinkedIn">
  <svg width="18" height="18" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
    <path d="M20.451 20.451h-3.554v-5.569c0-1.328-.027-3.036-1.85-3.036-1.853 0-2.136 1.447-2.136 2.941v5.664H9.357V9h3.413v1.561h.047c.476-.9 1.637-1.85 3.368-1.85 3.6 0 4.266 2.37 4.266 5.455v6.285zM5.337 7.433a2.062 2.062 0 1 1 0-4.124 2.062 2.062 0 0 1 0 4.124zM7.114 20.451H3.56V9h3.554v11.451zM22.225 0H1.771C.792 0 0 .774 0 1.729v20.542C0 23.226.792 24 1.771 24h20.451C23.2 24 24 23.226 24 22.271V1.729C24 .774 23.2 0 22.222 0h.003z" />
  </svg>
  LinkedIn
</a>
&nbsp;|&nbsp;
<a href="https://github.com/preyas-17" aria-label="GitHub">
  <svg width="18" height="18" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
    <path d="M12 .5C5.65.5.5 5.65.5 12c0 5.1 3.29 9.42 7.86 10.95.58.11.79-.25.79-.56 0-.28-.01-1.21-.02-2.19-3.2.69-3.88-1.37-3.88-1.37-.53-1.36-1.3-1.72-1.3-1.72-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.72 1.27 3.38.97.11-.75.41-1.27.74-1.56-2.55-.29-5.23-1.28-5.23-5.7 0-1.26.45-2.28 1.19-3.08-.12-.29-.52-1.45.11-3.03 0 0 .98-.31 3.2 1.18.93-.26 1.93-.39 2.92-.39.99 0 1.99.13 2.92.39 2.22-1.49 3.19-1.18 3.19-1.18.63 1.58.23 2.74.11 3.03.74.8 1.18 1.82 1.18 3.08 0 4.43-2.69 5.41-5.25 5.69.42.36.8 1.08.8 2.17 0 1.57-.02 2.84-.02 3.22 0 .31.21.68.8.56A10.52 10.52 0 0 0 23.5 12C23.5 5.65 18.35.5 12 .5Z" />
  </svg>
  GitHub
</a>




---

## About Me

I am an Embedded Software Engineer with **3+ years of hands-on experience building production-grade embedded Linux systems** across FPGA-based SoCs and industrial vision platforms. My work sits at the intersection of **Linux kernel, BSP bring-up, FPGA workflows, and real-time multimedia pipelines**.

I specialize in taking hardware **from power-on to fully functional Linux systems**â€”owning everything from bootloaders and device trees to camera drivers, root filesystems, and performance tuning. I enjoy low-level debugging, upstream-quality engineering, and solving problems that span silicon to software.

---

## What I Do Best

- Embedded Linux board bring-up on **Xilinx Zynq & UltraScale+ platforms**
- Kernel, device tree, and U-Boot customization
- High-throughput **USB 3.0 & video capture pipelines**
- Yocto / PetaLinux BSP and SDK development
- Hardwareâ€“software co-design with FPGA acceleration
- Debugging complex system-level issues under real-time constraints

---

## Professional Experience

### Engineer II â€” MathWorks India Pvt. Ltd.  
**June 2022 â€“ Present | Hyderabad**

At MathWorks, I design and deliver **embedded platforms used for industrial vision, FPGA prototyping, and model-based design workflows**.

#### Key Contributions

- **Industrial Vision Systems**
  - Integrated **Basler USB 3.0 cameras** with **Xilinx Zynq UltraScale+ MPSoC**, achieving **real-time image acquisition at 120 FPS**.
  - Built complete Linux video pipelines using **V4L2 and GStreamer**, optimized for throughput and latency.

- **Board Bring-Up & BSP Development**
  - Performed end-to-end bring-up of **Zynq-7000, UltraScale+, and RFSoC platforms** using **PetaLinux**.
  - Customized **device trees, kernel configs, and boot flows** to enable high-speed peripherals and USB host mode.

- **Embedded Linux SDK & RootFS**
  - Developed production-ready **root filesystem images** using PetaLinux SDK.
  - Enabled seamless application integration with media frameworks and hardware accelerators.

- **Yocto / Meta-Layer Ownership**
  - Actively contributed to and maintained the **[Meta-MathWorks Yocto layer](https://github.com/mathworks/meta-mathworks/tree/petalinux-v2023.1)**.
  - Supported **[PetaLinux 2023.1](https://github.com/mathworks/Petalinux/releases/tag/mathworks_zynq_R26.1.0)**, multi-Vivado compatibility, and scalable BSP infrastructure across multiple SoCs.

- **FPGA & HDL-Assisted Systems**
  - Enhanced a **WLAN HDL receiver system** on Zynq ZC706 by implementing higher modulation schemes.
  - Designed dedicated high-speed clock paths, enabling higher operating frequencies and improved performance.

---

### Intern â€” MathWorks India Pvt. Ltd.  
**Jan 2022 â€“ Jun 2022 | Hyderabad**

- Unified **Simulink FMC-HDMI-CAM video capture blocks** for the Avnet FMC-HDMI mezzanine card.
- Designed a single **System Object** that seamlessly supported **host execution and software-targeting workflows**, simplifying user interaction and reducing maintenance complexity.

---

### Software Engineer â€” Ericsson India Pvt. Ltd.  
**Oct 2017 â€“ May 2019 | Chennai**

- Developed scalable backend modules for Ericssonâ€™s **Digital Services Platform**.
- Built robust Java APIs with **JUnit and Mockito**, achieving **98% test coverage**.
- Reduced post-deployment defects by **~40%** through systematic testing and code quality improvements.

> This role gave me strong foundations in **engineering discipline, large-scale systems, and production reliability**, which I now apply to embedded systems.

---

## Education

### M.Tech â€” VLSI & Embedded Systems  
**IIIT Delhi | 2020 â€“ 2022**  
CGPA: **7.92 / 10**

### B.Tech â€” Electronics & Communication Engineering  
**JUET Guna | 2013 â€“ 2017**  
CGPA: **9.4 / 10**  
ğŸ… *Gold Medalist (Highest Overall GPA)*

---

## Technical Skill Set

**Languages**
- C, C++, MATLAB, Verilog, Tcl  
- Shell scripting, Makefiles  
- Python (basic)

**Embedded Platforms**
- Xilinx Zynq UltraScale+ MPSoC  
- Zynq-7000 Series  
- BeagleBone Black

**Frameworks & Tools**
- Yocto Project, PetaLinux  
- MATLAB & Simulink  
- Xilinx Vivado

**Linux & BSP Expertise**
- Kernel programming & configuration  
- U-Boot customization  
- Device tree development  
- Cross-compilation toolchains  
- Root filesystem design

**Interfaces & Protocols**
- USB 3.0  
- I2C (master/slave driver development)  
- GPIO (muxing, APIs)

**Debugging**
- gdb, strace, valgrind  
- KDB / KGDB  
- Questa Sim

**Version Control**
- Git, Perforce

---

## Awards & Recognition

- â­ **Exceeded Expectations** â€” MathWorks (2023, 2024, 2025)
- â­ **Exceeded Expectations** â€” Ericsson (2018)
- ğŸ† **SPOT Award** â€” Ericsson (Critical business deliverables)
- ğŸ“ **Gold Medalist** â€” B.Tech Academics
- ğŸ“ **MHRD Scholarship** â€” GATE 2020 (AIR 2192)

---

## Engineering Philosophy

I believe great embedded systems are built by engineers who:
- Respect hardware realities
- Write software that survives scale
- Debug patiently and methodically
- Care about maintainability as much as performance

If it boots cleanly, streams at line rate, and survives long-haul testingâ€”Iâ€™m happy.

---

