
// RTL Generated using Collage
module hqm_sip #(parameter HQM_DTF_DATA_WIDTH = 64, 
        parameter HQM_DTF_HEADER_WIDTH = 25, 
        parameter HQM_DTF_TO_CNT_THRESHOLD = 1000, 
        parameter HQM_DVP_USE_LEGACY_TIMESTAMP = 0, 
        parameter HQM_DVP_USE_PUSH_SWD = 0, 
        parameter HQM_SBE_DATAWIDTH = 8, 
        parameter HQM_SBE_NPQUEUEDEPTH = 4, 
        parameter HQM_SBE_PARITY_REQUIRED = 1, 
        parameter HQM_SBE_PCQUEUEDEPTH = 4, 
        parameter HQM_SFI_RX_BCM_EN = 1, 
        parameter HQM_SFI_RX_BLOCK_EARLY_VLD_EN = 1, 
        parameter HQM_SFI_RX_D = 32, 
        parameter HQM_SFI_RX_DATA_AUX_PARITY_EN = 1, 
        parameter HQM_SFI_RX_DATA_CRD_GRAN = 4, 
        parameter HQM_SFI_RX_DATA_INTERLEAVE = 0, 
        parameter HQM_SFI_RX_DATA_LAYER_EN = 1, 
        parameter HQM_SFI_RX_DATA_MAX_FC_VC = 1, 
        parameter HQM_SFI_RX_DATA_PARITY_EN = 1, 
        parameter HQM_SFI_RX_DATA_PASS_HDR = 0, 
        parameter HQM_SFI_RX_DS = 1, 
        parameter HQM_SFI_RX_ECRC_SUPPORT = 0, 
        parameter HQM_SFI_RX_FATAL_EN = 0, 
        parameter HQM_SFI_RX_FLIT_MODE_PREFIX_EN = 0, 
        parameter HQM_SFI_RX_H = 32, 
        parameter HQM_SFI_RX_HDR_DATA_SEP = 1, 
        parameter HQM_SFI_RX_HDR_MAX_FC_VC = 1, 
        parameter HQM_SFI_RX_HGRAN = 4, 
        parameter HQM_SFI_RX_HPARITY = 1, 
        parameter HQM_SFI_RX_IDE_SUPPORT = 0, 
        parameter HQM_SFI_RX_M = 1, 
        parameter HQM_SFI_RX_MAX_CRD_CNT_WIDTH = 12, 
        parameter HQM_SFI_RX_MAX_HDR_WIDTH = 32, 
        parameter HQM_SFI_RX_NDCRD = 4, 
        parameter HQM_SFI_RX_NHCRD = 4, 
        parameter HQM_SFI_RX_NUM_SHARED_POOLS = 0, 
        parameter HQM_SFI_RX_PCIE_MERGED_SELECT = 0, 
        parameter HQM_SFI_RX_PCIE_SHARED_SELECT = 0, 
        parameter HQM_SFI_RX_RBN = 3, 
        parameter HQM_SFI_RX_SHARED_CREDIT_EN = 0, 
        parameter HQM_SFI_RX_SH_DATA_CRD_BLK_SZ = 1, 
        parameter HQM_SFI_RX_SH_HDR_CRD_BLK_SZ = 1, 
        parameter HQM_SFI_RX_TBN = 1, 
        parameter HQM_SFI_RX_TX_CRD_REG = 1, 
        parameter HQM_SFI_RX_VIRAL_EN = 0, 
        parameter HQM_SFI_RX_VR = 0, 
        parameter HQM_SFI_RX_VT = 0, 
        parameter HQM_SFI_TX_BCM_EN = 1, 
        parameter HQM_SFI_TX_BLOCK_EARLY_VLD_EN = 1, 
        parameter HQM_SFI_TX_D = 32, 
        parameter HQM_SFI_TX_DATA_AUX_PARITY_EN = 1, 
        parameter HQM_SFI_TX_DATA_CRD_GRAN = 4, 
        parameter HQM_SFI_TX_DATA_INTERLEAVE = 0, 
        parameter HQM_SFI_TX_DATA_LAYER_EN = 1, 
        parameter HQM_SFI_TX_DATA_MAX_FC_VC = 1, 
        parameter HQM_SFI_TX_DATA_PARITY_EN = 1, 
        parameter HQM_SFI_TX_DATA_PASS_HDR = 0, 
        parameter HQM_SFI_TX_DS = 1, 
        parameter HQM_SFI_TX_ECRC_SUPPORT = 0, 
        parameter HQM_SFI_TX_FATAL_EN = 0, 
        parameter HQM_SFI_TX_FLIT_MODE_PREFIX_EN = 0, 
        parameter HQM_SFI_TX_H = 32, 
        parameter HQM_SFI_TX_HDR_DATA_SEP = 0, 
        parameter HQM_SFI_TX_HDR_MAX_FC_VC = 1, 
        parameter HQM_SFI_TX_HGRAN = 4, 
        parameter HQM_SFI_TX_HPARITY = 1, 
        parameter HQM_SFI_TX_IDE_SUPPORT = 0, 
        parameter HQM_SFI_TX_M = 1, 
        parameter HQM_SFI_TX_MAX_CRD_CNT_WIDTH = 12, 
        parameter HQM_SFI_TX_MAX_HDR_WIDTH = 32, 
        parameter HQM_SFI_TX_NDCRD = 4, 
        parameter HQM_SFI_TX_NHCRD = 4, 
        parameter HQM_SFI_TX_NUM_SHARED_POOLS = 0, 
        parameter HQM_SFI_TX_PCIE_MERGED_SELECT = 0, 
        parameter HQM_SFI_TX_PCIE_SHARED_SELECT = 0, 
        parameter HQM_SFI_TX_RBN = 1, 
        parameter HQM_SFI_TX_SHARED_CREDIT_EN = 0, 
        parameter HQM_SFI_TX_SH_DATA_CRD_BLK_SZ = 1, 
        parameter HQM_SFI_TX_SH_HDR_CRD_BLK_SZ = 1, 
        parameter HQM_SFI_TX_TBN = 3, 
        parameter HQM_SFI_TX_TX_CRD_REG = 1, 
        parameter HQM_SFI_TX_VIRAL_EN = 0, 
        parameter HQM_SFI_TX_VR = 0, 
        parameter HQM_SFI_TX_VT = 0, 
        parameter HQM_TRIGFABWIDTH = 4, 
        parameter HQM_TRIGGER_WIDTH = 3) (
    // Subsystem Parameters
    input logic [15:0] early_fuses, 
    input logic fdfx_sbparity_def, 
    input logic fdtf_force_ts, 
    input logic fdtf_serial_download_tsc, 
    input logic fdtf_timestamp_valid, 
    input logic [55:0] fdtf_timestamp_value, 
    input logic [15:0] fdtf_tsc_adjustment_strap, 
    input logic iosf_pgcb_clk, 
    input logic pgcb_clk, 
    input logic pgcb_tck, 
    input logic pm_hqm_adr_assert, 
    input logic prim_clk, 
    input logic prochot, 
    input logic strap_hqm_16b_portids, 
    input logic [7:0] strap_hqm_cmpl_sai, 
    input logic [63:0] strap_hqm_csr_cp, 
    input logic [63:0] strap_hqm_csr_rac, 
    input logic [63:0] strap_hqm_csr_wac, 
    input logic [15:0] strap_hqm_device_id, 
    input logic [0:0] strap_hqm_do_serr_rs, 
    input logic [7:0] strap_hqm_do_serr_sai, 
    input logic strap_hqm_do_serr_sairs_valid, 
    input logic [2:0] strap_hqm_do_serr_tag, 
    input logic [7:0] strap_hqm_err_sb_sai, 
    input logic [7:0] strap_hqm_force_pok_sai_0, 
    input logic [7:0] strap_hqm_force_pok_sai_1, 
    input logic [7:0] strap_hqm_resetprep_ack_sai, 
    input logic [7:0] strap_hqm_resetprep_sai_0, 
    input logic [7:0] strap_hqm_resetprep_sai_1, 
    input logic [7:0] strap_hqm_tx_sai, 
    input logic strap_no_mgmt_acks, 
    output logic hqm_pm_adr_ack, 
    output logic ip_ready, 
    output logic reset_prep_ack, 
    // Ports for Interface dvp_apb4
    input logic [31:0] dvp_paddr, 
    input logic dvp_penable, 
    input logic [2:0] dvp_pprot, 
    input logic dvp_psel, 
    input logic [3:0] dvp_pstrb, 
    input logic [31:0] dvp_pwdata, 
    input logic dvp_pwrite, 
    output logic [31:0] dvp_prdata, 
    output logic dvp_pready, 
    output logic dvp_pslverr, 
    // Ports for Interface dvp_ctf
    input logic [(HQM_TRIGFABWIDTH - 1):0] ftrig_fabric_in, 
    input logic [(HQM_TRIGFABWIDTH - 1):0] ftrig_fabric_out_ack, 
    output logic [(HQM_TRIGFABWIDTH - 1):0] atrig_fabric_in_ack, 
    output logic [(HQM_TRIGFABWIDTH - 1):0] atrig_fabric_out, 
    // Ports for Interface dvp_dsp_inside
    input logic [7:0] fdfx_debug_cap, 
    input logic fdfx_debug_cap_valid, 
    input logic fdfx_earlyboot_debug_exit, 
    input logic fdfx_policy_update, 
    input logic [7:0] fdfx_security_policy, 
    // Ports for Interface dvp_dtf
    input logic fdtf_upstream_active, 
    input logic fdtf_upstream_credit, 
    input logic fdtf_upstream_sync, 
    output logic [(HQM_DTF_DATA_WIDTH - 1):0] adtf_dnstream_data, 
    output logic [(HQM_DTF_HEADER_WIDTH - 1):0] adtf_dnstream_header, 
    output logic adtf_dnstream_valid, 
    // Ports for Interface dvp_dtf_clock
    input logic fdtf_clk, 
    input logic fdtf_cry_clk, 
    // Ports for Interface dvp_dtf_misc
    input logic [1:0] fdtf_fast_cnt_width, 
    input logic [7:0] fdtf_packetizer_cid, 
    input logic [7:0] fdtf_packetizer_mid, 
    input logic fdtf_survive_mode, 
    // Ports for Interface dvp_dtf_reset
    input logic fdtf_rst_b, 
    // Ports for Interface iosf_sideband
    input logic gpsb_mnpcup, 
    input logic gpsb_mpccup, 
    input logic [2:0] gpsb_side_ism_fabric, 
    input logic gpsb_teom, 
    input logic gpsb_tnpput, 
    input logic gpsb_tparity, 
    input logic [(HQM_SBE_DATAWIDTH - 1):0] gpsb_tpayload, 
    input logic gpsb_tpcput, 
    output logic gpsb_meom, 
    output logic gpsb_mnpput, 
    output logic gpsb_mparity, 
    output logic [(HQM_SBE_DATAWIDTH - 1):0] gpsb_mpayload, 
    output logic gpsb_mpcput, 
    output logic [2:0] gpsb_side_ism_agent, 
    output logic gpsb_tnpcup, 
    output logic gpsb_tpccup, 
    // Ports for Interface iosf_sideband_clock
    input logic side_clk, 
    // Ports for Interface iosf_sideband_idstraps
    input logic [15:0] strap_hqm_do_serr_dstid, 
    input logic [15:0] strap_hqm_err_sb_dstid, 
    input logic [15:0] strap_hqm_gpsb_srcid, 
    // Ports for Interface iosf_sideband_pok
    output logic side_pok, 
    // Ports for Interface iosf_sideband_power
    input logic side_clkack, 
    output logic side_clkreq, 
    // Ports for Interface iosf_sideband_reset
    input logic side_rst_b, 
    // Ports for Interface iosf_sideband_wake
    input logic side_pwrgate_pmc_wake, 
    // Ports for Interface prim_clock_req_ack
    input logic prim_clkack, 
    output logic prim_clkreq, 
    // Ports for Interface prim_reset
    input logic pma_safemode, 
    input logic powergood_rst_b, 
    input logic prim_pwrgate_pmc_wake, 
    input logic prim_rst_b, 
    // Ports for Interface rtdr_iosfsb_ism
    input logic rtdr_iosfsb_ism_capturedr, 
    input logic rtdr_iosfsb_ism_irdec, 
    input logic rtdr_iosfsb_ism_shiftdr, 
    input logic rtdr_iosfsb_ism_tdi, 
    input logic rtdr_iosfsb_ism_updatedr, 
    output logic rtdr_iosfsb_ism_tdo, 
    // Ports for Interface rtdr_iosfsb_ism_clock
    input logic rtdr_iosfsb_ism_tck, 
    // Ports for Interface rtdr_iosfsb_ism_reset
    input logic rtdr_iosfsb_ism_trst_b, 
    // Ports for Interface rtdr_tapconfig
    input logic rtdr_tapconfig_capturedr, 
    input logic rtdr_tapconfig_irdec, 
    input logic rtdr_tapconfig_shiftdr, 
    input logic rtdr_tapconfig_tdi, 
    input logic rtdr_tapconfig_updatedr, 
    output logic rtdr_tapconfig_tdo, 
    // Ports for Interface rtdr_tapconfig_clock
    input logic rtdr_tapconfig_tck, 
    // Ports for Interface rtdr_tapconfig_reset
    input logic rtdr_tapconfig_trst_b, 
    // Ports for Interface rtdr_taptrigger
    input logic rtdr_taptrigger_capturedr, 
    input logic rtdr_taptrigger_irdec, 
    input logic rtdr_taptrigger_shiftdr, 
    input logic rtdr_taptrigger_tdi, 
    input logic rtdr_taptrigger_updatedr, 
    output logic rtdr_taptrigger_tdo, 
    // Ports for Interface rtdr_taptrigger_clock
    input logic rtdr_taptrigger_tck, 
    // Ports for Interface rtdr_taptrigger_reset
    input logic rtdr_taptrigger_trst_b, 
    // Ports for Interface scan
    input logic fscan_byprst_b, 
    input logic fscan_clkungate, 
    input logic fscan_clkungate_syn, 
    input logic fscan_latchclosed_b, 
    input logic fscan_latchopen, 
    input logic fscan_mode, 
    input logic fscan_rstbypen, 
    input logic fscan_shiften, 
    // Ports for Interface scan_reset
    input logic fdfx_powergood, 
    // Ports for Interface sfi_rx_data
    input logic [((HQM_SFI_RX_D * 8) - 1):0] sfi_rx_data, 
    input logic sfi_rx_data_aux_parity, 
    input logic sfi_rx_data_crd_rtn_block, 
    input logic sfi_rx_data_early_valid, 
    input logic [((HQM_SFI_RX_D / 4) - 1):0] sfi_rx_data_edb, 
    input logic [((HQM_SFI_RX_D / 4) - 1):0] sfi_rx_data_end, 
    input logic [((HQM_SFI_RX_DS * 8) - 1):0] sfi_rx_data_info_byte, 
    input logic [((HQM_SFI_RX_D / 8) - 1):0] sfi_rx_data_parity, 
    input logic [((HQM_SFI_RX_D / 4) - 1):0] sfi_rx_data_poison, 
    input logic sfi_rx_data_start, 
    input logic sfi_rx_data_valid, 
    output logic sfi_rx_data_block, 
    output logic [1:0] sfi_rx_data_crd_rtn_fc_id, 
    output logic sfi_rx_data_crd_rtn_valid, 
    output logic [(HQM_SFI_RX_NDCRD - 1):0] sfi_rx_data_crd_rtn_value, 
    output logic [4:0] sfi_rx_data_crd_rtn_vc_id, 
    // Ports for Interface sfi_rx_globals
    input logic sfi_rx_txcon_req, 
    output logic sfi_rx_rx_empty, 
    output logic sfi_rx_rxcon_ack, 
    output logic sfi_rx_rxdiscon_nack, 
    // Ports for Interface sfi_rx_header
    input logic sfi_rx_hdr_crd_rtn_block, 
    input logic sfi_rx_hdr_early_valid, 
    input logic [((HQM_SFI_RX_M * 16) - 1):0] sfi_rx_hdr_info_bytes, 
    input logic sfi_rx_hdr_valid, 
    input logic [((HQM_SFI_RX_H * 8) - 1):0] sfi_rx_header, 
    output logic sfi_rx_hdr_block, 
    output logic [1:0] sfi_rx_hdr_crd_rtn_fc_id, 
    output logic sfi_rx_hdr_crd_rtn_valid, 
    output logic [(HQM_SFI_RX_NHCRD - 1):0] sfi_rx_hdr_crd_rtn_value, 
    output logic [4:0] sfi_rx_hdr_crd_rtn_vc_id, 
    // Ports for Interface sfi_tx_data
    input logic sfi_tx_data_block, 
    input logic [1:0] sfi_tx_data_crd_rtn_fc_id, 
    input logic sfi_tx_data_crd_rtn_valid, 
    input logic [(HQM_SFI_TX_NDCRD - 1):0] sfi_tx_data_crd_rtn_value, 
    input logic [4:0] sfi_tx_data_crd_rtn_vc_id, 
    output logic [((HQM_SFI_TX_D * 8) - 1):0] sfi_tx_data, 
    output logic sfi_tx_data_aux_parity, 
    output logic sfi_tx_data_crd_rtn_block, 
    output logic sfi_tx_data_early_valid, 
    output logic [((HQM_SFI_TX_D / 4) - 1):0] sfi_tx_data_edb, 
    output logic [((HQM_SFI_TX_D / 4) - 1):0] sfi_tx_data_end, 
    output logic [((HQM_SFI_TX_DS * 8) - 1):0] sfi_tx_data_info_byte, 
    output logic [((HQM_SFI_TX_D / 8) - 1):0] sfi_tx_data_parity, 
    output logic [((HQM_SFI_TX_D / 4) - 1):0] sfi_tx_data_poison, 
    output logic sfi_tx_data_start, 
    output logic sfi_tx_data_valid, 
    // Ports for Interface sfi_tx_globals
    input logic sfi_tx_rx_empty, 
    input logic sfi_tx_rxcon_ack, 
    input logic sfi_tx_rxdiscon_nack, 
    output logic sfi_tx_txcon_req, 
    // Ports for Interface sfi_tx_header
    input logic sfi_tx_hdr_block, 
    input logic [1:0] sfi_tx_hdr_crd_rtn_fc_id, 
    input logic sfi_tx_hdr_crd_rtn_valid, 
    input logic [(HQM_SFI_TX_NHCRD - 1):0] sfi_tx_hdr_crd_rtn_value, 
    input logic [4:0] sfi_tx_hdr_crd_rtn_vc_id, 
    output logic sfi_tx_hdr_crd_rtn_block, 
    output logic sfi_tx_hdr_early_valid, 
    output logic [((HQM_SFI_TX_M * 16) - 1):0] sfi_tx_hdr_info_bytes, 
    output logic sfi_tx_hdr_valid, 
    output logic [((HQM_SFI_TX_H * 8) - 1):0] sfi_tx_header, 
    // Ports for Interface viewpins_dig
    output logic dig_view_out_0, 
    output logic dig_view_out_1, 
    // Ports for Manually exported pins
    input logic [2047:0] bcam_AW_bcam_2048x26_cmatch, 
    input logic [207:0] bcam_AW_bcam_2048x26_rdata, 
    input logic fscan_isol_ctrl, 
    input logic fscan_isol_lat_ctrl, 
    input logic fscan_ret_ctrl, 
    input logic par_mem_pgcb_fet_en_ack_b, 
    input logic [29:0] rf_alarm_vf_synd0_rdata, 
    input logic [31:0] rf_alarm_vf_synd1_rdata, 
    input logic [31:0] rf_alarm_vf_synd2_rdata, 
    input logic [178:0] rf_aqed_chp_sch_rx_sync_mem_rdata, 
    input logic [16:0] rf_aqed_fid_cnt_rdata, 
    input logic [44:0] rf_aqed_fifo_ap_aqed_rdata, 
    input logic [23:0] rf_aqed_fifo_aqed_ap_enq_rdata, 
    input logic [179:0] rf_aqed_fifo_aqed_chp_sch_rdata, 
    input logic [31:0] rf_aqed_fifo_freelist_return_rdata, 
    input logic [34:0] rf_aqed_fifo_lsp_aqed_cmp_rdata, 
    input logic [152:0] rf_aqed_fifo_qed_aqed_enq_fid_rdata, 
    input logic [154:0] rf_aqed_fifo_qed_aqed_enq_rdata, 
    input logic [15:0] rf_aqed_ll_cnt_pri0_rdata, 
    input logic [15:0] rf_aqed_ll_cnt_pri1_rdata, 
    input logic [15:0] rf_aqed_ll_cnt_pri2_rdata, 
    input logic [15:0] rf_aqed_ll_cnt_pri3_rdata, 
    input logic [13:0] rf_aqed_ll_qe_hp_pri0_rdata, 
    input logic [13:0] rf_aqed_ll_qe_hp_pri1_rdata, 
    input logic [13:0] rf_aqed_ll_qe_hp_pri2_rdata, 
    input logic [13:0] rf_aqed_ll_qe_hp_pri3_rdata, 
    input logic [13:0] rf_aqed_ll_qe_tp_pri0_rdata, 
    input logic [13:0] rf_aqed_ll_qe_tp_pri1_rdata, 
    input logic [13:0] rf_aqed_ll_qe_tp_pri2_rdata, 
    input logic [13:0] rf_aqed_ll_qe_tp_pri3_rdata, 
    input logic [8:0] rf_aqed_lsp_deq_fifo_mem_rdata, 
    input logic [527:0] rf_aqed_qid2cqidix_rdata, 
    input logic [14:0] rf_aqed_qid_cnt_rdata, 
    input logic [13:0] rf_aqed_qid_fid_limit_rdata, 
    input logic [54:0] rf_atm_cmp_fifo_mem_rdata, 
    input logic [44:0] rf_atm_fifo_ap_aqed_rdata, 
    input logic [23:0] rf_atm_fifo_aqed_ap_enq_rdata, 
    input logic [67:0] rf_atq_cnt_rdata, 
    input logic [14:0] rf_atq_hp_rdata, 
    input logic [14:0] rf_atq_tp_rdata, 
    input logic [15:0] rf_cfg_atm_qid_dpth_thrsh_mem_rdata, 
    input logic [32:0] rf_cfg_cq2priov_mem_rdata, 
    input logic [32:0] rf_cfg_cq2priov_odd_mem_rdata, 
    input logic [28:0] rf_cfg_cq2qid_0_mem_rdata, 
    input logic [28:0] rf_cfg_cq2qid_0_odd_mem_rdata, 
    input logic [28:0] rf_cfg_cq2qid_1_mem_rdata, 
    input logic [28:0] rf_cfg_cq2qid_1_odd_mem_rdata, 
    input logic [13:0] rf_cfg_cq_ldb_inflight_limit_mem_rdata, 
    input logic [13:0] rf_cfg_cq_ldb_inflight_threshold_mem_rdata, 
    input logic [4:0] rf_cfg_cq_ldb_token_depth_select_mem_rdata, 
    input logic [16:0] rf_cfg_cq_ldb_wu_limit_mem_rdata, 
    input logic [15:0] rf_cfg_dir_qid_dpth_thrsh_mem_rdata, 
    input logic [15:0] rf_cfg_nalb_qid_dpth_thrsh_mem_rdata, 
    input logic [12:0] rf_cfg_qid_aqed_active_limit_mem_rdata, 
    input logic [12:0] rf_cfg_qid_ldb_inflight_limit_mem_rdata, 
    input logic [527:0] rf_cfg_qid_ldb_qid2cqidix2_mem_rdata, 
    input logic [527:0] rf_cfg_qid_ldb_qid2cqidix_mem_rdata, 
    input logic [200:0] rf_chp_chp_rop_hcw_fifo_mem_rdata, 
    input logic [73:0] rf_chp_lsp_ap_cmp_fifo_mem_rdata, 
    input logic [72:0] rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata, 
    input logic [28:0] rf_chp_lsp_tok_fifo_mem_rdata, 
    input logic [24:0] rf_chp_lsp_token_rx_sync_fifo_mem_rdata, 
    input logic [199:0] rf_chp_sys_tx_fifo_mem_rdata, 
    input logic [1:0] rf_cmp_id_chk_enbl_mem_rdata, 
    input logic [15:0] rf_count_rmw_pipe_dir_mem_rdata, 
    input logic [15:0] rf_count_rmw_pipe_ldb_mem_rdata, 
    input logic [9:0] rf_count_rmw_pipe_wd_dir_mem_rdata, 
    input logic [9:0] rf_count_rmw_pipe_wd_ldb_mem_rdata, 
    input logic [95:0] rf_cq_atm_pri_arbindex_mem_rdata, 
    input logic [65:0] rf_cq_dir_tot_sch_cnt_mem_rdata, 
    input logic [14:0] rf_cq_ldb_inflight_count_mem_rdata, 
    input logic [12:0] rf_cq_ldb_token_count_mem_rdata, 
    input logic [65:0] rf_cq_ldb_tot_sch_cnt_mem_rdata, 
    input logic [18:0] rf_cq_ldb_wu_count_mem_rdata, 
    input logic [95:0] rf_cq_nalb_pri_arbindex_mem_rdata, 
    input logic [67:0] rf_dir_cnt_rdata, 
    input logic [12:0] rf_dir_cq_depth_rdata, 
    input logic [14:0] rf_dir_cq_intr_thresh_rdata, 
    input logic [5:0] rf_dir_cq_token_depth_select_rdata, 
    input logic [12:0] rf_dir_cq_wptr_rdata, 
    input logic [16:0] rf_dir_enq_cnt_mem_rdata, 
    input logic [14:0] rf_dir_hp_rdata, 
    input logic [67:0] rf_dir_replay_cnt_rdata, 
    input logic [14:0] rf_dir_replay_hp_rdata, 
    input logic [14:0] rf_dir_replay_tp_rdata, 
    input logic [16:0] rf_dir_rofrag_cnt_rdata, 
    input logic [14:0] rf_dir_rofrag_hp_rdata, 
    input logic [14:0] rf_dir_rofrag_tp_rdata, 
    input logic [59:0] rf_dir_rply_req_fifo_mem_rdata, 
    input logic [12:0] rf_dir_tok_cnt_mem_rdata, 
    input logic [7:0] rf_dir_tok_lim_mem_rdata, 
    input logic [14:0] rf_dir_tp_rdata, 
    input logic [143:0] rf_dir_wb0_rdata, 
    input logic [143:0] rf_dir_wb1_rdata, 
    input logic [143:0] rf_dir_wb2_rdata, 
    input logic [44:0] rf_dp_dqed_rdata, 
    input logic [7:0] rf_dp_lsp_enq_dir_rdata, 
    input logic [7:0] rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata, 
    input logic [22:0] rf_dp_lsp_enq_rorply_rdata, 
    input logic [22:0] rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata, 
    input logic [9:0] rf_enq_nalb_fifo_mem_rdata, 
    input logic [11:0] rf_fid2cqqidix_rdata, 
    input logic [166:0] rf_hcw_enq_fifo_rdata, 
    input logic [159:0] rf_hcw_enq_w_rx_sync_mem_rdata, 
    input logic [29:0] rf_hist_list_a_minmax_rdata, 
    input logic [31:0] rf_hist_list_a_ptr_rdata, 
    input logic [29:0] rf_hist_list_minmax_rdata, 
    input logic [31:0] rf_hist_list_ptr_rdata, 
    input logic [65:0] rf_ibcpl_data_fifo_rdata, 
    input logic [19:0] rf_ibcpl_hdr_fifo_rdata, 
    input logic [12:0] rf_ldb_cq_depth_rdata, 
    input logic [12:0] rf_ldb_cq_intr_thresh_rdata, 
    input logic [31:0] rf_ldb_cq_on_off_threshold_rdata, 
    input logic [5:0] rf_ldb_cq_token_depth_select_rdata, 
    input logic [12:0] rf_ldb_cq_wptr_rdata, 
    input logic [59:0] rf_ldb_rply_req_fifo_mem_rdata, 
    input logic [24:0] rf_ldb_token_rtn_fifo_mem_rdata, 
    input logic [143:0] rf_ldb_wb0_rdata, 
    input logic [143:0] rf_ldb_wb1_rdata, 
    input logic [143:0] rf_ldb_wb2_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin0_dup0_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin0_dup1_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin0_dup2_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin0_dup3_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin1_dup0_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin1_dup1_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin1_dup2_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin1_dup3_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin2_dup0_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin2_dup1_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin2_dup2_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin2_dup3_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin3_dup0_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin3_dup1_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin3_dup2_rdata, 
    input logic [15:0] rf_ll_enq_cnt_r_bin3_dup3_rdata, 
    input logic [15:0] rf_ll_enq_cnt_s_bin0_rdata, 
    input logic [15:0] rf_ll_enq_cnt_s_bin1_rdata, 
    input logic [15:0] rf_ll_enq_cnt_s_bin2_rdata, 
    input logic [15:0] rf_ll_enq_cnt_s_bin3_rdata, 
    input logic [13:0] rf_ll_rdylst_hp_bin0_rdata, 
    input logic [13:0] rf_ll_rdylst_hp_bin1_rdata, 
    input logic [13:0] rf_ll_rdylst_hp_bin2_rdata, 
    input logic [13:0] rf_ll_rdylst_hp_bin3_rdata, 
    input logic [15:0] rf_ll_rdylst_hpnxt_bin0_rdata, 
    input logic [15:0] rf_ll_rdylst_hpnxt_bin1_rdata, 
    input logic [15:0] rf_ll_rdylst_hpnxt_bin2_rdata, 
    input logic [15:0] rf_ll_rdylst_hpnxt_bin3_rdata, 
    input logic [13:0] rf_ll_rdylst_tp_bin0_rdata, 
    input logic [13:0] rf_ll_rdylst_tp_bin1_rdata, 
    input logic [13:0] rf_ll_rdylst_tp_bin2_rdata, 
    input logic [13:0] rf_ll_rdylst_tp_bin3_rdata, 
    input logic [55:0] rf_ll_rlst_cnt_rdata, 
    input logic [16:0] rf_ll_sch_cnt_dup0_rdata, 
    input logic [16:0] rf_ll_sch_cnt_dup1_rdata, 
    input logic [16:0] rf_ll_sch_cnt_dup2_rdata, 
    input logic [16:0] rf_ll_sch_cnt_dup3_rdata, 
    input logic [13:0] rf_ll_schlst_hp_bin0_rdata, 
    input logic [13:0] rf_ll_schlst_hp_bin1_rdata, 
    input logic [13:0] rf_ll_schlst_hp_bin2_rdata, 
    input logic [13:0] rf_ll_schlst_hp_bin3_rdata, 
    input logic [15:0] rf_ll_schlst_hpnxt_bin0_rdata, 
    input logic [15:0] rf_ll_schlst_hpnxt_bin1_rdata, 
    input logic [15:0] rf_ll_schlst_hpnxt_bin2_rdata, 
    input logic [15:0] rf_ll_schlst_hpnxt_bin3_rdata, 
    input logic [13:0] rf_ll_schlst_tp_bin0_rdata, 
    input logic [13:0] rf_ll_schlst_tp_bin1_rdata, 
    input logic [13:0] rf_ll_schlst_tp_bin2_rdata, 
    input logic [13:0] rf_ll_schlst_tp_bin3_rdata, 
    input logic [15:0] rf_ll_schlst_tpprv_bin0_rdata, 
    input logic [15:0] rf_ll_schlst_tpprv_bin1_rdata, 
    input logic [15:0] rf_ll_schlst_tpprv_bin2_rdata, 
    input logic [15:0] rf_ll_schlst_tpprv_bin3_rdata, 
    input logic [59:0] rf_ll_slst_cnt_rdata, 
    input logic [26:0] rf_lsp_dp_sch_dir_rdata, 
    input logic [7:0] rf_lsp_dp_sch_rorply_rdata, 
    input logic [7:0] rf_lsp_nalb_sch_atq_rdata, 
    input logic [7:0] rf_lsp_nalb_sch_rorply_rdata, 
    input logic [26:0] rf_lsp_nalb_sch_unoord_rdata, 
    input logic [18:0] rf_lsp_reordercmp_fifo_mem_rdata, 
    input logic [12:0] rf_lut_dir_cq2vf_pf_ro_rdata, 
    input logic [26:0] rf_lut_dir_cq_addr_l_rdata, 
    input logic [32:0] rf_lut_dir_cq_addr_u_rdata, 
    input logic [30:0] rf_lut_dir_cq_ai_addr_l_rdata, 
    input logic [32:0] rf_lut_dir_cq_ai_addr_u_rdata, 
    input logic [32:0] rf_lut_dir_cq_ai_data_rdata, 
    input logic [12:0] rf_lut_dir_cq_isr_rdata, 
    input logic [23:0] rf_lut_dir_cq_pasid_rdata, 
    input logic [10:0] rf_lut_dir_pp2vas_rdata, 
    input logic [16:0] rf_lut_dir_pp_v_rdata, 
    input logic [32:0] rf_lut_dir_vasqid_v_rdata, 
    input logic [12:0] rf_lut_ldb_cq2vf_pf_ro_rdata, 
    input logic [26:0] rf_lut_ldb_cq_addr_l_rdata, 
    input logic [32:0] rf_lut_ldb_cq_addr_u_rdata, 
    input logic [30:0] rf_lut_ldb_cq_ai_addr_l_rdata, 
    input logic [32:0] rf_lut_ldb_cq_ai_addr_u_rdata, 
    input logic [32:0] rf_lut_ldb_cq_ai_data_rdata, 
    input logic [12:0] rf_lut_ldb_cq_isr_rdata, 
    input logic [23:0] rf_lut_ldb_cq_pasid_rdata, 
    input logic [10:0] rf_lut_ldb_pp2vas_rdata, 
    input logic [20:0] rf_lut_ldb_qid2vqid_rdata, 
    input logic [16:0] rf_lut_ldb_vasqid_v_rdata, 
    input logic [30:0] rf_lut_vf_dir_vpp2pp_rdata, 
    input logic [16:0] rf_lut_vf_dir_vpp_v_rdata, 
    input logic [30:0] rf_lut_vf_dir_vqid2qid_rdata, 
    input logic [16:0] rf_lut_vf_dir_vqid_v_rdata, 
    input logic [24:0] rf_lut_vf_ldb_vpp2pp_rdata, 
    input logic [16:0] rf_lut_vf_ldb_vpp_v_rdata, 
    input logic [26:0] rf_lut_vf_ldb_vqid2qid_rdata, 
    input logic [16:0] rf_lut_vf_ldb_vqid_v_rdata, 
    input logic [32:0] rf_msix_tbl_word0_rdata, 
    input logic [32:0] rf_msix_tbl_word1_rdata, 
    input logic [32:0] rf_msix_tbl_word2_rdata, 
    input logic [128:0] rf_mstr_ll_data0_rdata, 
    input logic [128:0] rf_mstr_ll_data1_rdata, 
    input logic [128:0] rf_mstr_ll_data2_rdata, 
    input logic [128:0] rf_mstr_ll_data3_rdata, 
    input logic [152:0] rf_mstr_ll_hdr_rdata, 
    input logic [34:0] rf_mstr_ll_hpa_rdata, 
    input logic [17:0] rf_nalb_cmp_fifo_mem_rdata, 
    input logic [67:0] rf_nalb_cnt_rdata, 
    input logic [14:0] rf_nalb_hp_rdata, 
    input logic [9:0] rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata, 
    input logic [26:0] rf_nalb_lsp_enq_rorply_rdata, 
    input logic [26:0] rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata, 
    input logic [9:0] rf_nalb_lsp_enq_unoord_rdata, 
    input logic [44:0] rf_nalb_qed_rdata, 
    input logic [67:0] rf_nalb_replay_cnt_rdata, 
    input logic [14:0] rf_nalb_replay_hp_rdata, 
    input logic [14:0] rf_nalb_replay_tp_rdata, 
    input logic [16:0] rf_nalb_rofrag_cnt_rdata, 
    input logic [14:0] rf_nalb_rofrag_hp_rdata, 
    input logic [14:0] rf_nalb_rofrag_tp_rdata, 
    input logic [26:0] rf_nalb_sel_nalb_fifo_mem_rdata, 
    input logic [14:0] rf_nalb_tp_rdata, 
    input logic [11:0] rf_ord_qid_sn_map_rdata, 
    input logic [11:0] rf_ord_qid_sn_rdata, 
    input logic [159:0] rf_outbound_hcw_fifo_mem_rdata, 
    input logic [176:0] rf_qed_chp_sch_data_rdata, 
    input logic [25:0] rf_qed_chp_sch_flid_ret_rx_sync_mem_rdata, 
    input logic [176:0] rf_qed_chp_sch_rx_sync_mem_rdata, 
    input logic [8:0] rf_qed_lsp_deq_fifo_mem_rdata, 
    input logic [196:0] rf_qed_to_cq_fifo_mem_rdata, 
    input logic [13:0] rf_qid_aqed_active_count_mem_rdata, 
    input logic [16:0] rf_qid_atm_active_mem_rdata, 
    input logic [65:0] rf_qid_atm_tot_enq_cnt_mem_rdata, 
    input logic [16:0] rf_qid_atq_enqueue_count_mem_rdata, 
    input logic [14:0] rf_qid_dir_max_depth_mem_rdata, 
    input logic [16:0] rf_qid_dir_replay_count_mem_rdata, 
    input logic [65:0] rf_qid_dir_tot_enq_cnt_mem_rdata, 
    input logic [16:0] rf_qid_ldb_enqueue_count_mem_rdata, 
    input logic [13:0] rf_qid_ldb_inflight_count_mem_rdata, 
    input logic [16:0] rf_qid_ldb_replay_count_mem_rdata, 
    input logic [14:0] rf_qid_naldb_max_depth_mem_rdata, 
    input logic [65:0] rf_qid_naldb_tot_enq_cnt_mem_rdata, 
    input logic [5:0] rf_qid_rdylst_clamp_rdata, 
    input logic [15:0] rf_reord_cnt_mem_rdata, 
    input logic [16:0] rf_reord_dirhp_mem_rdata, 
    input logic [16:0] rf_reord_dirtp_mem_rdata, 
    input logic [16:0] rf_reord_lbhp_mem_rdata, 
    input logic [16:0] rf_reord_lbtp_mem_rdata, 
    input logic [24:0] rf_reord_st_mem_rdata, 
    input logic [32:0] rf_ri_tlq_fifo_npdata_rdata, 
    input logic [157:0] rf_ri_tlq_fifo_nphdr_rdata, 
    input logic [263:0] rf_ri_tlq_fifo_pdata_rdata, 
    input logic [152:0] rf_ri_tlq_fifo_phdr_rdata, 
    input logic [203:0] rf_rop_chp_rop_hcw_fifo_mem_rdata, 
    input logic [99:0] rf_rop_dp_enq_dir_rdata, 
    input logic [99:0] rf_rop_dp_enq_ro_rdata, 
    input logic [16:0] rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata, 
    input logic [99:0] rf_rop_nalb_enq_ro_rdata, 
    input logic [99:0] rf_rop_nalb_enq_unoord_rdata, 
    input logic [44:0] rf_rx_sync_dp_dqed_data_rdata, 
    input logic [26:0] rf_rx_sync_lsp_dp_sch_dir_rdata, 
    input logic [7:0] rf_rx_sync_lsp_dp_sch_rorply_rdata, 
    input logic [7:0] rf_rx_sync_lsp_nalb_sch_atq_rdata, 
    input logic [7:0] rf_rx_sync_lsp_nalb_sch_rorply_rdata, 
    input logic [26:0] rf_rx_sync_lsp_nalb_sch_unoord_rdata, 
    input logic [44:0] rf_rx_sync_nalb_qed_data_rdata, 
    input logic [138:0] rf_rx_sync_qed_aqed_enq_rdata, 
    input logic [99:0] rf_rx_sync_rop_dp_enq_rdata, 
    input logic [99:0] rf_rx_sync_rop_nalb_enq_rdata, 
    input logic [156:0] rf_rx_sync_rop_qed_dqed_enq_rdata, 
    input logic [269:0] rf_sch_out_fifo_rdata, 
    input logic [9:0] rf_scrbd_mem_rdata, 
    input logic [34:0] rf_send_atm_to_cq_rx_sync_fifo_mem_rdata, 
    input logic [11:0] rf_sn0_order_shft_mem_rdata, 
    input logic [11:0] rf_sn1_order_shft_mem_rdata, 
    input logic [20:0] rf_sn_complete_fifo_mem_rdata, 
    input logic [12:0] rf_sn_ordered_fifo_mem_rdata, 
    input logic [13:0] rf_threshold_r_pipe_dir_mem_rdata, 
    input logic [13:0] rf_threshold_r_pipe_ldb_mem_rdata, 
    input logic [38:0] rf_tlb_data0_4k_rdata, 
    input logic [38:0] rf_tlb_data1_4k_rdata, 
    input logic [38:0] rf_tlb_data2_4k_rdata, 
    input logic [38:0] rf_tlb_data3_4k_rdata, 
    input logic [38:0] rf_tlb_data4_4k_rdata, 
    input logic [38:0] rf_tlb_data5_4k_rdata, 
    input logic [38:0] rf_tlb_data6_4k_rdata, 
    input logic [38:0] rf_tlb_data7_4k_rdata, 
    input logic [84:0] rf_tlb_tag0_4k_rdata, 
    input logic [84:0] rf_tlb_tag1_4k_rdata, 
    input logic [84:0] rf_tlb_tag2_4k_rdata, 
    input logic [84:0] rf_tlb_tag3_4k_rdata, 
    input logic [84:0] rf_tlb_tag4_4k_rdata, 
    input logic [84:0] rf_tlb_tag5_4k_rdata, 
    input logic [84:0] rf_tlb_tag6_4k_rdata, 
    input logic [84:0] rf_tlb_tag7_4k_rdata, 
    input logic [19:0] rf_uno_atm_cmp_fifo_mem_rdata, 
    input logic [15:0] sr_aqed_freelist_rdata, 
    input logic [15:0] sr_aqed_ll_qe_hpnxt_rdata, 
    input logic [138:0] sr_aqed_rdata, 
    input logic [20:0] sr_dir_nxthp_rdata, 
    input logic [15:0] sr_freelist_0_rdata, 
    input logic [15:0] sr_freelist_1_rdata, 
    input logic [15:0] sr_freelist_2_rdata, 
    input logic [15:0] sr_freelist_3_rdata, 
    input logic [15:0] sr_freelist_4_rdata, 
    input logic [15:0] sr_freelist_5_rdata, 
    input logic [15:0] sr_freelist_6_rdata, 
    input logic [15:0] sr_freelist_7_rdata, 
    input logic [65:0] sr_hist_list_a_rdata, 
    input logic [65:0] sr_hist_list_rdata, 
    input logic [20:0] sr_nalb_nxthp_rdata, 
    input logic [138:0] sr_qed_0_rdata, 
    input logic [138:0] sr_qed_1_rdata, 
    input logic [138:0] sr_qed_2_rdata, 
    input logic [138:0] sr_qed_3_rdata, 
    input logic [138:0] sr_qed_4_rdata, 
    input logic [138:0] sr_qed_5_rdata, 
    input logic [138:0] sr_qed_6_rdata, 
    input logic [138:0] sr_qed_7_rdata, 
    input logic [155:0] sr_rob_mem_rdata, 
    output logic bcam_AW_bcam_2048x26_cclk, 
    output logic [207:0] bcam_AW_bcam_2048x26_cdata, 
    output logic [7:0] bcam_AW_bcam_2048x26_ce, 
    output logic bcam_AW_bcam_2048x26_dfx_clk, 
    output logic [7:0] bcam_AW_bcam_2048x26_raddr, 
    output logic bcam_AW_bcam_2048x26_rclk, 
    output logic bcam_AW_bcam_2048x26_re, 
    output logic [63:0] bcam_AW_bcam_2048x26_waddr, 
    output logic bcam_AW_bcam_2048x26_wclk, 
    output logic [207:0] bcam_AW_bcam_2048x26_wdata, 
    output logic [7:0] bcam_AW_bcam_2048x26_we, 
    output logic hqm_pwrgood_rst_b, 
    output logic par_mem_pgcb_fet_en_b, 
    output logic pgcb_isol_en, 
    output logic pgcb_isol_en_b, 
    output logic [3:0] rf_alarm_vf_synd0_raddr, 
    output logic rf_alarm_vf_synd0_rclk, 
    output logic rf_alarm_vf_synd0_rclk_rst_n, 
    output logic rf_alarm_vf_synd0_re, 
    output logic [3:0] rf_alarm_vf_synd0_waddr, 
    output logic rf_alarm_vf_synd0_wclk, 
    output logic rf_alarm_vf_synd0_wclk_rst_n, 
    output logic [29:0] rf_alarm_vf_synd0_wdata, 
    output logic rf_alarm_vf_synd0_we, 
    output logic [3:0] rf_alarm_vf_synd1_raddr, 
    output logic rf_alarm_vf_synd1_rclk, 
    output logic rf_alarm_vf_synd1_rclk_rst_n, 
    output logic rf_alarm_vf_synd1_re, 
    output logic [3:0] rf_alarm_vf_synd1_waddr, 
    output logic rf_alarm_vf_synd1_wclk, 
    output logic rf_alarm_vf_synd1_wclk_rst_n, 
    output logic [31:0] rf_alarm_vf_synd1_wdata, 
    output logic rf_alarm_vf_synd1_we, 
    output logic [3:0] rf_alarm_vf_synd2_raddr, 
    output logic rf_alarm_vf_synd2_rclk, 
    output logic rf_alarm_vf_synd2_rclk_rst_n, 
    output logic rf_alarm_vf_synd2_re, 
    output logic [3:0] rf_alarm_vf_synd2_waddr, 
    output logic rf_alarm_vf_synd2_wclk, 
    output logic rf_alarm_vf_synd2_wclk_rst_n, 
    output logic [31:0] rf_alarm_vf_synd2_wdata, 
    output logic rf_alarm_vf_synd2_we, 
    output logic [1:0] rf_aqed_chp_sch_rx_sync_mem_raddr, 
    output logic rf_aqed_chp_sch_rx_sync_mem_rclk, 
    output logic rf_aqed_chp_sch_rx_sync_mem_rclk_rst_n, 
    output logic rf_aqed_chp_sch_rx_sync_mem_re, 
    output logic [1:0] rf_aqed_chp_sch_rx_sync_mem_waddr, 
    output logic rf_aqed_chp_sch_rx_sync_mem_wclk, 
    output logic rf_aqed_chp_sch_rx_sync_mem_wclk_rst_n, 
    output logic [178:0] rf_aqed_chp_sch_rx_sync_mem_wdata, 
    output logic rf_aqed_chp_sch_rx_sync_mem_we, 
    output logic [10:0] rf_aqed_fid_cnt_raddr, 
    output logic rf_aqed_fid_cnt_rclk, 
    output logic rf_aqed_fid_cnt_rclk_rst_n, 
    output logic rf_aqed_fid_cnt_re, 
    output logic [10:0] rf_aqed_fid_cnt_waddr, 
    output logic rf_aqed_fid_cnt_wclk, 
    output logic rf_aqed_fid_cnt_wclk_rst_n, 
    output logic [16:0] rf_aqed_fid_cnt_wdata, 
    output logic rf_aqed_fid_cnt_we, 
    output logic [3:0] rf_aqed_fifo_ap_aqed_raddr, 
    output logic rf_aqed_fifo_ap_aqed_rclk, 
    output logic rf_aqed_fifo_ap_aqed_rclk_rst_n, 
    output logic rf_aqed_fifo_ap_aqed_re, 
    output logic [3:0] rf_aqed_fifo_ap_aqed_waddr, 
    output logic rf_aqed_fifo_ap_aqed_wclk, 
    output logic rf_aqed_fifo_ap_aqed_wclk_rst_n, 
    output logic [44:0] rf_aqed_fifo_ap_aqed_wdata, 
    output logic rf_aqed_fifo_ap_aqed_we, 
    output logic [3:0] rf_aqed_fifo_aqed_ap_enq_raddr, 
    output logic rf_aqed_fifo_aqed_ap_enq_rclk, 
    output logic rf_aqed_fifo_aqed_ap_enq_rclk_rst_n, 
    output logic rf_aqed_fifo_aqed_ap_enq_re, 
    output logic [3:0] rf_aqed_fifo_aqed_ap_enq_waddr, 
    output logic rf_aqed_fifo_aqed_ap_enq_wclk, 
    output logic rf_aqed_fifo_aqed_ap_enq_wclk_rst_n, 
    output logic [23:0] rf_aqed_fifo_aqed_ap_enq_wdata, 
    output logic rf_aqed_fifo_aqed_ap_enq_we, 
    output logic [3:0] rf_aqed_fifo_aqed_chp_sch_raddr, 
    output logic rf_aqed_fifo_aqed_chp_sch_rclk, 
    output logic rf_aqed_fifo_aqed_chp_sch_rclk_rst_n, 
    output logic rf_aqed_fifo_aqed_chp_sch_re, 
    output logic [3:0] rf_aqed_fifo_aqed_chp_sch_waddr, 
    output logic rf_aqed_fifo_aqed_chp_sch_wclk, 
    output logic rf_aqed_fifo_aqed_chp_sch_wclk_rst_n, 
    output logic [179:0] rf_aqed_fifo_aqed_chp_sch_wdata, 
    output logic rf_aqed_fifo_aqed_chp_sch_we, 
    output logic [3:0] rf_aqed_fifo_freelist_return_raddr, 
    output logic rf_aqed_fifo_freelist_return_rclk, 
    output logic rf_aqed_fifo_freelist_return_rclk_rst_n, 
    output logic rf_aqed_fifo_freelist_return_re, 
    output logic [3:0] rf_aqed_fifo_freelist_return_waddr, 
    output logic rf_aqed_fifo_freelist_return_wclk, 
    output logic rf_aqed_fifo_freelist_return_wclk_rst_n, 
    output logic [31:0] rf_aqed_fifo_freelist_return_wdata, 
    output logic rf_aqed_fifo_freelist_return_we, 
    output logic [3:0] rf_aqed_fifo_lsp_aqed_cmp_raddr, 
    output logic rf_aqed_fifo_lsp_aqed_cmp_rclk, 
    output logic rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n, 
    output logic rf_aqed_fifo_lsp_aqed_cmp_re, 
    output logic [3:0] rf_aqed_fifo_lsp_aqed_cmp_waddr, 
    output logic rf_aqed_fifo_lsp_aqed_cmp_wclk, 
    output logic rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n, 
    output logic [34:0] rf_aqed_fifo_lsp_aqed_cmp_wdata, 
    output logic rf_aqed_fifo_lsp_aqed_cmp_we, 
    output logic [2:0] rf_aqed_fifo_qed_aqed_enq_fid_raddr, 
    output logic rf_aqed_fifo_qed_aqed_enq_fid_rclk, 
    output logic rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n, 
    output logic rf_aqed_fifo_qed_aqed_enq_fid_re, 
    output logic [2:0] rf_aqed_fifo_qed_aqed_enq_fid_waddr, 
    output logic rf_aqed_fifo_qed_aqed_enq_fid_wclk, 
    output logic rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n, 
    output logic [152:0] rf_aqed_fifo_qed_aqed_enq_fid_wdata, 
    output logic rf_aqed_fifo_qed_aqed_enq_fid_we, 
    output logic [1:0] rf_aqed_fifo_qed_aqed_enq_raddr, 
    output logic rf_aqed_fifo_qed_aqed_enq_rclk, 
    output logic rf_aqed_fifo_qed_aqed_enq_rclk_rst_n, 
    output logic rf_aqed_fifo_qed_aqed_enq_re, 
    output logic [1:0] rf_aqed_fifo_qed_aqed_enq_waddr, 
    output logic rf_aqed_fifo_qed_aqed_enq_wclk, 
    output logic rf_aqed_fifo_qed_aqed_enq_wclk_rst_n, 
    output logic [154:0] rf_aqed_fifo_qed_aqed_enq_wdata, 
    output logic rf_aqed_fifo_qed_aqed_enq_we, 
    output logic [10:0] rf_aqed_ll_cnt_pri0_raddr, 
    output logic rf_aqed_ll_cnt_pri0_rclk, 
    output logic rf_aqed_ll_cnt_pri0_rclk_rst_n, 
    output logic rf_aqed_ll_cnt_pri0_re, 
    output logic [10:0] rf_aqed_ll_cnt_pri0_waddr, 
    output logic rf_aqed_ll_cnt_pri0_wclk, 
    output logic rf_aqed_ll_cnt_pri0_wclk_rst_n, 
    output logic [15:0] rf_aqed_ll_cnt_pri0_wdata, 
    output logic rf_aqed_ll_cnt_pri0_we, 
    output logic [10:0] rf_aqed_ll_cnt_pri1_raddr, 
    output logic rf_aqed_ll_cnt_pri1_rclk, 
    output logic rf_aqed_ll_cnt_pri1_rclk_rst_n, 
    output logic rf_aqed_ll_cnt_pri1_re, 
    output logic [10:0] rf_aqed_ll_cnt_pri1_waddr, 
    output logic rf_aqed_ll_cnt_pri1_wclk, 
    output logic rf_aqed_ll_cnt_pri1_wclk_rst_n, 
    output logic [15:0] rf_aqed_ll_cnt_pri1_wdata, 
    output logic rf_aqed_ll_cnt_pri1_we, 
    output logic [10:0] rf_aqed_ll_cnt_pri2_raddr, 
    output logic rf_aqed_ll_cnt_pri2_rclk, 
    output logic rf_aqed_ll_cnt_pri2_rclk_rst_n, 
    output logic rf_aqed_ll_cnt_pri2_re, 
    output logic [10:0] rf_aqed_ll_cnt_pri2_waddr, 
    output logic rf_aqed_ll_cnt_pri2_wclk, 
    output logic rf_aqed_ll_cnt_pri2_wclk_rst_n, 
    output logic [15:0] rf_aqed_ll_cnt_pri2_wdata, 
    output logic rf_aqed_ll_cnt_pri2_we, 
    output logic [10:0] rf_aqed_ll_cnt_pri3_raddr, 
    output logic rf_aqed_ll_cnt_pri3_rclk, 
    output logic rf_aqed_ll_cnt_pri3_rclk_rst_n, 
    output logic rf_aqed_ll_cnt_pri3_re, 
    output logic [10:0] rf_aqed_ll_cnt_pri3_waddr, 
    output logic rf_aqed_ll_cnt_pri3_wclk, 
    output logic rf_aqed_ll_cnt_pri3_wclk_rst_n, 
    output logic [15:0] rf_aqed_ll_cnt_pri3_wdata, 
    output logic rf_aqed_ll_cnt_pri3_we, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri0_raddr, 
    output logic rf_aqed_ll_qe_hp_pri0_rclk, 
    output logic rf_aqed_ll_qe_hp_pri0_rclk_rst_n, 
    output logic rf_aqed_ll_qe_hp_pri0_re, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri0_waddr, 
    output logic rf_aqed_ll_qe_hp_pri0_wclk, 
    output logic rf_aqed_ll_qe_hp_pri0_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_hp_pri0_wdata, 
    output logic rf_aqed_ll_qe_hp_pri0_we, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri1_raddr, 
    output logic rf_aqed_ll_qe_hp_pri1_rclk, 
    output logic rf_aqed_ll_qe_hp_pri1_rclk_rst_n, 
    output logic rf_aqed_ll_qe_hp_pri1_re, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri1_waddr, 
    output logic rf_aqed_ll_qe_hp_pri1_wclk, 
    output logic rf_aqed_ll_qe_hp_pri1_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_hp_pri1_wdata, 
    output logic rf_aqed_ll_qe_hp_pri1_we, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri2_raddr, 
    output logic rf_aqed_ll_qe_hp_pri2_rclk, 
    output logic rf_aqed_ll_qe_hp_pri2_rclk_rst_n, 
    output logic rf_aqed_ll_qe_hp_pri2_re, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri2_waddr, 
    output logic rf_aqed_ll_qe_hp_pri2_wclk, 
    output logic rf_aqed_ll_qe_hp_pri2_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_hp_pri2_wdata, 
    output logic rf_aqed_ll_qe_hp_pri2_we, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri3_raddr, 
    output logic rf_aqed_ll_qe_hp_pri3_rclk, 
    output logic rf_aqed_ll_qe_hp_pri3_rclk_rst_n, 
    output logic rf_aqed_ll_qe_hp_pri3_re, 
    output logic [10:0] rf_aqed_ll_qe_hp_pri3_waddr, 
    output logic rf_aqed_ll_qe_hp_pri3_wclk, 
    output logic rf_aqed_ll_qe_hp_pri3_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_hp_pri3_wdata, 
    output logic rf_aqed_ll_qe_hp_pri3_we, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri0_raddr, 
    output logic rf_aqed_ll_qe_tp_pri0_rclk, 
    output logic rf_aqed_ll_qe_tp_pri0_rclk_rst_n, 
    output logic rf_aqed_ll_qe_tp_pri0_re, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri0_waddr, 
    output logic rf_aqed_ll_qe_tp_pri0_wclk, 
    output logic rf_aqed_ll_qe_tp_pri0_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_tp_pri0_wdata, 
    output logic rf_aqed_ll_qe_tp_pri0_we, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri1_raddr, 
    output logic rf_aqed_ll_qe_tp_pri1_rclk, 
    output logic rf_aqed_ll_qe_tp_pri1_rclk_rst_n, 
    output logic rf_aqed_ll_qe_tp_pri1_re, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri1_waddr, 
    output logic rf_aqed_ll_qe_tp_pri1_wclk, 
    output logic rf_aqed_ll_qe_tp_pri1_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_tp_pri1_wdata, 
    output logic rf_aqed_ll_qe_tp_pri1_we, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri2_raddr, 
    output logic rf_aqed_ll_qe_tp_pri2_rclk, 
    output logic rf_aqed_ll_qe_tp_pri2_rclk_rst_n, 
    output logic rf_aqed_ll_qe_tp_pri2_re, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri2_waddr, 
    output logic rf_aqed_ll_qe_tp_pri2_wclk, 
    output logic rf_aqed_ll_qe_tp_pri2_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_tp_pri2_wdata, 
    output logic rf_aqed_ll_qe_tp_pri2_we, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri3_raddr, 
    output logic rf_aqed_ll_qe_tp_pri3_rclk, 
    output logic rf_aqed_ll_qe_tp_pri3_rclk_rst_n, 
    output logic rf_aqed_ll_qe_tp_pri3_re, 
    output logic [10:0] rf_aqed_ll_qe_tp_pri3_waddr, 
    output logic rf_aqed_ll_qe_tp_pri3_wclk, 
    output logic rf_aqed_ll_qe_tp_pri3_wclk_rst_n, 
    output logic [13:0] rf_aqed_ll_qe_tp_pri3_wdata, 
    output logic rf_aqed_ll_qe_tp_pri3_we, 
    output logic [4:0] rf_aqed_lsp_deq_fifo_mem_raddr, 
    output logic rf_aqed_lsp_deq_fifo_mem_rclk, 
    output logic rf_aqed_lsp_deq_fifo_mem_rclk_rst_n, 
    output logic rf_aqed_lsp_deq_fifo_mem_re, 
    output logic [4:0] rf_aqed_lsp_deq_fifo_mem_waddr, 
    output logic rf_aqed_lsp_deq_fifo_mem_wclk, 
    output logic rf_aqed_lsp_deq_fifo_mem_wclk_rst_n, 
    output logic [8:0] rf_aqed_lsp_deq_fifo_mem_wdata, 
    output logic rf_aqed_lsp_deq_fifo_mem_we, 
    output logic [4:0] rf_aqed_qid2cqidix_raddr, 
    output logic rf_aqed_qid2cqidix_rclk, 
    output logic rf_aqed_qid2cqidix_rclk_rst_n, 
    output logic rf_aqed_qid2cqidix_re, 
    output logic [4:0] rf_aqed_qid2cqidix_waddr, 
    output logic rf_aqed_qid2cqidix_wclk, 
    output logic rf_aqed_qid2cqidix_wclk_rst_n, 
    output logic [527:0] rf_aqed_qid2cqidix_wdata, 
    output logic rf_aqed_qid2cqidix_we, 
    output logic [4:0] rf_aqed_qid_cnt_raddr, 
    output logic rf_aqed_qid_cnt_rclk, 
    output logic rf_aqed_qid_cnt_rclk_rst_n, 
    output logic rf_aqed_qid_cnt_re, 
    output logic [4:0] rf_aqed_qid_cnt_waddr, 
    output logic rf_aqed_qid_cnt_wclk, 
    output logic rf_aqed_qid_cnt_wclk_rst_n, 
    output logic [14:0] rf_aqed_qid_cnt_wdata, 
    output logic rf_aqed_qid_cnt_we, 
    output logic [4:0] rf_aqed_qid_fid_limit_raddr, 
    output logic rf_aqed_qid_fid_limit_rclk, 
    output logic rf_aqed_qid_fid_limit_rclk_rst_n, 
    output logic rf_aqed_qid_fid_limit_re, 
    output logic [4:0] rf_aqed_qid_fid_limit_waddr, 
    output logic rf_aqed_qid_fid_limit_wclk, 
    output logic rf_aqed_qid_fid_limit_wclk_rst_n, 
    output logic [13:0] rf_aqed_qid_fid_limit_wdata, 
    output logic rf_aqed_qid_fid_limit_we, 
    output logic [2:0] rf_atm_cmp_fifo_mem_raddr, 
    output logic rf_atm_cmp_fifo_mem_rclk, 
    output logic rf_atm_cmp_fifo_mem_rclk_rst_n, 
    output logic rf_atm_cmp_fifo_mem_re, 
    output logic [2:0] rf_atm_cmp_fifo_mem_waddr, 
    output logic rf_atm_cmp_fifo_mem_wclk, 
    output logic rf_atm_cmp_fifo_mem_wclk_rst_n, 
    output logic [54:0] rf_atm_cmp_fifo_mem_wdata, 
    output logic rf_atm_cmp_fifo_mem_we, 
    output logic [3:0] rf_atm_fifo_ap_aqed_raddr, 
    output logic rf_atm_fifo_ap_aqed_rclk, 
    output logic rf_atm_fifo_ap_aqed_rclk_rst_n, 
    output logic rf_atm_fifo_ap_aqed_re, 
    output logic [3:0] rf_atm_fifo_ap_aqed_waddr, 
    output logic rf_atm_fifo_ap_aqed_wclk, 
    output logic rf_atm_fifo_ap_aqed_wclk_rst_n, 
    output logic [44:0] rf_atm_fifo_ap_aqed_wdata, 
    output logic rf_atm_fifo_ap_aqed_we, 
    output logic [4:0] rf_atm_fifo_aqed_ap_enq_raddr, 
    output logic rf_atm_fifo_aqed_ap_enq_rclk, 
    output logic rf_atm_fifo_aqed_ap_enq_rclk_rst_n, 
    output logic rf_atm_fifo_aqed_ap_enq_re, 
    output logic [4:0] rf_atm_fifo_aqed_ap_enq_waddr, 
    output logic rf_atm_fifo_aqed_ap_enq_wclk, 
    output logic rf_atm_fifo_aqed_ap_enq_wclk_rst_n, 
    output logic [23:0] rf_atm_fifo_aqed_ap_enq_wdata, 
    output logic rf_atm_fifo_aqed_ap_enq_we, 
    output logic [4:0] rf_atq_cnt_raddr, 
    output logic rf_atq_cnt_rclk, 
    output logic rf_atq_cnt_rclk_rst_n, 
    output logic rf_atq_cnt_re, 
    output logic [4:0] rf_atq_cnt_waddr, 
    output logic rf_atq_cnt_wclk, 
    output logic rf_atq_cnt_wclk_rst_n, 
    output logic [67:0] rf_atq_cnt_wdata, 
    output logic rf_atq_cnt_we, 
    output logic [6:0] rf_atq_hp_raddr, 
    output logic rf_atq_hp_rclk, 
    output logic rf_atq_hp_rclk_rst_n, 
    output logic rf_atq_hp_re, 
    output logic [6:0] rf_atq_hp_waddr, 
    output logic rf_atq_hp_wclk, 
    output logic rf_atq_hp_wclk_rst_n, 
    output logic [14:0] rf_atq_hp_wdata, 
    output logic rf_atq_hp_we, 
    output logic [6:0] rf_atq_tp_raddr, 
    output logic rf_atq_tp_rclk, 
    output logic rf_atq_tp_rclk_rst_n, 
    output logic rf_atq_tp_re, 
    output logic [6:0] rf_atq_tp_waddr, 
    output logic rf_atq_tp_wclk, 
    output logic rf_atq_tp_wclk_rst_n, 
    output logic [14:0] rf_atq_tp_wdata, 
    output logic rf_atq_tp_we, 
    output logic [4:0] rf_cfg_atm_qid_dpth_thrsh_mem_raddr, 
    output logic rf_cfg_atm_qid_dpth_thrsh_mem_rclk, 
    output logic rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n, 
    output logic rf_cfg_atm_qid_dpth_thrsh_mem_re, 
    output logic [4:0] rf_cfg_atm_qid_dpth_thrsh_mem_waddr, 
    output logic rf_cfg_atm_qid_dpth_thrsh_mem_wclk, 
    output logic rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n, 
    output logic [15:0] rf_cfg_atm_qid_dpth_thrsh_mem_wdata, 
    output logic rf_cfg_atm_qid_dpth_thrsh_mem_we, 
    output logic [4:0] rf_cfg_cq2priov_mem_raddr, 
    output logic rf_cfg_cq2priov_mem_rclk, 
    output logic rf_cfg_cq2priov_mem_rclk_rst_n, 
    output logic rf_cfg_cq2priov_mem_re, 
    output logic [4:0] rf_cfg_cq2priov_mem_waddr, 
    output logic rf_cfg_cq2priov_mem_wclk, 
    output logic rf_cfg_cq2priov_mem_wclk_rst_n, 
    output logic [32:0] rf_cfg_cq2priov_mem_wdata, 
    output logic rf_cfg_cq2priov_mem_we, 
    output logic [4:0] rf_cfg_cq2priov_odd_mem_raddr, 
    output logic rf_cfg_cq2priov_odd_mem_rclk, 
    output logic rf_cfg_cq2priov_odd_mem_rclk_rst_n, 
    output logic rf_cfg_cq2priov_odd_mem_re, 
    output logic [4:0] rf_cfg_cq2priov_odd_mem_waddr, 
    output logic rf_cfg_cq2priov_odd_mem_wclk, 
    output logic rf_cfg_cq2priov_odd_mem_wclk_rst_n, 
    output logic [32:0] rf_cfg_cq2priov_odd_mem_wdata, 
    output logic rf_cfg_cq2priov_odd_mem_we, 
    output logic [4:0] rf_cfg_cq2qid_0_mem_raddr, 
    output logic rf_cfg_cq2qid_0_mem_rclk, 
    output logic rf_cfg_cq2qid_0_mem_rclk_rst_n, 
    output logic rf_cfg_cq2qid_0_mem_re, 
    output logic [4:0] rf_cfg_cq2qid_0_mem_waddr, 
    output logic rf_cfg_cq2qid_0_mem_wclk, 
    output logic rf_cfg_cq2qid_0_mem_wclk_rst_n, 
    output logic [28:0] rf_cfg_cq2qid_0_mem_wdata, 
    output logic rf_cfg_cq2qid_0_mem_we, 
    output logic [4:0] rf_cfg_cq2qid_0_odd_mem_raddr, 
    output logic rf_cfg_cq2qid_0_odd_mem_rclk, 
    output logic rf_cfg_cq2qid_0_odd_mem_rclk_rst_n, 
    output logic rf_cfg_cq2qid_0_odd_mem_re, 
    output logic [4:0] rf_cfg_cq2qid_0_odd_mem_waddr, 
    output logic rf_cfg_cq2qid_0_odd_mem_wclk, 
    output logic rf_cfg_cq2qid_0_odd_mem_wclk_rst_n, 
    output logic [28:0] rf_cfg_cq2qid_0_odd_mem_wdata, 
    output logic rf_cfg_cq2qid_0_odd_mem_we, 
    output logic [4:0] rf_cfg_cq2qid_1_mem_raddr, 
    output logic rf_cfg_cq2qid_1_mem_rclk, 
    output logic rf_cfg_cq2qid_1_mem_rclk_rst_n, 
    output logic rf_cfg_cq2qid_1_mem_re, 
    output logic [4:0] rf_cfg_cq2qid_1_mem_waddr, 
    output logic rf_cfg_cq2qid_1_mem_wclk, 
    output logic rf_cfg_cq2qid_1_mem_wclk_rst_n, 
    output logic [28:0] rf_cfg_cq2qid_1_mem_wdata, 
    output logic rf_cfg_cq2qid_1_mem_we, 
    output logic [4:0] rf_cfg_cq2qid_1_odd_mem_raddr, 
    output logic rf_cfg_cq2qid_1_odd_mem_rclk, 
    output logic rf_cfg_cq2qid_1_odd_mem_rclk_rst_n, 
    output logic rf_cfg_cq2qid_1_odd_mem_re, 
    output logic [4:0] rf_cfg_cq2qid_1_odd_mem_waddr, 
    output logic rf_cfg_cq2qid_1_odd_mem_wclk, 
    output logic rf_cfg_cq2qid_1_odd_mem_wclk_rst_n, 
    output logic [28:0] rf_cfg_cq2qid_1_odd_mem_wdata, 
    output logic rf_cfg_cq2qid_1_odd_mem_we, 
    output logic [5:0] rf_cfg_cq_ldb_inflight_limit_mem_raddr, 
    output logic rf_cfg_cq_ldb_inflight_limit_mem_rclk, 
    output logic rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n, 
    output logic rf_cfg_cq_ldb_inflight_limit_mem_re, 
    output logic [5:0] rf_cfg_cq_ldb_inflight_limit_mem_waddr, 
    output logic rf_cfg_cq_ldb_inflight_limit_mem_wclk, 
    output logic rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n, 
    output logic [13:0] rf_cfg_cq_ldb_inflight_limit_mem_wdata, 
    output logic rf_cfg_cq_ldb_inflight_limit_mem_we, 
    output logic [5:0] rf_cfg_cq_ldb_inflight_threshold_mem_raddr, 
    output logic rf_cfg_cq_ldb_inflight_threshold_mem_rclk, 
    output logic rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n, 
    output logic rf_cfg_cq_ldb_inflight_threshold_mem_re, 
    output logic [5:0] rf_cfg_cq_ldb_inflight_threshold_mem_waddr, 
    output logic rf_cfg_cq_ldb_inflight_threshold_mem_wclk, 
    output logic rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n, 
    output logic [13:0] rf_cfg_cq_ldb_inflight_threshold_mem_wdata, 
    output logic rf_cfg_cq_ldb_inflight_threshold_mem_we, 
    output logic [5:0] rf_cfg_cq_ldb_token_depth_select_mem_raddr, 
    output logic rf_cfg_cq_ldb_token_depth_select_mem_rclk, 
    output logic rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n, 
    output logic rf_cfg_cq_ldb_token_depth_select_mem_re, 
    output logic [5:0] rf_cfg_cq_ldb_token_depth_select_mem_waddr, 
    output logic rf_cfg_cq_ldb_token_depth_select_mem_wclk, 
    output logic rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n, 
    output logic [4:0] rf_cfg_cq_ldb_token_depth_select_mem_wdata, 
    output logic rf_cfg_cq_ldb_token_depth_select_mem_we, 
    output logic [5:0] rf_cfg_cq_ldb_wu_limit_mem_raddr, 
    output logic rf_cfg_cq_ldb_wu_limit_mem_rclk, 
    output logic rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n, 
    output logic rf_cfg_cq_ldb_wu_limit_mem_re, 
    output logic [5:0] rf_cfg_cq_ldb_wu_limit_mem_waddr, 
    output logic rf_cfg_cq_ldb_wu_limit_mem_wclk, 
    output logic rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n, 
    output logic [16:0] rf_cfg_cq_ldb_wu_limit_mem_wdata, 
    output logic rf_cfg_cq_ldb_wu_limit_mem_we, 
    output logic [5:0] rf_cfg_dir_qid_dpth_thrsh_mem_raddr, 
    output logic rf_cfg_dir_qid_dpth_thrsh_mem_rclk, 
    output logic rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n, 
    output logic rf_cfg_dir_qid_dpth_thrsh_mem_re, 
    output logic [5:0] rf_cfg_dir_qid_dpth_thrsh_mem_waddr, 
    output logic rf_cfg_dir_qid_dpth_thrsh_mem_wclk, 
    output logic rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n, 
    output logic [15:0] rf_cfg_dir_qid_dpth_thrsh_mem_wdata, 
    output logic rf_cfg_dir_qid_dpth_thrsh_mem_we, 
    output logic [4:0] rf_cfg_nalb_qid_dpth_thrsh_mem_raddr, 
    output logic rf_cfg_nalb_qid_dpth_thrsh_mem_rclk, 
    output logic rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n, 
    output logic rf_cfg_nalb_qid_dpth_thrsh_mem_re, 
    output logic [4:0] rf_cfg_nalb_qid_dpth_thrsh_mem_waddr, 
    output logic rf_cfg_nalb_qid_dpth_thrsh_mem_wclk, 
    output logic rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n, 
    output logic [15:0] rf_cfg_nalb_qid_dpth_thrsh_mem_wdata, 
    output logic rf_cfg_nalb_qid_dpth_thrsh_mem_we, 
    output logic [4:0] rf_cfg_qid_aqed_active_limit_mem_raddr, 
    output logic rf_cfg_qid_aqed_active_limit_mem_rclk, 
    output logic rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n, 
    output logic rf_cfg_qid_aqed_active_limit_mem_re, 
    output logic [4:0] rf_cfg_qid_aqed_active_limit_mem_waddr, 
    output logic rf_cfg_qid_aqed_active_limit_mem_wclk, 
    output logic rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n, 
    output logic [12:0] rf_cfg_qid_aqed_active_limit_mem_wdata, 
    output logic rf_cfg_qid_aqed_active_limit_mem_we, 
    output logic [4:0] rf_cfg_qid_ldb_inflight_limit_mem_raddr, 
    output logic rf_cfg_qid_ldb_inflight_limit_mem_rclk, 
    output logic rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n, 
    output logic rf_cfg_qid_ldb_inflight_limit_mem_re, 
    output logic [4:0] rf_cfg_qid_ldb_inflight_limit_mem_waddr, 
    output logic rf_cfg_qid_ldb_inflight_limit_mem_wclk, 
    output logic rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n, 
    output logic [12:0] rf_cfg_qid_ldb_inflight_limit_mem_wdata, 
    output logic rf_cfg_qid_ldb_inflight_limit_mem_we, 
    output logic [4:0] rf_cfg_qid_ldb_qid2cqidix2_mem_raddr, 
    output logic rf_cfg_qid_ldb_qid2cqidix2_mem_rclk, 
    output logic rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n, 
    output logic rf_cfg_qid_ldb_qid2cqidix2_mem_re, 
    output logic [4:0] rf_cfg_qid_ldb_qid2cqidix2_mem_waddr, 
    output logic rf_cfg_qid_ldb_qid2cqidix2_mem_wclk, 
    output logic rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n, 
    output logic [527:0] rf_cfg_qid_ldb_qid2cqidix2_mem_wdata, 
    output logic rf_cfg_qid_ldb_qid2cqidix2_mem_we, 
    output logic [4:0] rf_cfg_qid_ldb_qid2cqidix_mem_raddr, 
    output logic rf_cfg_qid_ldb_qid2cqidix_mem_rclk, 
    output logic rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n, 
    output logic rf_cfg_qid_ldb_qid2cqidix_mem_re, 
    output logic [4:0] rf_cfg_qid_ldb_qid2cqidix_mem_waddr, 
    output logic rf_cfg_qid_ldb_qid2cqidix_mem_wclk, 
    output logic rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n, 
    output logic [527:0] rf_cfg_qid_ldb_qid2cqidix_mem_wdata, 
    output logic rf_cfg_qid_ldb_qid2cqidix_mem_we, 
    output logic [3:0] rf_chp_chp_rop_hcw_fifo_mem_raddr, 
    output logic rf_chp_chp_rop_hcw_fifo_mem_rclk, 
    output logic rf_chp_chp_rop_hcw_fifo_mem_rclk_rst_n, 
    output logic rf_chp_chp_rop_hcw_fifo_mem_re, 
    output logic [3:0] rf_chp_chp_rop_hcw_fifo_mem_waddr, 
    output logic rf_chp_chp_rop_hcw_fifo_mem_wclk, 
    output logic rf_chp_chp_rop_hcw_fifo_mem_wclk_rst_n, 
    output logic [200:0] rf_chp_chp_rop_hcw_fifo_mem_wdata, 
    output logic rf_chp_chp_rop_hcw_fifo_mem_we, 
    output logic [3:0] rf_chp_lsp_ap_cmp_fifo_mem_raddr, 
    output logic rf_chp_lsp_ap_cmp_fifo_mem_rclk, 
    output logic rf_chp_lsp_ap_cmp_fifo_mem_rclk_rst_n, 
    output logic rf_chp_lsp_ap_cmp_fifo_mem_re, 
    output logic [3:0] rf_chp_lsp_ap_cmp_fifo_mem_waddr, 
    output logic rf_chp_lsp_ap_cmp_fifo_mem_wclk, 
    output logic rf_chp_lsp_ap_cmp_fifo_mem_wclk_rst_n, 
    output logic [73:0] rf_chp_lsp_ap_cmp_fifo_mem_wdata, 
    output logic rf_chp_lsp_ap_cmp_fifo_mem_we, 
    output logic [1:0] rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr, 
    output logic rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk, 
    output logic rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_chp_lsp_cmp_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr, 
    output logic rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk, 
    output logic rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [72:0] rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata, 
    output logic rf_chp_lsp_cmp_rx_sync_fifo_mem_we, 
    output logic [3:0] rf_chp_lsp_tok_fifo_mem_raddr, 
    output logic rf_chp_lsp_tok_fifo_mem_rclk, 
    output logic rf_chp_lsp_tok_fifo_mem_rclk_rst_n, 
    output logic rf_chp_lsp_tok_fifo_mem_re, 
    output logic [3:0] rf_chp_lsp_tok_fifo_mem_waddr, 
    output logic rf_chp_lsp_tok_fifo_mem_wclk, 
    output logic rf_chp_lsp_tok_fifo_mem_wclk_rst_n, 
    output logic [28:0] rf_chp_lsp_tok_fifo_mem_wdata, 
    output logic rf_chp_lsp_tok_fifo_mem_we, 
    output logic [1:0] rf_chp_lsp_token_rx_sync_fifo_mem_raddr, 
    output logic rf_chp_lsp_token_rx_sync_fifo_mem_rclk, 
    output logic rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_chp_lsp_token_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_chp_lsp_token_rx_sync_fifo_mem_waddr, 
    output logic rf_chp_lsp_token_rx_sync_fifo_mem_wclk, 
    output logic rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [24:0] rf_chp_lsp_token_rx_sync_fifo_mem_wdata, 
    output logic rf_chp_lsp_token_rx_sync_fifo_mem_we, 
    output logic [2:0] rf_chp_sys_tx_fifo_mem_raddr, 
    output logic rf_chp_sys_tx_fifo_mem_rclk, 
    output logic rf_chp_sys_tx_fifo_mem_rclk_rst_n, 
    output logic rf_chp_sys_tx_fifo_mem_re, 
    output logic [2:0] rf_chp_sys_tx_fifo_mem_waddr, 
    output logic rf_chp_sys_tx_fifo_mem_wclk, 
    output logic rf_chp_sys_tx_fifo_mem_wclk_rst_n, 
    output logic [199:0] rf_chp_sys_tx_fifo_mem_wdata, 
    output logic rf_chp_sys_tx_fifo_mem_we, 
    output logic [5:0] rf_cmp_id_chk_enbl_mem_raddr, 
    output logic rf_cmp_id_chk_enbl_mem_rclk, 
    output logic rf_cmp_id_chk_enbl_mem_rclk_rst_n, 
    output logic rf_cmp_id_chk_enbl_mem_re, 
    output logic [5:0] rf_cmp_id_chk_enbl_mem_waddr, 
    output logic rf_cmp_id_chk_enbl_mem_wclk, 
    output logic rf_cmp_id_chk_enbl_mem_wclk_rst_n, 
    output logic [1:0] rf_cmp_id_chk_enbl_mem_wdata, 
    output logic rf_cmp_id_chk_enbl_mem_we, 
    output logic [5:0] rf_count_rmw_pipe_dir_mem_raddr, 
    output logic rf_count_rmw_pipe_dir_mem_rclk, 
    output logic rf_count_rmw_pipe_dir_mem_rclk_rst_n, 
    output logic rf_count_rmw_pipe_dir_mem_re, 
    output logic [5:0] rf_count_rmw_pipe_dir_mem_waddr, 
    output logic rf_count_rmw_pipe_dir_mem_wclk, 
    output logic rf_count_rmw_pipe_dir_mem_wclk_rst_n, 
    output logic [15:0] rf_count_rmw_pipe_dir_mem_wdata, 
    output logic rf_count_rmw_pipe_dir_mem_we, 
    output logic [5:0] rf_count_rmw_pipe_ldb_mem_raddr, 
    output logic rf_count_rmw_pipe_ldb_mem_rclk, 
    output logic rf_count_rmw_pipe_ldb_mem_rclk_rst_n, 
    output logic rf_count_rmw_pipe_ldb_mem_re, 
    output logic [5:0] rf_count_rmw_pipe_ldb_mem_waddr, 
    output logic rf_count_rmw_pipe_ldb_mem_wclk, 
    output logic rf_count_rmw_pipe_ldb_mem_wclk_rst_n, 
    output logic [15:0] rf_count_rmw_pipe_ldb_mem_wdata, 
    output logic rf_count_rmw_pipe_ldb_mem_we, 
    output logic [5:0] rf_count_rmw_pipe_wd_dir_mem_raddr, 
    output logic rf_count_rmw_pipe_wd_dir_mem_rclk, 
    output logic rf_count_rmw_pipe_wd_dir_mem_rclk_rst_n, 
    output logic rf_count_rmw_pipe_wd_dir_mem_re, 
    output logic [5:0] rf_count_rmw_pipe_wd_dir_mem_waddr, 
    output logic rf_count_rmw_pipe_wd_dir_mem_wclk, 
    output logic rf_count_rmw_pipe_wd_dir_mem_wclk_rst_n, 
    output logic [9:0] rf_count_rmw_pipe_wd_dir_mem_wdata, 
    output logic rf_count_rmw_pipe_wd_dir_mem_we, 
    output logic [5:0] rf_count_rmw_pipe_wd_ldb_mem_raddr, 
    output logic rf_count_rmw_pipe_wd_ldb_mem_rclk, 
    output logic rf_count_rmw_pipe_wd_ldb_mem_rclk_rst_n, 
    output logic rf_count_rmw_pipe_wd_ldb_mem_re, 
    output logic [5:0] rf_count_rmw_pipe_wd_ldb_mem_waddr, 
    output logic rf_count_rmw_pipe_wd_ldb_mem_wclk, 
    output logic rf_count_rmw_pipe_wd_ldb_mem_wclk_rst_n, 
    output logic [9:0] rf_count_rmw_pipe_wd_ldb_mem_wdata, 
    output logic rf_count_rmw_pipe_wd_ldb_mem_we, 
    output logic [4:0] rf_cq_atm_pri_arbindex_mem_raddr, 
    output logic rf_cq_atm_pri_arbindex_mem_rclk, 
    output logic rf_cq_atm_pri_arbindex_mem_rclk_rst_n, 
    output logic rf_cq_atm_pri_arbindex_mem_re, 
    output logic [4:0] rf_cq_atm_pri_arbindex_mem_waddr, 
    output logic rf_cq_atm_pri_arbindex_mem_wclk, 
    output logic rf_cq_atm_pri_arbindex_mem_wclk_rst_n, 
    output logic [95:0] rf_cq_atm_pri_arbindex_mem_wdata, 
    output logic rf_cq_atm_pri_arbindex_mem_we, 
    output logic [5:0] rf_cq_dir_tot_sch_cnt_mem_raddr, 
    output logic rf_cq_dir_tot_sch_cnt_mem_rclk, 
    output logic rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n, 
    output logic rf_cq_dir_tot_sch_cnt_mem_re, 
    output logic [5:0] rf_cq_dir_tot_sch_cnt_mem_waddr, 
    output logic rf_cq_dir_tot_sch_cnt_mem_wclk, 
    output logic rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n, 
    output logic [65:0] rf_cq_dir_tot_sch_cnt_mem_wdata, 
    output logic rf_cq_dir_tot_sch_cnt_mem_we, 
    output logic [5:0] rf_cq_ldb_inflight_count_mem_raddr, 
    output logic rf_cq_ldb_inflight_count_mem_rclk, 
    output logic rf_cq_ldb_inflight_count_mem_rclk_rst_n, 
    output logic rf_cq_ldb_inflight_count_mem_re, 
    output logic [5:0] rf_cq_ldb_inflight_count_mem_waddr, 
    output logic rf_cq_ldb_inflight_count_mem_wclk, 
    output logic rf_cq_ldb_inflight_count_mem_wclk_rst_n, 
    output logic [14:0] rf_cq_ldb_inflight_count_mem_wdata, 
    output logic rf_cq_ldb_inflight_count_mem_we, 
    output logic [5:0] rf_cq_ldb_token_count_mem_raddr, 
    output logic rf_cq_ldb_token_count_mem_rclk, 
    output logic rf_cq_ldb_token_count_mem_rclk_rst_n, 
    output logic rf_cq_ldb_token_count_mem_re, 
    output logic [5:0] rf_cq_ldb_token_count_mem_waddr, 
    output logic rf_cq_ldb_token_count_mem_wclk, 
    output logic rf_cq_ldb_token_count_mem_wclk_rst_n, 
    output logic [12:0] rf_cq_ldb_token_count_mem_wdata, 
    output logic rf_cq_ldb_token_count_mem_we, 
    output logic [5:0] rf_cq_ldb_tot_sch_cnt_mem_raddr, 
    output logic rf_cq_ldb_tot_sch_cnt_mem_rclk, 
    output logic rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n, 
    output logic rf_cq_ldb_tot_sch_cnt_mem_re, 
    output logic [5:0] rf_cq_ldb_tot_sch_cnt_mem_waddr, 
    output logic rf_cq_ldb_tot_sch_cnt_mem_wclk, 
    output logic rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n, 
    output logic [65:0] rf_cq_ldb_tot_sch_cnt_mem_wdata, 
    output logic rf_cq_ldb_tot_sch_cnt_mem_we, 
    output logic [5:0] rf_cq_ldb_wu_count_mem_raddr, 
    output logic rf_cq_ldb_wu_count_mem_rclk, 
    output logic rf_cq_ldb_wu_count_mem_rclk_rst_n, 
    output logic rf_cq_ldb_wu_count_mem_re, 
    output logic [5:0] rf_cq_ldb_wu_count_mem_waddr, 
    output logic rf_cq_ldb_wu_count_mem_wclk, 
    output logic rf_cq_ldb_wu_count_mem_wclk_rst_n, 
    output logic [18:0] rf_cq_ldb_wu_count_mem_wdata, 
    output logic rf_cq_ldb_wu_count_mem_we, 
    output logic [4:0] rf_cq_nalb_pri_arbindex_mem_raddr, 
    output logic rf_cq_nalb_pri_arbindex_mem_rclk, 
    output logic rf_cq_nalb_pri_arbindex_mem_rclk_rst_n, 
    output logic rf_cq_nalb_pri_arbindex_mem_re, 
    output logic [4:0] rf_cq_nalb_pri_arbindex_mem_waddr, 
    output logic rf_cq_nalb_pri_arbindex_mem_wclk, 
    output logic rf_cq_nalb_pri_arbindex_mem_wclk_rst_n, 
    output logic [95:0] rf_cq_nalb_pri_arbindex_mem_wdata, 
    output logic rf_cq_nalb_pri_arbindex_mem_we, 
    output logic [5:0] rf_dir_cnt_raddr, 
    output logic rf_dir_cnt_rclk, 
    output logic rf_dir_cnt_rclk_rst_n, 
    output logic rf_dir_cnt_re, 
    output logic [5:0] rf_dir_cnt_waddr, 
    output logic rf_dir_cnt_wclk, 
    output logic rf_dir_cnt_wclk_rst_n, 
    output logic [67:0] rf_dir_cnt_wdata, 
    output logic rf_dir_cnt_we, 
    output logic [5:0] rf_dir_cq_depth_raddr, 
    output logic rf_dir_cq_depth_rclk, 
    output logic rf_dir_cq_depth_rclk_rst_n, 
    output logic rf_dir_cq_depth_re, 
    output logic [5:0] rf_dir_cq_depth_waddr, 
    output logic rf_dir_cq_depth_wclk, 
    output logic rf_dir_cq_depth_wclk_rst_n, 
    output logic [12:0] rf_dir_cq_depth_wdata, 
    output logic rf_dir_cq_depth_we, 
    output logic [5:0] rf_dir_cq_intr_thresh_raddr, 
    output logic rf_dir_cq_intr_thresh_rclk, 
    output logic rf_dir_cq_intr_thresh_rclk_rst_n, 
    output logic rf_dir_cq_intr_thresh_re, 
    output logic [5:0] rf_dir_cq_intr_thresh_waddr, 
    output logic rf_dir_cq_intr_thresh_wclk, 
    output logic rf_dir_cq_intr_thresh_wclk_rst_n, 
    output logic [14:0] rf_dir_cq_intr_thresh_wdata, 
    output logic rf_dir_cq_intr_thresh_we, 
    output logic [5:0] rf_dir_cq_token_depth_select_raddr, 
    output logic rf_dir_cq_token_depth_select_rclk, 
    output logic rf_dir_cq_token_depth_select_rclk_rst_n, 
    output logic rf_dir_cq_token_depth_select_re, 
    output logic [5:0] rf_dir_cq_token_depth_select_waddr, 
    output logic rf_dir_cq_token_depth_select_wclk, 
    output logic rf_dir_cq_token_depth_select_wclk_rst_n, 
    output logic [5:0] rf_dir_cq_token_depth_select_wdata, 
    output logic rf_dir_cq_token_depth_select_we, 
    output logic [5:0] rf_dir_cq_wptr_raddr, 
    output logic rf_dir_cq_wptr_rclk, 
    output logic rf_dir_cq_wptr_rclk_rst_n, 
    output logic rf_dir_cq_wptr_re, 
    output logic [5:0] rf_dir_cq_wptr_waddr, 
    output logic rf_dir_cq_wptr_wclk, 
    output logic rf_dir_cq_wptr_wclk_rst_n, 
    output logic [12:0] rf_dir_cq_wptr_wdata, 
    output logic rf_dir_cq_wptr_we, 
    output logic [5:0] rf_dir_enq_cnt_mem_raddr, 
    output logic rf_dir_enq_cnt_mem_rclk, 
    output logic rf_dir_enq_cnt_mem_rclk_rst_n, 
    output logic rf_dir_enq_cnt_mem_re, 
    output logic [5:0] rf_dir_enq_cnt_mem_waddr, 
    output logic rf_dir_enq_cnt_mem_wclk, 
    output logic rf_dir_enq_cnt_mem_wclk_rst_n, 
    output logic [16:0] rf_dir_enq_cnt_mem_wdata, 
    output logic rf_dir_enq_cnt_mem_we, 
    output logic [7:0] rf_dir_hp_raddr, 
    output logic rf_dir_hp_rclk, 
    output logic rf_dir_hp_rclk_rst_n, 
    output logic rf_dir_hp_re, 
    output logic [7:0] rf_dir_hp_waddr, 
    output logic rf_dir_hp_wclk, 
    output logic rf_dir_hp_wclk_rst_n, 
    output logic [14:0] rf_dir_hp_wdata, 
    output logic rf_dir_hp_we, 
    output logic [4:0] rf_dir_replay_cnt_raddr, 
    output logic rf_dir_replay_cnt_rclk, 
    output logic rf_dir_replay_cnt_rclk_rst_n, 
    output logic rf_dir_replay_cnt_re, 
    output logic [4:0] rf_dir_replay_cnt_waddr, 
    output logic rf_dir_replay_cnt_wclk, 
    output logic rf_dir_replay_cnt_wclk_rst_n, 
    output logic [67:0] rf_dir_replay_cnt_wdata, 
    output logic rf_dir_replay_cnt_we, 
    output logic [6:0] rf_dir_replay_hp_raddr, 
    output logic rf_dir_replay_hp_rclk, 
    output logic rf_dir_replay_hp_rclk_rst_n, 
    output logic rf_dir_replay_hp_re, 
    output logic [6:0] rf_dir_replay_hp_waddr, 
    output logic rf_dir_replay_hp_wclk, 
    output logic rf_dir_replay_hp_wclk_rst_n, 
    output logic [14:0] rf_dir_replay_hp_wdata, 
    output logic rf_dir_replay_hp_we, 
    output logic [6:0] rf_dir_replay_tp_raddr, 
    output logic rf_dir_replay_tp_rclk, 
    output logic rf_dir_replay_tp_rclk_rst_n, 
    output logic rf_dir_replay_tp_re, 
    output logic [6:0] rf_dir_replay_tp_waddr, 
    output logic rf_dir_replay_tp_wclk, 
    output logic rf_dir_replay_tp_wclk_rst_n, 
    output logic [14:0] rf_dir_replay_tp_wdata, 
    output logic rf_dir_replay_tp_we, 
    output logic [8:0] rf_dir_rofrag_cnt_raddr, 
    output logic rf_dir_rofrag_cnt_rclk, 
    output logic rf_dir_rofrag_cnt_rclk_rst_n, 
    output logic rf_dir_rofrag_cnt_re, 
    output logic [8:0] rf_dir_rofrag_cnt_waddr, 
    output logic rf_dir_rofrag_cnt_wclk, 
    output logic rf_dir_rofrag_cnt_wclk_rst_n, 
    output logic [16:0] rf_dir_rofrag_cnt_wdata, 
    output logic rf_dir_rofrag_cnt_we, 
    output logic [8:0] rf_dir_rofrag_hp_raddr, 
    output logic rf_dir_rofrag_hp_rclk, 
    output logic rf_dir_rofrag_hp_rclk_rst_n, 
    output logic rf_dir_rofrag_hp_re, 
    output logic [8:0] rf_dir_rofrag_hp_waddr, 
    output logic rf_dir_rofrag_hp_wclk, 
    output logic rf_dir_rofrag_hp_wclk_rst_n, 
    output logic [14:0] rf_dir_rofrag_hp_wdata, 
    output logic rf_dir_rofrag_hp_we, 
    output logic [8:0] rf_dir_rofrag_tp_raddr, 
    output logic rf_dir_rofrag_tp_rclk, 
    output logic rf_dir_rofrag_tp_rclk_rst_n, 
    output logic rf_dir_rofrag_tp_re, 
    output logic [8:0] rf_dir_rofrag_tp_waddr, 
    output logic rf_dir_rofrag_tp_wclk, 
    output logic rf_dir_rofrag_tp_wclk_rst_n, 
    output logic [14:0] rf_dir_rofrag_tp_wdata, 
    output logic rf_dir_rofrag_tp_we, 
    output logic [2:0] rf_dir_rply_req_fifo_mem_raddr, 
    output logic rf_dir_rply_req_fifo_mem_rclk, 
    output logic rf_dir_rply_req_fifo_mem_rclk_rst_n, 
    output logic rf_dir_rply_req_fifo_mem_re, 
    output logic [2:0] rf_dir_rply_req_fifo_mem_waddr, 
    output logic rf_dir_rply_req_fifo_mem_wclk, 
    output logic rf_dir_rply_req_fifo_mem_wclk_rst_n, 
    output logic [59:0] rf_dir_rply_req_fifo_mem_wdata, 
    output logic rf_dir_rply_req_fifo_mem_we, 
    output logic [5:0] rf_dir_tok_cnt_mem_raddr, 
    output logic rf_dir_tok_cnt_mem_rclk, 
    output logic rf_dir_tok_cnt_mem_rclk_rst_n, 
    output logic rf_dir_tok_cnt_mem_re, 
    output logic [5:0] rf_dir_tok_cnt_mem_waddr, 
    output logic rf_dir_tok_cnt_mem_wclk, 
    output logic rf_dir_tok_cnt_mem_wclk_rst_n, 
    output logic [12:0] rf_dir_tok_cnt_mem_wdata, 
    output logic rf_dir_tok_cnt_mem_we, 
    output logic [5:0] rf_dir_tok_lim_mem_raddr, 
    output logic rf_dir_tok_lim_mem_rclk, 
    output logic rf_dir_tok_lim_mem_rclk_rst_n, 
    output logic rf_dir_tok_lim_mem_re, 
    output logic [5:0] rf_dir_tok_lim_mem_waddr, 
    output logic rf_dir_tok_lim_mem_wclk, 
    output logic rf_dir_tok_lim_mem_wclk_rst_n, 
    output logic [7:0] rf_dir_tok_lim_mem_wdata, 
    output logic rf_dir_tok_lim_mem_we, 
    output logic [7:0] rf_dir_tp_raddr, 
    output logic rf_dir_tp_rclk, 
    output logic rf_dir_tp_rclk_rst_n, 
    output logic rf_dir_tp_re, 
    output logic [7:0] rf_dir_tp_waddr, 
    output logic rf_dir_tp_wclk, 
    output logic rf_dir_tp_wclk_rst_n, 
    output logic [14:0] rf_dir_tp_wdata, 
    output logic rf_dir_tp_we, 
    output logic [5:0] rf_dir_wb0_raddr, 
    output logic rf_dir_wb0_rclk, 
    output logic rf_dir_wb0_rclk_rst_n, 
    output logic rf_dir_wb0_re, 
    output logic [5:0] rf_dir_wb0_waddr, 
    output logic rf_dir_wb0_wclk, 
    output logic rf_dir_wb0_wclk_rst_n, 
    output logic [143:0] rf_dir_wb0_wdata, 
    output logic rf_dir_wb0_we, 
    output logic [5:0] rf_dir_wb1_raddr, 
    output logic rf_dir_wb1_rclk, 
    output logic rf_dir_wb1_rclk_rst_n, 
    output logic rf_dir_wb1_re, 
    output logic [5:0] rf_dir_wb1_waddr, 
    output logic rf_dir_wb1_wclk, 
    output logic rf_dir_wb1_wclk_rst_n, 
    output logic [143:0] rf_dir_wb1_wdata, 
    output logic rf_dir_wb1_we, 
    output logic [5:0] rf_dir_wb2_raddr, 
    output logic rf_dir_wb2_rclk, 
    output logic rf_dir_wb2_rclk_rst_n, 
    output logic rf_dir_wb2_re, 
    output logic [5:0] rf_dir_wb2_waddr, 
    output logic rf_dir_wb2_wclk, 
    output logic rf_dir_wb2_wclk_rst_n, 
    output logic [143:0] rf_dir_wb2_wdata, 
    output logic rf_dir_wb2_we, 
    output logic [4:0] rf_dp_dqed_raddr, 
    output logic rf_dp_dqed_rclk, 
    output logic rf_dp_dqed_rclk_rst_n, 
    output logic rf_dp_dqed_re, 
    output logic [4:0] rf_dp_dqed_waddr, 
    output logic rf_dp_dqed_wclk, 
    output logic rf_dp_dqed_wclk_rst_n, 
    output logic [44:0] rf_dp_dqed_wdata, 
    output logic rf_dp_dqed_we, 
    output logic [3:0] rf_dp_lsp_enq_dir_raddr, 
    output logic rf_dp_lsp_enq_dir_rclk, 
    output logic rf_dp_lsp_enq_dir_rclk_rst_n, 
    output logic rf_dp_lsp_enq_dir_re, 
    output logic [1:0] rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr, 
    output logic rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk, 
    output logic rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr, 
    output logic rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk, 
    output logic rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [7:0] rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata, 
    output logic rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we, 
    output logic [3:0] rf_dp_lsp_enq_dir_waddr, 
    output logic rf_dp_lsp_enq_dir_wclk, 
    output logic rf_dp_lsp_enq_dir_wclk_rst_n, 
    output logic [7:0] rf_dp_lsp_enq_dir_wdata, 
    output logic rf_dp_lsp_enq_dir_we, 
    output logic [3:0] rf_dp_lsp_enq_rorply_raddr, 
    output logic rf_dp_lsp_enq_rorply_rclk, 
    output logic rf_dp_lsp_enq_rorply_rclk_rst_n, 
    output logic rf_dp_lsp_enq_rorply_re, 
    output logic [1:0] rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr, 
    output logic rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk, 
    output logic rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr, 
    output logic rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk, 
    output logic rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [22:0] rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata, 
    output logic rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we, 
    output logic [3:0] rf_dp_lsp_enq_rorply_waddr, 
    output logic rf_dp_lsp_enq_rorply_wclk, 
    output logic rf_dp_lsp_enq_rorply_wclk_rst_n, 
    output logic [22:0] rf_dp_lsp_enq_rorply_wdata, 
    output logic rf_dp_lsp_enq_rorply_we, 
    output logic [1:0] rf_enq_nalb_fifo_mem_raddr, 
    output logic rf_enq_nalb_fifo_mem_rclk, 
    output logic rf_enq_nalb_fifo_mem_rclk_rst_n, 
    output logic rf_enq_nalb_fifo_mem_re, 
    output logic [1:0] rf_enq_nalb_fifo_mem_waddr, 
    output logic rf_enq_nalb_fifo_mem_wclk, 
    output logic rf_enq_nalb_fifo_mem_wclk_rst_n, 
    output logic [9:0] rf_enq_nalb_fifo_mem_wdata, 
    output logic rf_enq_nalb_fifo_mem_we, 
    output logic [10:0] rf_fid2cqqidix_raddr, 
    output logic rf_fid2cqqidix_rclk, 
    output logic rf_fid2cqqidix_rclk_rst_n, 
    output logic rf_fid2cqqidix_re, 
    output logic [10:0] rf_fid2cqqidix_waddr, 
    output logic rf_fid2cqqidix_wclk, 
    output logic rf_fid2cqqidix_wclk_rst_n, 
    output logic [11:0] rf_fid2cqqidix_wdata, 
    output logic rf_fid2cqqidix_we, 
    output logic [7:0] rf_hcw_enq_fifo_raddr, 
    output logic rf_hcw_enq_fifo_rclk, 
    output logic rf_hcw_enq_fifo_rclk_rst_n, 
    output logic rf_hcw_enq_fifo_re, 
    output logic [7:0] rf_hcw_enq_fifo_waddr, 
    output logic rf_hcw_enq_fifo_wclk, 
    output logic rf_hcw_enq_fifo_wclk_rst_n, 
    output logic [166:0] rf_hcw_enq_fifo_wdata, 
    output logic rf_hcw_enq_fifo_we, 
    output logic [3:0] rf_hcw_enq_w_rx_sync_mem_raddr, 
    output logic rf_hcw_enq_w_rx_sync_mem_rclk, 
    output logic rf_hcw_enq_w_rx_sync_mem_rclk_rst_n, 
    output logic rf_hcw_enq_w_rx_sync_mem_re, 
    output logic [3:0] rf_hcw_enq_w_rx_sync_mem_waddr, 
    output logic rf_hcw_enq_w_rx_sync_mem_wclk, 
    output logic rf_hcw_enq_w_rx_sync_mem_wclk_rst_n, 
    output logic [159:0] rf_hcw_enq_w_rx_sync_mem_wdata, 
    output logic rf_hcw_enq_w_rx_sync_mem_we, 
    output logic [5:0] rf_hist_list_a_minmax_raddr, 
    output logic rf_hist_list_a_minmax_rclk, 
    output logic rf_hist_list_a_minmax_rclk_rst_n, 
    output logic rf_hist_list_a_minmax_re, 
    output logic [5:0] rf_hist_list_a_minmax_waddr, 
    output logic rf_hist_list_a_minmax_wclk, 
    output logic rf_hist_list_a_minmax_wclk_rst_n, 
    output logic [29:0] rf_hist_list_a_minmax_wdata, 
    output logic rf_hist_list_a_minmax_we, 
    output logic [5:0] rf_hist_list_a_ptr_raddr, 
    output logic rf_hist_list_a_ptr_rclk, 
    output logic rf_hist_list_a_ptr_rclk_rst_n, 
    output logic rf_hist_list_a_ptr_re, 
    output logic [5:0] rf_hist_list_a_ptr_waddr, 
    output logic rf_hist_list_a_ptr_wclk, 
    output logic rf_hist_list_a_ptr_wclk_rst_n, 
    output logic [31:0] rf_hist_list_a_ptr_wdata, 
    output logic rf_hist_list_a_ptr_we, 
    output logic [5:0] rf_hist_list_minmax_raddr, 
    output logic rf_hist_list_minmax_rclk, 
    output logic rf_hist_list_minmax_rclk_rst_n, 
    output logic rf_hist_list_minmax_re, 
    output logic [5:0] rf_hist_list_minmax_waddr, 
    output logic rf_hist_list_minmax_wclk, 
    output logic rf_hist_list_minmax_wclk_rst_n, 
    output logic [29:0] rf_hist_list_minmax_wdata, 
    output logic rf_hist_list_minmax_we, 
    output logic [5:0] rf_hist_list_ptr_raddr, 
    output logic rf_hist_list_ptr_rclk, 
    output logic rf_hist_list_ptr_rclk_rst_n, 
    output logic rf_hist_list_ptr_re, 
    output logic [5:0] rf_hist_list_ptr_waddr, 
    output logic rf_hist_list_ptr_wclk, 
    output logic rf_hist_list_ptr_wclk_rst_n, 
    output logic [31:0] rf_hist_list_ptr_wdata, 
    output logic rf_hist_list_ptr_we, 
    output logic [7:0] rf_ibcpl_data_fifo_raddr, 
    output logic rf_ibcpl_data_fifo_rclk, 
    output logic rf_ibcpl_data_fifo_rclk_rst_n, 
    output logic rf_ibcpl_data_fifo_re, 
    output logic [7:0] rf_ibcpl_data_fifo_waddr, 
    output logic rf_ibcpl_data_fifo_wclk, 
    output logic rf_ibcpl_data_fifo_wclk_rst_n, 
    output logic [65:0] rf_ibcpl_data_fifo_wdata, 
    output logic rf_ibcpl_data_fifo_we, 
    output logic [7:0] rf_ibcpl_hdr_fifo_raddr, 
    output logic rf_ibcpl_hdr_fifo_rclk, 
    output logic rf_ibcpl_hdr_fifo_rclk_rst_n, 
    output logic rf_ibcpl_hdr_fifo_re, 
    output logic [7:0] rf_ibcpl_hdr_fifo_waddr, 
    output logic rf_ibcpl_hdr_fifo_wclk, 
    output logic rf_ibcpl_hdr_fifo_wclk_rst_n, 
    output logic [19:0] rf_ibcpl_hdr_fifo_wdata, 
    output logic rf_ibcpl_hdr_fifo_we, 
    output logic [5:0] rf_ldb_cq_depth_raddr, 
    output logic rf_ldb_cq_depth_rclk, 
    output logic rf_ldb_cq_depth_rclk_rst_n, 
    output logic rf_ldb_cq_depth_re, 
    output logic [5:0] rf_ldb_cq_depth_waddr, 
    output logic rf_ldb_cq_depth_wclk, 
    output logic rf_ldb_cq_depth_wclk_rst_n, 
    output logic [12:0] rf_ldb_cq_depth_wdata, 
    output logic rf_ldb_cq_depth_we, 
    output logic [5:0] rf_ldb_cq_intr_thresh_raddr, 
    output logic rf_ldb_cq_intr_thresh_rclk, 
    output logic rf_ldb_cq_intr_thresh_rclk_rst_n, 
    output logic rf_ldb_cq_intr_thresh_re, 
    output logic [5:0] rf_ldb_cq_intr_thresh_waddr, 
    output logic rf_ldb_cq_intr_thresh_wclk, 
    output logic rf_ldb_cq_intr_thresh_wclk_rst_n, 
    output logic [12:0] rf_ldb_cq_intr_thresh_wdata, 
    output logic rf_ldb_cq_intr_thresh_we, 
    output logic [5:0] rf_ldb_cq_on_off_threshold_raddr, 
    output logic rf_ldb_cq_on_off_threshold_rclk, 
    output logic rf_ldb_cq_on_off_threshold_rclk_rst_n, 
    output logic rf_ldb_cq_on_off_threshold_re, 
    output logic [5:0] rf_ldb_cq_on_off_threshold_waddr, 
    output logic rf_ldb_cq_on_off_threshold_wclk, 
    output logic rf_ldb_cq_on_off_threshold_wclk_rst_n, 
    output logic [31:0] rf_ldb_cq_on_off_threshold_wdata, 
    output logic rf_ldb_cq_on_off_threshold_we, 
    output logic [5:0] rf_ldb_cq_token_depth_select_raddr, 
    output logic rf_ldb_cq_token_depth_select_rclk, 
    output logic rf_ldb_cq_token_depth_select_rclk_rst_n, 
    output logic rf_ldb_cq_token_depth_select_re, 
    output logic [5:0] rf_ldb_cq_token_depth_select_waddr, 
    output logic rf_ldb_cq_token_depth_select_wclk, 
    output logic rf_ldb_cq_token_depth_select_wclk_rst_n, 
    output logic [5:0] rf_ldb_cq_token_depth_select_wdata, 
    output logic rf_ldb_cq_token_depth_select_we, 
    output logic [5:0] rf_ldb_cq_wptr_raddr, 
    output logic rf_ldb_cq_wptr_rclk, 
    output logic rf_ldb_cq_wptr_rclk_rst_n, 
    output logic rf_ldb_cq_wptr_re, 
    output logic [5:0] rf_ldb_cq_wptr_waddr, 
    output logic rf_ldb_cq_wptr_wclk, 
    output logic rf_ldb_cq_wptr_wclk_rst_n, 
    output logic [12:0] rf_ldb_cq_wptr_wdata, 
    output logic rf_ldb_cq_wptr_we, 
    output logic [2:0] rf_ldb_rply_req_fifo_mem_raddr, 
    output logic rf_ldb_rply_req_fifo_mem_rclk, 
    output logic rf_ldb_rply_req_fifo_mem_rclk_rst_n, 
    output logic rf_ldb_rply_req_fifo_mem_re, 
    output logic [2:0] rf_ldb_rply_req_fifo_mem_waddr, 
    output logic rf_ldb_rply_req_fifo_mem_wclk, 
    output logic rf_ldb_rply_req_fifo_mem_wclk_rst_n, 
    output logic [59:0] rf_ldb_rply_req_fifo_mem_wdata, 
    output logic rf_ldb_rply_req_fifo_mem_we, 
    output logic [2:0] rf_ldb_token_rtn_fifo_mem_raddr, 
    output logic rf_ldb_token_rtn_fifo_mem_rclk, 
    output logic rf_ldb_token_rtn_fifo_mem_rclk_rst_n, 
    output logic rf_ldb_token_rtn_fifo_mem_re, 
    output logic [2:0] rf_ldb_token_rtn_fifo_mem_waddr, 
    output logic rf_ldb_token_rtn_fifo_mem_wclk, 
    output logic rf_ldb_token_rtn_fifo_mem_wclk_rst_n, 
    output logic [24:0] rf_ldb_token_rtn_fifo_mem_wdata, 
    output logic rf_ldb_token_rtn_fifo_mem_we, 
    output logic [5:0] rf_ldb_wb0_raddr, 
    output logic rf_ldb_wb0_rclk, 
    output logic rf_ldb_wb0_rclk_rst_n, 
    output logic rf_ldb_wb0_re, 
    output logic [5:0] rf_ldb_wb0_waddr, 
    output logic rf_ldb_wb0_wclk, 
    output logic rf_ldb_wb0_wclk_rst_n, 
    output logic [143:0] rf_ldb_wb0_wdata, 
    output logic rf_ldb_wb0_we, 
    output logic [5:0] rf_ldb_wb1_raddr, 
    output logic rf_ldb_wb1_rclk, 
    output logic rf_ldb_wb1_rclk_rst_n, 
    output logic rf_ldb_wb1_re, 
    output logic [5:0] rf_ldb_wb1_waddr, 
    output logic rf_ldb_wb1_wclk, 
    output logic rf_ldb_wb1_wclk_rst_n, 
    output logic [143:0] rf_ldb_wb1_wdata, 
    output logic rf_ldb_wb1_we, 
    output logic [5:0] rf_ldb_wb2_raddr, 
    output logic rf_ldb_wb2_rclk, 
    output logic rf_ldb_wb2_rclk_rst_n, 
    output logic rf_ldb_wb2_re, 
    output logic [5:0] rf_ldb_wb2_waddr, 
    output logic rf_ldb_wb2_wclk, 
    output logic rf_ldb_wb2_wclk_rst_n, 
    output logic [143:0] rf_ldb_wb2_wdata, 
    output logic rf_ldb_wb2_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup0_raddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup0_rclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin0_dup0_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup0_waddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup0_wclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin0_dup0_wdata, 
    output logic rf_ll_enq_cnt_r_bin0_dup0_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup1_raddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup1_rclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin0_dup1_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup1_waddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup1_wclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin0_dup1_wdata, 
    output logic rf_ll_enq_cnt_r_bin0_dup1_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup2_raddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup2_rclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin0_dup2_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup2_waddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup2_wclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin0_dup2_wdata, 
    output logic rf_ll_enq_cnt_r_bin0_dup2_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup3_raddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup3_rclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin0_dup3_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin0_dup3_waddr, 
    output logic rf_ll_enq_cnt_r_bin0_dup3_wclk, 
    output logic rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin0_dup3_wdata, 
    output logic rf_ll_enq_cnt_r_bin0_dup3_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup0_raddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup0_rclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin1_dup0_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup0_waddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup0_wclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin1_dup0_wdata, 
    output logic rf_ll_enq_cnt_r_bin1_dup0_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup1_raddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup1_rclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin1_dup1_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup1_waddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup1_wclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin1_dup1_wdata, 
    output logic rf_ll_enq_cnt_r_bin1_dup1_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup2_raddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup2_rclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin1_dup2_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup2_waddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup2_wclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin1_dup2_wdata, 
    output logic rf_ll_enq_cnt_r_bin1_dup2_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup3_raddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup3_rclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin1_dup3_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin1_dup3_waddr, 
    output logic rf_ll_enq_cnt_r_bin1_dup3_wclk, 
    output logic rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin1_dup3_wdata, 
    output logic rf_ll_enq_cnt_r_bin1_dup3_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup0_raddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup0_rclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin2_dup0_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup0_waddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup0_wclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin2_dup0_wdata, 
    output logic rf_ll_enq_cnt_r_bin2_dup0_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup1_raddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup1_rclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin2_dup1_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup1_waddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup1_wclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin2_dup1_wdata, 
    output logic rf_ll_enq_cnt_r_bin2_dup1_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup2_raddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup2_rclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin2_dup2_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup2_waddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup2_wclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin2_dup2_wdata, 
    output logic rf_ll_enq_cnt_r_bin2_dup2_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup3_raddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup3_rclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin2_dup3_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin2_dup3_waddr, 
    output logic rf_ll_enq_cnt_r_bin2_dup3_wclk, 
    output logic rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin2_dup3_wdata, 
    output logic rf_ll_enq_cnt_r_bin2_dup3_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup0_raddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup0_rclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin3_dup0_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup0_waddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup0_wclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin3_dup0_wdata, 
    output logic rf_ll_enq_cnt_r_bin3_dup0_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup1_raddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup1_rclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin3_dup1_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup1_waddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup1_wclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin3_dup1_wdata, 
    output logic rf_ll_enq_cnt_r_bin3_dup1_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup2_raddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup2_rclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin3_dup2_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup2_waddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup2_wclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin3_dup2_wdata, 
    output logic rf_ll_enq_cnt_r_bin3_dup2_we, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup3_raddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup3_rclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n, 
    output logic rf_ll_enq_cnt_r_bin3_dup3_re, 
    output logic [10:0] rf_ll_enq_cnt_r_bin3_dup3_waddr, 
    output logic rf_ll_enq_cnt_r_bin3_dup3_wclk, 
    output logic rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_r_bin3_dup3_wdata, 
    output logic rf_ll_enq_cnt_r_bin3_dup3_we, 
    output logic [10:0] rf_ll_enq_cnt_s_bin0_raddr, 
    output logic rf_ll_enq_cnt_s_bin0_rclk, 
    output logic rf_ll_enq_cnt_s_bin0_rclk_rst_n, 
    output logic rf_ll_enq_cnt_s_bin0_re, 
    output logic [10:0] rf_ll_enq_cnt_s_bin0_waddr, 
    output logic rf_ll_enq_cnt_s_bin0_wclk, 
    output logic rf_ll_enq_cnt_s_bin0_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_s_bin0_wdata, 
    output logic rf_ll_enq_cnt_s_bin0_we, 
    output logic [10:0] rf_ll_enq_cnt_s_bin1_raddr, 
    output logic rf_ll_enq_cnt_s_bin1_rclk, 
    output logic rf_ll_enq_cnt_s_bin1_rclk_rst_n, 
    output logic rf_ll_enq_cnt_s_bin1_re, 
    output logic [10:0] rf_ll_enq_cnt_s_bin1_waddr, 
    output logic rf_ll_enq_cnt_s_bin1_wclk, 
    output logic rf_ll_enq_cnt_s_bin1_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_s_bin1_wdata, 
    output logic rf_ll_enq_cnt_s_bin1_we, 
    output logic [10:0] rf_ll_enq_cnt_s_bin2_raddr, 
    output logic rf_ll_enq_cnt_s_bin2_rclk, 
    output logic rf_ll_enq_cnt_s_bin2_rclk_rst_n, 
    output logic rf_ll_enq_cnt_s_bin2_re, 
    output logic [10:0] rf_ll_enq_cnt_s_bin2_waddr, 
    output logic rf_ll_enq_cnt_s_bin2_wclk, 
    output logic rf_ll_enq_cnt_s_bin2_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_s_bin2_wdata, 
    output logic rf_ll_enq_cnt_s_bin2_we, 
    output logic [10:0] rf_ll_enq_cnt_s_bin3_raddr, 
    output logic rf_ll_enq_cnt_s_bin3_rclk, 
    output logic rf_ll_enq_cnt_s_bin3_rclk_rst_n, 
    output logic rf_ll_enq_cnt_s_bin3_re, 
    output logic [10:0] rf_ll_enq_cnt_s_bin3_waddr, 
    output logic rf_ll_enq_cnt_s_bin3_wclk, 
    output logic rf_ll_enq_cnt_s_bin3_wclk_rst_n, 
    output logic [15:0] rf_ll_enq_cnt_s_bin3_wdata, 
    output logic rf_ll_enq_cnt_s_bin3_we, 
    output logic [4:0] rf_ll_rdylst_hp_bin0_raddr, 
    output logic rf_ll_rdylst_hp_bin0_rclk, 
    output logic rf_ll_rdylst_hp_bin0_rclk_rst_n, 
    output logic rf_ll_rdylst_hp_bin0_re, 
    output logic [4:0] rf_ll_rdylst_hp_bin0_waddr, 
    output logic rf_ll_rdylst_hp_bin0_wclk, 
    output logic rf_ll_rdylst_hp_bin0_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_hp_bin0_wdata, 
    output logic rf_ll_rdylst_hp_bin0_we, 
    output logic [4:0] rf_ll_rdylst_hp_bin1_raddr, 
    output logic rf_ll_rdylst_hp_bin1_rclk, 
    output logic rf_ll_rdylst_hp_bin1_rclk_rst_n, 
    output logic rf_ll_rdylst_hp_bin1_re, 
    output logic [4:0] rf_ll_rdylst_hp_bin1_waddr, 
    output logic rf_ll_rdylst_hp_bin1_wclk, 
    output logic rf_ll_rdylst_hp_bin1_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_hp_bin1_wdata, 
    output logic rf_ll_rdylst_hp_bin1_we, 
    output logic [4:0] rf_ll_rdylst_hp_bin2_raddr, 
    output logic rf_ll_rdylst_hp_bin2_rclk, 
    output logic rf_ll_rdylst_hp_bin2_rclk_rst_n, 
    output logic rf_ll_rdylst_hp_bin2_re, 
    output logic [4:0] rf_ll_rdylst_hp_bin2_waddr, 
    output logic rf_ll_rdylst_hp_bin2_wclk, 
    output logic rf_ll_rdylst_hp_bin2_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_hp_bin2_wdata, 
    output logic rf_ll_rdylst_hp_bin2_we, 
    output logic [4:0] rf_ll_rdylst_hp_bin3_raddr, 
    output logic rf_ll_rdylst_hp_bin3_rclk, 
    output logic rf_ll_rdylst_hp_bin3_rclk_rst_n, 
    output logic rf_ll_rdylst_hp_bin3_re, 
    output logic [4:0] rf_ll_rdylst_hp_bin3_waddr, 
    output logic rf_ll_rdylst_hp_bin3_wclk, 
    output logic rf_ll_rdylst_hp_bin3_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_hp_bin3_wdata, 
    output logic rf_ll_rdylst_hp_bin3_we, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin0_raddr, 
    output logic rf_ll_rdylst_hpnxt_bin0_rclk, 
    output logic rf_ll_rdylst_hpnxt_bin0_rclk_rst_n, 
    output logic rf_ll_rdylst_hpnxt_bin0_re, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin0_waddr, 
    output logic rf_ll_rdylst_hpnxt_bin0_wclk, 
    output logic rf_ll_rdylst_hpnxt_bin0_wclk_rst_n, 
    output logic [15:0] rf_ll_rdylst_hpnxt_bin0_wdata, 
    output logic rf_ll_rdylst_hpnxt_bin0_we, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin1_raddr, 
    output logic rf_ll_rdylst_hpnxt_bin1_rclk, 
    output logic rf_ll_rdylst_hpnxt_bin1_rclk_rst_n, 
    output logic rf_ll_rdylst_hpnxt_bin1_re, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin1_waddr, 
    output logic rf_ll_rdylst_hpnxt_bin1_wclk, 
    output logic rf_ll_rdylst_hpnxt_bin1_wclk_rst_n, 
    output logic [15:0] rf_ll_rdylst_hpnxt_bin1_wdata, 
    output logic rf_ll_rdylst_hpnxt_bin1_we, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin2_raddr, 
    output logic rf_ll_rdylst_hpnxt_bin2_rclk, 
    output logic rf_ll_rdylst_hpnxt_bin2_rclk_rst_n, 
    output logic rf_ll_rdylst_hpnxt_bin2_re, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin2_waddr, 
    output logic rf_ll_rdylst_hpnxt_bin2_wclk, 
    output logic rf_ll_rdylst_hpnxt_bin2_wclk_rst_n, 
    output logic [15:0] rf_ll_rdylst_hpnxt_bin2_wdata, 
    output logic rf_ll_rdylst_hpnxt_bin2_we, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin3_raddr, 
    output logic rf_ll_rdylst_hpnxt_bin3_rclk, 
    output logic rf_ll_rdylst_hpnxt_bin3_rclk_rst_n, 
    output logic rf_ll_rdylst_hpnxt_bin3_re, 
    output logic [10:0] rf_ll_rdylst_hpnxt_bin3_waddr, 
    output logic rf_ll_rdylst_hpnxt_bin3_wclk, 
    output logic rf_ll_rdylst_hpnxt_bin3_wclk_rst_n, 
    output logic [15:0] rf_ll_rdylst_hpnxt_bin3_wdata, 
    output logic rf_ll_rdylst_hpnxt_bin3_we, 
    output logic [4:0] rf_ll_rdylst_tp_bin0_raddr, 
    output logic rf_ll_rdylst_tp_bin0_rclk, 
    output logic rf_ll_rdylst_tp_bin0_rclk_rst_n, 
    output logic rf_ll_rdylst_tp_bin0_re, 
    output logic [4:0] rf_ll_rdylst_tp_bin0_waddr, 
    output logic rf_ll_rdylst_tp_bin0_wclk, 
    output logic rf_ll_rdylst_tp_bin0_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_tp_bin0_wdata, 
    output logic rf_ll_rdylst_tp_bin0_we, 
    output logic [4:0] rf_ll_rdylst_tp_bin1_raddr, 
    output logic rf_ll_rdylst_tp_bin1_rclk, 
    output logic rf_ll_rdylst_tp_bin1_rclk_rst_n, 
    output logic rf_ll_rdylst_tp_bin1_re, 
    output logic [4:0] rf_ll_rdylst_tp_bin1_waddr, 
    output logic rf_ll_rdylst_tp_bin1_wclk, 
    output logic rf_ll_rdylst_tp_bin1_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_tp_bin1_wdata, 
    output logic rf_ll_rdylst_tp_bin1_we, 
    output logic [4:0] rf_ll_rdylst_tp_bin2_raddr, 
    output logic rf_ll_rdylst_tp_bin2_rclk, 
    output logic rf_ll_rdylst_tp_bin2_rclk_rst_n, 
    output logic rf_ll_rdylst_tp_bin2_re, 
    output logic [4:0] rf_ll_rdylst_tp_bin2_waddr, 
    output logic rf_ll_rdylst_tp_bin2_wclk, 
    output logic rf_ll_rdylst_tp_bin2_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_tp_bin2_wdata, 
    output logic rf_ll_rdylst_tp_bin2_we, 
    output logic [4:0] rf_ll_rdylst_tp_bin3_raddr, 
    output logic rf_ll_rdylst_tp_bin3_rclk, 
    output logic rf_ll_rdylst_tp_bin3_rclk_rst_n, 
    output logic rf_ll_rdylst_tp_bin3_re, 
    output logic [4:0] rf_ll_rdylst_tp_bin3_waddr, 
    output logic rf_ll_rdylst_tp_bin3_wclk, 
    output logic rf_ll_rdylst_tp_bin3_wclk_rst_n, 
    output logic [13:0] rf_ll_rdylst_tp_bin3_wdata, 
    output logic rf_ll_rdylst_tp_bin3_we, 
    output logic [4:0] rf_ll_rlst_cnt_raddr, 
    output logic rf_ll_rlst_cnt_rclk, 
    output logic rf_ll_rlst_cnt_rclk_rst_n, 
    output logic rf_ll_rlst_cnt_re, 
    output logic [4:0] rf_ll_rlst_cnt_waddr, 
    output logic rf_ll_rlst_cnt_wclk, 
    output logic rf_ll_rlst_cnt_wclk_rst_n, 
    output logic [55:0] rf_ll_rlst_cnt_wdata, 
    output logic rf_ll_rlst_cnt_we, 
    output logic [10:0] rf_ll_sch_cnt_dup0_raddr, 
    output logic rf_ll_sch_cnt_dup0_rclk, 
    output logic rf_ll_sch_cnt_dup0_rclk_rst_n, 
    output logic rf_ll_sch_cnt_dup0_re, 
    output logic [10:0] rf_ll_sch_cnt_dup0_waddr, 
    output logic rf_ll_sch_cnt_dup0_wclk, 
    output logic rf_ll_sch_cnt_dup0_wclk_rst_n, 
    output logic [16:0] rf_ll_sch_cnt_dup0_wdata, 
    output logic rf_ll_sch_cnt_dup0_we, 
    output logic [10:0] rf_ll_sch_cnt_dup1_raddr, 
    output logic rf_ll_sch_cnt_dup1_rclk, 
    output logic rf_ll_sch_cnt_dup1_rclk_rst_n, 
    output logic rf_ll_sch_cnt_dup1_re, 
    output logic [10:0] rf_ll_sch_cnt_dup1_waddr, 
    output logic rf_ll_sch_cnt_dup1_wclk, 
    output logic rf_ll_sch_cnt_dup1_wclk_rst_n, 
    output logic [16:0] rf_ll_sch_cnt_dup1_wdata, 
    output logic rf_ll_sch_cnt_dup1_we, 
    output logic [10:0] rf_ll_sch_cnt_dup2_raddr, 
    output logic rf_ll_sch_cnt_dup2_rclk, 
    output logic rf_ll_sch_cnt_dup2_rclk_rst_n, 
    output logic rf_ll_sch_cnt_dup2_re, 
    output logic [10:0] rf_ll_sch_cnt_dup2_waddr, 
    output logic rf_ll_sch_cnt_dup2_wclk, 
    output logic rf_ll_sch_cnt_dup2_wclk_rst_n, 
    output logic [16:0] rf_ll_sch_cnt_dup2_wdata, 
    output logic rf_ll_sch_cnt_dup2_we, 
    output logic [10:0] rf_ll_sch_cnt_dup3_raddr, 
    output logic rf_ll_sch_cnt_dup3_rclk, 
    output logic rf_ll_sch_cnt_dup3_rclk_rst_n, 
    output logic rf_ll_sch_cnt_dup3_re, 
    output logic [10:0] rf_ll_sch_cnt_dup3_waddr, 
    output logic rf_ll_sch_cnt_dup3_wclk, 
    output logic rf_ll_sch_cnt_dup3_wclk_rst_n, 
    output logic [16:0] rf_ll_sch_cnt_dup3_wdata, 
    output logic rf_ll_sch_cnt_dup3_we, 
    output logic [8:0] rf_ll_schlst_hp_bin0_raddr, 
    output logic rf_ll_schlst_hp_bin0_rclk, 
    output logic rf_ll_schlst_hp_bin0_rclk_rst_n, 
    output logic rf_ll_schlst_hp_bin0_re, 
    output logic [8:0] rf_ll_schlst_hp_bin0_waddr, 
    output logic rf_ll_schlst_hp_bin0_wclk, 
    output logic rf_ll_schlst_hp_bin0_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_hp_bin0_wdata, 
    output logic rf_ll_schlst_hp_bin0_we, 
    output logic [8:0] rf_ll_schlst_hp_bin1_raddr, 
    output logic rf_ll_schlst_hp_bin1_rclk, 
    output logic rf_ll_schlst_hp_bin1_rclk_rst_n, 
    output logic rf_ll_schlst_hp_bin1_re, 
    output logic [8:0] rf_ll_schlst_hp_bin1_waddr, 
    output logic rf_ll_schlst_hp_bin1_wclk, 
    output logic rf_ll_schlst_hp_bin1_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_hp_bin1_wdata, 
    output logic rf_ll_schlst_hp_bin1_we, 
    output logic [8:0] rf_ll_schlst_hp_bin2_raddr, 
    output logic rf_ll_schlst_hp_bin2_rclk, 
    output logic rf_ll_schlst_hp_bin2_rclk_rst_n, 
    output logic rf_ll_schlst_hp_bin2_re, 
    output logic [8:0] rf_ll_schlst_hp_bin2_waddr, 
    output logic rf_ll_schlst_hp_bin2_wclk, 
    output logic rf_ll_schlst_hp_bin2_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_hp_bin2_wdata, 
    output logic rf_ll_schlst_hp_bin2_we, 
    output logic [8:0] rf_ll_schlst_hp_bin3_raddr, 
    output logic rf_ll_schlst_hp_bin3_rclk, 
    output logic rf_ll_schlst_hp_bin3_rclk_rst_n, 
    output logic rf_ll_schlst_hp_bin3_re, 
    output logic [8:0] rf_ll_schlst_hp_bin3_waddr, 
    output logic rf_ll_schlst_hp_bin3_wclk, 
    output logic rf_ll_schlst_hp_bin3_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_hp_bin3_wdata, 
    output logic rf_ll_schlst_hp_bin3_we, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin0_raddr, 
    output logic rf_ll_schlst_hpnxt_bin0_rclk, 
    output logic rf_ll_schlst_hpnxt_bin0_rclk_rst_n, 
    output logic rf_ll_schlst_hpnxt_bin0_re, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin0_waddr, 
    output logic rf_ll_schlst_hpnxt_bin0_wclk, 
    output logic rf_ll_schlst_hpnxt_bin0_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_hpnxt_bin0_wdata, 
    output logic rf_ll_schlst_hpnxt_bin0_we, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin1_raddr, 
    output logic rf_ll_schlst_hpnxt_bin1_rclk, 
    output logic rf_ll_schlst_hpnxt_bin1_rclk_rst_n, 
    output logic rf_ll_schlst_hpnxt_bin1_re, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin1_waddr, 
    output logic rf_ll_schlst_hpnxt_bin1_wclk, 
    output logic rf_ll_schlst_hpnxt_bin1_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_hpnxt_bin1_wdata, 
    output logic rf_ll_schlst_hpnxt_bin1_we, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin2_raddr, 
    output logic rf_ll_schlst_hpnxt_bin2_rclk, 
    output logic rf_ll_schlst_hpnxt_bin2_rclk_rst_n, 
    output logic rf_ll_schlst_hpnxt_bin2_re, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin2_waddr, 
    output logic rf_ll_schlst_hpnxt_bin2_wclk, 
    output logic rf_ll_schlst_hpnxt_bin2_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_hpnxt_bin2_wdata, 
    output logic rf_ll_schlst_hpnxt_bin2_we, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin3_raddr, 
    output logic rf_ll_schlst_hpnxt_bin3_rclk, 
    output logic rf_ll_schlst_hpnxt_bin3_rclk_rst_n, 
    output logic rf_ll_schlst_hpnxt_bin3_re, 
    output logic [10:0] rf_ll_schlst_hpnxt_bin3_waddr, 
    output logic rf_ll_schlst_hpnxt_bin3_wclk, 
    output logic rf_ll_schlst_hpnxt_bin3_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_hpnxt_bin3_wdata, 
    output logic rf_ll_schlst_hpnxt_bin3_we, 
    output logic [8:0] rf_ll_schlst_tp_bin0_raddr, 
    output logic rf_ll_schlst_tp_bin0_rclk, 
    output logic rf_ll_schlst_tp_bin0_rclk_rst_n, 
    output logic rf_ll_schlst_tp_bin0_re, 
    output logic [8:0] rf_ll_schlst_tp_bin0_waddr, 
    output logic rf_ll_schlst_tp_bin0_wclk, 
    output logic rf_ll_schlst_tp_bin0_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_tp_bin0_wdata, 
    output logic rf_ll_schlst_tp_bin0_we, 
    output logic [8:0] rf_ll_schlst_tp_bin1_raddr, 
    output logic rf_ll_schlst_tp_bin1_rclk, 
    output logic rf_ll_schlst_tp_bin1_rclk_rst_n, 
    output logic rf_ll_schlst_tp_bin1_re, 
    output logic [8:0] rf_ll_schlst_tp_bin1_waddr, 
    output logic rf_ll_schlst_tp_bin1_wclk, 
    output logic rf_ll_schlst_tp_bin1_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_tp_bin1_wdata, 
    output logic rf_ll_schlst_tp_bin1_we, 
    output logic [8:0] rf_ll_schlst_tp_bin2_raddr, 
    output logic rf_ll_schlst_tp_bin2_rclk, 
    output logic rf_ll_schlst_tp_bin2_rclk_rst_n, 
    output logic rf_ll_schlst_tp_bin2_re, 
    output logic [8:0] rf_ll_schlst_tp_bin2_waddr, 
    output logic rf_ll_schlst_tp_bin2_wclk, 
    output logic rf_ll_schlst_tp_bin2_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_tp_bin2_wdata, 
    output logic rf_ll_schlst_tp_bin2_we, 
    output logic [8:0] rf_ll_schlst_tp_bin3_raddr, 
    output logic rf_ll_schlst_tp_bin3_rclk, 
    output logic rf_ll_schlst_tp_bin3_rclk_rst_n, 
    output logic rf_ll_schlst_tp_bin3_re, 
    output logic [8:0] rf_ll_schlst_tp_bin3_waddr, 
    output logic rf_ll_schlst_tp_bin3_wclk, 
    output logic rf_ll_schlst_tp_bin3_wclk_rst_n, 
    output logic [13:0] rf_ll_schlst_tp_bin3_wdata, 
    output logic rf_ll_schlst_tp_bin3_we, 
    output logic [10:0] rf_ll_schlst_tpprv_bin0_raddr, 
    output logic rf_ll_schlst_tpprv_bin0_rclk, 
    output logic rf_ll_schlst_tpprv_bin0_rclk_rst_n, 
    output logic rf_ll_schlst_tpprv_bin0_re, 
    output logic [10:0] rf_ll_schlst_tpprv_bin0_waddr, 
    output logic rf_ll_schlst_tpprv_bin0_wclk, 
    output logic rf_ll_schlst_tpprv_bin0_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_tpprv_bin0_wdata, 
    output logic rf_ll_schlst_tpprv_bin0_we, 
    output logic [10:0] rf_ll_schlst_tpprv_bin1_raddr, 
    output logic rf_ll_schlst_tpprv_bin1_rclk, 
    output logic rf_ll_schlst_tpprv_bin1_rclk_rst_n, 
    output logic rf_ll_schlst_tpprv_bin1_re, 
    output logic [10:0] rf_ll_schlst_tpprv_bin1_waddr, 
    output logic rf_ll_schlst_tpprv_bin1_wclk, 
    output logic rf_ll_schlst_tpprv_bin1_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_tpprv_bin1_wdata, 
    output logic rf_ll_schlst_tpprv_bin1_we, 
    output logic [10:0] rf_ll_schlst_tpprv_bin2_raddr, 
    output logic rf_ll_schlst_tpprv_bin2_rclk, 
    output logic rf_ll_schlst_tpprv_bin2_rclk_rst_n, 
    output logic rf_ll_schlst_tpprv_bin2_re, 
    output logic [10:0] rf_ll_schlst_tpprv_bin2_waddr, 
    output logic rf_ll_schlst_tpprv_bin2_wclk, 
    output logic rf_ll_schlst_tpprv_bin2_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_tpprv_bin2_wdata, 
    output logic rf_ll_schlst_tpprv_bin2_we, 
    output logic [10:0] rf_ll_schlst_tpprv_bin3_raddr, 
    output logic rf_ll_schlst_tpprv_bin3_rclk, 
    output logic rf_ll_schlst_tpprv_bin3_rclk_rst_n, 
    output logic rf_ll_schlst_tpprv_bin3_re, 
    output logic [10:0] rf_ll_schlst_tpprv_bin3_waddr, 
    output logic rf_ll_schlst_tpprv_bin3_wclk, 
    output logic rf_ll_schlst_tpprv_bin3_wclk_rst_n, 
    output logic [15:0] rf_ll_schlst_tpprv_bin3_wdata, 
    output logic rf_ll_schlst_tpprv_bin3_we, 
    output logic [8:0] rf_ll_slst_cnt_raddr, 
    output logic rf_ll_slst_cnt_rclk, 
    output logic rf_ll_slst_cnt_rclk_rst_n, 
    output logic rf_ll_slst_cnt_re, 
    output logic [8:0] rf_ll_slst_cnt_waddr, 
    output logic rf_ll_slst_cnt_wclk, 
    output logic rf_ll_slst_cnt_wclk_rst_n, 
    output logic [59:0] rf_ll_slst_cnt_wdata, 
    output logic rf_ll_slst_cnt_we, 
    output logic [1:0] rf_lsp_dp_sch_dir_raddr, 
    output logic rf_lsp_dp_sch_dir_rclk, 
    output logic rf_lsp_dp_sch_dir_rclk_rst_n, 
    output logic rf_lsp_dp_sch_dir_re, 
    output logic [1:0] rf_lsp_dp_sch_dir_waddr, 
    output logic rf_lsp_dp_sch_dir_wclk, 
    output logic rf_lsp_dp_sch_dir_wclk_rst_n, 
    output logic [26:0] rf_lsp_dp_sch_dir_wdata, 
    output logic rf_lsp_dp_sch_dir_we, 
    output logic [1:0] rf_lsp_dp_sch_rorply_raddr, 
    output logic rf_lsp_dp_sch_rorply_rclk, 
    output logic rf_lsp_dp_sch_rorply_rclk_rst_n, 
    output logic rf_lsp_dp_sch_rorply_re, 
    output logic [1:0] rf_lsp_dp_sch_rorply_waddr, 
    output logic rf_lsp_dp_sch_rorply_wclk, 
    output logic rf_lsp_dp_sch_rorply_wclk_rst_n, 
    output logic [7:0] rf_lsp_dp_sch_rorply_wdata, 
    output logic rf_lsp_dp_sch_rorply_we, 
    output logic [4:0] rf_lsp_nalb_sch_atq_raddr, 
    output logic rf_lsp_nalb_sch_atq_rclk, 
    output logic rf_lsp_nalb_sch_atq_rclk_rst_n, 
    output logic rf_lsp_nalb_sch_atq_re, 
    output logic [4:0] rf_lsp_nalb_sch_atq_waddr, 
    output logic rf_lsp_nalb_sch_atq_wclk, 
    output logic rf_lsp_nalb_sch_atq_wclk_rst_n, 
    output logic [7:0] rf_lsp_nalb_sch_atq_wdata, 
    output logic rf_lsp_nalb_sch_atq_we, 
    output logic [1:0] rf_lsp_nalb_sch_rorply_raddr, 
    output logic rf_lsp_nalb_sch_rorply_rclk, 
    output logic rf_lsp_nalb_sch_rorply_rclk_rst_n, 
    output logic rf_lsp_nalb_sch_rorply_re, 
    output logic [1:0] rf_lsp_nalb_sch_rorply_waddr, 
    output logic rf_lsp_nalb_sch_rorply_wclk, 
    output logic rf_lsp_nalb_sch_rorply_wclk_rst_n, 
    output logic [7:0] rf_lsp_nalb_sch_rorply_wdata, 
    output logic rf_lsp_nalb_sch_rorply_we, 
    output logic [1:0] rf_lsp_nalb_sch_unoord_raddr, 
    output logic rf_lsp_nalb_sch_unoord_rclk, 
    output logic rf_lsp_nalb_sch_unoord_rclk_rst_n, 
    output logic rf_lsp_nalb_sch_unoord_re, 
    output logic [1:0] rf_lsp_nalb_sch_unoord_waddr, 
    output logic rf_lsp_nalb_sch_unoord_wclk, 
    output logic rf_lsp_nalb_sch_unoord_wclk_rst_n, 
    output logic [26:0] rf_lsp_nalb_sch_unoord_wdata, 
    output logic rf_lsp_nalb_sch_unoord_we, 
    output logic [2:0] rf_lsp_reordercmp_fifo_mem_raddr, 
    output logic rf_lsp_reordercmp_fifo_mem_rclk, 
    output logic rf_lsp_reordercmp_fifo_mem_rclk_rst_n, 
    output logic rf_lsp_reordercmp_fifo_mem_re, 
    output logic [2:0] rf_lsp_reordercmp_fifo_mem_waddr, 
    output logic rf_lsp_reordercmp_fifo_mem_wclk, 
    output logic rf_lsp_reordercmp_fifo_mem_wclk_rst_n, 
    output logic [18:0] rf_lsp_reordercmp_fifo_mem_wdata, 
    output logic rf_lsp_reordercmp_fifo_mem_we, 
    output logic [4:0] rf_lut_dir_cq2vf_pf_ro_raddr, 
    output logic rf_lut_dir_cq2vf_pf_ro_rclk, 
    output logic rf_lut_dir_cq2vf_pf_ro_rclk_rst_n, 
    output logic rf_lut_dir_cq2vf_pf_ro_re, 
    output logic [4:0] rf_lut_dir_cq2vf_pf_ro_waddr, 
    output logic rf_lut_dir_cq2vf_pf_ro_wclk, 
    output logic rf_lut_dir_cq2vf_pf_ro_wclk_rst_n, 
    output logic [12:0] rf_lut_dir_cq2vf_pf_ro_wdata, 
    output logic rf_lut_dir_cq2vf_pf_ro_we, 
    output logic [5:0] rf_lut_dir_cq_addr_l_raddr, 
    output logic rf_lut_dir_cq_addr_l_rclk, 
    output logic rf_lut_dir_cq_addr_l_rclk_rst_n, 
    output logic rf_lut_dir_cq_addr_l_re, 
    output logic [5:0] rf_lut_dir_cq_addr_l_waddr, 
    output logic rf_lut_dir_cq_addr_l_wclk, 
    output logic rf_lut_dir_cq_addr_l_wclk_rst_n, 
    output logic [26:0] rf_lut_dir_cq_addr_l_wdata, 
    output logic rf_lut_dir_cq_addr_l_we, 
    output logic [5:0] rf_lut_dir_cq_addr_u_raddr, 
    output logic rf_lut_dir_cq_addr_u_rclk, 
    output logic rf_lut_dir_cq_addr_u_rclk_rst_n, 
    output logic rf_lut_dir_cq_addr_u_re, 
    output logic [5:0] rf_lut_dir_cq_addr_u_waddr, 
    output logic rf_lut_dir_cq_addr_u_wclk, 
    output logic rf_lut_dir_cq_addr_u_wclk_rst_n, 
    output logic [32:0] rf_lut_dir_cq_addr_u_wdata, 
    output logic rf_lut_dir_cq_addr_u_we, 
    output logic [5:0] rf_lut_dir_cq_ai_addr_l_raddr, 
    output logic rf_lut_dir_cq_ai_addr_l_rclk, 
    output logic rf_lut_dir_cq_ai_addr_l_rclk_rst_n, 
    output logic rf_lut_dir_cq_ai_addr_l_re, 
    output logic [5:0] rf_lut_dir_cq_ai_addr_l_waddr, 
    output logic rf_lut_dir_cq_ai_addr_l_wclk, 
    output logic rf_lut_dir_cq_ai_addr_l_wclk_rst_n, 
    output logic [30:0] rf_lut_dir_cq_ai_addr_l_wdata, 
    output logic rf_lut_dir_cq_ai_addr_l_we, 
    output logic [5:0] rf_lut_dir_cq_ai_addr_u_raddr, 
    output logic rf_lut_dir_cq_ai_addr_u_rclk, 
    output logic rf_lut_dir_cq_ai_addr_u_rclk_rst_n, 
    output logic rf_lut_dir_cq_ai_addr_u_re, 
    output logic [5:0] rf_lut_dir_cq_ai_addr_u_waddr, 
    output logic rf_lut_dir_cq_ai_addr_u_wclk, 
    output logic rf_lut_dir_cq_ai_addr_u_wclk_rst_n, 
    output logic [32:0] rf_lut_dir_cq_ai_addr_u_wdata, 
    output logic rf_lut_dir_cq_ai_addr_u_we, 
    output logic [5:0] rf_lut_dir_cq_ai_data_raddr, 
    output logic rf_lut_dir_cq_ai_data_rclk, 
    output logic rf_lut_dir_cq_ai_data_rclk_rst_n, 
    output logic rf_lut_dir_cq_ai_data_re, 
    output logic [5:0] rf_lut_dir_cq_ai_data_waddr, 
    output logic rf_lut_dir_cq_ai_data_wclk, 
    output logic rf_lut_dir_cq_ai_data_wclk_rst_n, 
    output logic [32:0] rf_lut_dir_cq_ai_data_wdata, 
    output logic rf_lut_dir_cq_ai_data_we, 
    output logic [5:0] rf_lut_dir_cq_isr_raddr, 
    output logic rf_lut_dir_cq_isr_rclk, 
    output logic rf_lut_dir_cq_isr_rclk_rst_n, 
    output logic rf_lut_dir_cq_isr_re, 
    output logic [5:0] rf_lut_dir_cq_isr_waddr, 
    output logic rf_lut_dir_cq_isr_wclk, 
    output logic rf_lut_dir_cq_isr_wclk_rst_n, 
    output logic [12:0] rf_lut_dir_cq_isr_wdata, 
    output logic rf_lut_dir_cq_isr_we, 
    output logic [5:0] rf_lut_dir_cq_pasid_raddr, 
    output logic rf_lut_dir_cq_pasid_rclk, 
    output logic rf_lut_dir_cq_pasid_rclk_rst_n, 
    output logic rf_lut_dir_cq_pasid_re, 
    output logic [5:0] rf_lut_dir_cq_pasid_waddr, 
    output logic rf_lut_dir_cq_pasid_wclk, 
    output logic rf_lut_dir_cq_pasid_wclk_rst_n, 
    output logic [23:0] rf_lut_dir_cq_pasid_wdata, 
    output logic rf_lut_dir_cq_pasid_we, 
    output logic [4:0] rf_lut_dir_pp2vas_raddr, 
    output logic rf_lut_dir_pp2vas_rclk, 
    output logic rf_lut_dir_pp2vas_rclk_rst_n, 
    output logic rf_lut_dir_pp2vas_re, 
    output logic [4:0] rf_lut_dir_pp2vas_waddr, 
    output logic rf_lut_dir_pp2vas_wclk, 
    output logic rf_lut_dir_pp2vas_wclk_rst_n, 
    output logic [10:0] rf_lut_dir_pp2vas_wdata, 
    output logic rf_lut_dir_pp2vas_we, 
    output logic [1:0] rf_lut_dir_pp_v_raddr, 
    output logic rf_lut_dir_pp_v_rclk, 
    output logic rf_lut_dir_pp_v_rclk_rst_n, 
    output logic rf_lut_dir_pp_v_re, 
    output logic [1:0] rf_lut_dir_pp_v_waddr, 
    output logic rf_lut_dir_pp_v_wclk, 
    output logic rf_lut_dir_pp_v_wclk_rst_n, 
    output logic [16:0] rf_lut_dir_pp_v_wdata, 
    output logic rf_lut_dir_pp_v_we, 
    output logic [5:0] rf_lut_dir_vasqid_v_raddr, 
    output logic rf_lut_dir_vasqid_v_rclk, 
    output logic rf_lut_dir_vasqid_v_rclk_rst_n, 
    output logic rf_lut_dir_vasqid_v_re, 
    output logic [5:0] rf_lut_dir_vasqid_v_waddr, 
    output logic rf_lut_dir_vasqid_v_wclk, 
    output logic rf_lut_dir_vasqid_v_wclk_rst_n, 
    output logic [32:0] rf_lut_dir_vasqid_v_wdata, 
    output logic rf_lut_dir_vasqid_v_we, 
    output logic [4:0] rf_lut_ldb_cq2vf_pf_ro_raddr, 
    output logic rf_lut_ldb_cq2vf_pf_ro_rclk, 
    output logic rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n, 
    output logic rf_lut_ldb_cq2vf_pf_ro_re, 
    output logic [4:0] rf_lut_ldb_cq2vf_pf_ro_waddr, 
    output logic rf_lut_ldb_cq2vf_pf_ro_wclk, 
    output logic rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n, 
    output logic [12:0] rf_lut_ldb_cq2vf_pf_ro_wdata, 
    output logic rf_lut_ldb_cq2vf_pf_ro_we, 
    output logic [5:0] rf_lut_ldb_cq_addr_l_raddr, 
    output logic rf_lut_ldb_cq_addr_l_rclk, 
    output logic rf_lut_ldb_cq_addr_l_rclk_rst_n, 
    output logic rf_lut_ldb_cq_addr_l_re, 
    output logic [5:0] rf_lut_ldb_cq_addr_l_waddr, 
    output logic rf_lut_ldb_cq_addr_l_wclk, 
    output logic rf_lut_ldb_cq_addr_l_wclk_rst_n, 
    output logic [26:0] rf_lut_ldb_cq_addr_l_wdata, 
    output logic rf_lut_ldb_cq_addr_l_we, 
    output logic [5:0] rf_lut_ldb_cq_addr_u_raddr, 
    output logic rf_lut_ldb_cq_addr_u_rclk, 
    output logic rf_lut_ldb_cq_addr_u_rclk_rst_n, 
    output logic rf_lut_ldb_cq_addr_u_re, 
    output logic [5:0] rf_lut_ldb_cq_addr_u_waddr, 
    output logic rf_lut_ldb_cq_addr_u_wclk, 
    output logic rf_lut_ldb_cq_addr_u_wclk_rst_n, 
    output logic [32:0] rf_lut_ldb_cq_addr_u_wdata, 
    output logic rf_lut_ldb_cq_addr_u_we, 
    output logic [5:0] rf_lut_ldb_cq_ai_addr_l_raddr, 
    output logic rf_lut_ldb_cq_ai_addr_l_rclk, 
    output logic rf_lut_ldb_cq_ai_addr_l_rclk_rst_n, 
    output logic rf_lut_ldb_cq_ai_addr_l_re, 
    output logic [5:0] rf_lut_ldb_cq_ai_addr_l_waddr, 
    output logic rf_lut_ldb_cq_ai_addr_l_wclk, 
    output logic rf_lut_ldb_cq_ai_addr_l_wclk_rst_n, 
    output logic [30:0] rf_lut_ldb_cq_ai_addr_l_wdata, 
    output logic rf_lut_ldb_cq_ai_addr_l_we, 
    output logic [5:0] rf_lut_ldb_cq_ai_addr_u_raddr, 
    output logic rf_lut_ldb_cq_ai_addr_u_rclk, 
    output logic rf_lut_ldb_cq_ai_addr_u_rclk_rst_n, 
    output logic rf_lut_ldb_cq_ai_addr_u_re, 
    output logic [5:0] rf_lut_ldb_cq_ai_addr_u_waddr, 
    output logic rf_lut_ldb_cq_ai_addr_u_wclk, 
    output logic rf_lut_ldb_cq_ai_addr_u_wclk_rst_n, 
    output logic [32:0] rf_lut_ldb_cq_ai_addr_u_wdata, 
    output logic rf_lut_ldb_cq_ai_addr_u_we, 
    output logic [5:0] rf_lut_ldb_cq_ai_data_raddr, 
    output logic rf_lut_ldb_cq_ai_data_rclk, 
    output logic rf_lut_ldb_cq_ai_data_rclk_rst_n, 
    output logic rf_lut_ldb_cq_ai_data_re, 
    output logic [5:0] rf_lut_ldb_cq_ai_data_waddr, 
    output logic rf_lut_ldb_cq_ai_data_wclk, 
    output logic rf_lut_ldb_cq_ai_data_wclk_rst_n, 
    output logic [32:0] rf_lut_ldb_cq_ai_data_wdata, 
    output logic rf_lut_ldb_cq_ai_data_we, 
    output logic [5:0] rf_lut_ldb_cq_isr_raddr, 
    output logic rf_lut_ldb_cq_isr_rclk, 
    output logic rf_lut_ldb_cq_isr_rclk_rst_n, 
    output logic rf_lut_ldb_cq_isr_re, 
    output logic [5:0] rf_lut_ldb_cq_isr_waddr, 
    output logic rf_lut_ldb_cq_isr_wclk, 
    output logic rf_lut_ldb_cq_isr_wclk_rst_n, 
    output logic [12:0] rf_lut_ldb_cq_isr_wdata, 
    output logic rf_lut_ldb_cq_isr_we, 
    output logic [5:0] rf_lut_ldb_cq_pasid_raddr, 
    output logic rf_lut_ldb_cq_pasid_rclk, 
    output logic rf_lut_ldb_cq_pasid_rclk_rst_n, 
    output logic rf_lut_ldb_cq_pasid_re, 
    output logic [5:0] rf_lut_ldb_cq_pasid_waddr, 
    output logic rf_lut_ldb_cq_pasid_wclk, 
    output logic rf_lut_ldb_cq_pasid_wclk_rst_n, 
    output logic [23:0] rf_lut_ldb_cq_pasid_wdata, 
    output logic rf_lut_ldb_cq_pasid_we, 
    output logic [4:0] rf_lut_ldb_pp2vas_raddr, 
    output logic rf_lut_ldb_pp2vas_rclk, 
    output logic rf_lut_ldb_pp2vas_rclk_rst_n, 
    output logic rf_lut_ldb_pp2vas_re, 
    output logic [4:0] rf_lut_ldb_pp2vas_waddr, 
    output logic rf_lut_ldb_pp2vas_wclk, 
    output logic rf_lut_ldb_pp2vas_wclk_rst_n, 
    output logic [10:0] rf_lut_ldb_pp2vas_wdata, 
    output logic rf_lut_ldb_pp2vas_we, 
    output logic [2:0] rf_lut_ldb_qid2vqid_raddr, 
    output logic rf_lut_ldb_qid2vqid_rclk, 
    output logic rf_lut_ldb_qid2vqid_rclk_rst_n, 
    output logic rf_lut_ldb_qid2vqid_re, 
    output logic [2:0] rf_lut_ldb_qid2vqid_waddr, 
    output logic rf_lut_ldb_qid2vqid_wclk, 
    output logic rf_lut_ldb_qid2vqid_wclk_rst_n, 
    output logic [20:0] rf_lut_ldb_qid2vqid_wdata, 
    output logic rf_lut_ldb_qid2vqid_we, 
    output logic [5:0] rf_lut_ldb_vasqid_v_raddr, 
    output logic rf_lut_ldb_vasqid_v_rclk, 
    output logic rf_lut_ldb_vasqid_v_rclk_rst_n, 
    output logic rf_lut_ldb_vasqid_v_re, 
    output logic [5:0] rf_lut_ldb_vasqid_v_waddr, 
    output logic rf_lut_ldb_vasqid_v_wclk, 
    output logic rf_lut_ldb_vasqid_v_wclk_rst_n, 
    output logic [16:0] rf_lut_ldb_vasqid_v_wdata, 
    output logic rf_lut_ldb_vasqid_v_we, 
    output logic [7:0] rf_lut_vf_dir_vpp2pp_raddr, 
    output logic rf_lut_vf_dir_vpp2pp_rclk, 
    output logic rf_lut_vf_dir_vpp2pp_rclk_rst_n, 
    output logic rf_lut_vf_dir_vpp2pp_re, 
    output logic [7:0] rf_lut_vf_dir_vpp2pp_waddr, 
    output logic rf_lut_vf_dir_vpp2pp_wclk, 
    output logic rf_lut_vf_dir_vpp2pp_wclk_rst_n, 
    output logic [30:0] rf_lut_vf_dir_vpp2pp_wdata, 
    output logic rf_lut_vf_dir_vpp2pp_we, 
    output logic [5:0] rf_lut_vf_dir_vpp_v_raddr, 
    output logic rf_lut_vf_dir_vpp_v_rclk, 
    output logic rf_lut_vf_dir_vpp_v_rclk_rst_n, 
    output logic rf_lut_vf_dir_vpp_v_re, 
    output logic [5:0] rf_lut_vf_dir_vpp_v_waddr, 
    output logic rf_lut_vf_dir_vpp_v_wclk, 
    output logic rf_lut_vf_dir_vpp_v_wclk_rst_n, 
    output logic [16:0] rf_lut_vf_dir_vpp_v_wdata, 
    output logic rf_lut_vf_dir_vpp_v_we, 
    output logic [7:0] rf_lut_vf_dir_vqid2qid_raddr, 
    output logic rf_lut_vf_dir_vqid2qid_rclk, 
    output logic rf_lut_vf_dir_vqid2qid_rclk_rst_n, 
    output logic rf_lut_vf_dir_vqid2qid_re, 
    output logic [7:0] rf_lut_vf_dir_vqid2qid_waddr, 
    output logic rf_lut_vf_dir_vqid2qid_wclk, 
    output logic rf_lut_vf_dir_vqid2qid_wclk_rst_n, 
    output logic [30:0] rf_lut_vf_dir_vqid2qid_wdata, 
    output logic rf_lut_vf_dir_vqid2qid_we, 
    output logic [5:0] rf_lut_vf_dir_vqid_v_raddr, 
    output logic rf_lut_vf_dir_vqid_v_rclk, 
    output logic rf_lut_vf_dir_vqid_v_rclk_rst_n, 
    output logic rf_lut_vf_dir_vqid_v_re, 
    output logic [5:0] rf_lut_vf_dir_vqid_v_waddr, 
    output logic rf_lut_vf_dir_vqid_v_wclk, 
    output logic rf_lut_vf_dir_vqid_v_wclk_rst_n, 
    output logic [16:0] rf_lut_vf_dir_vqid_v_wdata, 
    output logic rf_lut_vf_dir_vqid_v_we, 
    output logic [7:0] rf_lut_vf_ldb_vpp2pp_raddr, 
    output logic rf_lut_vf_ldb_vpp2pp_rclk, 
    output logic rf_lut_vf_ldb_vpp2pp_rclk_rst_n, 
    output logic rf_lut_vf_ldb_vpp2pp_re, 
    output logic [7:0] rf_lut_vf_ldb_vpp2pp_waddr, 
    output logic rf_lut_vf_ldb_vpp2pp_wclk, 
    output logic rf_lut_vf_ldb_vpp2pp_wclk_rst_n, 
    output logic [24:0] rf_lut_vf_ldb_vpp2pp_wdata, 
    output logic rf_lut_vf_ldb_vpp2pp_we, 
    output logic [5:0] rf_lut_vf_ldb_vpp_v_raddr, 
    output logic rf_lut_vf_ldb_vpp_v_rclk, 
    output logic rf_lut_vf_ldb_vpp_v_rclk_rst_n, 
    output logic rf_lut_vf_ldb_vpp_v_re, 
    output logic [5:0] rf_lut_vf_ldb_vpp_v_waddr, 
    output logic rf_lut_vf_ldb_vpp_v_wclk, 
    output logic rf_lut_vf_ldb_vpp_v_wclk_rst_n, 
    output logic [16:0] rf_lut_vf_ldb_vpp_v_wdata, 
    output logic rf_lut_vf_ldb_vpp_v_we, 
    output logic [6:0] rf_lut_vf_ldb_vqid2qid_raddr, 
    output logic rf_lut_vf_ldb_vqid2qid_rclk, 
    output logic rf_lut_vf_ldb_vqid2qid_rclk_rst_n, 
    output logic rf_lut_vf_ldb_vqid2qid_re, 
    output logic [6:0] rf_lut_vf_ldb_vqid2qid_waddr, 
    output logic rf_lut_vf_ldb_vqid2qid_wclk, 
    output logic rf_lut_vf_ldb_vqid2qid_wclk_rst_n, 
    output logic [26:0] rf_lut_vf_ldb_vqid2qid_wdata, 
    output logic rf_lut_vf_ldb_vqid2qid_we, 
    output logic [4:0] rf_lut_vf_ldb_vqid_v_raddr, 
    output logic rf_lut_vf_ldb_vqid_v_rclk, 
    output logic rf_lut_vf_ldb_vqid_v_rclk_rst_n, 
    output logic rf_lut_vf_ldb_vqid_v_re, 
    output logic [4:0] rf_lut_vf_ldb_vqid_v_waddr, 
    output logic rf_lut_vf_ldb_vqid_v_wclk, 
    output logic rf_lut_vf_ldb_vqid_v_wclk_rst_n, 
    output logic [16:0] rf_lut_vf_ldb_vqid_v_wdata, 
    output logic rf_lut_vf_ldb_vqid_v_we, 
    output logic [5:0] rf_msix_tbl_word0_raddr, 
    output logic rf_msix_tbl_word0_rclk, 
    output logic rf_msix_tbl_word0_rclk_rst_n, 
    output logic rf_msix_tbl_word0_re, 
    output logic [5:0] rf_msix_tbl_word0_waddr, 
    output logic rf_msix_tbl_word0_wclk, 
    output logic rf_msix_tbl_word0_wclk_rst_n, 
    output logic [32:0] rf_msix_tbl_word0_wdata, 
    output logic rf_msix_tbl_word0_we, 
    output logic [5:0] rf_msix_tbl_word1_raddr, 
    output logic rf_msix_tbl_word1_rclk, 
    output logic rf_msix_tbl_word1_rclk_rst_n, 
    output logic rf_msix_tbl_word1_re, 
    output logic [5:0] rf_msix_tbl_word1_waddr, 
    output logic rf_msix_tbl_word1_wclk, 
    output logic rf_msix_tbl_word1_wclk_rst_n, 
    output logic [32:0] rf_msix_tbl_word1_wdata, 
    output logic rf_msix_tbl_word1_we, 
    output logic [5:0] rf_msix_tbl_word2_raddr, 
    output logic rf_msix_tbl_word2_rclk, 
    output logic rf_msix_tbl_word2_rclk_rst_n, 
    output logic rf_msix_tbl_word2_re, 
    output logic [5:0] rf_msix_tbl_word2_waddr, 
    output logic rf_msix_tbl_word2_wclk, 
    output logic rf_msix_tbl_word2_wclk_rst_n, 
    output logic [32:0] rf_msix_tbl_word2_wdata, 
    output logic rf_msix_tbl_word2_we, 
    output logic [7:0] rf_mstr_ll_data0_raddr, 
    output logic rf_mstr_ll_data0_rclk, 
    output logic rf_mstr_ll_data0_rclk_rst_n, 
    output logic rf_mstr_ll_data0_re, 
    output logic [7:0] rf_mstr_ll_data0_waddr, 
    output logic rf_mstr_ll_data0_wclk, 
    output logic rf_mstr_ll_data0_wclk_rst_n, 
    output logic [128:0] rf_mstr_ll_data0_wdata, 
    output logic rf_mstr_ll_data0_we, 
    output logic [7:0] rf_mstr_ll_data1_raddr, 
    output logic rf_mstr_ll_data1_rclk, 
    output logic rf_mstr_ll_data1_rclk_rst_n, 
    output logic rf_mstr_ll_data1_re, 
    output logic [7:0] rf_mstr_ll_data1_waddr, 
    output logic rf_mstr_ll_data1_wclk, 
    output logic rf_mstr_ll_data1_wclk_rst_n, 
    output logic [128:0] rf_mstr_ll_data1_wdata, 
    output logic rf_mstr_ll_data1_we, 
    output logic [7:0] rf_mstr_ll_data2_raddr, 
    output logic rf_mstr_ll_data2_rclk, 
    output logic rf_mstr_ll_data2_rclk_rst_n, 
    output logic rf_mstr_ll_data2_re, 
    output logic [7:0] rf_mstr_ll_data2_waddr, 
    output logic rf_mstr_ll_data2_wclk, 
    output logic rf_mstr_ll_data2_wclk_rst_n, 
    output logic [128:0] rf_mstr_ll_data2_wdata, 
    output logic rf_mstr_ll_data2_we, 
    output logic [7:0] rf_mstr_ll_data3_raddr, 
    output logic rf_mstr_ll_data3_rclk, 
    output logic rf_mstr_ll_data3_rclk_rst_n, 
    output logic rf_mstr_ll_data3_re, 
    output logic [7:0] rf_mstr_ll_data3_waddr, 
    output logic rf_mstr_ll_data3_wclk, 
    output logic rf_mstr_ll_data3_wclk_rst_n, 
    output logic [128:0] rf_mstr_ll_data3_wdata, 
    output logic rf_mstr_ll_data3_we, 
    output logic [7:0] rf_mstr_ll_hdr_raddr, 
    output logic rf_mstr_ll_hdr_rclk, 
    output logic rf_mstr_ll_hdr_rclk_rst_n, 
    output logic rf_mstr_ll_hdr_re, 
    output logic [7:0] rf_mstr_ll_hdr_waddr, 
    output logic rf_mstr_ll_hdr_wclk, 
    output logic rf_mstr_ll_hdr_wclk_rst_n, 
    output logic [152:0] rf_mstr_ll_hdr_wdata, 
    output logic rf_mstr_ll_hdr_we, 
    output logic [6:0] rf_mstr_ll_hpa_raddr, 
    output logic rf_mstr_ll_hpa_rclk, 
    output logic rf_mstr_ll_hpa_rclk_rst_n, 
    output logic rf_mstr_ll_hpa_re, 
    output logic [6:0] rf_mstr_ll_hpa_waddr, 
    output logic rf_mstr_ll_hpa_wclk, 
    output logic rf_mstr_ll_hpa_wclk_rst_n, 
    output logic [34:0] rf_mstr_ll_hpa_wdata, 
    output logic rf_mstr_ll_hpa_we, 
    output logic [2:0] rf_nalb_cmp_fifo_mem_raddr, 
    output logic rf_nalb_cmp_fifo_mem_rclk, 
    output logic rf_nalb_cmp_fifo_mem_rclk_rst_n, 
    output logic rf_nalb_cmp_fifo_mem_re, 
    output logic [2:0] rf_nalb_cmp_fifo_mem_waddr, 
    output logic rf_nalb_cmp_fifo_mem_wclk, 
    output logic rf_nalb_cmp_fifo_mem_wclk_rst_n, 
    output logic [17:0] rf_nalb_cmp_fifo_mem_wdata, 
    output logic rf_nalb_cmp_fifo_mem_we, 
    output logic [4:0] rf_nalb_cnt_raddr, 
    output logic rf_nalb_cnt_rclk, 
    output logic rf_nalb_cnt_rclk_rst_n, 
    output logic rf_nalb_cnt_re, 
    output logic [4:0] rf_nalb_cnt_waddr, 
    output logic rf_nalb_cnt_wclk, 
    output logic rf_nalb_cnt_wclk_rst_n, 
    output logic [67:0] rf_nalb_cnt_wdata, 
    output logic rf_nalb_cnt_we, 
    output logic [6:0] rf_nalb_hp_raddr, 
    output logic rf_nalb_hp_rclk, 
    output logic rf_nalb_hp_rclk_rst_n, 
    output logic rf_nalb_hp_re, 
    output logic [6:0] rf_nalb_hp_waddr, 
    output logic rf_nalb_hp_wclk, 
    output logic rf_nalb_hp_wclk_rst_n, 
    output logic [14:0] rf_nalb_hp_wdata, 
    output logic rf_nalb_hp_we, 
    output logic [1:0] rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr, 
    output logic rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk, 
    output logic rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr, 
    output logic rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk, 
    output logic rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [9:0] rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata, 
    output logic rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we, 
    output logic [4:0] rf_nalb_lsp_enq_rorply_raddr, 
    output logic rf_nalb_lsp_enq_rorply_rclk, 
    output logic rf_nalb_lsp_enq_rorply_rclk_rst_n, 
    output logic rf_nalb_lsp_enq_rorply_re, 
    output logic [1:0] rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr, 
    output logic rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk, 
    output logic rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr, 
    output logic rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk, 
    output logic rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [26:0] rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata, 
    output logic rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we, 
    output logic [4:0] rf_nalb_lsp_enq_rorply_waddr, 
    output logic rf_nalb_lsp_enq_rorply_wclk, 
    output logic rf_nalb_lsp_enq_rorply_wclk_rst_n, 
    output logic [26:0] rf_nalb_lsp_enq_rorply_wdata, 
    output logic rf_nalb_lsp_enq_rorply_we, 
    output logic [4:0] rf_nalb_lsp_enq_unoord_raddr, 
    output logic rf_nalb_lsp_enq_unoord_rclk, 
    output logic rf_nalb_lsp_enq_unoord_rclk_rst_n, 
    output logic rf_nalb_lsp_enq_unoord_re, 
    output logic [4:0] rf_nalb_lsp_enq_unoord_waddr, 
    output logic rf_nalb_lsp_enq_unoord_wclk, 
    output logic rf_nalb_lsp_enq_unoord_wclk_rst_n, 
    output logic [9:0] rf_nalb_lsp_enq_unoord_wdata, 
    output logic rf_nalb_lsp_enq_unoord_we, 
    output logic [4:0] rf_nalb_qed_raddr, 
    output logic rf_nalb_qed_rclk, 
    output logic rf_nalb_qed_rclk_rst_n, 
    output logic rf_nalb_qed_re, 
    output logic [4:0] rf_nalb_qed_waddr, 
    output logic rf_nalb_qed_wclk, 
    output logic rf_nalb_qed_wclk_rst_n, 
    output logic [44:0] rf_nalb_qed_wdata, 
    output logic rf_nalb_qed_we, 
    output logic [4:0] rf_nalb_replay_cnt_raddr, 
    output logic rf_nalb_replay_cnt_rclk, 
    output logic rf_nalb_replay_cnt_rclk_rst_n, 
    output logic rf_nalb_replay_cnt_re, 
    output logic [4:0] rf_nalb_replay_cnt_waddr, 
    output logic rf_nalb_replay_cnt_wclk, 
    output logic rf_nalb_replay_cnt_wclk_rst_n, 
    output logic [67:0] rf_nalb_replay_cnt_wdata, 
    output logic rf_nalb_replay_cnt_we, 
    output logic [6:0] rf_nalb_replay_hp_raddr, 
    output logic rf_nalb_replay_hp_rclk, 
    output logic rf_nalb_replay_hp_rclk_rst_n, 
    output logic rf_nalb_replay_hp_re, 
    output logic [6:0] rf_nalb_replay_hp_waddr, 
    output logic rf_nalb_replay_hp_wclk, 
    output logic rf_nalb_replay_hp_wclk_rst_n, 
    output logic [14:0] rf_nalb_replay_hp_wdata, 
    output logic rf_nalb_replay_hp_we, 
    output logic [6:0] rf_nalb_replay_tp_raddr, 
    output logic rf_nalb_replay_tp_rclk, 
    output logic rf_nalb_replay_tp_rclk_rst_n, 
    output logic rf_nalb_replay_tp_re, 
    output logic [6:0] rf_nalb_replay_tp_waddr, 
    output logic rf_nalb_replay_tp_wclk, 
    output logic rf_nalb_replay_tp_wclk_rst_n, 
    output logic [14:0] rf_nalb_replay_tp_wdata, 
    output logic rf_nalb_replay_tp_we, 
    output logic [8:0] rf_nalb_rofrag_cnt_raddr, 
    output logic rf_nalb_rofrag_cnt_rclk, 
    output logic rf_nalb_rofrag_cnt_rclk_rst_n, 
    output logic rf_nalb_rofrag_cnt_re, 
    output logic [8:0] rf_nalb_rofrag_cnt_waddr, 
    output logic rf_nalb_rofrag_cnt_wclk, 
    output logic rf_nalb_rofrag_cnt_wclk_rst_n, 
    output logic [16:0] rf_nalb_rofrag_cnt_wdata, 
    output logic rf_nalb_rofrag_cnt_we, 
    output logic [8:0] rf_nalb_rofrag_hp_raddr, 
    output logic rf_nalb_rofrag_hp_rclk, 
    output logic rf_nalb_rofrag_hp_rclk_rst_n, 
    output logic rf_nalb_rofrag_hp_re, 
    output logic [8:0] rf_nalb_rofrag_hp_waddr, 
    output logic rf_nalb_rofrag_hp_wclk, 
    output logic rf_nalb_rofrag_hp_wclk_rst_n, 
    output logic [14:0] rf_nalb_rofrag_hp_wdata, 
    output logic rf_nalb_rofrag_hp_we, 
    output logic [8:0] rf_nalb_rofrag_tp_raddr, 
    output logic rf_nalb_rofrag_tp_rclk, 
    output logic rf_nalb_rofrag_tp_rclk_rst_n, 
    output logic rf_nalb_rofrag_tp_re, 
    output logic [8:0] rf_nalb_rofrag_tp_waddr, 
    output logic rf_nalb_rofrag_tp_wclk, 
    output logic rf_nalb_rofrag_tp_wclk_rst_n, 
    output logic [14:0] rf_nalb_rofrag_tp_wdata, 
    output logic rf_nalb_rofrag_tp_we, 
    output logic [3:0] rf_nalb_sel_nalb_fifo_mem_raddr, 
    output logic rf_nalb_sel_nalb_fifo_mem_rclk, 
    output logic rf_nalb_sel_nalb_fifo_mem_rclk_rst_n, 
    output logic rf_nalb_sel_nalb_fifo_mem_re, 
    output logic [3:0] rf_nalb_sel_nalb_fifo_mem_waddr, 
    output logic rf_nalb_sel_nalb_fifo_mem_wclk, 
    output logic rf_nalb_sel_nalb_fifo_mem_wclk_rst_n, 
    output logic [26:0] rf_nalb_sel_nalb_fifo_mem_wdata, 
    output logic rf_nalb_sel_nalb_fifo_mem_we, 
    output logic [6:0] rf_nalb_tp_raddr, 
    output logic rf_nalb_tp_rclk, 
    output logic rf_nalb_tp_rclk_rst_n, 
    output logic rf_nalb_tp_re, 
    output logic [6:0] rf_nalb_tp_waddr, 
    output logic rf_nalb_tp_wclk, 
    output logic rf_nalb_tp_wclk_rst_n, 
    output logic [14:0] rf_nalb_tp_wdata, 
    output logic rf_nalb_tp_we, 
    output logic [4:0] rf_ord_qid_sn_map_raddr, 
    output logic rf_ord_qid_sn_map_rclk, 
    output logic rf_ord_qid_sn_map_rclk_rst_n, 
    output logic rf_ord_qid_sn_map_re, 
    output logic [4:0] rf_ord_qid_sn_map_waddr, 
    output logic rf_ord_qid_sn_map_wclk, 
    output logic rf_ord_qid_sn_map_wclk_rst_n, 
    output logic [11:0] rf_ord_qid_sn_map_wdata, 
    output logic rf_ord_qid_sn_map_we, 
    output logic [4:0] rf_ord_qid_sn_raddr, 
    output logic rf_ord_qid_sn_rclk, 
    output logic rf_ord_qid_sn_rclk_rst_n, 
    output logic rf_ord_qid_sn_re, 
    output logic [4:0] rf_ord_qid_sn_waddr, 
    output logic rf_ord_qid_sn_wclk, 
    output logic rf_ord_qid_sn_wclk_rst_n, 
    output logic [11:0] rf_ord_qid_sn_wdata, 
    output logic rf_ord_qid_sn_we, 
    output logic [3:0] rf_outbound_hcw_fifo_mem_raddr, 
    output logic rf_outbound_hcw_fifo_mem_rclk, 
    output logic rf_outbound_hcw_fifo_mem_rclk_rst_n, 
    output logic rf_outbound_hcw_fifo_mem_re, 
    output logic [3:0] rf_outbound_hcw_fifo_mem_waddr, 
    output logic rf_outbound_hcw_fifo_mem_wclk, 
    output logic rf_outbound_hcw_fifo_mem_wclk_rst_n, 
    output logic [159:0] rf_outbound_hcw_fifo_mem_wdata, 
    output logic rf_outbound_hcw_fifo_mem_we, 
    output logic [2:0] rf_qed_chp_sch_data_raddr, 
    output logic rf_qed_chp_sch_data_rclk, 
    output logic rf_qed_chp_sch_data_rclk_rst_n, 
    output logic rf_qed_chp_sch_data_re, 
    output logic [2:0] rf_qed_chp_sch_data_waddr, 
    output logic rf_qed_chp_sch_data_wclk, 
    output logic rf_qed_chp_sch_data_wclk_rst_n, 
    output logic [176:0] rf_qed_chp_sch_data_wdata, 
    output logic rf_qed_chp_sch_data_we, 
    output logic [1:0] rf_qed_chp_sch_flid_ret_rx_sync_mem_raddr, 
    output logic rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk, 
    output logic rf_qed_chp_sch_flid_ret_rx_sync_mem_rclk_rst_n, 
    output logic rf_qed_chp_sch_flid_ret_rx_sync_mem_re, 
    output logic [1:0] rf_qed_chp_sch_flid_ret_rx_sync_mem_waddr, 
    output logic rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk, 
    output logic rf_qed_chp_sch_flid_ret_rx_sync_mem_wclk_rst_n, 
    output logic [25:0] rf_qed_chp_sch_flid_ret_rx_sync_mem_wdata, 
    output logic rf_qed_chp_sch_flid_ret_rx_sync_mem_we, 
    output logic [2:0] rf_qed_chp_sch_rx_sync_mem_raddr, 
    output logic rf_qed_chp_sch_rx_sync_mem_rclk, 
    output logic rf_qed_chp_sch_rx_sync_mem_rclk_rst_n, 
    output logic rf_qed_chp_sch_rx_sync_mem_re, 
    output logic [2:0] rf_qed_chp_sch_rx_sync_mem_waddr, 
    output logic rf_qed_chp_sch_rx_sync_mem_wclk, 
    output logic rf_qed_chp_sch_rx_sync_mem_wclk_rst_n, 
    output logic [176:0] rf_qed_chp_sch_rx_sync_mem_wdata, 
    output logic rf_qed_chp_sch_rx_sync_mem_we, 
    output logic [4:0] rf_qed_lsp_deq_fifo_mem_raddr, 
    output logic rf_qed_lsp_deq_fifo_mem_rclk, 
    output logic rf_qed_lsp_deq_fifo_mem_rclk_rst_n, 
    output logic rf_qed_lsp_deq_fifo_mem_re, 
    output logic [4:0] rf_qed_lsp_deq_fifo_mem_waddr, 
    output logic rf_qed_lsp_deq_fifo_mem_wclk, 
    output logic rf_qed_lsp_deq_fifo_mem_wclk_rst_n, 
    output logic [8:0] rf_qed_lsp_deq_fifo_mem_wdata, 
    output logic rf_qed_lsp_deq_fifo_mem_we, 
    output logic [2:0] rf_qed_to_cq_fifo_mem_raddr, 
    output logic rf_qed_to_cq_fifo_mem_rclk, 
    output logic rf_qed_to_cq_fifo_mem_rclk_rst_n, 
    output logic rf_qed_to_cq_fifo_mem_re, 
    output logic [2:0] rf_qed_to_cq_fifo_mem_waddr, 
    output logic rf_qed_to_cq_fifo_mem_wclk, 
    output logic rf_qed_to_cq_fifo_mem_wclk_rst_n, 
    output logic [196:0] rf_qed_to_cq_fifo_mem_wdata, 
    output logic rf_qed_to_cq_fifo_mem_we, 
    output logic [4:0] rf_qid_aqed_active_count_mem_raddr, 
    output logic rf_qid_aqed_active_count_mem_rclk, 
    output logic rf_qid_aqed_active_count_mem_rclk_rst_n, 
    output logic rf_qid_aqed_active_count_mem_re, 
    output logic [4:0] rf_qid_aqed_active_count_mem_waddr, 
    output logic rf_qid_aqed_active_count_mem_wclk, 
    output logic rf_qid_aqed_active_count_mem_wclk_rst_n, 
    output logic [13:0] rf_qid_aqed_active_count_mem_wdata, 
    output logic rf_qid_aqed_active_count_mem_we, 
    output logic [4:0] rf_qid_atm_active_mem_raddr, 
    output logic rf_qid_atm_active_mem_rclk, 
    output logic rf_qid_atm_active_mem_rclk_rst_n, 
    output logic rf_qid_atm_active_mem_re, 
    output logic [4:0] rf_qid_atm_active_mem_waddr, 
    output logic rf_qid_atm_active_mem_wclk, 
    output logic rf_qid_atm_active_mem_wclk_rst_n, 
    output logic [16:0] rf_qid_atm_active_mem_wdata, 
    output logic rf_qid_atm_active_mem_we, 
    output logic [4:0] rf_qid_atm_tot_enq_cnt_mem_raddr, 
    output logic rf_qid_atm_tot_enq_cnt_mem_rclk, 
    output logic rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n, 
    output logic rf_qid_atm_tot_enq_cnt_mem_re, 
    output logic [4:0] rf_qid_atm_tot_enq_cnt_mem_waddr, 
    output logic rf_qid_atm_tot_enq_cnt_mem_wclk, 
    output logic rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n, 
    output logic [65:0] rf_qid_atm_tot_enq_cnt_mem_wdata, 
    output logic rf_qid_atm_tot_enq_cnt_mem_we, 
    output logic [4:0] rf_qid_atq_enqueue_count_mem_raddr, 
    output logic rf_qid_atq_enqueue_count_mem_rclk, 
    output logic rf_qid_atq_enqueue_count_mem_rclk_rst_n, 
    output logic rf_qid_atq_enqueue_count_mem_re, 
    output logic [4:0] rf_qid_atq_enqueue_count_mem_waddr, 
    output logic rf_qid_atq_enqueue_count_mem_wclk, 
    output logic rf_qid_atq_enqueue_count_mem_wclk_rst_n, 
    output logic [16:0] rf_qid_atq_enqueue_count_mem_wdata, 
    output logic rf_qid_atq_enqueue_count_mem_we, 
    output logic [5:0] rf_qid_dir_max_depth_mem_raddr, 
    output logic rf_qid_dir_max_depth_mem_rclk, 
    output logic rf_qid_dir_max_depth_mem_rclk_rst_n, 
    output logic rf_qid_dir_max_depth_mem_re, 
    output logic [5:0] rf_qid_dir_max_depth_mem_waddr, 
    output logic rf_qid_dir_max_depth_mem_wclk, 
    output logic rf_qid_dir_max_depth_mem_wclk_rst_n, 
    output logic [14:0] rf_qid_dir_max_depth_mem_wdata, 
    output logic rf_qid_dir_max_depth_mem_we, 
    output logic [4:0] rf_qid_dir_replay_count_mem_raddr, 
    output logic rf_qid_dir_replay_count_mem_rclk, 
    output logic rf_qid_dir_replay_count_mem_rclk_rst_n, 
    output logic rf_qid_dir_replay_count_mem_re, 
    output logic [4:0] rf_qid_dir_replay_count_mem_waddr, 
    output logic rf_qid_dir_replay_count_mem_wclk, 
    output logic rf_qid_dir_replay_count_mem_wclk_rst_n, 
    output logic [16:0] rf_qid_dir_replay_count_mem_wdata, 
    output logic rf_qid_dir_replay_count_mem_we, 
    output logic [5:0] rf_qid_dir_tot_enq_cnt_mem_raddr, 
    output logic rf_qid_dir_tot_enq_cnt_mem_rclk, 
    output logic rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n, 
    output logic rf_qid_dir_tot_enq_cnt_mem_re, 
    output logic [5:0] rf_qid_dir_tot_enq_cnt_mem_waddr, 
    output logic rf_qid_dir_tot_enq_cnt_mem_wclk, 
    output logic rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n, 
    output logic [65:0] rf_qid_dir_tot_enq_cnt_mem_wdata, 
    output logic rf_qid_dir_tot_enq_cnt_mem_we, 
    output logic [4:0] rf_qid_ldb_enqueue_count_mem_raddr, 
    output logic rf_qid_ldb_enqueue_count_mem_rclk, 
    output logic rf_qid_ldb_enqueue_count_mem_rclk_rst_n, 
    output logic rf_qid_ldb_enqueue_count_mem_re, 
    output logic [4:0] rf_qid_ldb_enqueue_count_mem_waddr, 
    output logic rf_qid_ldb_enqueue_count_mem_wclk, 
    output logic rf_qid_ldb_enqueue_count_mem_wclk_rst_n, 
    output logic [16:0] rf_qid_ldb_enqueue_count_mem_wdata, 
    output logic rf_qid_ldb_enqueue_count_mem_we, 
    output logic [4:0] rf_qid_ldb_inflight_count_mem_raddr, 
    output logic rf_qid_ldb_inflight_count_mem_rclk, 
    output logic rf_qid_ldb_inflight_count_mem_rclk_rst_n, 
    output logic rf_qid_ldb_inflight_count_mem_re, 
    output logic [4:0] rf_qid_ldb_inflight_count_mem_waddr, 
    output logic rf_qid_ldb_inflight_count_mem_wclk, 
    output logic rf_qid_ldb_inflight_count_mem_wclk_rst_n, 
    output logic [13:0] rf_qid_ldb_inflight_count_mem_wdata, 
    output logic rf_qid_ldb_inflight_count_mem_we, 
    output logic [4:0] rf_qid_ldb_replay_count_mem_raddr, 
    output logic rf_qid_ldb_replay_count_mem_rclk, 
    output logic rf_qid_ldb_replay_count_mem_rclk_rst_n, 
    output logic rf_qid_ldb_replay_count_mem_re, 
    output logic [4:0] rf_qid_ldb_replay_count_mem_waddr, 
    output logic rf_qid_ldb_replay_count_mem_wclk, 
    output logic rf_qid_ldb_replay_count_mem_wclk_rst_n, 
    output logic [16:0] rf_qid_ldb_replay_count_mem_wdata, 
    output logic rf_qid_ldb_replay_count_mem_we, 
    output logic [4:0] rf_qid_naldb_max_depth_mem_raddr, 
    output logic rf_qid_naldb_max_depth_mem_rclk, 
    output logic rf_qid_naldb_max_depth_mem_rclk_rst_n, 
    output logic rf_qid_naldb_max_depth_mem_re, 
    output logic [4:0] rf_qid_naldb_max_depth_mem_waddr, 
    output logic rf_qid_naldb_max_depth_mem_wclk, 
    output logic rf_qid_naldb_max_depth_mem_wclk_rst_n, 
    output logic [14:0] rf_qid_naldb_max_depth_mem_wdata, 
    output logic rf_qid_naldb_max_depth_mem_we, 
    output logic [4:0] rf_qid_naldb_tot_enq_cnt_mem_raddr, 
    output logic rf_qid_naldb_tot_enq_cnt_mem_rclk, 
    output logic rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n, 
    output logic rf_qid_naldb_tot_enq_cnt_mem_re, 
    output logic [4:0] rf_qid_naldb_tot_enq_cnt_mem_waddr, 
    output logic rf_qid_naldb_tot_enq_cnt_mem_wclk, 
    output logic rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n, 
    output logic [65:0] rf_qid_naldb_tot_enq_cnt_mem_wdata, 
    output logic rf_qid_naldb_tot_enq_cnt_mem_we, 
    output logic [4:0] rf_qid_rdylst_clamp_raddr, 
    output logic rf_qid_rdylst_clamp_rclk, 
    output logic rf_qid_rdylst_clamp_rclk_rst_n, 
    output logic rf_qid_rdylst_clamp_re, 
    output logic [4:0] rf_qid_rdylst_clamp_waddr, 
    output logic rf_qid_rdylst_clamp_wclk, 
    output logic rf_qid_rdylst_clamp_wclk_rst_n, 
    output logic [5:0] rf_qid_rdylst_clamp_wdata, 
    output logic rf_qid_rdylst_clamp_we, 
    output logic [10:0] rf_reord_cnt_mem_raddr, 
    output logic rf_reord_cnt_mem_rclk, 
    output logic rf_reord_cnt_mem_rclk_rst_n, 
    output logic rf_reord_cnt_mem_re, 
    output logic [10:0] rf_reord_cnt_mem_waddr, 
    output logic rf_reord_cnt_mem_wclk, 
    output logic rf_reord_cnt_mem_wclk_rst_n, 
    output logic [15:0] rf_reord_cnt_mem_wdata, 
    output logic rf_reord_cnt_mem_we, 
    output logic [10:0] rf_reord_dirhp_mem_raddr, 
    output logic rf_reord_dirhp_mem_rclk, 
    output logic rf_reord_dirhp_mem_rclk_rst_n, 
    output logic rf_reord_dirhp_mem_re, 
    output logic [10:0] rf_reord_dirhp_mem_waddr, 
    output logic rf_reord_dirhp_mem_wclk, 
    output logic rf_reord_dirhp_mem_wclk_rst_n, 
    output logic [16:0] rf_reord_dirhp_mem_wdata, 
    output logic rf_reord_dirhp_mem_we, 
    output logic [10:0] rf_reord_dirtp_mem_raddr, 
    output logic rf_reord_dirtp_mem_rclk, 
    output logic rf_reord_dirtp_mem_rclk_rst_n, 
    output logic rf_reord_dirtp_mem_re, 
    output logic [10:0] rf_reord_dirtp_mem_waddr, 
    output logic rf_reord_dirtp_mem_wclk, 
    output logic rf_reord_dirtp_mem_wclk_rst_n, 
    output logic [16:0] rf_reord_dirtp_mem_wdata, 
    output logic rf_reord_dirtp_mem_we, 
    output logic [10:0] rf_reord_lbhp_mem_raddr, 
    output logic rf_reord_lbhp_mem_rclk, 
    output logic rf_reord_lbhp_mem_rclk_rst_n, 
    output logic rf_reord_lbhp_mem_re, 
    output logic [10:0] rf_reord_lbhp_mem_waddr, 
    output logic rf_reord_lbhp_mem_wclk, 
    output logic rf_reord_lbhp_mem_wclk_rst_n, 
    output logic [16:0] rf_reord_lbhp_mem_wdata, 
    output logic rf_reord_lbhp_mem_we, 
    output logic [10:0] rf_reord_lbtp_mem_raddr, 
    output logic rf_reord_lbtp_mem_rclk, 
    output logic rf_reord_lbtp_mem_rclk_rst_n, 
    output logic rf_reord_lbtp_mem_re, 
    output logic [10:0] rf_reord_lbtp_mem_waddr, 
    output logic rf_reord_lbtp_mem_wclk, 
    output logic rf_reord_lbtp_mem_wclk_rst_n, 
    output logic [16:0] rf_reord_lbtp_mem_wdata, 
    output logic rf_reord_lbtp_mem_we, 
    output logic [10:0] rf_reord_st_mem_raddr, 
    output logic rf_reord_st_mem_rclk, 
    output logic rf_reord_st_mem_rclk_rst_n, 
    output logic rf_reord_st_mem_re, 
    output logic [10:0] rf_reord_st_mem_waddr, 
    output logic rf_reord_st_mem_wclk, 
    output logic rf_reord_st_mem_wclk_rst_n, 
    output logic [24:0] rf_reord_st_mem_wdata, 
    output logic rf_reord_st_mem_we, 
    output logic [2:0] rf_ri_tlq_fifo_npdata_raddr, 
    output logic rf_ri_tlq_fifo_npdata_rclk, 
    output logic rf_ri_tlq_fifo_npdata_rclk_rst_n, 
    output logic rf_ri_tlq_fifo_npdata_re, 
    output logic [2:0] rf_ri_tlq_fifo_npdata_waddr, 
    output logic rf_ri_tlq_fifo_npdata_wclk, 
    output logic rf_ri_tlq_fifo_npdata_wclk_rst_n, 
    output logic [32:0] rf_ri_tlq_fifo_npdata_wdata, 
    output logic rf_ri_tlq_fifo_npdata_we, 
    output logic [2:0] rf_ri_tlq_fifo_nphdr_raddr, 
    output logic rf_ri_tlq_fifo_nphdr_rclk, 
    output logic rf_ri_tlq_fifo_nphdr_rclk_rst_n, 
    output logic rf_ri_tlq_fifo_nphdr_re, 
    output logic [2:0] rf_ri_tlq_fifo_nphdr_waddr, 
    output logic rf_ri_tlq_fifo_nphdr_wclk, 
    output logic rf_ri_tlq_fifo_nphdr_wclk_rst_n, 
    output logic [157:0] rf_ri_tlq_fifo_nphdr_wdata, 
    output logic rf_ri_tlq_fifo_nphdr_we, 
    output logic [4:0] rf_ri_tlq_fifo_pdata_raddr, 
    output logic rf_ri_tlq_fifo_pdata_rclk, 
    output logic rf_ri_tlq_fifo_pdata_rclk_rst_n, 
    output logic rf_ri_tlq_fifo_pdata_re, 
    output logic [4:0] rf_ri_tlq_fifo_pdata_waddr, 
    output logic rf_ri_tlq_fifo_pdata_wclk, 
    output logic rf_ri_tlq_fifo_pdata_wclk_rst_n, 
    output logic [263:0] rf_ri_tlq_fifo_pdata_wdata, 
    output logic rf_ri_tlq_fifo_pdata_we, 
    output logic [3:0] rf_ri_tlq_fifo_phdr_raddr, 
    output logic rf_ri_tlq_fifo_phdr_rclk, 
    output logic rf_ri_tlq_fifo_phdr_rclk_rst_n, 
    output logic rf_ri_tlq_fifo_phdr_re, 
    output logic [3:0] rf_ri_tlq_fifo_phdr_waddr, 
    output logic rf_ri_tlq_fifo_phdr_wclk, 
    output logic rf_ri_tlq_fifo_phdr_wclk_rst_n, 
    output logic [152:0] rf_ri_tlq_fifo_phdr_wdata, 
    output logic rf_ri_tlq_fifo_phdr_we, 
    output logic [1:0] rf_rop_chp_rop_hcw_fifo_mem_raddr, 
    output logic rf_rop_chp_rop_hcw_fifo_mem_rclk, 
    output logic rf_rop_chp_rop_hcw_fifo_mem_rclk_rst_n, 
    output logic rf_rop_chp_rop_hcw_fifo_mem_re, 
    output logic [1:0] rf_rop_chp_rop_hcw_fifo_mem_waddr, 
    output logic rf_rop_chp_rop_hcw_fifo_mem_wclk, 
    output logic rf_rop_chp_rop_hcw_fifo_mem_wclk_rst_n, 
    output logic [203:0] rf_rop_chp_rop_hcw_fifo_mem_wdata, 
    output logic rf_rop_chp_rop_hcw_fifo_mem_we, 
    output logic [1:0] rf_rop_dp_enq_dir_raddr, 
    output logic rf_rop_dp_enq_dir_rclk, 
    output logic rf_rop_dp_enq_dir_rclk_rst_n, 
    output logic rf_rop_dp_enq_dir_re, 
    output logic [1:0] rf_rop_dp_enq_dir_waddr, 
    output logic rf_rop_dp_enq_dir_wclk, 
    output logic rf_rop_dp_enq_dir_wclk_rst_n, 
    output logic [99:0] rf_rop_dp_enq_dir_wdata, 
    output logic rf_rop_dp_enq_dir_we, 
    output logic [1:0] rf_rop_dp_enq_ro_raddr, 
    output logic rf_rop_dp_enq_ro_rclk, 
    output logic rf_rop_dp_enq_ro_rclk_rst_n, 
    output logic rf_rop_dp_enq_ro_re, 
    output logic [1:0] rf_rop_dp_enq_ro_waddr, 
    output logic rf_rop_dp_enq_ro_wclk, 
    output logic rf_rop_dp_enq_ro_wclk_rst_n, 
    output logic [99:0] rf_rop_dp_enq_ro_wdata, 
    output logic rf_rop_dp_enq_ro_we, 
    output logic [2:0] rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr, 
    output logic rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk, 
    output logic rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re, 
    output logic [2:0] rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr, 
    output logic rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk, 
    output logic rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [16:0] rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata, 
    output logic rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we, 
    output logic [1:0] rf_rop_nalb_enq_ro_raddr, 
    output logic rf_rop_nalb_enq_ro_rclk, 
    output logic rf_rop_nalb_enq_ro_rclk_rst_n, 
    output logic rf_rop_nalb_enq_ro_re, 
    output logic [1:0] rf_rop_nalb_enq_ro_waddr, 
    output logic rf_rop_nalb_enq_ro_wclk, 
    output logic rf_rop_nalb_enq_ro_wclk_rst_n, 
    output logic [99:0] rf_rop_nalb_enq_ro_wdata, 
    output logic rf_rop_nalb_enq_ro_we, 
    output logic [1:0] rf_rop_nalb_enq_unoord_raddr, 
    output logic rf_rop_nalb_enq_unoord_rclk, 
    output logic rf_rop_nalb_enq_unoord_rclk_rst_n, 
    output logic rf_rop_nalb_enq_unoord_re, 
    output logic [1:0] rf_rop_nalb_enq_unoord_waddr, 
    output logic rf_rop_nalb_enq_unoord_wclk, 
    output logic rf_rop_nalb_enq_unoord_wclk_rst_n, 
    output logic [99:0] rf_rop_nalb_enq_unoord_wdata, 
    output logic rf_rop_nalb_enq_unoord_we, 
    output logic [1:0] rf_rx_sync_dp_dqed_data_raddr, 
    output logic rf_rx_sync_dp_dqed_data_rclk, 
    output logic rf_rx_sync_dp_dqed_data_rclk_rst_n, 
    output logic rf_rx_sync_dp_dqed_data_re, 
    output logic [1:0] rf_rx_sync_dp_dqed_data_waddr, 
    output logic rf_rx_sync_dp_dqed_data_wclk, 
    output logic rf_rx_sync_dp_dqed_data_wclk_rst_n, 
    output logic [44:0] rf_rx_sync_dp_dqed_data_wdata, 
    output logic rf_rx_sync_dp_dqed_data_we, 
    output logic [1:0] rf_rx_sync_lsp_dp_sch_dir_raddr, 
    output logic rf_rx_sync_lsp_dp_sch_dir_rclk, 
    output logic rf_rx_sync_lsp_dp_sch_dir_rclk_rst_n, 
    output logic rf_rx_sync_lsp_dp_sch_dir_re, 
    output logic [1:0] rf_rx_sync_lsp_dp_sch_dir_waddr, 
    output logic rf_rx_sync_lsp_dp_sch_dir_wclk, 
    output logic rf_rx_sync_lsp_dp_sch_dir_wclk_rst_n, 
    output logic [26:0] rf_rx_sync_lsp_dp_sch_dir_wdata, 
    output logic rf_rx_sync_lsp_dp_sch_dir_we, 
    output logic [1:0] rf_rx_sync_lsp_dp_sch_rorply_raddr, 
    output logic rf_rx_sync_lsp_dp_sch_rorply_rclk, 
    output logic rf_rx_sync_lsp_dp_sch_rorply_rclk_rst_n, 
    output logic rf_rx_sync_lsp_dp_sch_rorply_re, 
    output logic [1:0] rf_rx_sync_lsp_dp_sch_rorply_waddr, 
    output logic rf_rx_sync_lsp_dp_sch_rorply_wclk, 
    output logic rf_rx_sync_lsp_dp_sch_rorply_wclk_rst_n, 
    output logic [7:0] rf_rx_sync_lsp_dp_sch_rorply_wdata, 
    output logic rf_rx_sync_lsp_dp_sch_rorply_we, 
    output logic [1:0] rf_rx_sync_lsp_nalb_sch_atq_raddr, 
    output logic rf_rx_sync_lsp_nalb_sch_atq_rclk, 
    output logic rf_rx_sync_lsp_nalb_sch_atq_rclk_rst_n, 
    output logic rf_rx_sync_lsp_nalb_sch_atq_re, 
    output logic [1:0] rf_rx_sync_lsp_nalb_sch_atq_waddr, 
    output logic rf_rx_sync_lsp_nalb_sch_atq_wclk, 
    output logic rf_rx_sync_lsp_nalb_sch_atq_wclk_rst_n, 
    output logic [7:0] rf_rx_sync_lsp_nalb_sch_atq_wdata, 
    output logic rf_rx_sync_lsp_nalb_sch_atq_we, 
    output logic [1:0] rf_rx_sync_lsp_nalb_sch_rorply_raddr, 
    output logic rf_rx_sync_lsp_nalb_sch_rorply_rclk, 
    output logic rf_rx_sync_lsp_nalb_sch_rorply_rclk_rst_n, 
    output logic rf_rx_sync_lsp_nalb_sch_rorply_re, 
    output logic [1:0] rf_rx_sync_lsp_nalb_sch_rorply_waddr, 
    output logic rf_rx_sync_lsp_nalb_sch_rorply_wclk, 
    output logic rf_rx_sync_lsp_nalb_sch_rorply_wclk_rst_n, 
    output logic [7:0] rf_rx_sync_lsp_nalb_sch_rorply_wdata, 
    output logic rf_rx_sync_lsp_nalb_sch_rorply_we, 
    output logic [1:0] rf_rx_sync_lsp_nalb_sch_unoord_raddr, 
    output logic rf_rx_sync_lsp_nalb_sch_unoord_rclk, 
    output logic rf_rx_sync_lsp_nalb_sch_unoord_rclk_rst_n, 
    output logic rf_rx_sync_lsp_nalb_sch_unoord_re, 
    output logic [1:0] rf_rx_sync_lsp_nalb_sch_unoord_waddr, 
    output logic rf_rx_sync_lsp_nalb_sch_unoord_wclk, 
    output logic rf_rx_sync_lsp_nalb_sch_unoord_wclk_rst_n, 
    output logic [26:0] rf_rx_sync_lsp_nalb_sch_unoord_wdata, 
    output logic rf_rx_sync_lsp_nalb_sch_unoord_we, 
    output logic [1:0] rf_rx_sync_nalb_qed_data_raddr, 
    output logic rf_rx_sync_nalb_qed_data_rclk, 
    output logic rf_rx_sync_nalb_qed_data_rclk_rst_n, 
    output logic rf_rx_sync_nalb_qed_data_re, 
    output logic [1:0] rf_rx_sync_nalb_qed_data_waddr, 
    output logic rf_rx_sync_nalb_qed_data_wclk, 
    output logic rf_rx_sync_nalb_qed_data_wclk_rst_n, 
    output logic [44:0] rf_rx_sync_nalb_qed_data_wdata, 
    output logic rf_rx_sync_nalb_qed_data_we, 
    output logic [1:0] rf_rx_sync_qed_aqed_enq_raddr, 
    output logic rf_rx_sync_qed_aqed_enq_rclk, 
    output logic rf_rx_sync_qed_aqed_enq_rclk_rst_n, 
    output logic rf_rx_sync_qed_aqed_enq_re, 
    output logic [1:0] rf_rx_sync_qed_aqed_enq_waddr, 
    output logic rf_rx_sync_qed_aqed_enq_wclk, 
    output logic rf_rx_sync_qed_aqed_enq_wclk_rst_n, 
    output logic [138:0] rf_rx_sync_qed_aqed_enq_wdata, 
    output logic rf_rx_sync_qed_aqed_enq_we, 
    output logic [1:0] rf_rx_sync_rop_dp_enq_raddr, 
    output logic rf_rx_sync_rop_dp_enq_rclk, 
    output logic rf_rx_sync_rop_dp_enq_rclk_rst_n, 
    output logic rf_rx_sync_rop_dp_enq_re, 
    output logic [1:0] rf_rx_sync_rop_dp_enq_waddr, 
    output logic rf_rx_sync_rop_dp_enq_wclk, 
    output logic rf_rx_sync_rop_dp_enq_wclk_rst_n, 
    output logic [99:0] rf_rx_sync_rop_dp_enq_wdata, 
    output logic rf_rx_sync_rop_dp_enq_we, 
    output logic [1:0] rf_rx_sync_rop_nalb_enq_raddr, 
    output logic rf_rx_sync_rop_nalb_enq_rclk, 
    output logic rf_rx_sync_rop_nalb_enq_rclk_rst_n, 
    output logic rf_rx_sync_rop_nalb_enq_re, 
    output logic [1:0] rf_rx_sync_rop_nalb_enq_waddr, 
    output logic rf_rx_sync_rop_nalb_enq_wclk, 
    output logic rf_rx_sync_rop_nalb_enq_wclk_rst_n, 
    output logic [99:0] rf_rx_sync_rop_nalb_enq_wdata, 
    output logic rf_rx_sync_rop_nalb_enq_we, 
    output logic [1:0] rf_rx_sync_rop_qed_dqed_enq_raddr, 
    output logic rf_rx_sync_rop_qed_dqed_enq_rclk, 
    output logic rf_rx_sync_rop_qed_dqed_enq_rclk_rst_n, 
    output logic rf_rx_sync_rop_qed_dqed_enq_re, 
    output logic [1:0] rf_rx_sync_rop_qed_dqed_enq_waddr, 
    output logic rf_rx_sync_rop_qed_dqed_enq_wclk, 
    output logic rf_rx_sync_rop_qed_dqed_enq_wclk_rst_n, 
    output logic [156:0] rf_rx_sync_rop_qed_dqed_enq_wdata, 
    output logic rf_rx_sync_rop_qed_dqed_enq_we, 
    output logic [6:0] rf_sch_out_fifo_raddr, 
    output logic rf_sch_out_fifo_rclk, 
    output logic rf_sch_out_fifo_rclk_rst_n, 
    output logic rf_sch_out_fifo_re, 
    output logic [6:0] rf_sch_out_fifo_waddr, 
    output logic rf_sch_out_fifo_wclk, 
    output logic rf_sch_out_fifo_wclk_rst_n, 
    output logic [269:0] rf_sch_out_fifo_wdata, 
    output logic rf_sch_out_fifo_we, 
    output logic [7:0] rf_scrbd_mem_raddr, 
    output logic rf_scrbd_mem_rclk, 
    output logic rf_scrbd_mem_rclk_rst_n, 
    output logic rf_scrbd_mem_re, 
    output logic [7:0] rf_scrbd_mem_waddr, 
    output logic rf_scrbd_mem_wclk, 
    output logic rf_scrbd_mem_wclk_rst_n, 
    output logic [9:0] rf_scrbd_mem_wdata, 
    output logic rf_scrbd_mem_we, 
    output logic [1:0] rf_send_atm_to_cq_rx_sync_fifo_mem_raddr, 
    output logic rf_send_atm_to_cq_rx_sync_fifo_mem_rclk, 
    output logic rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n, 
    output logic rf_send_atm_to_cq_rx_sync_fifo_mem_re, 
    output logic [1:0] rf_send_atm_to_cq_rx_sync_fifo_mem_waddr, 
    output logic rf_send_atm_to_cq_rx_sync_fifo_mem_wclk, 
    output logic rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n, 
    output logic [34:0] rf_send_atm_to_cq_rx_sync_fifo_mem_wdata, 
    output logic rf_send_atm_to_cq_rx_sync_fifo_mem_we, 
    output logic [3:0] rf_sn0_order_shft_mem_raddr, 
    output logic rf_sn0_order_shft_mem_rclk, 
    output logic rf_sn0_order_shft_mem_rclk_rst_n, 
    output logic rf_sn0_order_shft_mem_re, 
    output logic [3:0] rf_sn0_order_shft_mem_waddr, 
    output logic rf_sn0_order_shft_mem_wclk, 
    output logic rf_sn0_order_shft_mem_wclk_rst_n, 
    output logic [11:0] rf_sn0_order_shft_mem_wdata, 
    output logic rf_sn0_order_shft_mem_we, 
    output logic [3:0] rf_sn1_order_shft_mem_raddr, 
    output logic rf_sn1_order_shft_mem_rclk, 
    output logic rf_sn1_order_shft_mem_rclk_rst_n, 
    output logic rf_sn1_order_shft_mem_re, 
    output logic [3:0] rf_sn1_order_shft_mem_waddr, 
    output logic rf_sn1_order_shft_mem_wclk, 
    output logic rf_sn1_order_shft_mem_wclk_rst_n, 
    output logic [11:0] rf_sn1_order_shft_mem_wdata, 
    output logic rf_sn1_order_shft_mem_we, 
    output logic [1:0] rf_sn_complete_fifo_mem_raddr, 
    output logic rf_sn_complete_fifo_mem_rclk, 
    output logic rf_sn_complete_fifo_mem_rclk_rst_n, 
    output logic rf_sn_complete_fifo_mem_re, 
    output logic [1:0] rf_sn_complete_fifo_mem_waddr, 
    output logic rf_sn_complete_fifo_mem_wclk, 
    output logic rf_sn_complete_fifo_mem_wclk_rst_n, 
    output logic [20:0] rf_sn_complete_fifo_mem_wdata, 
    output logic rf_sn_complete_fifo_mem_we, 
    output logic [4:0] rf_sn_ordered_fifo_mem_raddr, 
    output logic rf_sn_ordered_fifo_mem_rclk, 
    output logic rf_sn_ordered_fifo_mem_rclk_rst_n, 
    output logic rf_sn_ordered_fifo_mem_re, 
    output logic [4:0] rf_sn_ordered_fifo_mem_waddr, 
    output logic rf_sn_ordered_fifo_mem_wclk, 
    output logic rf_sn_ordered_fifo_mem_wclk_rst_n, 
    output logic [12:0] rf_sn_ordered_fifo_mem_wdata, 
    output logic rf_sn_ordered_fifo_mem_we, 
    output logic [5:0] rf_threshold_r_pipe_dir_mem_raddr, 
    output logic rf_threshold_r_pipe_dir_mem_rclk, 
    output logic rf_threshold_r_pipe_dir_mem_rclk_rst_n, 
    output logic rf_threshold_r_pipe_dir_mem_re, 
    output logic [5:0] rf_threshold_r_pipe_dir_mem_waddr, 
    output logic rf_threshold_r_pipe_dir_mem_wclk, 
    output logic rf_threshold_r_pipe_dir_mem_wclk_rst_n, 
    output logic [13:0] rf_threshold_r_pipe_dir_mem_wdata, 
    output logic rf_threshold_r_pipe_dir_mem_we, 
    output logic [5:0] rf_threshold_r_pipe_ldb_mem_raddr, 
    output logic rf_threshold_r_pipe_ldb_mem_rclk, 
    output logic rf_threshold_r_pipe_ldb_mem_rclk_rst_n, 
    output logic rf_threshold_r_pipe_ldb_mem_re, 
    output logic [5:0] rf_threshold_r_pipe_ldb_mem_waddr, 
    output logic rf_threshold_r_pipe_ldb_mem_wclk, 
    output logic rf_threshold_r_pipe_ldb_mem_wclk_rst_n, 
    output logic [13:0] rf_threshold_r_pipe_ldb_mem_wdata, 
    output logic rf_threshold_r_pipe_ldb_mem_we, 
    output logic [3:0] rf_tlb_data0_4k_raddr, 
    output logic rf_tlb_data0_4k_rclk, 
    output logic rf_tlb_data0_4k_rclk_rst_n, 
    output logic rf_tlb_data0_4k_re, 
    output logic [3:0] rf_tlb_data0_4k_waddr, 
    output logic rf_tlb_data0_4k_wclk, 
    output logic rf_tlb_data0_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data0_4k_wdata, 
    output logic rf_tlb_data0_4k_we, 
    output logic [3:0] rf_tlb_data1_4k_raddr, 
    output logic rf_tlb_data1_4k_rclk, 
    output logic rf_tlb_data1_4k_rclk_rst_n, 
    output logic rf_tlb_data1_4k_re, 
    output logic [3:0] rf_tlb_data1_4k_waddr, 
    output logic rf_tlb_data1_4k_wclk, 
    output logic rf_tlb_data1_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data1_4k_wdata, 
    output logic rf_tlb_data1_4k_we, 
    output logic [3:0] rf_tlb_data2_4k_raddr, 
    output logic rf_tlb_data2_4k_rclk, 
    output logic rf_tlb_data2_4k_rclk_rst_n, 
    output logic rf_tlb_data2_4k_re, 
    output logic [3:0] rf_tlb_data2_4k_waddr, 
    output logic rf_tlb_data2_4k_wclk, 
    output logic rf_tlb_data2_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data2_4k_wdata, 
    output logic rf_tlb_data2_4k_we, 
    output logic [3:0] rf_tlb_data3_4k_raddr, 
    output logic rf_tlb_data3_4k_rclk, 
    output logic rf_tlb_data3_4k_rclk_rst_n, 
    output logic rf_tlb_data3_4k_re, 
    output logic [3:0] rf_tlb_data3_4k_waddr, 
    output logic rf_tlb_data3_4k_wclk, 
    output logic rf_tlb_data3_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data3_4k_wdata, 
    output logic rf_tlb_data3_4k_we, 
    output logic [3:0] rf_tlb_data4_4k_raddr, 
    output logic rf_tlb_data4_4k_rclk, 
    output logic rf_tlb_data4_4k_rclk_rst_n, 
    output logic rf_tlb_data4_4k_re, 
    output logic [3:0] rf_tlb_data4_4k_waddr, 
    output logic rf_tlb_data4_4k_wclk, 
    output logic rf_tlb_data4_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data4_4k_wdata, 
    output logic rf_tlb_data4_4k_we, 
    output logic [3:0] rf_tlb_data5_4k_raddr, 
    output logic rf_tlb_data5_4k_rclk, 
    output logic rf_tlb_data5_4k_rclk_rst_n, 
    output logic rf_tlb_data5_4k_re, 
    output logic [3:0] rf_tlb_data5_4k_waddr, 
    output logic rf_tlb_data5_4k_wclk, 
    output logic rf_tlb_data5_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data5_4k_wdata, 
    output logic rf_tlb_data5_4k_we, 
    output logic [3:0] rf_tlb_data6_4k_raddr, 
    output logic rf_tlb_data6_4k_rclk, 
    output logic rf_tlb_data6_4k_rclk_rst_n, 
    output logic rf_tlb_data6_4k_re, 
    output logic [3:0] rf_tlb_data6_4k_waddr, 
    output logic rf_tlb_data6_4k_wclk, 
    output logic rf_tlb_data6_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data6_4k_wdata, 
    output logic rf_tlb_data6_4k_we, 
    output logic [3:0] rf_tlb_data7_4k_raddr, 
    output logic rf_tlb_data7_4k_rclk, 
    output logic rf_tlb_data7_4k_rclk_rst_n, 
    output logic rf_tlb_data7_4k_re, 
    output logic [3:0] rf_tlb_data7_4k_waddr, 
    output logic rf_tlb_data7_4k_wclk, 
    output logic rf_tlb_data7_4k_wclk_rst_n, 
    output logic [38:0] rf_tlb_data7_4k_wdata, 
    output logic rf_tlb_data7_4k_we, 
    output logic [3:0] rf_tlb_tag0_4k_raddr, 
    output logic rf_tlb_tag0_4k_rclk, 
    output logic rf_tlb_tag0_4k_rclk_rst_n, 
    output logic rf_tlb_tag0_4k_re, 
    output logic [3:0] rf_tlb_tag0_4k_waddr, 
    output logic rf_tlb_tag0_4k_wclk, 
    output logic rf_tlb_tag0_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag0_4k_wdata, 
    output logic rf_tlb_tag0_4k_we, 
    output logic [3:0] rf_tlb_tag1_4k_raddr, 
    output logic rf_tlb_tag1_4k_rclk, 
    output logic rf_tlb_tag1_4k_rclk_rst_n, 
    output logic rf_tlb_tag1_4k_re, 
    output logic [3:0] rf_tlb_tag1_4k_waddr, 
    output logic rf_tlb_tag1_4k_wclk, 
    output logic rf_tlb_tag1_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag1_4k_wdata, 
    output logic rf_tlb_tag1_4k_we, 
    output logic [3:0] rf_tlb_tag2_4k_raddr, 
    output logic rf_tlb_tag2_4k_rclk, 
    output logic rf_tlb_tag2_4k_rclk_rst_n, 
    output logic rf_tlb_tag2_4k_re, 
    output logic [3:0] rf_tlb_tag2_4k_waddr, 
    output logic rf_tlb_tag2_4k_wclk, 
    output logic rf_tlb_tag2_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag2_4k_wdata, 
    output logic rf_tlb_tag2_4k_we, 
    output logic [3:0] rf_tlb_tag3_4k_raddr, 
    output logic rf_tlb_tag3_4k_rclk, 
    output logic rf_tlb_tag3_4k_rclk_rst_n, 
    output logic rf_tlb_tag3_4k_re, 
    output logic [3:0] rf_tlb_tag3_4k_waddr, 
    output logic rf_tlb_tag3_4k_wclk, 
    output logic rf_tlb_tag3_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag3_4k_wdata, 
    output logic rf_tlb_tag3_4k_we, 
    output logic [3:0] rf_tlb_tag4_4k_raddr, 
    output logic rf_tlb_tag4_4k_rclk, 
    output logic rf_tlb_tag4_4k_rclk_rst_n, 
    output logic rf_tlb_tag4_4k_re, 
    output logic [3:0] rf_tlb_tag4_4k_waddr, 
    output logic rf_tlb_tag4_4k_wclk, 
    output logic rf_tlb_tag4_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag4_4k_wdata, 
    output logic rf_tlb_tag4_4k_we, 
    output logic [3:0] rf_tlb_tag5_4k_raddr, 
    output logic rf_tlb_tag5_4k_rclk, 
    output logic rf_tlb_tag5_4k_rclk_rst_n, 
    output logic rf_tlb_tag5_4k_re, 
    output logic [3:0] rf_tlb_tag5_4k_waddr, 
    output logic rf_tlb_tag5_4k_wclk, 
    output logic rf_tlb_tag5_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag5_4k_wdata, 
    output logic rf_tlb_tag5_4k_we, 
    output logic [3:0] rf_tlb_tag6_4k_raddr, 
    output logic rf_tlb_tag6_4k_rclk, 
    output logic rf_tlb_tag6_4k_rclk_rst_n, 
    output logic rf_tlb_tag6_4k_re, 
    output logic [3:0] rf_tlb_tag6_4k_waddr, 
    output logic rf_tlb_tag6_4k_wclk, 
    output logic rf_tlb_tag6_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag6_4k_wdata, 
    output logic rf_tlb_tag6_4k_we, 
    output logic [3:0] rf_tlb_tag7_4k_raddr, 
    output logic rf_tlb_tag7_4k_rclk, 
    output logic rf_tlb_tag7_4k_rclk_rst_n, 
    output logic rf_tlb_tag7_4k_re, 
    output logic [3:0] rf_tlb_tag7_4k_waddr, 
    output logic rf_tlb_tag7_4k_wclk, 
    output logic rf_tlb_tag7_4k_wclk_rst_n, 
    output logic [84:0] rf_tlb_tag7_4k_wdata, 
    output logic rf_tlb_tag7_4k_we, 
    output logic [2:0] rf_uno_atm_cmp_fifo_mem_raddr, 
    output logic rf_uno_atm_cmp_fifo_mem_rclk, 
    output logic rf_uno_atm_cmp_fifo_mem_rclk_rst_n, 
    output logic rf_uno_atm_cmp_fifo_mem_re, 
    output logic [2:0] rf_uno_atm_cmp_fifo_mem_waddr, 
    output logic rf_uno_atm_cmp_fifo_mem_wclk, 
    output logic rf_uno_atm_cmp_fifo_mem_wclk_rst_n, 
    output logic [19:0] rf_uno_atm_cmp_fifo_mem_wdata, 
    output logic rf_uno_atm_cmp_fifo_mem_we, 
    output logic [10:0] sr_aqed_addr, 
    output logic sr_aqed_clk, 
    output logic sr_aqed_clk_rst_n, 
    output logic [10:0] sr_aqed_freelist_addr, 
    output logic sr_aqed_freelist_clk, 
    output logic sr_aqed_freelist_clk_rst_n, 
    output logic sr_aqed_freelist_re, 
    output logic [15:0] sr_aqed_freelist_wdata, 
    output logic sr_aqed_freelist_we, 
    output logic [10:0] sr_aqed_ll_qe_hpnxt_addr, 
    output logic sr_aqed_ll_qe_hpnxt_clk, 
    output logic sr_aqed_ll_qe_hpnxt_clk_rst_n, 
    output logic sr_aqed_ll_qe_hpnxt_re, 
    output logic [15:0] sr_aqed_ll_qe_hpnxt_wdata, 
    output logic sr_aqed_ll_qe_hpnxt_we, 
    output logic sr_aqed_re, 
    output logic [138:0] sr_aqed_wdata, 
    output logic sr_aqed_we, 
    output logic [13:0] sr_dir_nxthp_addr, 
    output logic sr_dir_nxthp_clk, 
    output logic sr_dir_nxthp_clk_rst_n, 
    output logic sr_dir_nxthp_re, 
    output logic [20:0] sr_dir_nxthp_wdata, 
    output logic sr_dir_nxthp_we, 
    output logic [10:0] sr_freelist_0_addr, 
    output logic sr_freelist_0_clk, 
    output logic sr_freelist_0_clk_rst_n, 
    output logic sr_freelist_0_re, 
    output logic [15:0] sr_freelist_0_wdata, 
    output logic sr_freelist_0_we, 
    output logic [10:0] sr_freelist_1_addr, 
    output logic sr_freelist_1_clk, 
    output logic sr_freelist_1_clk_rst_n, 
    output logic sr_freelist_1_re, 
    output logic [15:0] sr_freelist_1_wdata, 
    output logic sr_freelist_1_we, 
    output logic [10:0] sr_freelist_2_addr, 
    output logic sr_freelist_2_clk, 
    output logic sr_freelist_2_clk_rst_n, 
    output logic sr_freelist_2_re, 
    output logic [15:0] sr_freelist_2_wdata, 
    output logic sr_freelist_2_we, 
    output logic [10:0] sr_freelist_3_addr, 
    output logic sr_freelist_3_clk, 
    output logic sr_freelist_3_clk_rst_n, 
    output logic sr_freelist_3_re, 
    output logic [15:0] sr_freelist_3_wdata, 
    output logic sr_freelist_3_we, 
    output logic [10:0] sr_freelist_4_addr, 
    output logic sr_freelist_4_clk, 
    output logic sr_freelist_4_clk_rst_n, 
    output logic sr_freelist_4_re, 
    output logic [15:0] sr_freelist_4_wdata, 
    output logic sr_freelist_4_we, 
    output logic [10:0] sr_freelist_5_addr, 
    output logic sr_freelist_5_clk, 
    output logic sr_freelist_5_clk_rst_n, 
    output logic sr_freelist_5_re, 
    output logic [15:0] sr_freelist_5_wdata, 
    output logic sr_freelist_5_we, 
    output logic [10:0] sr_freelist_6_addr, 
    output logic sr_freelist_6_clk, 
    output logic sr_freelist_6_clk_rst_n, 
    output logic sr_freelist_6_re, 
    output logic [15:0] sr_freelist_6_wdata, 
    output logic sr_freelist_6_we, 
    output logic [10:0] sr_freelist_7_addr, 
    output logic sr_freelist_7_clk, 
    output logic sr_freelist_7_clk_rst_n, 
    output logic sr_freelist_7_re, 
    output logic [15:0] sr_freelist_7_wdata, 
    output logic sr_freelist_7_we, 
    output logic [10:0] sr_hist_list_a_addr, 
    output logic sr_hist_list_a_clk, 
    output logic sr_hist_list_a_clk_rst_n, 
    output logic sr_hist_list_a_re, 
    output logic [65:0] sr_hist_list_a_wdata, 
    output logic sr_hist_list_a_we, 
    output logic [10:0] sr_hist_list_addr, 
    output logic sr_hist_list_clk, 
    output logic sr_hist_list_clk_rst_n, 
    output logic sr_hist_list_re, 
    output logic [65:0] sr_hist_list_wdata, 
    output logic sr_hist_list_we, 
    output logic [13:0] sr_nalb_nxthp_addr, 
    output logic sr_nalb_nxthp_clk, 
    output logic sr_nalb_nxthp_clk_rst_n, 
    output logic sr_nalb_nxthp_re, 
    output logic [20:0] sr_nalb_nxthp_wdata, 
    output logic sr_nalb_nxthp_we, 
    output logic [10:0] sr_qed_0_addr, 
    output logic sr_qed_0_clk, 
    output logic sr_qed_0_clk_rst_n, 
    output logic sr_qed_0_re, 
    output logic [138:0] sr_qed_0_wdata, 
    output logic sr_qed_0_we, 
    output logic [10:0] sr_qed_1_addr, 
    output logic sr_qed_1_clk, 
    output logic sr_qed_1_clk_rst_n, 
    output logic sr_qed_1_re, 
    output logic [138:0] sr_qed_1_wdata, 
    output logic sr_qed_1_we, 
    output logic [10:0] sr_qed_2_addr, 
    output logic sr_qed_2_clk, 
    output logic sr_qed_2_clk_rst_n, 
    output logic sr_qed_2_re, 
    output logic [138:0] sr_qed_2_wdata, 
    output logic sr_qed_2_we, 
    output logic [10:0] sr_qed_3_addr, 
    output logic sr_qed_3_clk, 
    output logic sr_qed_3_clk_rst_n, 
    output logic sr_qed_3_re, 
    output logic [138:0] sr_qed_3_wdata, 
    output logic sr_qed_3_we, 
    output logic [10:0] sr_qed_4_addr, 
    output logic sr_qed_4_clk, 
    output logic sr_qed_4_clk_rst_n, 
    output logic sr_qed_4_re, 
    output logic [138:0] sr_qed_4_wdata, 
    output logic sr_qed_4_we, 
    output logic [10:0] sr_qed_5_addr, 
    output logic sr_qed_5_clk, 
    output logic sr_qed_5_clk_rst_n, 
    output logic sr_qed_5_re, 
    output logic [138:0] sr_qed_5_wdata, 
    output logic sr_qed_5_we, 
    output logic [10:0] sr_qed_6_addr, 
    output logic sr_qed_6_clk, 
    output logic sr_qed_6_clk_rst_n, 
    output logic sr_qed_6_re, 
    output logic [138:0] sr_qed_6_wdata, 
    output logic sr_qed_6_we, 
    output logic [10:0] sr_qed_7_addr, 
    output logic sr_qed_7_clk, 
    output logic sr_qed_7_clk_rst_n, 
    output logic sr_qed_7_re, 
    output logic [138:0] sr_qed_7_wdata, 
    output logic sr_qed_7_we, 
    output logic [10:0] sr_rob_mem_addr, 
    output logic sr_rob_mem_clk, 
    output logic sr_rob_mem_clk_rst_n, 
    output logic sr_rob_mem_re, 
    output logic [155:0] sr_rob_mem_wdata, 
    output logic sr_rob_mem_we) ;

// INTEL_HIDE_INTEGRATION
endmodule


