,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/sudhamshu091/32-Verilog-Mini-Projects.git,2020-12-02 16:15:32+00:00,"Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM",95,sudhamshu091/32-Verilog-Mini-Projects,317919042,Verilog,32-Verilog-Mini-Projects,13230,448,2024-04-12 13:10:33+00:00,"['verilog', 'verilog-project', 'miniproject', 'verilog-hdl']",
1,https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA.git,2020-12-13 11:58:46+00:00,Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.,23,padhi499/Image-Classification-using-CNN-on-FPGA,321054187,Verilog,Image-Classification-using-CNN-on-FPGA,26748,97,2024-04-12 07:36:01+00:00,"['fpga', 'cnn', 'matlab', 'deep-learning', 'verilog']",None
2,https://github.com/schlae/snark-barker-mca.git,2020-11-29 18:46:57+00:00,A Sound Blaster compatible sound card for Micro Channel bus computers,5,schlae/snark-barker-mca,317019633,Verilog,snark-barker-mca,5249,49,2024-03-17 21:08:14+00:00,[],None
3,https://github.com/kooscode/srgh-matrix-trinity.git,2020-12-10 20:03:35+00:00,XBOX 360 advanced glitching - Reverse Engineered using a logic analyzer.,8,kooscode/srgh-matrix-trinity,320377288,Verilog,srgh-matrix-trinity,3433,40,2024-03-29 00:15:39+00:00,[],None
4,https://github.com/defparam/PCI2Nano-RTL.git,2020-12-10 15:36:12+00:00,An open source FPGA PCI core & 8250-Compatible PCI UART core,5,defparam/PCI2Nano-RTL,320314784,Verilog,PCI2Nano-RTL,672,34,2024-03-13 16:43:56+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/flyjancy/CortexM0_SoC_Task.git,2020-12-12 13:18:56+00:00,Step by step tutorial for building CortexM0 SoC,7,flyjancy/CortexM0_SoC_Task,320835334,Verilog,CortexM0_SoC_Task,9205,32,2024-03-23 06:56:46+00:00,[],https://api.github.com/licenses/mit
6,https://github.com/defparam/PCI2Nano-PCB.git,2020-12-08 01:55:28+00:00,An FPGA/PCI Device Reference Platform,3,defparam/PCI2Nano-PCB,319496249,Verilog,PCI2Nano-PCB,2197,30,2023-09-28 11:22:47+00:00,[],https://api.github.com/licenses/cc-by-sa-4.0
7,https://github.com/yrrapt/caravel_amsat_txrx_ic.git,2020-12-07 17:46:15+00:00,,6,yrrapt/caravel_amsat_txrx_ic,319398582,Verilog,caravel_amsat_txrx_ic,2204042,28,2023-08-26 06:17:37+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/ucb-cs250/caravel_fpga250.git,2020-12-05 00:06:09+00:00,FPGA250 aboard the eFabless Caravel,4,ucb-cs250/caravel_fpga250,318664208,Verilog,caravel_fpga250,2095482,27,2023-07-15 06:40:03+00:00,[],https://api.github.com/licenses/apache-2.0
9,https://github.com/janschiefer/verilog_spi.git,2020-12-07 20:59:50+00:00,A simple Verilog SPI master / slave implementation featuring all 4 modes.,5,janschiefer/verilog_spi,319442946,Verilog,verilog_spi,18,22,2024-04-04 00:02:59+00:00,"['verilog', 'hdl', 'spi', 'spi-master', 'spi-slave', 'fpgas', 'fpga', 'asic']",https://api.github.com/licenses/lgpl-2.1
10,https://github.com/abdelazeem201/ASIC-implementation-of-AES.git,2020-11-30 09:05:13+00:00,"Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key expansion approach. We minimize the power consumption and critical path delay using the proposed high performance architecture. It supports both encryption and decryption using 256-bit keys with a throughput of 0.06 Gbps. The Verilog language is utilized for simulating the design and an fpga & ASIC chip has been used for the hardware implementations. Experimental results reveal that the proposed AES architectures offer superior performance than the existing VLSI architectures in terms of power, throughput, and critical path delay.",3,abdelazeem201/ASIC-implementation-of-AES,317166748,Verilog,ASIC-implementation-of-AES,379,15,2024-03-21 04:59:37+00:00,"['fpga', 'hdl', 'rtl', 'verilog', 'asic']",None
11,https://github.com/ombhilare999/riscv-core.git,2020-12-15 19:36:34+00:00,A customized RISCV core made using verilog,3,ombhilare999/riscv-core,321770459,Verilog,riscv-core,4848,15,2021-09-17 22:27:54+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hd.git,2020-12-03 02:31:19+00:00,"""High density"" digital standard cells for SKY130 provided by SkyWater.",29,google/skywater-pdk-libs-sky130_fd_sc_hd,318051967,Verilog,skywater-pdk-libs-sky130_fd_sc_hd,216946,14,2024-01-26 19:57:44+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
13,https://github.com/shalan/Chameleon_SoC.git,2020-11-30 17:33:54+00:00,AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...,7,shalan/Chameleon_SoC,317298519,Verilog,Chameleon_SoC,509816,13,2024-03-26 03:13:07+00:00,[],https://api.github.com/licenses/apache-2.0
14,https://github.com/har-in-air/SIPEED_TANG_PRIMER.git,2020-12-04 13:50:33+00:00,Projects using the Sipeed Tang Primer FPGA development board ,0,har-in-air/SIPEED_TANG_PRIMER,318530504,Verilog,SIPEED_TANG_PRIMER,1784,12,2023-10-06 23:16:13+00:00,"['sipeed-tang-primer', 'fpga', 'sdram', 'ov7670', 'audio-crossover']",None
15,https://github.com/qxdn/16QAM.git,2020-12-12 15:03:35+00:00,16QAM modulation and demodulation by Verilog,3,qxdn/16QAM,320856439,Verilog,16QAM,108,12,2024-04-12 07:11:43+00:00,[],None
16,https://github.com/jacquesdriessen/MiSTer-mandelbrot.git,2020-12-12 15:35:09+00:00,Mandelbrot core for the MiSTer system,1,jacquesdriessen/MiSTer-mandelbrot,320863011,Verilog,MiSTer-mandelbrot,4068,12,2023-08-20 21:25:53+00:00,"['misterfpga', 'de10-nano', 'fpga', 'mandelbrot']",
17,https://github.com/Bryce-Readyhough/caravel_UNCC_MPW_1.git,2020-12-07 18:00:44+00:00,This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transistor array.,2,Bryce-Readyhough/caravel_UNCC_MPW_1,319402190,Verilog,caravel_UNCC_MPW_1,2113381,10,2023-11-17 10:32:53+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/z0gSh1u/minisys-1-cpu.git,2020-12-11 04:12:03+00:00,支持 31 条 MIPS 指令的 Minisys-1 单周期 CPU,0,z0gSh1u/minisys-1-cpu,320464222,Verilog,minisys-1-cpu,12475,10,2024-01-10 12:15:08+00:00,[],None
19,https://github.com/jprx/pretty-secure-processor.git,2020-12-06 23:44:27+00:00,A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller,2,jprx/pretty-secure-processor,319156047,Verilog,pretty-secure-processor,31228,9,2024-01-15 01:50:13+00:00,[],None
20,https://github.com/ClockWorkKid/FGPA-Based-Piano.git,2020-12-08 20:18:56+00:00,FPGA based MIDI keyboard project for EEE 304 (Digital Electronics Laboratory),1,ClockWorkKid/FGPA-Based-Piano,319751090,Verilog,FGPA-Based-Piano,10694,9,2024-03-28 06:53:11+00:00,[],None
21,https://github.com/risclite/rv3n.git,2020-12-09 06:48:47+00:00,"RV3N--- a RV32IMC processor core, which has a new pipeline with ""3+N"" stages.",2,risclite/rv3n,319868036,Verilog,rv3n,1111,9,2024-04-10 14:26:49+00:00,[],https://api.github.com/licenses/apache-2.0
22,https://github.com/SH-Hattrick/NJU-Digital-Circuits-Projects.git,2020-12-04 02:26:30+00:00,NJU Digital Circuits: Projects,1,SH-Hattrick/NJU-Digital-Circuits-Projects,318379183,Verilog,NJU-Digital-Circuits-Projects,7554,9,2023-12-22 14:37:24+00:00,[],None
23,https://github.com/adwranovsky/hdmi_pmod.git,2020-12-14 02:03:05+00:00,A simple digital video breakout board,1,adwranovsky/hdmi_pmod,321205850,Verilog,hdmi_pmod,1531,8,2023-11-09 08:53:59+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/google/skywater-pdk-libs-sky130_fd_io.git,2020-12-03 02:31:38+00:00,IO and periphery cells for SKY130 provided by SkyWater.,14,google/skywater-pdk-libs-sky130_fd_io,318052046,Verilog,skywater-pdk-libs-sky130_fd_io,35692,8,2024-01-28 21:52:26+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'io', 'silicon', 'sky130']",https://api.github.com/licenses/apache-2.0
25,https://github.com/natanvotre/fm-transmitter.git,2020-12-15 00:03:53+00:00,"FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic and so forth.",5,natanvotre/fm-transmitter,321504861,Verilog,fm-transmitter,204,8,2024-04-03 08:00:07+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/adimitris/verilog-LDPC-decoder.git,2020-12-15 19:18:33+00:00,A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012),2,adimitris/verilog-LDPC-decoder,321766640,Verilog,verilog-LDPC-decoder,74,7,2024-03-26 03:20:57+00:00,[],https://api.github.com/licenses/gpl-3.0
27,https://github.com/mabrains/caravel_analog_rf.git,2020-12-13 17:08:03+00:00,Analog and RF blocks on Skywaters 130nm,4,mabrains/caravel_analog_rf,321116652,Verilog,caravel_analog_rf,1156307,7,2022-11-19 17:31:40+00:00,[],https://api.github.com/licenses/lgpl-2.1
28,https://github.com/CodePurble/sap.git,2020-11-30 06:57:52+00:00,"The SAP-1 in Verilog, and now as an ASIC!",0,CodePurble/sap,317137091,Verilog,sap,29122,7,2023-09-07 05:41:59+00:00,"['verilog', 'sap-computers', 'asic', 'openlane-flow']",https://api.github.com/licenses/gpl-3.0
29,https://github.com/shalan/NfiVe32.git,2020-12-03 15:41:05+00:00,Area Optimized RV32IC CPU core with a single AHB-Lite master Interface for Data and Instructions,2,shalan/NfiVe32,318240598,Verilog,NfiVe32,119,7,2024-03-17 15:49:16+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/hsc-latte/caravel-hs32core.git,2020-12-08 21:40:46+00:00,Repo for Nov 2020 Skywater 120nm shuttle run containing our custom HS32 CPU 🚀. This contains our GDS + tape-out files and post-synthesis tests 🧪. The RTL design is in a submodule.,2,hsc-latte/caravel-hs32core,319767723,Verilog,caravel-hs32core,1707514,7,2024-04-02 08:24:46+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/way-zer/FPGA.git,2020-12-04 08:24:53+00:00,"My Project about FPGA, 包含数电课内作业 和 数电实验 彩蛋机",1,way-zer/FPGA,318451044,Verilog,FPGA,1058,6,2023-09-26 05:52:57+00:00,"['fpga', 'verilog', 'experiment']",None
32,https://github.com/leepersie/nexys4-ddr.git,2020-12-14 13:53:02+00:00,"Some demo about Nexys4-ddr, such as UART, ADT7420.",0,leepersie/nexys4-ddr,321362930,Verilog,nexys4-ddr,18,6,2022-07-05 11:30:45+00:00,[],None
33,https://github.com/hsc-latte/hs32core-rtl.git,2020-11-30 19:26:48+00:00,The rtl code for hs32-latte.,1,hsc-latte/hs32core-rtl,317324352,Verilog,hs32core-rtl,453,6,2022-07-04 19:54:25+00:00,[],https://api.github.com/licenses/apache-2.0
34,https://github.com/letyrodri/fpga-super-mario.git,2020-12-15 01:55:26+00:00,This is an implementation in Verilog of Super Mario Bros console game levels to be uploaded in a FPGA card.,1,letyrodri/fpga-super-mario,321523949,Verilog,fpga-super-mario,2760,5,2024-02-04 23:11:48+00:00,[],None
35,https://github.com/nmrenyi/RISCV-MultiCycle-CPU.git,2020-12-11 14:39:04+00:00,"2020Fall Computer Organization, Tsinghua University",1,nmrenyi/RISCV-MultiCycle-CPU,320599158,Verilog,RISCV-MultiCycle-CPU,401,5,2024-01-23 23:57:39+00:00,[],None
36,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_ls.git,2020-12-03 02:31:33+00:00,"""Low speed"" digital standard cells for SKY130 provided by SkyWater.",4,google/skywater-pdk-libs-sky130_fd_sc_ls,318052019,Verilog,skywater-pdk-libs-sky130_fd_sc_ls,1247771,5,2023-03-29 17:11:27+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
37,https://github.com/lnis-uofu/Caravel-QLAP3.git,2020-12-03 20:38:43+00:00,,2,lnis-uofu/Caravel-QLAP3,318313799,Verilog,Caravel-QLAP3,1408594,5,2022-04-14 00:02:56+00:00,[],https://api.github.com/licenses/apache-2.0
38,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_ms.git,2020-12-03 02:31:30+00:00,"""Medium speed"" digital standard cells for SKY130 provided by SkyWater.",4,google/skywater-pdk-libs-sky130_fd_sc_ms,318052010,Verilog,skywater-pdk-libs-sky130_fd_sc_ms,965140,5,2023-11-11 07:21:25+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
39,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hdll.git,2020-12-03 02:31:22+00:00,"""High density, low leakage"" digital standard cells for SKY130 provided by SkyWater.",4,google/skywater-pdk-libs-sky130_fd_sc_hdll,318051974,Verilog,skywater-pdk-libs-sky130_fd_sc_hdll,223467,5,2024-03-03 22:46:50+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
40,https://github.com/lnis-uofu/Caravel-SOFA-CHD.git,2020-12-03 20:15:44+00:00,,3,lnis-uofu/Caravel-SOFA-CHD,318308782,Verilog,Caravel-SOFA-CHD,1908337,5,2022-04-14 00:02:03+00:00,[],https://api.github.com/licenses/apache-2.0
41,https://github.com/lakshmi-sathi/caravel_avsdpll1v8.git,2020-12-07 15:37:44+00:00,PLL IP on Caravel with OpAmps,2,lakshmi-sathi/caravel_avsdpll1v8,319364516,Verilog,caravel_avsdpll1v8,843371,5,2023-11-20 07:20:19+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/ibrahimayaz95/UART.git,2020-12-05 17:53:09+00:00,UART communication between FPGA and Computer,0,ibrahimayaz95/UART,318853153,Verilog,UART,9176,4,2023-01-03 21:38:02+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/ktpss95112/CA2020-Project-1.git,2020-12-04 07:05:47+00:00,,1,ktpss95112/CA2020-Project-1,318432722,Verilog,CA2020-Project-1,4162,4,2021-12-15 09:22:11+00:00,[],None
44,https://github.com/hplp/MEMulator.git,2020-12-02 00:56:07+00:00,Memory Emulation on FPGA Boards,1,hplp/MEMulator,317709247,Verilog,MEMulator,17343,4,2023-11-05 19:45:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
45,https://github.com/suoglu/Pmod.git,2020-12-12 01:34:03+00:00,Collection of simple interfaces for Digilent Pmods,2,suoglu/Pmod,320723517,Verilog,Pmod,337,4,2023-08-09 21:41:07+00:00,"['verilog', 'fpga', 'pmod', 'microphone', 'sensor', 'pmods', 'digilent-pmods', 'temperature-sensor', 'potentiometer', 'thermocouple', 'analog-to-digital-converter', 'digital-to-analog-converter', 'oled-display-ssd1306', 'oled-display']",
46,https://github.com/ARMINPAN/Verilog_Project_Sharif.git,2020-12-15 09:42:01+00:00,Convolutional Encoder & Viterbi Decoder,0,ARMINPAN/Verilog_Project_Sharif,321620860,Verilog,Verilog_Project_Sharif,18,4,2024-02-28 09:48:02+00:00,[],https://api.github.com/licenses/apache-2.0
47,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_lp.git,2020-12-03 02:31:24+00:00,"""Low power"" digital standard cells for SKY130 provided by SkyWater.",5,google/skywater-pdk-libs-sky130_fd_sc_lp,318051989,Verilog,skywater-pdk-libs-sky130_fd_sc_lp,976020,4,2023-03-29 17:11:27+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
48,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hvl.git,2020-12-03 02:31:35+00:00,"""High voltage"" digital standard cells for SKY130 provided by SkyWater.",4,google/skywater-pdk-libs-sky130_fd_sc_hvl,318052029,Verilog,skywater-pdk-libs-sky130_fd_sc_hvl,75446,4,2023-03-29 17:11:27+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
49,https://github.com/jborza/vga_serial_display.git,2020-12-13 18:44:53+00:00,,1,jborza/vga_serial_display,321135289,Verilog,vga_serial_display,13,4,2023-09-04 14:34:51+00:00,[],None
50,https://github.com/nr-electronics/FPGA.git,2020-11-28 10:02:08+00:00,for FPGA,3,nr-electronics/FPGA,316704304,Verilog,FPGA,133505,4,2023-08-28 08:46:07+00:00,[],None
51,https://github.com/rlee287/hardware-bus-infrastructure.git,2020-12-04 22:11:53+00:00,"A collection of formal properties for hardware buses, and cores using them.",0,rlee287/hardware-bus-infrastructure,318646529,Verilog,hardware-bus-infrastructure,80,4,2024-01-16 02:01:00+00:00,"['bus-standards', 'axi4', 'psl', 'sva', 'axi4-stream', 'wishbone-bus', 'axi4-lite']",https://api.github.com/licenses/mit
52,https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs.git,2020-12-03 02:31:27+00:00,"""High speed"" digital standard cells for SKY130 provided by SkyWater.",4,google/skywater-pdk-libs-sky130_fd_sc_hs,318052001,Verilog,skywater-pdk-libs-sky130_fd_sc_hs,1199102,4,2023-03-29 17:11:27+00:00,"['asic', 'eda', 'ic', 'integrated-circuits', 'openroad', 'silicon', 'sky130', 'standard-cells']",https://api.github.com/licenses/apache-2.0
53,https://github.com/JJ300119/FPGA-DDSsignalgenerator.git,2020-12-10 02:44:41+00:00,基于黑金AX301 AN108模块的DDS信号发生器,5,JJ300119/FPGA-DDSsignalgenerator,320139784,Verilog,FPGA-DDSsignalgenerator,2915,3,2024-03-12 01:51:13+00:00,[],None
54,https://github.com/lzhj73/fft64.git,2020-12-06 05:47:34+00:00,,0,lzhj73/fft64,318961479,Verilog,fft64,41,3,2023-06-29 09:43:34+00:00,[],None
55,https://github.com/duixiaoji/single-cycle-cpu.git,2020-12-05 10:35:31+00:00,合肥工业大学计组实验，单周期CPU,1,duixiaoji/single-cycle-cpu,318760839,Verilog,single-cycle-cpu,99,3,2023-03-29 11:40:54+00:00,[],None
56,https://github.com/syahmisenpai97/finite-state-machine.git,2020-11-28 13:45:00+00:00,finite state machine moore and mealy,0,syahmisenpai97/finite-state-machine,316743053,Verilog,finite-state-machine,10,3,2022-05-23 03:58:11+00:00,[],None
57,https://github.com/Holonium/74xx-verilog.git,2020-12-02 20:00:46+00:00,A Verilog implementation of the 7400-series ICs.,1,Holonium/74xx-verilog,317976560,Verilog,74xx-verilog,8,3,2023-06-19 01:59:47+00:00,[],None
58,https://github.com/shalan/N5_SoC.git,2020-11-30 16:58:35+00:00,N5 Based SoC to validate several open-source projects and IPs,1,shalan/N5_SoC,317289782,Verilog,N5_SoC,606912,3,2021-03-09 18:33:54+00:00,[],https://api.github.com/licenses/apache-2.0
59,https://github.com/daneshvar-amrollahi/Digital-Logic-Design-Lab.git,2020-12-12 10:38:22+00:00,DLD Lab Course Experiments (Fall 2020),0,daneshvar-amrollahi/Digital-Logic-Design-Lab,320805708,Verilog,Digital-Logic-Design-Lab,38275,3,2021-06-30 09:12:20+00:00,[],None
60,https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS.git,2020-12-01 03:34:26+00:00,The Verilog AMS Programming language IDE submodule for SNU Programming Tools (2D Mode) ,2,seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS,317415211,Verilog,SNU_2D_ProgrammingTools_IDE_Verilog-AMS,1045,3,2023-08-31 15:36:16+00:00,"['gpl3', 'gplv3', 'ide', 'md', 'programming', 'snu', 'snu-2d', 'snu-2d-programming-tools', 'snu-2d-programmingtools', 'snu-development', 'snu-programming-tools', 'snu2d-programmingtools', 'snu2dprogrammingtools', 'snuprogrammingtools', 'txt', 'verilog-ams', 'web-development', 'web-ide', 'verilog-ams-lang', 'verilog-ams-language']",https://api.github.com/licenses/gpl-3.0
61,https://github.com/crusader2000/Intro_To_Verilog.git,2020-12-01 05:37:14+00:00,,0,crusader2000/Intro_To_Verilog,317436029,Verilog,Intro_To_Verilog,920,3,2022-06-23 19:27:49+00:00,[],None
62,https://github.com/jborza/fpga-chip8.git,2020-12-06 10:34:10+00:00,,0,jborza/fpga-chip8,319007136,Verilog,fpga-chip8,80,3,2023-10-28 13:54:30+00:00,[],None
63,https://github.com/lnis-uofu/Caravel-QLSOFA-HD.git,2020-12-03 20:16:29+00:00,,4,lnis-uofu/Caravel-QLSOFA-HD,318308948,Verilog,Caravel-QLSOFA-HD,1889890,3,2022-04-14 00:02:18+00:00,[],https://api.github.com/licenses/apache-2.0
64,https://github.com/Featherweight-IP/fw-wishbone-bridges.git,2020-12-07 02:35:22+00:00,Various Wishbone bridges,0,Featherweight-IP/fw-wishbone-bridges,319183374,Verilog,fw-wishbone-bridges,20,2,2022-03-01 07:20:57+00:00,[],https://api.github.com/licenses/apache-2.0
65,https://github.com/apdn/WBSoC.git,2020-12-02 17:46:51+00:00,,1,apdn/WBSoC,317944465,Verilog,WBSoC,292,2,2024-03-31 21:26:41+00:00,[],None
66,https://github.com/daneshvar-amrollahi/Computer-Architecture-Course-Projects.git,2020-11-28 20:24:47+00:00,"MIPS Processor (Single-Cycle, Multi-Cycle, Pipeline) Implementation in Verilog HDL. ",0,daneshvar-amrollahi/Computer-Architecture-Course-Projects,316815847,Verilog,Computer-Architecture-Course-Projects,3056,2,2022-06-15 14:47:07+00:00,[],None
67,https://github.com/Lucky-H6/MIPS-pipeline.git,2020-12-04 08:47:03+00:00,an implementation of MIPS Pipline processor. Verilog,1,Lucky-H6/MIPS-pipeline,318456419,Verilog,MIPS-pipeline,5983,2,2020-12-04 08:57:11+00:00,[],None
68,https://github.com/sbansal22/dual-core-mips-processor.git,2020-12-13 21:17:30+00:00,We created a multicore processor with the intent of parallelizing program execution and allowing for optimized computing units.,1,sbansal22/dual-core-mips-processor,321161980,Verilog,dual-core-mips-processor,4022,2,2021-01-01 18:52:53+00:00,[],None
69,https://github.com/PhattOZ/SpaceInvaderVerilog.git,2020-12-07 16:04:36+00:00,,0,PhattOZ/SpaceInvaderVerilog,319371968,Verilog,SpaceInvaderVerilog,4808,2,2023-01-28 07:34:01+00:00,[],None
70,https://github.com/keven-deoliveira/EC_3-In-A-Row.git,2020-12-01 22:28:10+00:00,,0,keven-deoliveira/EC_3-In-A-Row,317684423,Verilog,EC_3-In-A-Row,2194,2,2021-10-18 01:33:11+00:00,[],None
71,https://github.com/litex-hub/litex-on-profpga-systems.git,2020-12-02 08:32:19+00:00,Experiment with LiteX on proFPGA systems,1,litex-hub/litex-on-profpga-systems,317797828,Verilog,litex-on-profpga-systems,101,2,2021-10-22 08:27:13+00:00,[],https://api.github.com/licenses/bsd-2-clause
72,https://github.com/neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE.git,2020-11-28 11:48:49+00:00,Bubble Bobble hardware by Jotego. Port from MIST FPGA and MC2+,0,neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE,316721998,Verilog,Arcade-BUBBLE_BOBBLE_HARDWARE,4781,2,2021-10-22 22:22:02+00:00,[],https://api.github.com/licenses/gpl-3.0
73,https://github.com/AlexLB97/Verilog_ALU.git,2020-12-08 15:46:38+00:00,This is a Verilog arithmetic logic unit designed to receive input via the switches on the Basys 3 FPGA and output the result of the operation to the onboard seven segment display.,0,AlexLB97/Verilog_ALU,319685372,Verilog,Verilog_ALU,8,2,2023-02-23 11:06:55+00:00,[],None
74,https://github.com/mztknhao1/FPGA-subpixel-edge.git,2020-12-15 03:57:30+00:00,FPGA实现边缘提取算法，matlab原型和FPGA实现verilog语言,1,mztknhao1/FPGA-subpixel-edge,321547152,Verilog,FPGA-subpixel-edge,40723,2,2023-09-20 09:18:20+00:00,[],None
75,https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog.git,2020-12-01 03:34:24+00:00,The Verilog Programming language IDE submodule for SNU Programming Tools (2D Mode) ,2,seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog,317415204,Verilog,SNU_2D_ProgrammingTools_IDE_Verilog,1659,2,2022-11-06 07:52:10+00:00,"['gpl3', 'gplv3', 'ide', 'md', 'programming', 'snu', 'snu-2d', 'snu-2d-programming-tools', 'snu-2d-programmingtools', 'snu-development', 'snu-programming-tools', 'snu2d-programmingtools', 'snu2dprogrammingtools', 'snuprogrammingtools', 'txt', 'verilog', 'verilog-lang', 'verilog-language', 'web-development', 'web-ide']",https://api.github.com/licenses/gpl-3.0
76,https://github.com/MiSTer-devel/Arcade-Breakout_MiSTer.git,2020-12-15 04:22:49+00:00,Arcade: Atari Breakout (1976) for MiSTer,2,MiSTer-devel/Arcade-Breakout_MiSTer,321551498,Verilog,Arcade-Breakout_MiSTer,6827,2,2023-03-08 18:25:57+00:00,[],https://api.github.com/licenses/gpl-2.0
77,https://github.com/Sakthiarun666/FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization.git,2020-12-08 18:01:50+00:00,,0,Sakthiarun666/FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization,319719724,Verilog,FPGA-Based-Low-Visibility-Enhancement-Adaptive-Histogram-Equalization,27858,2,2024-03-19 12:52:09+00:00,[],None
78,https://github.com/l2l7l9p/Single-Cycle-CPU-based-on-MIPS.git,2020-12-14 09:45:52+00:00,Single Cycle CPU based on MIPS,1,l2l7l9p/Single-Cycle-CPU-based-on-MIPS,321301706,Verilog,Single-Cycle-CPU-based-on-MIPS,11,2,2022-05-07 08:15:35+00:00,[],None
79,https://github.com/stineje/SpringerBookArith04.git,2020-12-15 16:34:04+00:00,"These are files from my 2004 book, ""Digital Computer Arithmetic Datapath Design Using Verilog HDL""",0,stineje/SpringerBookArith04,321726364,Verilog,SpringerBookArith04,476,2,2023-11-07 09:23:16+00:00,[],https://api.github.com/licenses/apache-2.0
80,https://github.com/scp10086/altera-HDB3-coding.git,2020-12-10 02:45:55+00:00,东南大学信息学院大四通信系统实验组HDB3编码FPGA实验,1,scp10086/altera-HDB3-coding,320140057,Verilog,altera-HDB3-coding,64,2,2024-03-26 18:38:56+00:00,[],https://api.github.com/licenses/mit
81,https://github.com/wojtek2407/FPGA_CAN.git,2020-11-30 22:17:45+00:00,,0,wojtek2407/FPGA_CAN,317359972,Verilog,FPGA_CAN,14592,2,2024-04-03 11:41:11+00:00,[],None
82,https://github.com/Icarus92/FPGA-img.git,2020-12-06 16:19:26+00:00,直方图均衡化 自适应阈值二值化 自动仿真,0,Icarus92/FPGA-img,319076359,,FPGA-img,24663,2,2024-04-11 09:45:33+00:00,[],None
83,https://github.com/cyx233/cod20-cpu.git,2020-11-30 06:42:00+00:00,a RISC-V computer - course project,0,cyx233/cod20-cpu,317133729,Verilog,cod20-cpu,189,2,2023-02-07 20:35:41+00:00,[],None
84,https://github.com/shrubbroom/Simple-RISC-V.git,2020-11-28 12:05:11+00:00,A simple RISC-V implementation in verilog,0,shrubbroom/Simple-RISC-V,316724836,Verilog,Simple-RISC-V,129,2,2023-05-18 01:31:38+00:00,[],https://api.github.com/licenses/gpl-3.0
85,https://github.com/yasir-javed/vga_bram.git,2020-12-15 05:41:21+00:00,,1,yasir-javed/vga_bram,321564956,Verilog,vga_bram,73,2,2024-03-27 14:08:48+00:00,[],None
86,https://github.com/AdamHastings/ReedSolomon.git,2020-12-04 23:14:37+00:00,Reed Solomon workspace,0,AdamHastings/ReedSolomon,318656674,Verilog,ReedSolomon,63,2,2024-03-29 03:05:14+00:00,[],None
87,https://github.com/oscaracgg/sonar_tracker_fpga.git,2020-12-15 18:45:53+00:00,,1,oscaracgg/sonar_tracker_fpga,321758630,Verilog,sonar_tracker_fpga,10,2,2022-05-31 22:36:14+00:00,[],https://api.github.com/licenses/bsd-3-clause
88,https://github.com/nietzhuang/2011-CIC-contest---Image-Display-Control.git,2020-12-11 10:47:17+00:00,2011 CIC contest preliminary topic,0,nietzhuang/2011-CIC-contest---Image-Display-Control,320545704,Verilog,2011-CIC-contest---Image-Display-Control,14,2,2023-08-11 14:03:04+00:00,[],None
89,https://github.com/sinoyou/BUAA_Computer_Organization.git,2020-11-28 11:46:56+00:00,"Repo for the coursework of BUAA ""Computer Organization"" ",0,sinoyou/BUAA_Computer_Organization,316721703,Verilog,BUAA_Computer_Organization,30892,2,2021-04-23 08:30:28+00:00,[],None
90,https://github.com/fluctlight001/single_cycle_mips_cpu.git,2020-12-13 05:58:18+00:00,单周期mips指令集处理器,0,fluctlight001/single_cycle_mips_cpu,320995220,Verilog,single_cycle_mips_cpu,2001,1,2023-06-02 04:21:57+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/JJJayyyy/CPU_verilog.git,2020-11-29 05:30:59+00:00,,1,JJJayyyy/CPU_verilog,316883241,Verilog,CPU_verilog,377,1,2023-01-11 23:02:03+00:00,[],None
92,https://github.com/rsmith66/FPGAGuitar.git,2020-12-09 02:23:48+00:00,"We are Mux It Up, and for our EC311 final project, we created a guitar on an FPGA.",0,rsmith66/FPGAGuitar,319817937,Verilog,FPGAGuitar,2450,1,2020-12-10 03:02:18+00:00,[],None
93,https://github.com/AutoRunCD-Johnny/2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor.git,2020-12-06 22:40:16+00:00,2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor,0,AutoRunCD-Johnny/2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor,319146698,Verilog,2017-COE3DQ5-Project-Hardware-Implementation-of-an-Image-Decompressor,10582,1,2023-11-22 03:17:01+00:00,[],None
94,https://github.com/Make-Machine-Association/FakeCPU.git,2020-12-06 05:11:45+00:00,A fake cpu made by verilog,0,Make-Machine-Association/FakeCPU,318956495,Verilog,FakeCPU,4272,1,2020-12-28 08:16:34+00:00,[],https://api.github.com/licenses/gpl-3.0
95,https://github.com/nargesalavi/MIPS-Processor-in-Verilog.git,2020-12-07 10:51:50+00:00,,0,nargesalavi/MIPS-Processor-in-Verilog,319289270,Verilog,MIPS-Processor-in-Verilog,17114,1,2021-05-13 19:18:50+00:00,[],https://api.github.com/licenses/mit
96,https://github.com/Mousatat/Computer-Architecture.git,2020-12-08 17:52:02+00:00,,0,Mousatat/Computer-Architecture,319717355,Verilog,Computer-Architecture,202,1,2023-03-16 20:35:24+00:00,[],None
97,https://github.com/Pyrokar100/Frequency_Domain_Hilbert_Transformer.git,2020-12-11 16:01:22+00:00,,0,Pyrokar100/Frequency_Domain_Hilbert_Transformer,320619873,Verilog,Frequency_Domain_Hilbert_Transformer,5608,1,2020-12-21 14:26:58+00:00,[],None
98,https://github.com/fnmolina/traffic-lights-controller-FPGA.git,2020-11-28 23:10:37+00:00,,0,fnmolina/traffic-lights-controller-FPGA,316838486,Verilog,traffic-lights-controller-FPGA,22,1,2023-02-03 02:33:20+00:00,[],None
99,https://github.com/amirhz99/ComputerArchitectureLab.git,2020-12-06 05:44:28+00:00,,0,amirhz99/ComputerArchitectureLab,318961033,Verilog,ComputerArchitectureLab,29856,1,2023-03-26 13:56:54+00:00,[],None
100,https://github.com/austinjonathan1/ATMMachine.git,2020-11-30 22:23:50+00:00,https://youtu.be/zxWJdmqf-cs,1,austinjonathan1/ATMMachine,317361121,Verilog,ATMMachine,28899,1,2022-02-19 13:01:19+00:00,[],None
101,https://github.com/MaicDf/ProyectoDigital2.git,2020-12-07 15:51:42+00:00,,0,MaicDf/ProyectoDigital2,319368353,Verilog,ProyectoDigital2,56,1,2024-02-29 15:43:25+00:00,[],None
102,https://github.com/dparmar2/4bit-8-Register-File-.git,2020-12-08 05:27:20+00:00,Verilog Gate level implementation,0,dparmar2/4bit-8-Register-File-,319535698,Verilog,4bit-8-Register-File-,415,1,2024-03-13 22:04:15+00:00,[],None
103,https://github.com/Harshil1995/FPGA_Traffic-Light-Controller-using-verilog.git,2020-12-08 23:24:23+00:00,Constructed RTL for traffic light control system for multiple intersections supporting pedestrian signals on FPGA board. ,0,Harshil1995/FPGA_Traffic-Light-Controller-using-verilog,319786426,Verilog,FPGA_Traffic-Light-Controller-using-verilog,2480,1,2021-01-13 00:33:57+00:00,[],https://api.github.com/licenses/mit
104,https://github.com/vulkanbets/IIR_Filter_Time_Multiplexed.git,2020-12-07 02:41:46+00:00,,0,vulkanbets/IIR_Filter_Time_Multiplexed,319184552,Verilog,IIR_Filter_Time_Multiplexed,11,1,2023-05-24 06:14:00+00:00,[],None
105,https://github.com/michaelmengistu/ARM-Processor-Implementation.git,2020-12-04 03:49:36+00:00,Created a ARMv8 Single-cycle Processor using Verilog ,0,michaelmengistu/ARM-Processor-Implementation,318395964,Verilog,ARM-Processor-Implementation,33,1,2020-12-04 06:26:32+00:00,[],None
106,https://github.com/mattvenn/seven_segment_wrapper.git,2020-12-02 17:26:59+00:00,,1,mattvenn/seven_segment_wrapper,317938982,Verilog,seven_segment_wrapper,581,1,2022-03-17 00:19:35+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/diezep/ProyectoFinal-SSPAC-E5-D12.git,2020-11-30 15:05:59+00:00,Proyecto final de la materia Seminario de Solución de Problemas de Arquitectura de Computadoras:D12.,0,diezep/ProyectoFinal-SSPAC-E5-D12,317259472,Verilog,ProyectoFinal-SSPAC-E5-D12,569,1,2020-12-11 08:49:15+00:00,[],https://api.github.com/licenses/mit
108,https://github.com/chrsthur/WildWest2048.git,2020-12-09 04:32:49+00:00,,1,chrsthur/WildWest2048,319842157,Verilog,WildWest2048,1714,1,2020-12-09 20:00:52+00:00,[],None
109,https://github.com/D3r3k23/VGA-Char-ROM.git,2020-12-15 23:34:14+00:00,,0,D3r3k23/VGA-Char-ROM,321815386,Verilog,VGA-Char-ROM,377,1,2023-10-12 13:14:28+00:00,[],None
110,https://github.com/apdn/ClusterSoC.git,2020-12-02 17:38:05+00:00,,0,apdn/ClusterSoC,317942083,Verilog,ClusterSoC,570,1,2024-03-31 21:26:43+00:00,[],None
111,https://github.com/NCDCCC/MatrixMultiply-verilog.git,2020-12-09 00:58:26+00:00,FPGA Matrix Multiply method,0,NCDCCC/MatrixMultiply-verilog,319801947,Verilog,MatrixMultiply-verilog,98,1,2021-12-12 09:49:12+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/r08922128/CA-2020-Project1.git,2020-12-09 03:02:14+00:00,,0,r08922128/CA-2020-Project1,319825536,Verilog,CA-2020-Project1,56,1,2022-01-19 20:40:12+00:00,[],None
113,https://github.com/flywang606/2d_fir.git,2020-11-29 13:29:49+00:00,a ip for 2d fir design,0,flywang606/2d_fir,316957474,Verilog,2d_fir,28,1,2022-05-25 07:13:15+00:00,[],None
114,https://github.com/wtfuzz/cyclone10-riscv.git,2020-11-28 06:20:43+00:00,Cyclone 10 RISC-V FuseSoC core,2,wtfuzz/cyclone10-riscv,316670853,Verilog,cyclone10-riscv,119,1,2021-03-29 17:43:46+00:00,[],None
115,https://github.com/Darkkogging/Neo-Ligth.git,2020-12-15 21:57:38+00:00,,0,Darkkogging/Neo-Ligth,321799034,Verilog,Neo-Ligth,7802,1,2021-08-24 03:49:07+00:00,[],None
116,https://github.com/JairCopete17/sensores-verilog.git,2020-11-29 18:35:20+00:00,Se hace una recopilación de los sensores utilizados para el proyecto de una casa domotica. Compilado en ISE Design 14.6 y Simulado en ISim.,0,JairCopete17/sensores-verilog,317017540,Verilog,sensores-verilog,4,1,2023-03-25 16:22:34+00:00,"['verilog-project', 'verilog-code', 'verilog-hdl', 'fpga', 'fpga-programming', 'sensors']",https://api.github.com/licenses/mit
117,https://github.com/SweeperAA/skywater130_decred_miner_old.git,2020-11-29 02:54:10+00:00,,0,SweeperAA/skywater130_decred_miner_old,316863997,Verilog,skywater130_decred_miner_old,52850,1,2020-12-04 14:59:56+00:00,[],https://api.github.com/licenses/apache-2.0
118,https://github.com/koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL.git,2020-12-13 17:39:15+00:00,2-Bit by 3-Bit Multiplier in Gate-Level Verilog HDL. Use Auto Verifying.,0,koakuma666/2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL,321122815,Verilog,2-Bit-by-3-Bit-Multiplier-in-Gate-Level-Verilog-HDL,267,1,2023-03-02 21:11:49+00:00,[],https://api.github.com/licenses/gpl-3.0
119,https://github.com/VindulaNR/CO224--Computer-Architecture.git,2020-12-05 06:53:37+00:00,,0,VindulaNR/CO224--Computer-Architecture,318722995,Verilog,CO224--Computer-Architecture,1413,1,2021-03-10 11:26:30+00:00,[],None
120,https://github.com/joshshterenberg/311_Project.git,2020-12-09 00:42:00+00:00,,1,joshshterenberg/311_Project,319799079,Verilog,311_Project,1579,1,2020-12-10 00:03:24+00:00,[],None
121,https://github.com/HarishKMurali/VLSI-Lab.git,2020-12-10 07:15:48+00:00,"Codes done as a part of VLSI Lab course - from different adders to multipliers, from sim file generation to path enumeration in circuits",0,HarishKMurali/VLSI-Lab,320190701,Verilog,VLSI-Lab,1654,1,2020-12-10 09:48:23+00:00,[],https://api.github.com/licenses/mit
122,https://github.com/Gardenia-Tian/Pipeline-CPU.git,2020-12-15 12:02:41+00:00,SYSU计算机组成原理流水线CPU（Pipeline CPU）,1,Gardenia-Tian/Pipeline-CPU,321655131,Verilog,Pipeline-CPU,13548,1,2023-11-04 12:00:46+00:00,[],None
123,https://github.com/neurorulez/CtrlModule_Loader_Sram.git,2020-12-15 09:12:39+00:00,,0,neurorulez/CtrlModule_Loader_Sram,321613132,Verilog,CtrlModule_Loader_Sram,282,1,2021-03-25 21:28:02+00:00,[],None
124,https://github.com/tcy1999/VE270.git,2020-12-04 14:17:36+00:00,VE270 Lab Materials,1,tcy1999/VE270,318537826,Verilog,VE270,4371,1,2023-06-18 10:15:34+00:00,[],None
125,https://github.com/zyu-c/verilog_TD4.git,2020-12-05 02:41:56+00:00,,0,zyu-c/verilog_TD4,318686038,Verilog,verilog_TD4,3,1,2023-07-27 07:10:10+00:00,[],None
126,https://github.com/Karikaranvetti/Building-a-Simple-Processor-and-Memory-Hierarchy.git,2020-12-15 09:39:29+00:00,"The microarchitecture of a processor is designed based on an Instruction Set. Your processor should implement the instructions add, sub, and, or, mov, loadi, j and beq. All instructions are of 32-bit fixed length",0,Karikaranvetti/Building-a-Simple-Processor-and-Memory-Hierarchy,321620189,Verilog,Building-a-Simple-Processor-and-Memory-Hierarchy,2042,1,2023-01-13 22:07:26+00:00,[],None
127,https://github.com/DogeW/TechV.git,2020-12-15 15:13:28+00:00,mips cpu core,0,DogeW/TechV,321705095,Verilog,TechV,392,1,2020-12-17 13:04:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
128,https://github.com/Darkstar1403/Sem.-Arquitectura-2020B-D12-ArribaPython.git,2020-12-05 08:54:13+00:00,"Proyecto sobre procesador MIPS, equipo 3.",1,Darkstar1403/Sem.-Arquitectura-2020B-D12-ArribaPython,318743225,Verilog,Sem.-Arquitectura-2020B-D12-ArribaPython,2135,1,2020-12-07 13:30:35+00:00,[],None
129,https://github.com/ngdxzy/FF_Test.git,2020-12-01 21:15:23+00:00,,0,ngdxzy/FF_Test,317669601,Verilog,FF_Test,255,1,2022-04-12 21:22:53+00:00,[],None
130,https://github.com/TheWayForward/DigitalSystemDesign.git,2020-12-14 07:46:45+00:00,Digital System Design demos in Verilog HDL.,0,TheWayForward/DigitalSystemDesign,321271263,Verilog,DigitalSystemDesign,27,1,2020-12-16 23:56:13+00:00,[],None
131,https://github.com/Dud3ek/ESL.git,2020-12-01 17:26:49+00:00,ESL class repository,0,Dud3ek/ESL,317617026,Verilog,ESL,4996,1,2020-12-04 11:18:33+00:00,[],None
132,https://github.com/Harshil1995/Spread-Spectrum-Correlator.git,2020-12-08 23:12:30+00:00,"The aim of this project is to recover a signal using correlator that was spread with a Gold code using Phase Shift Keying. So, to do so. we built a unit that runs on 333MHz Frequency which accepts a base band sample every clock and produces a correlation output.",1,Harshil1995/Spread-Spectrum-Correlator,319784464,Verilog,Spread-Spectrum-Correlator,57,1,2021-01-13 00:29:38+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/Storm-Rage0/MIPS-CPU.git,2020-12-12 07:54:35+00:00,MIPS架构CPU，基于Nexys4板,0,Storm-Rage0/MIPS-CPU,320778079,Verilog,MIPS-CPU,430,1,2021-12-02 16:19:51+00:00,[],None
134,https://github.com/strong-Ting/FFT_verilog_IP_core.git,2020-12-13 07:44:51+00:00,,0,strong-Ting/FFT_verilog_IP_core,321011248,Verilog,FFT_verilog_IP_core,401,1,2022-05-19 03:27:00+00:00,[],None
135,https://github.com/filimonadrian/cn2.git,2020-12-13 09:27:47+00:00,Computer Architecture - RISC V,0,filimonadrian/cn2,321027989,Verilog,cn2,6308,1,2023-01-03 09:19:54+00:00,[],None
136,https://github.com/unal-edigital2-labs/2020-2-w07_entrega-_final-grupo02.git,2020-12-15 12:13:32+00:00,w07_entrega-_final-grupo02 created by GitHub Classroom,0,unal-edigital2-labs/2020-2-w07_entrega-_final-grupo02,321657706,Verilog,2020-2-w07_entrega-_final-grupo02,147217,1,2022-11-07 01:03:02+00:00,[],None
137,https://github.com/Fisheep1207/CA-project.git,2020-12-11 03:37:51+00:00,,0,Fisheep1207/CA-project,320458443,Verilog,CA-project,342,1,2020-12-31 04:00:21+00:00,[],None
138,https://github.com/DanielTeranF/proyecto_electronica1.git,2020-12-12 05:29:44+00:00,,0,DanielTeranF/proyecto_electronica1,320755839,Verilog,proyecto_electronica1,5862,1,2021-05-30 01:16:20+00:00,[],None
139,https://github.com/Abhijit123Gupta/Hardware_Implementation-of-Image_Processing_Algorithms.git,2020-12-14 09:21:35+00:00,,0,Abhijit123Gupta/Hardware_Implementation-of-Image_Processing_Algorithms,321295335,Verilog,Hardware_Implementation-of-Image_Processing_Algorithms,91537,1,2020-12-14 09:44:53+00:00,[],None
140,https://github.com/apdn/P2PSoC.git,2020-12-02 20:05:53+00:00,,2,apdn/P2PSoC,317977801,Verilog,P2PSoC,553,1,2024-03-31 21:26:39+00:00,[],None
141,https://github.com/apdn/AXISoC.git,2020-12-02 17:47:12+00:00,,1,apdn/AXISoC,317944555,Verilog,AXISoC,310,1,2024-03-31 21:26:40+00:00,[],None
142,https://github.com/MorganJamesSmith/mips-processor.git,2020-12-07 23:32:23+00:00,,0,MorganJamesSmith/mips-processor,319471489,Verilog,mips-processor,26,1,2021-01-25 18:10:09+00:00,[],None
143,https://github.com/Harshil1995/FPGA_Vending-Machine-uisng-Verilog.git,2020-12-08 23:22:40+00:00,"• Built RTL for Vending Machine on FPGA board that accepts money, selects an item and gives out the change.  Four 7-segment display employed for displaying product price and selection.",0,Harshil1995/FPGA_Vending-Machine-uisng-Verilog,319786151,Verilog,FPGA_Vending-Machine-uisng-Verilog,1765,1,2021-01-13 00:35:08+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/bellwood420/Arcade-Breakout_MiSTer.git,2020-12-11 07:42:11+00:00,Arcade: Atari Breakout (1976) for MiSTer. This repository had been used until the official release. Now it is a mirror of official (https://github.com/MiSTer-devel/Arcade-Breakout_MiSTer),0,bellwood420/Arcade-Breakout_MiSTer,320502630,Verilog,Arcade-Breakout_MiSTer,5240,1,2023-08-06 10:06:30+00:00,[],https://api.github.com/licenses/gpl-2.0
145,https://github.com/pratimakv/EC311-Keyboard-Battleship.git,2020-12-09 19:24:05+00:00,,2,pratimakv/EC311-Keyboard-Battleship,320057737,Verilog,EC311-Keyboard-Battleship,6228,1,2020-12-10 00:23:54+00:00,[],None
146,https://github.com/gitred-e/verilog.git,2020-12-13 16:23:09+00:00,Some example codes,0,gitred-e/verilog,321107779,Verilog,verilog,365,1,2021-09-30 08:34:26+00:00,[],None
147,https://github.com/Kyokoning/DigitSerialMultiplier.git,2020-11-29 08:00:20+00:00,,0,Kyokoning/DigitSerialMultiplier,316903016,Verilog,DigitSerialMultiplier,69,1,2021-03-22 20:02:08+00:00,[],None
148,https://github.com/sfu-arch/TensorBricks.git,2020-12-04 03:48:31+00:00,Building blocks for spatial convolutions,2,sfu-arch/TensorBricks,318395757,Verilog,TensorBricks,17760,1,2022-09-30 08:21:54+00:00,[],https://api.github.com/licenses/mit
149,https://github.com/Alyssonmach/sistema-seguranca-residencial.git,2020-11-30 14:27:35+00:00,Projeto final da disciplina Laboratório de Circuitos Lógicos - Sistema de Segurança Residencial.,0,Alyssonmach/sistema-seguranca-residencial,317248552,Verilog,sistema-seguranca-residencial,2852,1,2021-07-12 18:13:11+00:00,"['logic-gates', 'logic-circuit', 'project', 'ufcg', 'verilog', 'logisim']",https://api.github.com/licenses/mit
150,https://github.com/Jaffar4u2/king4u2.git,2020-12-08 06:09:43+00:00,Signature Registers for Small-Delay Defect Detection,0,Jaffar4u2/king4u2,319543511,Verilog,king4u2,123,1,2021-03-18 11:09:34+00:00,[],None
151,https://github.com/abdelazeem201/Pipelined-FFT-IFFT-64-points.git,2020-12-08 20:46:57+00:00,The USFFT64 User Manual contains description of the USFFT64 core architecture to explain its proper use. USFFT64 soft core is the unit to perform the Fast Fourier Transform (FFT). It performs one dimensional 64 – complex point FFT. The data and coefficient widths are adjustable in the range 8 to 16.,0,abdelazeem201/Pipelined-FFT-IFFT-64-points,319757021,Verilog,Pipelined-FFT-IFFT-64-points,92,1,2022-04-05 01:21:22+00:00,[],None
152,https://github.com/Icarus92/4-lane-histogram.git,2020-12-06 16:20:34+00:00,,0,Icarus92/4-lane-histogram,319076606,,4-lane-histogram,806,1,2024-03-03 19:56:46+00:00,[],None
153,https://github.com/AyushRajSharma/Hardware_AES_Algorithm.git,2020-12-10 21:33:30+00:00,AES Algorithm written in verilog for 128 bits key hardware simulation,0,AyushRajSharma/Hardware_AES_Algorithm,320395272,Verilog,Hardware_AES_Algorithm,1812,1,2021-03-03 06:05:31+00:00,[],https://api.github.com/licenses/gpl-3.0
154,https://github.com/vodogrey2012/DES-TDES.git,2020-12-08 04:34:50+00:00,Исходные файлы фронта аппаратной реализации алгоритмов DES и TDES,0,vodogrey2012/DES-TDES,319526611,Verilog,DES-TDES,90,1,2021-12-17 13:45:41+00:00,[],None
155,https://github.com/electricdream11/FPGA_qr.git,2020-12-06 12:38:46+00:00,,0,electricdream11/FPGA_qr,319029781,Verilog,FPGA_qr,1205,1,2020-12-26 09:29:39+00:00,[],None
156,https://github.com/Capelito1112/HLS-gomoku.git,2020-12-12 09:30:32+00:00,,0,Capelito1112/HLS-gomoku,320794149,Verilog,HLS-gomoku,32,1,2021-03-11 00:04:38+00:00,[],None
157,https://github.com/MeenakshiShankar/Verilog-For-Comparator.git,2020-11-28 04:23:08+00:00,,0,MeenakshiShankar/Verilog-For-Comparator,316655521,Verilog,Verilog-For-Comparator,34,1,2022-05-23 03:50:32+00:00,[],None
158,https://github.com/mustafaR35/Rainbow-Road.git,2020-12-07 20:38:40+00:00,Simple driving game played on Basys3 Board and monitor,0,mustafaR35/Rainbow-Road,319438382,,Rainbow-Road,98210,1,2022-10-21 09:32:24+00:00,[],None
159,https://github.com/chazhurd/Lava-Walls.git,2020-12-11 00:08:19+00:00,An Embedded Systems game I made in Verilog.This was a team effort and we got this game to work great and the professor chose it to showcase Verilogs abilities. ,0,chazhurd/Lava-Walls,320421098,Verilog,Lava-Walls,5,1,2021-04-23 23:05:55+00:00,[],None
160,https://github.com/wolframalexa/MIPSProcessor.git,2020-12-01 20:11:56+00:00,Final project for Hardware Design - designing a MIPS processor in Verilog.,1,wolframalexa/MIPSProcessor,317656069,Verilog,MIPSProcessor,55,1,2022-04-27 22:23:52+00:00,[],None
161,https://github.com/how861025ard/HDLBITS.git,2020-12-05 08:38:03+00:00,,0,how861025ard/HDLBITS,318740469,Verilog,HDLBITS,258,1,2021-02-05 01:14:31+00:00,[],None
162,https://github.com/PeterAyad/SPI.git,2020-12-15 23:51:57+00:00,Serial Peripheral Interface using Verilog,0,PeterAyad/SPI,321818116,Verilog,SPI,69,1,2022-06-14 00:33:30+00:00,"['serial-peripheral-interface', 'verilog']",None
163,https://github.com/yasir-javed/vga.git,2020-12-15 05:31:17+00:00,,1,yasir-javed/vga,321563254,Verilog,vga,4,1,2024-03-27 14:08:48+00:00,[],None
164,https://github.com/akshaygodse13/PE_Coprocessor.git,2020-11-29 13:58:00+00:00,,2,akshaygodse13/PE_Coprocessor,316963036,Verilog,PE_Coprocessor,2880,1,2021-08-11 06:14:50+00:00,[],None
165,https://github.com/SandaruJayawardana/fyp_slave_device.git,2020-12-01 02:54:53+00:00,,1,SandaruJayawardana/fyp_slave_device,317407591,Verilog,fyp_slave_device,1086,1,2021-06-17 12:19:21+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/mars441998/32_bit_single_cycle_microprocessor.git,2020-12-06 10:31:11+00:00,A single cycle 16-bit ARM microprocessor,0,mars441998/32_bit_single_cycle_microprocessor,319006593,Verilog,32_bit_single_cycle_microprocessor,12,1,2022-09-21 11:18:28+00:00,[],None
167,https://github.com/oscaracgg/Quadrature_Motor.git,2020-12-15 18:54:04+00:00,,0,oscaracgg/Quadrature_Motor,321760854,Verilog,Quadrature_Motor,10,1,2022-05-31 22:36:31+00:00,[],https://api.github.com/licenses/bsd-3-clause
168,https://github.com/SKlayer/vcu1525_sprocket.git,2020-12-06 11:18:36+00:00,Sprocket's original VCU1525 release from 2017.,1,SKlayer/vcu1525_sprocket,319014968,,vcu1525_sprocket,131,1,2024-01-31 05:54:33+00:00,[],None
169,https://github.com/wemblykj/FPGA_MSO.git,2020-12-12 13:58:13+00:00,Attempt to write an FPGA based multi domain oscilloscope,0,wemblykj/FPGA_MSO,320843175,Verilog,FPGA_MSO,79,0,2021-01-11 12:07:19+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/ColeTynan/cse141Lfinal.git,2020-12-14 18:45:35+00:00,final project for cse141L,1,ColeTynan/cse141Lfinal,321441544,Verilog,cse141Lfinal,101,0,2020-12-18 11:45:01+00:00,[],None
171,https://github.com/dderose1/cryptoATM.git,2020-12-03 03:30:39+00:00,,1,dderose1/cryptoATM,318064014,Verilog,cryptoATM,101,0,2023-03-10 12:07:49+00:00,[],None
172,https://github.com/Pedro-Rella/iob-soc-lab-copy.git,2020-12-01 03:31:43+00:00,,0,Pedro-Rella/iob-soc-lab-copy,317414724,Verilog,iob-soc-lab-copy,173854,0,2020-12-27 15:13:54+00:00,[],https://api.github.com/licenses/mit
173,https://github.com/AbtahiChowdhury/Single-Cycle-CPU.git,2020-12-01 00:55:03+00:00,,0,AbtahiChowdhury/Single-Cycle-CPU,317385579,Verilog,Single-Cycle-CPU,16443,0,2022-08-04 00:46:11+00:00,[],None
174,https://github.com/tonokip/paracosine.git,2020-12-01 02:38:29+00:00,,0,tonokip/paracosine,317404361,Verilog,paracosine,1,0,2020-12-01 02:39:12+00:00,[],None
175,https://github.com/ltf0501/Computer-Architecture-2020-Project-1.git,2020-12-03 09:35:38+00:00,,0,ltf0501/Computer-Architecture-2020-Project-1,318142450,Verilog,Computer-Architecture-2020-Project-1,3284,0,2021-05-31 07:36:12+00:00,[],None
176,https://github.com/VasilyMarkov/spi_master.git,2020-12-02 18:36:48+00:00,,0,VasilyMarkov/spi_master,317957125,Verilog,spi_master,1,0,2020-12-02 18:37:59+00:00,[],None
177,https://github.com/nancyzhe/EC311_Standoff_Project.git,2020-12-09 21:58:58+00:00,,0,nancyzhe/EC311_Standoff_Project,320089826,Verilog,EC311_Standoff_Project,5012,0,2020-12-26 05:40:17+00:00,[],None
178,https://github.com/tarunsmalviya/ijvm.git,2020-12-09 17:47:42+00:00,,0,tarunsmalviya/ijvm,320035031,Verilog,ijvm,1276,0,2020-12-17 07:39:29+00:00,[],None
179,https://github.com/EdwinTrejo/AESencryption.git,2020-12-09 01:24:32+00:00,,0,EdwinTrejo/AESencryption,319806515,Verilog,AESencryption,119058,0,2021-05-19 15:06:33+00:00,[],None
180,https://github.com/summerr0007/NCUE_Verilog.git,2020-12-08 13:57:25+00:00,,0,summerr0007/NCUE_Verilog,319654746,Verilog,NCUE_Verilog,2576,0,2021-06-10 17:11:53+00:00,[],None
181,https://github.com/qthuang/EC311project2020fall.git,2020-12-10 04:22:25+00:00,,0,qthuang/EC311project2020fall,320158099,Verilog,EC311project2020fall,95890,0,2021-09-16 10:38:12+00:00,[],None
182,https://github.com/WeiCheng14159/DLIC_2020.git,2020-12-10 06:28:34+00:00,,1,WeiCheng14159/DLIC_2020,320180738,Verilog,DLIC_2020,284,0,2021-09-28 01:47:21+00:00,[],None
183,https://github.com/dcabrera101/Standoff-FPGA-Game.git,2020-12-10 05:08:34+00:00,Logic Design Final Project,0,dcabrera101/Standoff-FPGA-Game,320165940,Verilog,Standoff-FPGA-Game,4977,0,2020-12-10 05:25:19+00:00,[],None
184,https://github.com/fpgaProject/image_processing.git,2020-12-10 05:16:05+00:00,image processing with FPGA,1,fpgaProject/image_processing,320167278,Verilog,image_processing,242922,0,2021-01-29 14:24:46+00:00,[],None
185,https://github.com/pgipson/Basys3-Pmod-AD1-DA3-ADC-to-DAC-Signal-Pass-Through.git,2020-12-06 05:59:18+00:00,Basys 3 Pmod AD1 to DA3 signal pass through. ADC to DAC,0,pgipson/Basys3-Pmod-AD1-DA3-ADC-to-DAC-Signal-Pass-Through,318963161,Verilog,Basys3-Pmod-AD1-DA3-ADC-to-DAC-Signal-Pass-Through,34,0,2020-12-09 02:25:14+00:00,[],None
186,https://github.com/yichenwang970/EE577B_cpu.git,2020-12-07 00:57:00+00:00,,0,yichenwang970/EE577B_cpu,319166257,Verilog,EE577B_cpu,148,0,2020-12-07 01:23:14+00:00,[],None
187,https://github.com/shohata/FPGA-Live-Migrator.git,2020-12-06 07:19:32+00:00,,0,shohata/FPGA-Live-Migrator,318975043,Verilog,FPGA-Live-Migrator,335,0,2020-12-06 07:22:55+00:00,[],None
188,https://github.com/rshiv2/digital-divider.git,2020-12-04 04:19:47+00:00,,0,rshiv2/digital-divider,318401520,Verilog,digital-divider,3,0,2020-12-04 06:02:22+00:00,[],None
189,https://github.com/mobasiolu/Reaction-Timer.git,2020-12-05 02:27:17+00:00,Designed for EE 214 - Design of Logic Circuits,0,mobasiolu/Reaction-Timer,318683902,Verilog,Reaction-Timer,6,0,2024-02-29 22:14:29+00:00,[],None
190,https://github.com/Bruhath10/Verilog.git,2020-11-28 12:49:05+00:00,"This repository contains Verilog codes, Test-benches, and Output Waveforms for various designs",0,Bruhath10/Verilog,316732676,Verilog,Verilog,62,0,2020-12-06 10:45:55+00:00,[],None
191,https://github.com/jborza/fpga_vga_display.git,2020-11-29 08:02:26+00:00,,0,jborza/fpga_vga_display,316903303,Verilog,fpga_vga_display,23,0,2020-11-29 08:49:11+00:00,[],None
192,https://github.com/vanwanTaiwan/SME_parallel.git,2020-12-03 06:17:49+00:00,,0,vanwanTaiwan/SME_parallel,318095409,Verilog,SME_parallel,6741,0,2021-01-10 09:33:02+00:00,[],None
193,https://github.com/real-bird-kun/ppmdecoder.git,2020-12-03 09:39:46+00:00,project for IC,0,real-bird-kun/ppmdecoder,318143552,Verilog,ppmdecoder,1028,0,2021-01-14 11:22:48+00:00,[],None
194,https://github.com/Ivanov9090/CIC.git,2020-12-04 09:24:03+00:00,My first GitHub project. Digital design.,0,Ivanov9090/CIC,318465507,Verilog,CIC,671,0,2020-12-21 12:58:55+00:00,[],None
195,https://github.com/koonrad/ESL_tutorials.git,2020-12-04 17:52:16+00:00,,0,koonrad/ESL_tutorials,318594540,Verilog,ESL_tutorials,3738,0,2020-12-04 18:07:15+00:00,[],None
196,https://github.com/makharadzemisho/homework5.git,2020-12-15 09:24:47+00:00,,0,makharadzemisho/homework5,321616396,Verilog,homework5,55,0,2020-12-15 09:28:50+00:00,[],None
197,https://github.com/eajimenezlo/Neo-Ligth.git,2020-12-10 17:07:34+00:00,,0,eajimenezlo/Neo-Ligth,320337932,Verilog,Neo-Ligth,6465,0,2020-12-15 21:49:16+00:00,[],None
198,https://github.com/gaogaogao666/basy2_60s_counter.git,2020-12-10 02:59:23+00:00,basy2_60scounter_verilog,0,gaogaogao666/basy2_60s_counter,320142852,Verilog,basy2_60s_counter,4,0,2020-12-10 03:03:55+00:00,[],None
199,https://github.com/b07902067/pipelined-CPU-in-Verilog.git,2020-12-09 06:51:50+00:00,,0,b07902067/pipelined-CPU-in-Verilog,319868699,Verilog,pipelined-CPU-in-Verilog,172,0,2021-03-03 04:55:57+00:00,[],None
200,https://github.com/dvarshney1/4-stage-OoO-Processor.git,2020-12-11 04:06:37+00:00,A simple 4-stage Out-of-Order Processor implemented using Tomasulo's Algorithm. Includes a 1-bit Branch Predictor with BTB,0,dvarshney1/4-stage-OoO-Processor,320463379,Verilog,4-stage-OoO-Processor,8555,0,2021-01-05 18:14:11+00:00,[],None
201,https://github.com/ZG926/CA_project1.git,2020-12-11 07:22:13+00:00,,0,ZG926/CA_project1,320498175,Verilog,CA_project1,1134,0,2021-01-26 04:58:09+00:00,[],None
202,https://github.com/alexandertran4/Final_Project.git,2020-12-13 13:43:07+00:00,,0,alexandertran4/Final_Project,321074537,Verilog,Final_Project,3298,0,2020-12-13 13:44:35+00:00,[],None
203,https://github.com/paiiiii/EC311_FINAL_PROJECT_Piano.git,2020-12-09 18:17:20+00:00,,0,paiiiii/EC311_FINAL_PROJECT_Piano,320042111,Verilog,EC311_FINAL_PROJECT_Piano,1192,0,2020-12-09 19:24:35+00:00,[],None
204,https://github.com/FaazAbidi/FPGA-Tetris-Game.git,2020-12-09 16:49:02+00:00,Tetris game based on FPGA Basys 03. ,0,FaazAbidi/FPGA-Tetris-Game,320020220,Verilog,FPGA-Tetris-Game,25,0,2022-03-30 09:38:55+00:00,[],None
205,https://github.com/Calerbucci/midterm2-practice.git,2020-12-14 09:11:48+00:00,,0,Calerbucci/midterm2-practice,321292586,Verilog,midterm2-practice,8630,0,2020-12-14 09:13:00+00:00,[],None
206,https://github.com/shen777/single-cycle-RISC-V-cpu.git,2020-11-30 12:52:03+00:00,,0,shen777/single-cycle-RISC-V-cpu,317222776,Verilog,single-cycle-RISC-V-cpu,1026,0,2020-11-30 12:55:06+00:00,[],None
207,https://github.com/makharadzemisho/homework6.git,2020-12-15 09:03:53+00:00,,0,makharadzemisho/homework6,321610839,Verilog,homework6,55,0,2020-12-15 09:09:33+00:00,[],None
208,https://github.com/Satyam-Dwivedi-48/Sequential_Multiplier.git,2020-12-05 13:22:25+00:00,"This is a simple Verilog code that mimics the working of  a sequential multiplier algorithm and is used to to multiply numbers from testbench values,update to the latest version of iverilog to run this code",0,Satyam-Dwivedi-48/Sequential_Multiplier,318794106,Verilog,Sequential_Multiplier,6,0,2020-12-05 13:32:36+00:00,[],None
209,https://github.com/Finnyear/A-good-CPU.git,2020-12-05 06:42:14+00:00,CREATE,0,Finnyear/A-good-CPU,318721164,Verilog,A-good-CPU,625,0,2022-03-04 05:02:41+00:00,[],None
210,https://github.com/AlbertLin0/riscv_study.git,2020-12-06 14:38:34+00:00,,0,AlbertLin0/riscv_study,319054799,Verilog,riscv_study,3694,0,2020-12-28 14:37:15+00:00,[],None
211,https://github.com/SHINJUNGWOO/Conv_RTL_Model.git,2020-12-06 16:41:31+00:00,,0,SHINJUNGWOO/Conv_RTL_Model,319081091,Verilog,Conv_RTL_Model,3124,0,2020-12-06 17:03:14+00:00,[],None
212,https://github.com/iuliivasilev/verilog_chemes.git,2020-12-06 12:28:18+00:00,,0,iuliivasilev/verilog_chemes,319027781,Verilog,verilog_chemes,1192,0,2021-02-06 23:25:59+00:00,[],None
213,https://github.com/ThisNicknameIsTaken/SimpleControlUnit.git,2020-12-03 19:02:47+00:00,Simple Control Unit,0,ThisNicknameIsTaken/SimpleControlUnit,318292230,Verilog,SimpleControlUnit,97,0,2020-12-04 22:41:34+00:00,[],None
214,https://github.com/langalsoumyajit/IITB_RISC.git,2020-12-04 14:42:30+00:00,RISC Processor,0,langalsoumyajit/IITB_RISC,318544732,Verilog,IITB_RISC,53,0,2021-08-22 16:07:10+00:00,[],None
215,https://github.com/harleenc16/EC413Lab7.git,2020-12-13 05:14:20+00:00,,0,harleenc16/EC413Lab7,320989226,Verilog,EC413Lab7,16,0,2020-12-13 05:16:09+00:00,[],None
216,https://github.com/ppppaidy/Simple-Systolic-Array.git,2020-12-08 13:56:08+00:00,,0,ppppaidy/Simple-Systolic-Array,319654419,Verilog,Simple-Systolic-Array,189,0,2020-12-09 06:25:04+00:00,[],None
217,https://github.com/VishvaNavanjana/-8-bit-single-cycle-processor.git,2020-12-11 03:00:13+00:00, 8-bit single-cycle processor using Verilog,0,VishvaNavanjana/-8-bit-single-cycle-processor,320451233,Verilog,-8-bit-single-cycle-processor,958,0,2020-12-11 03:04:06+00:00,[],None
218,https://github.com/Fenteale/Verilog-Alarm-Clock.git,2020-12-01 08:00:37+00:00,,0,Fenteale/Verilog-Alarm-Clock,317466840,Verilog,Verilog-Alarm-Clock,64,0,2022-07-18 07:33:22+00:00,[],https://api.github.com/licenses/gpl-3.0
219,https://github.com/eric42827/IC_Design_HW3.git,2020-12-15 10:59:23+00:00,,0,eric42827/IC_Design_HW3,321640123,Verilog,IC_Design_HW3,3403,0,2020-12-18 02:53:16+00:00,[],None
220,https://github.com/ne-egor/task_4.git,2020-12-15 15:13:28+00:00,,0,ne-egor/task_4,321705094,Verilog,task_4,23,0,2020-12-21 15:03:26+00:00,[],None
221,https://github.com/HussamGawish/IBEX-SOC.git,2020-12-02 09:33:41+00:00,,0,HussamGawish/IBEX-SOC,317813231,Verilog,IBEX-SOC,247783,0,2020-12-19 17:06:59+00:00,[],None
222,https://github.com/Arthur-Chang016/OpenMIPS.git,2020-11-28 17:17:18+00:00,Try to learn and build a OpenMIPS CPU with book <自己動手寫CPU>,0,Arthur-Chang016/OpenMIPS,316784244,Verilog,OpenMIPS,19,0,2020-12-08 06:27:39+00:00,[],None
223,https://github.com/rjsilver/APOLLO-hdl.git,2020-11-30 16:28:34+00:00,ZU11EG Custom HDL,1,rjsilver/APOLLO-hdl,317282065,Verilog,APOLLO-hdl,20921,0,2020-12-23 05:18:02+00:00,[],
224,https://github.com/DiogoBranda/Title_to_be_defined.git,2020-12-02 15:56:51+00:00,,0,DiogoBranda/Title_to_be_defined,317913746,Verilog,Title_to_be_defined,39658,0,2020-12-28 11:50:40+00:00,[],None
225,https://github.com/bulat242/High-pass-IIR-Filter-5-th-order-.git,2020-12-06 11:22:41+00:00,This repository contains a full design of High-Pass IIR Filter in fixed point (5-th order) for 15-bit's input and output signals.,1,bulat242/High-pass-IIR-Filter-5-th-order-,319015679,Verilog,High-pass-IIR-Filter-5-th-order-,136,0,2020-12-20 15:55:19+00:00,[],None
226,https://github.com/EC311-ElonMux/Whack_A_Mole.git,2020-12-05 17:39:24+00:00,Whack A Mole Final Project for EC311,0,EC311-ElonMux/Whack_A_Mole,318850269,Verilog,Whack_A_Mole,3335,0,2020-12-09 01:31:40+00:00,[],None
227,https://github.com/zyu-c/verilog_elelock.git,2020-12-05 02:46:03+00:00,,0,zyu-c/verilog_elelock,318686612,Verilog,verilog_elelock,4,0,2020-12-05 02:46:40+00:00,[],None
228,https://github.com/JatinKhare/mips_isa.git,2020-12-08 18:03:31+00:00,Verilog Code for MIPS R2000 ISA,0,JatinKhare/mips_isa,319720174,Verilog,mips_isa,2192,0,2021-09-01 18:03:40+00:00,[],None
229,https://github.com/quashef/cache_project.git,2020-12-09 11:59:55+00:00,,0,quashef/cache_project,319942704,Verilog,cache_project,29031,0,2023-04-16 05:08:59+00:00,[],None
230,https://github.com/georgemaxx/modelsim_testbench.git,2020-12-07 10:33:04+00:00,used to verify the verilog code,0,georgemaxx/modelsim_testbench,319284544,Verilog,modelsim_testbench,73,0,2020-12-10 03:04:06+00:00,[],None
231,https://github.com/heranhaile/EC-311-Final-Project.git,2020-12-10 00:58:55+00:00,,0,heranhaile/EC-311-Final-Project,320119982,Verilog,EC-311-Final-Project,2141,0,2020-12-10 04:30:10+00:00,[],None
232,https://github.com/AbdulkareemAlkhiary/FPGA_VGA_Arcade_Game.git,2020-12-10 01:44:51+00:00,Developed a hardware/software (Verilog/C) SoC design on Altera DE1-SoC board that implements an arcade game on top of a VGA driver.,0,AbdulkareemAlkhiary/FPGA_VGA_Arcade_Game,320128232,Verilog,FPGA_VGA_Arcade_Game,74898,0,2021-01-11 20:49:19+00:00,[],None
233,https://github.com/healyyyyyy/Connect-Four.git,2020-12-10 15:03:03+00:00,,0,healyyyyyy/Connect-Four,320306257,Verilog,Connect-Four,912,0,2021-12-29 18:20:17+00:00,[],None
234,https://github.com/DHUer/Recition6_begin.git,2020-12-05 05:35:39+00:00,,0,DHUer/Recition6_begin,318710908,Verilog,Recition6_begin,10842,0,2020-12-05 05:43:41+00:00,[],None
235,https://github.com/Brucei/LOCK.git,2020-12-06 06:27:05+00:00,,0,Brucei/LOCK,318967291,Verilog,LOCK,618,0,2021-08-13 06:46:36+00:00,[],None
236,https://github.com/deanAirre/RISC_CPU_TA.git,2020-12-07 08:35:08+00:00,"Just for research purposes, inspired by https://github.com/liuqidev/8-bits-RISC-CPU-Verilog",1,deanAirre/RISC_CPU_TA,319254071,Verilog,RISC_CPU_TA,24,0,2020-12-15 18:16:38+00:00,[],None
237,https://github.com/screinac/Proyecto-SCAAD.git,2020-12-15 06:23:20+00:00,"Con el fin de contribuir al ahorro de agua, se ha creado un sistema para implementar en la ducha.",0,screinac/Proyecto-SCAAD,321573032,Verilog,Proyecto-SCAAD,11411,0,2020-12-17 12:48:56+00:00,"['saving', 'water', 'verilog']",None
238,https://github.com/MaxTheWhale/iceFUN-projects.git,2020-12-14 14:14:19+00:00,,0,MaxTheWhale/iceFUN-projects,321369098,Verilog,iceFUN-projects,148,0,2021-02-02 18:45:30+00:00,[],None
239,https://github.com/sandesh-goyal/hdlbits.git,2020-12-08 10:02:58+00:00,verilog codes,0,sandesh-goyal/hdlbits,319597521,Verilog,hdlbits,52,0,2021-03-05 10:01:34+00:00,[],None
240,https://github.com/nikanika0221/ALU_Module.git,2020-12-07 10:57:32+00:00,,0,nikanika0221/ALU_Module,319290801,Verilog,ALU_Module,438,0,2020-12-07 11:10:22+00:00,[],None
241,https://github.com/achyutjagini/ddco.git,2020-12-10 13:13:33+00:00,,0,achyutjagini/ddco,320277083,Verilog,ddco,892,0,2023-05-01 02:17:14+00:00,[],None
242,https://github.com/Deepakmanjunath855/verilog-codes.git,2020-11-28 08:50:11+00:00,,0,Deepakmanjunath855/verilog-codes,316692894,Verilog,verilog-codes,34,0,2020-11-28 08:59:21+00:00,[],None
243,https://github.com/MeenakshiShankar/Verilog-For-Multiplexer.git,2020-11-28 04:26:57+00:00,,0,MeenakshiShankar/Verilog-For-Multiplexer,316655975,Verilog,Verilog-For-Multiplexer,29,0,2021-01-13 03:15:30+00:00,[],None
244,https://github.com/youknowitskyle/MIPS-Multi-Cycle-Processor.git,2020-12-01 00:33:44+00:00,Multi-cycle MIPS processor implemented in Verilog.,0,youknowitskyle/MIPS-Multi-Cycle-Processor,317382110,Verilog,MIPS-Multi-Cycle-Processor,9,0,2020-12-01 00:50:48+00:00,[],None
245,https://github.com/Fattyboy9898/50.002-game.git,2020-11-29 14:00:42+00:00,,0,Fattyboy9898/50.002-game,316963553,Verilog,50.002-game,7282,0,2020-12-03 00:53:30+00:00,[],None
246,https://github.com/BigKuchz/Basic-Verilog-Coding.git,2020-12-02 13:09:54+00:00,Verilog Coding Learning,0,BigKuchz/Basic-Verilog-Coding,317865756,Verilog,Basic-Verilog-Coding,2,0,2020-12-02 13:54:54+00:00,[],None
247,https://github.com/dwadeiv/DE10-Standard-Audio-Codec-Project.git,2020-11-28 08:48:24+00:00,,0,dwadeiv/DE10-Standard-Audio-Codec-Project,316692622,Verilog,DE10-Standard-Audio-Codec-Project,113072,0,2021-02-19 23:57:30+00:00,[],None
248,https://github.com/NahianAlindo/verilog_HDL.git,2020-11-28 15:20:23+00:00,Practice files for Verilog HDL configuration,0,NahianAlindo/verilog_HDL,316761862,Verilog,verilog_HDL,2,0,2020-11-28 20:40:08+00:00,[],None
249,https://github.com/Matansegal/Application-Specific-Vector-Processor.git,2020-12-04 16:27:30+00:00,CS5387 final project,1,Matansegal/Application-Specific-Vector-Processor,318572911,Verilog,Application-Specific-Vector-Processor,900,0,2021-01-16 10:41:21+00:00,[],None
250,https://github.com/pandzban/verilog_asic_examples.git,2020-12-02 14:09:55+00:00,Examplary Verilog project made for ASIC implementation in Cadence environment.,0,pandzban/verilog_asic_examples,317882280,Verilog,verilog_asic_examples,30,0,2020-12-02 16:08:11+00:00,[],None
251,https://github.com/JackMao981/CPU_with_SPI.git,2020-11-30 01:05:25+00:00,,0,JackMao981/CPU_with_SPI,317076356,Verilog,CPU_with_SPI,4519,0,2020-12-15 17:26:08+00:00,[],None
252,https://github.com/kgokarn/cnn_hardware.git,2020-11-30 17:17:46+00:00,,0,kgokarn/cnn_hardware,317294566,Verilog,cnn_hardware,9887,0,2021-09-02 14:00:34+00:00,[],None
253,https://github.com/MohammadRostami71/Sample-CPU.git,2020-12-02 21:04:42+00:00,,0,MohammadRostami71/Sample-CPU,317990967,Verilog,Sample-CPU,123,0,2022-02-21 22:53:53+00:00,[],https://api.github.com/licenses/mit
254,https://github.com/alyssapyon/50.002-1D-RU-4-WHEEL--.git,2020-12-03 00:48:17+00:00,,0,alyssapyon/50.002-1D-RU-4-WHEEL--,318031959,Verilog,50.002-1D-RU-4-WHEEL--,764,0,2020-12-03 00:55:46+00:00,[],None
255,https://github.com/JorgeA-Z/Seminario_de_solucion-de_problemas_de_arquitectura_de_computadoras_seccion_D12_Hora-7-00am-9-00a.git,2020-12-02 15:17:44+00:00,"Repositorio dedicado al desarrollo un Datapath de arquitectura MIPS, presentado como proyecto final para la clase de seminario de solución de problemas de arquitectura de computadoras.",0,JorgeA-Z/Seminario_de_solucion-de_problemas_de_arquitectura_de_computadoras_seccion_D12_Hora-7-00am-9-00a,317902397,Verilog,Seminario_de_solucion-de_problemas_de_arquitectura_de_computadoras_seccion_D12_Hora-7-00am-9-00a,66,0,2023-10-26 18:58:37+00:00,[],None
256,https://github.com/sourskittlez/ECEN-350-Labs-2020-Texas-A-M-University-TAMU.git,2020-12-03 01:36:05+00:00,,0,sourskittlez/ECEN-350-Labs-2020-Texas-A-M-University-TAMU,318040754,Verilog,ECEN-350-Labs-2020-Texas-A-M-University-TAMU,28,0,2020-12-03 01:54:34+00:00,[],None
257,https://github.com/ShaneWarga/ESE465Final.git,2020-12-05 23:49:42+00:00,,0,ShaneWarga/ESE465Final,318912863,Verilog,ESE465Final,39,0,2020-12-08 00:03:35+00:00,[],None
258,https://github.com/achyutjagini/ddco-lab.git,2020-12-10 14:00:54+00:00,,0,achyutjagini/ddco-lab,320289458,Verilog,ddco-lab,23371,0,2023-05-01 02:17:14+00:00,[],None
259,https://github.com/rrrjjj2019/sram_controller.git,2020-12-11 08:48:03+00:00,,0,rrrjjj2019/sram_controller,320517229,Verilog,sram_controller,11,0,2020-12-11 08:50:18+00:00,[],None
260,https://github.com/Monica13398/verilog_codes.git,2020-12-14 06:37:26+00:00,,0,Monica13398/verilog_codes,321256400,Verilog,verilog_codes,16,0,2021-06-30 06:26:21+00:00,[],None
261,https://github.com/gtli1452/github_test.git,2020-12-07 02:07:33+00:00,Test the vs code within GitHub,0,gtli1452/github_test,319178097,Verilog,github_test,83,0,2021-07-02 10:03:13+00:00,[],None
262,https://github.com/bbshangs/CA_project1.git,2020-12-07 02:46:20+00:00,Pipelined CPU using verilog,0,bbshangs/CA_project1,319185382,Verilog,CA_project1,298,0,2021-10-18 13:43:37+00:00,[],None
263,https://github.com/vladimir-vakhter/digital-systems-verilog-vhdl.git,2020-12-09 22:00:08+00:00,,0,vladimir-vakhter/digital-systems-verilog-vhdl,320090046,Verilog,digital-systems-verilog-vhdl,9003,0,2020-12-17 19:44:48+00:00,[],None
264,https://github.com/MJumbrella/BlackJack-with-Analysis-on-VGA.git,2020-12-09 01:48:12+00:00,,0,MJumbrella/BlackJack-with-Analysis-on-VGA,319810954,Verilog,BlackJack-with-Analysis-on-VGA,22,0,2020-12-09 01:48:26+00:00,[],None
265,https://github.com/baizhenzheng/18SessionEDABigHomeworkDice.git,2020-12-07 08:09:10+00:00,2020年EDA大作业,0,baizhenzheng/18SessionEDABigHomeworkDice,319247284,Verilog,18SessionEDABigHomeworkDice,1664,0,2020-12-15 07:17:54+00:00,[],None
266,https://github.com/ando-hunterz/8-Bit-CPU.git,2020-12-07 11:02:17+00:00,,0,ando-hunterz/8-Bit-CPU,319292007,Verilog,8-Bit-CPU,8204,0,2020-12-14 16:03:58+00:00,[],https://api.github.com/licenses/mit
267,https://github.com/ritaru/final-project.git,2020-12-01 03:22:14+00:00,,0,ritaru/final-project,317412928,Verilog,final-project,4340,0,2021-12-01 07:25:09+00:00,[],None
268,https://github.com/GSI-CS-CO/limesdr-usb_gw_io.git,2020-12-03 15:48:39+00:00,Modified version of LIME SDR ,1,GSI-CS-CO/limesdr-usb_gw_io,318242696,Verilog,limesdr-usb_gw_io,176502,0,2020-12-21 14:29:56+00:00,[],https://api.github.com/licenses/apache-2.0
269,https://github.com/eesss34690/DLab-FPGA-Gaming-with-VGA.git,2020-12-03 08:27:06+00:00,,0,eesss34690/DLab-FPGA-Gaming-with-VGA,318124843,Verilog,DLab-FPGA-Gaming-with-VGA,24123,0,2020-12-03 08:33:32+00:00,[],None
270,https://github.com/b06902044/CA_Project1.git,2020-12-05 16:06:36+00:00,,0,b06902044/CA_Project1,318830254,Verilog,CA_Project1,46,0,2020-12-05 18:30:08+00:00,[],None
271,https://github.com/pawelgates/Verilog-Projects.git,2020-12-06 14:52:20+00:00,Institute Verilog projects.,0,pawelgates/Verilog-Projects,319057761,Verilog,Verilog-Projects,719,0,2021-01-26 12:47:21+00:00,[],None
272,https://github.com/chandradharrao/Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop.git,2020-12-04 09:01:15+00:00, implement a Serial 2’s Complementer with a Shift Register and a flip–flop.The binary number is shifted out from one side and it’s 2’s complement shifted into the other side of the shift register.,0,chandradharrao/Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop,318459812,Verilog,Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop,3,0,2022-04-18 15:01:48+00:00,[],None
273,https://github.com/johngarrido/ESTI002.git,2020-12-10 00:57:57+00:00,Final project repo for ESTI002 @ Universidade Federal do ABC,0,johngarrido/ESTI002,320119845,Verilog,ESTI002,78,0,2023-04-06 01:19:34+00:00,[],None
274,https://github.com/harleenc16/EC413Lab5.git,2020-12-13 05:09:07+00:00,,0,harleenc16/EC413Lab5,320988526,Verilog,EC413Lab5,20,0,2020-12-13 05:10:26+00:00,[],None
275,https://github.com/zhangpeng-sh/ok.git,2020-12-10 14:45:05+00:00,,0,zhangpeng-sh/ok,320301437,Verilog,ok,14,0,2020-12-10 14:46:42+00:00,[],None
276,https://github.com/georgemihail97/UAL---Verilog.git,2020-12-11 12:45:32+00:00,,0,georgemihail97/UAL---Verilog,320571643,Verilog,UAL---Verilog,406,0,2020-12-11 12:51:07+00:00,[],None
277,https://github.com/JayDigvijay/FSM_System_Design.git,2020-12-11 16:01:15+00:00,Course Projects for CS G553,0,JayDigvijay/FSM_System_Design,320619842,Verilog,FSM_System_Design,1436,0,2020-12-11 16:06:39+00:00,[],None
278,https://github.com/SARAMAG/SAP_1.git,2020-12-10 19:47:18+00:00,RTL code in verilog for SAP1 processor ,0,SARAMAG/SAP_1,320373970,Verilog,SAP_1,9,0,2020-12-11 12:20:08+00:00,[],None
279,https://github.com/makharadzemisho/homework4.git,2020-12-15 08:37:47+00:00,,0,makharadzemisho/homework4,321604066,Verilog,homework4,55,0,2020-12-15 08:52:13+00:00,[],None
280,https://github.com/michaelchen27/8-bit-harvard-cpu.git,2020-11-29 06:31:53+00:00,8-bit Harvard CPU Design using Quartus (Verilog),0,michaelchen27/8-bit-harvard-cpu,316890904,Verilog,8-bit-harvard-cpu,39800,0,2023-03-21 22:31:03+00:00,[],None
281,https://github.com/bellwood420/Yet_Another_Arcade-Pong_MiSTer.git,2020-11-29 10:35:40+00:00,Yet Another Arcade: Atari Pong (1972) for MiSTer,0,bellwood420/Yet_Another_Arcade-Pong_MiSTer,316927266,Verilog,Yet_Another_Arcade-Pong_MiSTer,1569,0,2020-12-16 03:35:57+00:00,[],https://api.github.com/licenses/gpl-2.0
282,https://github.com/mseker94/project_1.git,2020-11-30 07:57:38+00:00,,0,mseker94/project_1,317150105,Verilog,project_1,109,0,2021-02-18 12:53:32+00:00,[],None
283,https://github.com/Jukocross/LeagueOfLogic.git,2020-12-02 03:55:48+00:00,,0,Jukocross/LeagueOfLogic,317743562,Verilog,LeagueOfLogic,3609,0,2020-12-03 00:53:15+00:00,[],None
284,https://github.com/jtzhangLogan/Watchdog-LED-Feedback-Interface.git,2020-12-01 02:58:37+00:00,,0,jtzhangLogan/Watchdog-LED-Feedback-Interface,317408352,Verilog,Watchdog-LED-Feedback-Interface,15,0,2020-12-02 02:52:38+00:00,[],None
285,https://github.com/Zwang1680/ECE154A_lab5.git,2020-11-30 05:43:42+00:00,,0,Zwang1680/ECE154A_lab5,317122669,Verilog,ECE154A_lab5,18,0,2020-12-01 07:06:40+00:00,[],None
286,https://github.com/NemoZho/To-Make-The-House-Thrive.git,2020-12-01 11:07:03+00:00,,0,NemoZho/To-Make-The-House-Thrive,317514734,Verilog,To-Make-The-House-Thrive,7694,0,2020-12-24 14:02:16+00:00,[],None
287,https://github.com/eingkim/AES_Verilog.git,2020-11-30 08:24:07+00:00,,0,eingkim/AES_Verilog,317156561,Verilog,AES_Verilog,12,0,2020-11-30 08:25:33+00:00,[],None
288,https://github.com/CpyKing/P5_StreamLineCPU.git,2020-12-02 11:12:00+00:00,Stream Line CPU with Verilog code,0,CpyKing/P5_StreamLineCPU,317836663,Verilog,P5_StreamLineCPU,60,0,2020-12-05 08:51:39+00:00,[],None
289,https://github.com/SeanM84/Timed-Electronic-Safe.git,2020-11-29 17:39:24+00:00,Verilog code for a timed electronic safe on Altera DE2 FPGA using QuartusII software,0,SeanM84/Timed-Electronic-Safe,317007292,Verilog,Timed-Electronic-Safe,52,0,2020-11-29 17:45:53+00:00,[],None
290,https://github.com/Aquablue13/RISCV-CPU.git,2020-11-28 04:51:00+00:00,,0,Aquablue13/RISCV-CPU,316659093,Verilog,RISCV-CPU,33,0,2021-01-03 05:13:48+00:00,[],None
291,https://github.com/vezcraz/4-1.git,2020-12-13 09:03:38+00:00,All the notes and materials of 4-1,0,vezcraz/4-1,321023889,Verilog,4-1,205465,0,2021-02-13 14:23:51+00:00,[],None
292,https://github.com/ShreyanshJoshi/CS-F342---Computer-Architecture.git,2020-12-13 17:42:10+00:00,This contains my solution to the labs of Computer Architecture course for the year 2020-21,0,ShreyanshJoshi/CS-F342---Computer-Architecture,321123377,Verilog,CS-F342---Computer-Architecture,3780,0,2022-01-26 04:46:44+00:00,"['verilog', 'hdl', 'computer-science', 'assembly-language', 'computer-architecture-lab']",None
293,https://github.com/jasoninirio/BruteForce.git,2020-12-10 01:01:04+00:00,EC311 Final Project,0,jasoninirio/BruteForce,320120336,Verilog,BruteForce,1809,0,2020-12-28 19:17:59+00:00,[],None
294,https://github.com/samwade240/singleCycleProcessor.git,2020-12-15 16:04:36+00:00,This is an implementation of a single-cycle processor load word instruction,0,samwade240/singleCycleProcessor,321718667,Verilog,singleCycleProcessor,152,0,2020-12-15 16:14:24+00:00,[],None
295,https://github.com/alexzarp/TrabalhoDeSistemasDigitais.git,2020-12-05 19:04:10+00:00,,0,alexzarp/TrabalhoDeSistemasDigitais,318867404,Verilog,TrabalhoDeSistemasDigitais,438,0,2020-12-24 02:03:19+00:00,[],None
296,https://github.com/shohata/k-l-Anonymizer.git,2020-12-06 07:44:28+00:00,,0,shohata/k-l-Anonymizer,318978828,Verilog,k-l-Anonymizer,90,0,2020-12-06 08:00:33+00:00,[],None
297,https://github.com/shinomiyaqaq/Verilog-Experiment.git,2020-12-03 06:50:21+00:00,,0,shinomiyaqaq/Verilog-Experiment,318102402,Verilog,Verilog-Experiment,7,0,2020-12-19 07:54:14+00:00,[],None
298,https://github.com/DylanVernelen/SnakeVivado.git,2020-12-06 17:32:38+00:00,,0,DylanVernelen/SnakeVivado,319091594,Verilog,SnakeVivado,55505,0,2020-12-13 20:53:47+00:00,[],None
299,https://github.com/vinslee77/ucas_arch.git,2020-12-08 15:01:32+00:00,,0,vinslee77/ucas_arch,319672638,Verilog,ucas_arch,807,0,2024-01-27 05:31:44+00:00,[],None
300,https://github.com/aaroncruz404/2020B-D14-Proyecto.git,2020-12-02 20:40:28+00:00,,0,aaroncruz404/2020B-D14-Proyecto,317985784,Verilog,2020B-D14-Proyecto,517,0,2024-02-28 04:29:09+00:00,[],None
301,https://github.com/wtl666wtl/RISCV-CPU.git,2020-12-04 12:00:00+00:00,,0,wtl666wtl/RISCV-CPU,318503038,Verilog,RISCV-CPU,669,0,2021-10-30 09:01:54+00:00,[],None
302,https://github.com/devesh1102/sem8.git,2020-12-05 04:46:11+00:00,Semester 8. of iit bombay electrical,0,devesh1102/sem8,318703727,Verilog,sem8,242779,0,2020-12-05 04:51:01+00:00,[],None
303,https://github.com/zyu-c/verilog_calculator.git,2020-12-05 02:44:41+00:00,,0,zyu-c/verilog_calculator,318686420,Verilog,verilog_calculator,4,0,2020-12-05 02:45:18+00:00,[],None
304,https://github.com/Sarthak16-D/3-bit-updown-counter-.git,2020-12-04 06:47:42+00:00,Designing a 3-bit updown counter in verilog ,0,Sarthak16-D/3-bit-updown-counter-,318428900,Verilog,3-bit-updown-counter-,1190,0,2020-12-05 03:20:48+00:00,[],None
305,https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_dec20-jmevel.git,2020-12-02 17:41:29+00:00,riscv_myth_workshop_dec20-jmevel created by GitHub Classroom,0,RISCV-MYTH-WORKSHOP/riscv_myth_workshop_dec20-jmevel,317942971,Verilog,riscv_myth_workshop_dec20-jmevel,3377,0,2020-12-09 12:57:43+00:00,[],None
306,https://github.com/brandonEsquivel/Design_process.git,2020-12-03 16:46:46+00:00,"Project Complete design process from design, specification, verification, synthesis, timin and layout of a specified counter module. Final project of the microelectronics course of the school of Electrical Engineering of the University of Costa Rica",0,brandonEsquivel/Design_process,318258713,Verilog,Design_process,44669,0,2020-12-08 22:58:46+00:00,[],https://api.github.com/licenses/gpl-3.0
307,https://github.com/sagalpreet/FPGA.git,2020-11-30 17:03:46+00:00,"This repository contains Verilog modelling of FPGA fabrication to implement Adder, Multiplexer and Universal Shift Register on same FPGA board.",0,sagalpreet/FPGA,317291071,Verilog,FPGA,115,0,2021-01-01 11:48:32+00:00,[],None
308,https://github.com/vulkanbets/FIR_Filter_2.git,2020-11-30 22:49:57+00:00,,0,vulkanbets/FIR_Filter_2,317365496,Verilog,FIR_Filter_2,3,0,2023-05-24 06:13:58+00:00,[],None
309,https://github.com/Tatev2919/Counter_modificated.git,2020-12-07 12:32:34+00:00,,0,Tatev2919/Counter_modificated,319313862,Verilog,Counter_modificated,1,0,2020-12-07 13:30:12+00:00,[],None
310,https://github.com/swjw13/COSE221-logicdesign.git,2020-12-13 08:35:06+00:00,COSE221 logic design class from Korea Univ.,0,swjw13/COSE221-logicdesign,321019148,Verilog,COSE221-logicdesign,4,0,2022-03-30 11:48:05+00:00,[],None
311,https://github.com/CanYing0913/ECE385-FinalProject.git,2020-12-11 22:58:26+00:00,Simplified plant vs. zombie written in Systemverilog on Intel DE-lite 10 FPGA,0,CanYing0913/ECE385-FinalProject,320702435,Verilog,ECE385-FinalProject,31567,0,2021-10-20 04:27:10+00:00,[],None
312,https://github.com/yousha806/DDCOdivison.git,2020-12-10 10:34:43+00:00,DDCO Mini Project: Restoring Division,0,yousha806/DDCOdivison,320238242,Verilog,DDCOdivison,22,0,2020-12-10 10:36:43+00:00,[],None
313,https://github.com/zpaylvlz/Nexys4-pipeline.git,2020-12-11 09:29:31+00:00,2019 CCU CO Lab4,0,zpaylvlz/Nexys4-pipeline,320527035,Verilog,Nexys4-pipeline,6,0,2020-12-11 10:09:22+00:00,[],None
314,https://github.com/semaphoric775/IncDecCounter.git,2020-12-15 23:12:43+00:00,An FSM-based counter in Verilog,0,semaphoric775/IncDecCounter,321811993,Verilog,IncDecCounter,12,0,2020-12-15 23:15:32+00:00,[],None
315,https://github.com/bradhoward1/Image-Processor.git,2020-11-28 22:19:14+00:00,,0,bradhoward1/Image-Processor,316831829,Verilog,Image-Processor,3823,0,2020-11-28 22:34:34+00:00,[],None
316,https://github.com/SeanM84/MIPS-Pipeline-CPU-Model.git,2020-11-29 17:49:15+00:00,MIPS Pipline CPU modeled in Xilinx software with Verilog and System Verilog (Code Only),0,SeanM84/MIPS-Pipeline-CPU-Model,317009118,Verilog,MIPS-Pipeline-CPU-Model,1176,0,2020-11-29 19:08:55+00:00,[],None
317,https://github.com/ReyOkvianto/ARMv8-Processor.git,2020-11-28 17:27:25+00:00,Working Processor,0,ReyOkvianto/ARMv8-Processor,316786089,Verilog,ARMv8-Processor,219,0,2021-01-14 23:37:20+00:00,[],None
318,https://github.com/itshazeseason/EvilLightsGame.git,2020-11-30 04:12:21+00:00,Team 12-2 1D Evil Lights Game!,0,itshazeseason/EvilLightsGame,317108056,Verilog,EvilLightsGame,6099,0,2020-12-02 16:05:47+00:00,[],None
319,https://github.com/WolfverusWasTaken/Verilog-Vending-Machine.git,2020-11-29 07:35:40+00:00,This project was coded in verilog and is used with an FPGA board. It is to simulate a vending machine,0,WolfverusWasTaken/Verilog-Vending-Machine,316899526,Verilog,Verilog-Vending-Machine,8,0,2021-05-01 03:59:37+00:00,[],None
320,https://github.com/nikanika0221/VGA.git,2020-12-13 23:00:31+00:00,,0,nikanika0221/VGA,321177841,Verilog,VGA,6,0,2020-12-13 23:01:57+00:00,[],None
321,https://github.com/luk036/dreamcloud.git,2020-12-13 09:07:47+00:00,,1,luk036/dreamcloud,321024581,Verilog,dreamcloud,70,0,2023-01-14 10:27:46+00:00,[],None
322,https://github.com/aTTiny73/Cyclone2-pwm.git,2020-12-15 20:57:02+00:00,Generating pwm signal on Cyclone II,0,aTTiny73/Cyclone2-pwm,321787215,Verilog,Cyclone2-pwm,1,0,2021-01-01 21:50:37+00:00,[],None
323,https://github.com/BirAnmol14/CSF342-Computer-Architecture.git,2020-12-05 12:01:32+00:00,All lab sheets and lab test codes in Verilog (iverilog) for the course CSF342 offered in BITS Pilani,0,BirAnmol14/CSF342-Computer-Architecture,318777294,Verilog,CSF342-Computer-Architecture,3523,0,2020-12-05 12:56:59+00:00,[],None
324,https://github.com/HeshamTB/basic-verilog.git,2020-12-04 04:06:07+00:00,Basic FPGA scripts,0,HeshamTB/basic-verilog,318399018,Verilog,basic-verilog,2,0,2020-12-04 04:13:20+00:00,"['verilog', 'fpga', 'digital']",None
325,https://github.com/tominmattam/ProximitySensorVHDL.git,2020-12-04 18:11:57+00:00,,0,tominmattam/ProximitySensorVHDL,318599287,Verilog,ProximitySensorVHDL,1705,0,2023-01-26 18:58:41+00:00,[],None
326,https://github.com/khodawan/ece243.git,2020-12-04 19:36:24+00:00,,0,khodawan/ece243,318617695,Verilog,ece243,42,0,2021-01-14 19:53:17+00:00,[],None
327,https://github.com/Wenkyjong/MemsControl.git,2020-12-10 11:55:10+00:00,using fpag to control mems and laser,1,Wenkyjong/MemsControl,320257703,Verilog,MemsControl,4,0,2020-12-10 12:06:41+00:00,[],None
328,https://github.com/Crushmorry/FPGA_DEMO.git,2020-12-05 13:12:42+00:00,,0,Crushmorry/FPGA_DEMO,318791978,,FPGA_DEMO,253139,0,2021-10-31 12:24:19+00:00,[],None
329,https://github.com/mustafaR35/Track.git,2020-12-07 20:39:42+00:00,stay on track game dld ,0,mustafaR35/Track,319438599,Verilog,Track,21,0,2020-12-07 20:48:57+00:00,[],None
330,https://github.com/afcamargot/Dosificador_de_medicinas_PilOut.git,2020-12-15 03:47:24+00:00,El siguiente repositorio contiene los archivos diseñados en el marco del proyecto Pilout. Este proyecto busca hacer el diseño e implementación de un sistema  de dosificación de píldoras. El sistema está enfocado en ayudar a personas que presenten dificultades para adherirse a un tratamiento por enfermedades que afectan la memoria o que son analfabetas.  A continuación encontrará todo el código realizado en el lenguaje Verilog.    ,0,afcamargot/Dosificador_de_medicinas_PilOut,321545430,Verilog,Dosificador_de_medicinas_PilOut,17,0,2020-12-15 19:09:16+00:00,[],None
331,https://github.com/ddm5353/CMPEN331-CPU-Project.git,2020-12-14 19:55:50+00:00,,0,ddm5353/CMPEN331-CPU-Project,321457505,Verilog,CMPEN331-CPU-Project,21,0,2020-12-14 19:58:28+00:00,[],None
332,https://github.com/kingkwon/IndividualProject.git,2020-12-15 02:05:11+00:00,,0,kingkwon/IndividualProject,321525723,Verilog,IndividualProject,3,0,2020-12-18 19:48:24+00:00,[],None
333,https://github.com/harleenc16/EC413Lab3.git,2020-12-13 05:07:01+00:00,,0,harleenc16/EC413Lab3,320988218,Verilog,EC413Lab3,6,0,2020-12-13 05:08:28+00:00,[],None
334,https://github.com/harleenc16/EC413Lab6.git,2020-12-13 05:13:00+00:00,,0,harleenc16/EC413Lab6,320989053,Verilog,EC413Lab6,7,0,2020-12-13 05:13:55+00:00,[],None
335,https://github.com/Murphy-OrangeMud/Single-RISCV-CPU-Calculator.git,2020-12-14 14:23:08+00:00,,0,Murphy-OrangeMud/Single-RISCV-CPU-Calculator,321371735,Verilog,Single-RISCV-CPU-Calculator,21,0,2021-01-02 15:17:16+00:00,[],None
336,https://github.com/j-b-1-7/ECE4273.git,2020-12-07 22:07:23+00:00,,0,j-b-1-7/ECE4273,319456687,Verilog,ECE4273,780,0,2020-12-07 22:12:14+00:00,[],None
337,https://github.com/Joshua1227/floating-point-division.git,2020-12-04 13:05:05+00:00,,0,Joshua1227/floating-point-division,318519043,Verilog,floating-point-division,7,0,2020-12-09 10:08:08+00:00,[],None
338,https://github.com/Wei85727/Computer-Architecture.git,2020-12-08 14:30:08+00:00,NTU 2020Fall computer architecture(college course),0,Wei85727/Computer-Architecture,319663903,Verilog,Computer-Architecture,2730,0,2020-12-08 14:31:27+00:00,[],None
339,https://github.com/Candice1121/Passcoder.git,2020-12-08 14:28:45+00:00,"input encoded message, decode the message and re encode it using more complex encipher method",0,Candice1121/Passcoder,319663539,Verilog,Passcoder,2791,0,2020-12-10 01:41:14+00:00,[],None
340,https://github.com/renatoseb/Multicycle-ARM.git,2020-12-09 17:05:00+00:00,,1,renatoseb/Multicycle-ARM,320024413,Verilog,Multicycle-ARM,237,0,2020-12-13 06:52:20+00:00,[],None
341,https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitecture-SingleMIPS.git,2020-12-03 19:14:43+00:00,,0,Shakiba-Bolbolian-Khah/ComputerArchitecture-SingleMIPS,318294862,Verilog,ComputerArchitecture-SingleMIPS,4,0,2020-12-03 19:33:55+00:00,[],None
342,https://github.com/armgardtj/385-chip-checker.git,2020-12-03 21:48:07+00:00,,0,armgardtj/385-chip-checker,318328536,Verilog,385-chip-checker,7506,0,2020-12-12 04:43:21+00:00,[],None
343,https://github.com/tankaye09/TapTapBudget.git,2020-12-02 15:07:21+00:00,,1,tankaye09/TapTapBudget,317899462,Verilog,TapTapBudget,6316,0,2020-12-02 15:09:29+00:00,[],None
344,https://github.com/junkyu1/Path_Capstone.git,2020-12-02 22:23:16+00:00,Memory to store the input_output_HammingDistance,0,junkyu1/Path_Capstone,318007374,Verilog,Path_Capstone,1,0,2020-12-02 22:25:10+00:00,[],None
345,https://github.com/shen777/32-bit-floating-point-addition-circuit-.git,2020-11-30 12:56:21+00:00,,0,shen777/32-bit-floating-point-addition-circuit-,317223899,Verilog,32-bit-floating-point-addition-circuit-,668,0,2020-11-30 12:58:14+00:00,[],None
346,https://github.com/wintermao/sdram_xiuyue.git,2020-11-28 06:44:39+00:00,test sdram controler,0,wintermao/sdram_xiuyue,316674214,Verilog,sdram_xiuyue,67,0,2020-11-28 06:45:55+00:00,[],None
347,https://github.com/sdencanted/countergame.git,2020-11-29 19:37:53+00:00,,0,sdencanted/countergame,317028528,Verilog,countergame,5539,0,2020-12-02 15:56:52+00:00,[],None
348,https://github.com/mahmad02/RSA_Encrypt_Decrypt.git,2020-12-02 03:48:37+00:00,"RSA Encryption and Decryption designed for Design of Complex Digital Systems Class @ ncsu. The goal of this project was to design a simple encryption device to allow for encryption of a message using a private key, public key, and message.",0,mahmad02/RSA_Encrypt_Decrypt,317742201,Verilog,RSA_Encrypt_Decrypt,22,0,2020-12-02 03:59:23+00:00,[],None
349,https://github.com/nexaitch/50002-yavalath.git,2020-12-02 10:14:10+00:00,implementation of the board game yavalath on FPGA for 50.002 Computation Structures,0,nexaitch/50002-yavalath,317822942,Verilog,50002-yavalath,18664,0,2020-12-03 05:31:35+00:00,[],None
350,https://github.com/BOE-FIGHT-CLUB/Basic-Verilog-Coding.git,2020-12-03 02:06:47+00:00,,0,BOE-FIGHT-CLUB/Basic-Verilog-Coding,318047023,Verilog,Basic-Verilog-Coding,2,0,2020-12-03 02:07:01+00:00,[],None
351,https://github.com/jmziprick/chip-Z8.git,2020-12-03 05:43:20+00:00,Basic 8-bit cpu design,0,jmziprick/chip-Z8,318088125,Verilog,chip-Z8,46,0,2023-06-08 02:29:08+00:00,[],None
352,https://github.com/maddiewaldie/COEN-21.git,2020-12-07 01:12:41+00:00,"Here, you can find all my projects for my COEN 21L: Introduction to Logic Design Lab",0,maddiewaldie/COEN-21,319168659,Verilog,COEN-21,9573,0,2024-02-22 21:24:54+00:00,[],None
353,https://github.com/smehdi9/3389-project.git,2020-12-10 09:26:43+00:00,ECE 3389,0,smehdi9/3389-project,320221766,Verilog,3389-project,270,0,2021-01-12 02:40:51+00:00,[],None
354,https://github.com/chilin0525/pikachu-volleyball.git,2020-12-14 07:01:36+00:00,The final project of NCTU DLAB course using Verilog.,0,chilin0525/pikachu-volleyball,321261264,Verilog,pikachu-volleyball,15683,0,2021-01-23 05:38:01+00:00,[],None
355,https://github.com/mahmad02/simple_cpu.git,2020-12-02 03:31:26+00:00,Simple CPU designed for Design of Complex Digital Systems Class @ ncsu,0,mahmad02/simple_cpu,317739070,Verilog,simple_cpu,371,0,2020-12-02 03:40:51+00:00,[],None
356,https://github.com/AizazLarik/ADSD_Project_Assignment_2020.git,2020-12-02 13:38:01+00:00,,1,AizazLarik/ADSD_Project_Assignment_2020,317873417,Verilog,ADSD_Project_Assignment_2020,61,0,2020-12-02 13:48:29+00:00,[],None
357,https://github.com/nikanika0221/PC_part.git,2020-11-28 12:58:40+00:00,"Compe 475, Assignment 6",0,nikanika0221/PC_part,316734492,Verilog,PC_part,247,0,2020-11-28 13:17:29+00:00,[],None
358,https://github.com/wcpannell/ISAProject.git,2020-11-28 22:05:02+00:00,ISA Project for Graduate Computer Architectures course,0,wcpannell/ISAProject,316830020,Verilog,ISAProject,2753,0,2021-01-20 12:50:45+00:00,[],None
359,https://github.com/alvinox/HDLBits.git,2020-12-03 01:33:44+00:00,,0,alvinox/HDLBits,318040292,Verilog,HDLBits,40,0,2020-12-16 02:38:17+00:00,[],None
360,https://github.com/jefflgaol/Verilog.git,2020-12-01 09:47:41+00:00,"This is a Verilog code example (my personal practice round). I provided .v, .vvp, .vcd and also a screenshot of the testbench accordingly.",0,jefflgaol/Verilog,317494726,Verilog,Verilog,14893,0,2020-12-11 17:50:45+00:00,[],None
361,https://github.com/joe-loy/dbb_lib.git,2020-12-01 04:46:21+00:00,,0,joe-loy/dbb_lib,317427142,Verilog,dbb_lib,35,0,2020-12-31 03:22:44+00:00,[],None
362,https://github.com/bwkim71/myhdl.git,2020-11-28 01:20:37+00:00,HDL code study,0,bwkim71/myhdl,316632899,Verilog,myhdl,5,0,2020-11-28 01:40:07+00:00,[],https://api.github.com/licenses/apache-2.0
363,https://github.com/NallaLokeshReddy/FPGA.git,2020-11-30 13:50:03+00:00,This includes projects related to FPGA,0,NallaLokeshReddy/FPGA,317238095,Verilog,FPGA,65,0,2020-11-30 14:07:12+00:00,[],None
364,https://github.com/heavenluv/Washing-Machine-FPGA.git,2020-11-30 11:33:35+00:00,A state machine of washing machine on FPGA board by using Verilog,0,heavenluv/Washing-Machine-FPGA,317203271,Verilog,Washing-Machine-FPGA,54369,0,2020-11-30 11:39:00+00:00,[],None
365,https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitecture-MultiMIPS.git,2020-12-03 19:34:48+00:00,,0,Shakiba-Bolbolian-Khah/ComputerArchitecture-MultiMIPS,318299448,Verilog,ComputerArchitecture-MultiMIPS,131,0,2020-12-03 19:39:12+00:00,[],None
366,https://github.com/fish1004/EDA.git,2020-12-05 06:22:26+00:00,,0,fish1004/EDA,318717904,Verilog,EDA,8,0,2020-12-05 06:32:24+00:00,[],None
367,https://github.com/antmicro/symbiflow-examples-bot.git,2020-12-04 09:35:35+00:00,,0,antmicro/symbiflow-examples-bot,318468431,Verilog,symbiflow-examples-bot,28793,0,2021-05-13 12:29:26+00:00,[],https://api.github.com/licenses/isc
368,https://github.com/SaiprakashShetty/ARMSimulator-Verilog-Project.git,2020-12-06 10:48:35+00:00,,1,SaiprakashShetty/ARMSimulator-Verilog-Project,319009665,Verilog,ARMSimulator-Verilog-Project,327,0,2021-04-15 09:05:59+00:00,"['armsim', 'verilog']",None
369,https://github.com/DenisValitov/ASIC.git,2020-12-10 20:31:34+00:00,ASIC for a Bandpass FIR Filter,1,DenisValitov/ASIC,320382911,Verilog,ASIC,41,0,2020-12-21 13:27:49+00:00,[],https://api.github.com/licenses/mit
370,https://github.com/llooww10120/monster_jump.git,2020-12-11 04:08:09+00:00,digital system final lab,0,llooww10120/monster_jump,320463618,Verilog,monster_jump,914,0,2021-09-06 06:48:45+00:00,[],None
371,https://github.com/juarubianopo/Sintetizador-de-Audio.git,2020-12-15 14:00:54+00:00,Descripción de hardware de un sintetizador de audio muy básico.,0,juarubianopo/Sintetizador-de-Audio,321684716,Verilog,Sintetizador-de-Audio,8023,0,2020-12-15 15:14:17+00:00,"['fpga-programming', 'audio-processing']",None
372,https://github.com/navyasri02/Advanced-Encryption-Standard-verilog-.git,2020-12-15 03:26:19+00:00,,0,navyasri02/Advanced-Encryption-Standard-verilog-,321541546,Verilog,Advanced-Encryption-Standard-verilog-,78,0,2021-07-20 18:32:20+00:00,[],None
373,https://github.com/ChungChenWei/CA2020_RISK-V.git,2020-12-02 02:45:03+00:00,Computer Architecture 2020 Project1 team RISK-V,1,ChungChenWei/CA2020_RISK-V,317729988,Verilog,CA2020_RISK-V,5583,0,2020-12-29 09:10:28+00:00,[],None
374,https://github.com/hindnasser/MIPS-Piplined-Processor.git,2020-11-30 10:13:48+00:00,,0,hindnasser/MIPS-Piplined-Processor,317184373,Verilog,MIPS-Piplined-Processor,407,0,2021-01-10 09:01:55+00:00,[],None
375,https://github.com/CameronDennis/encryptionRSA.git,2020-11-29 03:30:04+00:00,,0,CameronDennis/encryptionRSA,316868482,Verilog,encryptionRSA,10,0,2020-11-29 03:38:36+00:00,[],None
376,https://github.com/MFRehan/new_repo.git,2020-12-03 02:17:23+00:00,,0,MFRehan/new_repo,318049101,Verilog,new_repo,2,0,2020-12-03 03:12:24+00:00,[],None
377,https://github.com/magicwenli/arm-legv8-cpu.git,2020-12-02 09:05:07+00:00,arm cpu signal cycle,0,magicwenli/arm-legv8-cpu,317805906,Verilog,arm-legv8-cpu,28,0,2020-12-30 11:03:17+00:00,[],None
378,https://github.com/crisbour/sha2-FPGA.git,2020-12-02 08:02:51+00:00,SHA2 (224/256/384/512) FPGA implementation,0,crisbour/sha2-FPGA,317790909,Verilog,sha2-FPGA,10719,0,2021-05-19 10:24:43+00:00,[],https://api.github.com/licenses/mit
379,https://github.com/mokoy78/Half-Adder.git,2020-12-07 15:43:00+00:00,سورس کد نیم‌جمع کننده ,0,mokoy78/Half-Adder,319365960,Verilog,Half-Adder,4,0,2020-12-15 16:21:26+00:00,[],None
380,https://github.com/ntuzxy/STEE_CNN.git,2020-12-05 08:02:29+00:00,,0,ntuzxy/STEE_CNN,318734539,Verilog,STEE_CNN,32939,0,2021-12-19 09:26:46+00:00,[],None
381,https://github.com/songcynt/csc258.git,2020-12-07 18:33:15+00:00,work from csc258,0,songcynt/csc258,319409897,Verilog,csc258,11,0,2020-12-08 01:29:09+00:00,[],None
382,https://github.com/Yikai-coder/digit_exp.git,2020-12-15 12:46:12+00:00,哈尔滨工业大学（深圳）2019级数字逻辑设计,0,Yikai-coder/digit_exp,321665450,Verilog,digit_exp,190,0,2021-12-16 02:16:09+00:00,[],None
383,https://github.com/dviracachas/ProyectoDigitalII.git,2020-12-15 15:25:16+00:00,,0,dviracachas/ProyectoDigitalII,321708254,Verilog,ProyectoDigitalII,34641,0,2021-03-10 04:04:47+00:00,[],None
384,https://github.com/fabiano77/MU0_project.git,2020-11-28 09:50:48+00:00,This project is to design a processor and memory in the digital system design course at university.,0,fabiano77/MU0_project,316702461,Verilog,MU0_project,1823,0,2022-08-23 07:00:46+00:00,"['university-course', 'verilog-code']",None
385,https://github.com/inwokolo/Stunners.git,2020-12-09 17:16:12+00:00,CaLcUlAtOr,0,inwokolo/Stunners,320027324,Verilog,Stunners,1208,0,2020-12-10 05:08:30+00:00,[],None
386,https://github.com/sgdelia/EC311_Final_Project.git,2020-12-09 03:38:30+00:00,"A repository for the Full Points Grade Association's EC311 final project, an FPGA Pseudo Terminal.",2,sgdelia/EC311_Final_Project,319832666,Verilog,EC311_Final_Project,2036,0,2020-12-10 04:07:09+00:00,[],None
387,https://github.com/prattay-chowdhury/RISC-CPU.git,2020-12-13 00:01:55+00:00,,0,prattay-chowdhury/RISC-CPU,320949310,Verilog,RISC-CPU,226,0,2020-12-14 04:03:51+00:00,[],None
388,https://github.com/williamlim16/dsd.git,2020-12-13 13:42:10+00:00,,0,williamlim16/dsd,321074332,Verilog,dsd,7913,0,2020-12-13 13:46:31+00:00,[],None
389,https://github.com/amitb9296/SPI.git,2020-12-09 11:53:30+00:00,,0,amitb9296/SPI,319941220,Verilog,SPI,8,0,2020-12-09 12:19:08+00:00,[],None
390,https://github.com/rohithkaveri/RSA-Encryption.git,2020-12-13 02:43:22+00:00,"VGA, RSA, and UART implementation on Nexys A7 board",1,rohithkaveri/RSA-Encryption,320969774,Verilog,RSA-Encryption,295,0,2020-12-13 02:48:59+00:00,[],None
391,https://github.com/mcleod-ideafix/fpga_pong.git,2020-12-14 08:44:36+00:00,A simple Pong core for FPGA and VGA.,0,mcleod-ideafix/fpga_pong,321285469,Verilog,fpga_pong,31,0,2020-12-14 09:48:53+00:00,[],https://api.github.com/licenses/gpl-3.0
392,https://github.com/unal-edigital1/lab06.git,2020-11-30 15:32:00+00:00, 1 entrega de proyecto ,0,unal-edigital1/lab06,317266920,Verilog,lab06,3306,0,2024-03-28 18:07:43+00:00,[],None
393,https://github.com/grudziens12/ESL-tutorial.git,2020-12-12 13:07:46+00:00,,0,grudziens12/ESL-tutorial,320833125,Verilog,ESL-tutorial,3747,0,2020-12-12 15:48:44+00:00,[],None
394,https://github.com/VoLinhTruc/Verilog_Adder.git,2020-12-07 17:07:22+00:00,,0,VoLinhTruc/Verilog_Adder,319388868,Verilog,Verilog_Adder,1062,0,2021-01-04 14:44:40+00:00,[],None
395,https://github.com/kdator/Microprocessing_Operations.git,2020-12-07 21:21:21+00:00,,1,kdator/Microprocessing_Operations,319447520,Verilog,Microprocessing_Operations,33,0,2021-06-07 12:44:12+00:00,[],None
396,https://github.com/dchammond/OOPs.git,2020-12-07 06:25:56+00:00,Out-Of-Order-Processors,0,dchammond/OOPs,319224534,Verilog,OOPs,613,0,2021-05-04 13:49:26+00:00,[],None
397,https://github.com/armenuhiarakelyan1978/counter-with-inout-port.git,2020-12-06 15:13:38+00:00,count  and load inout,0,armenuhiarakelyan1978/counter-with-inout-port,319062221,Verilog,counter-with-inout-port,1,0,2020-12-06 15:15:06+00:00,[],None
398,https://github.com/nugglet/50.002-Game.git,2020-12-10 03:30:20+00:00,50.002 Game: Where's My GPA???,0,nugglet/50.002-Game,320148993,Verilog,50.002-Game,1772,0,2020-12-10 03:34:48+00:00,[],None
399,https://github.com/parniantaghipour/verilog_project.git,2020-12-14 18:04:33+00:00,,0,parniantaghipour/verilog_project,321431856,Verilog,verilog_project,16,0,2020-12-14 18:19:19+00:00,[],None
400,https://github.com/JustinCalma/CECS-341-Lab-3.git,2020-11-28 04:57:57+00:00,,0,JustinCalma/CECS-341-Lab-3,316659997,Verilog,CECS-341-Lab-3,7,0,2020-11-28 05:01:21+00:00,[],None
401,https://github.com/shohamc1/alchitry-RAM.git,2020-11-29 06:32:07+00:00,ISTD 50.002 Computation Structures 1D Project [SUTD],1,shohamc1/alchitry-RAM,316890946,Verilog,alchitry-RAM,5659,0,2020-12-09 06:06:31+00:00,"['lucid', 'fpga', 'alu', 'hdl']",None
402,https://github.com/bSchnepp/verilog.git,2020-11-28 23:36:04+00:00,Repository to hold small projects for me learning Verilog for an Intel Cyclone IV FPGA,0,bSchnepp/verilog,316841452,Verilog,verilog,2,0,2021-08-22 20:08:02+00:00,[],None
403,https://github.com/dhruvshah0208/ILP---Winter-2020.git,2020-12-05 10:05:43+00:00,Implementing I2C using a daisy chain register bank,1,dhruvshah0208/ILP---Winter-2020,318755635,Verilog,ILP---Winter-2020,51,0,2021-01-07 16:52:22+00:00,[],None
404,https://github.com/jorgedaniel-rodriguez/Proyecto_verilog.git,2020-12-04 09:46:43+00:00,,0,jorgedaniel-rodriguez/Proyecto_verilog,318471097,Verilog,Proyecto_verilog,485,0,2020-12-04 13:45:01+00:00,[],None
405,https://github.com/Aadi002/https-github.com-alexforencich-verilog-lfsr.git,2020-12-04 10:56:25+00:00,,0,Aadi002/https-github.com-alexforencich-verilog-lfsr,318488222,Verilog,https-github.com-alexforencich-verilog-lfsr,31,0,2020-12-04 10:56:41+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/VasilyMarkov/DSP-WM8731.git,2020-12-04 13:28:58+00:00,Проект ЦОС с использованием WM8731(DSP mode),0,VasilyMarkov/DSP-WM8731,318524906,Verilog,DSP-WM8731,18539,0,2020-12-04 13:32:05+00:00,[],None
407,https://github.com/unal-edigital1-lab/wp01-vga-grupo04.git,2020-12-01 21:10:39+00:00,wp01-vga-grupo04 created by GitHub Classroom,0,unal-edigital1-lab/wp01-vga-grupo04,317668640,Verilog,wp01-vga-grupo04,47779,0,2021-06-09 16:00:18+00:00,[],None
408,https://github.com/briannlongzhao/EE354_final_project.git,2020-12-02 06:20:12+00:00,,0,briannlongzhao/EE354_final_project,317769268,Verilog,EE354_final_project,15,0,2020-12-02 06:22:23+00:00,[],None
409,https://github.com/onedino/MA703A_resoures.git,2020-12-02 02:39:26+00:00,,0,onedino/MA703A_resoures,317728777,Verilog,MA703A_resoures,44728,0,2020-12-02 02:43:42+00:00,[],None
410,https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitecture-Pipeline.git,2020-12-03 19:49:32+00:00,,0,Shakiba-Bolbolian-Khah/ComputerArchitecture-Pipeline,318302871,Verilog,ComputerArchitecture-Pipeline,71,0,2020-12-03 19:51:08+00:00,[],None
411,https://github.com/real-bird-kun/ModuleFrequentlyUsed.git,2020-12-03 14:24:46+00:00,,0,real-bird-kun/ModuleFrequentlyUsed,318218516,Verilog,ModuleFrequentlyUsed,44,0,2020-12-10 14:27:32+00:00,[],None
412,https://github.com/DHUer/FinalProject550.git,2020-12-03 05:38:09+00:00,,0,DHUer/FinalProject550,318086957,Verilog,FinalProject550,44656,0,2020-12-04 17:20:20+00:00,[],None
413,https://github.com/1211585391/CPU.git,2020-12-06 07:51:49+00:00,,0,1211585391/CPU,318980060,Verilog,CPU,10,0,2020-12-06 07:55:17+00:00,[],None
414,https://github.com/shohata/Dump_Eater.git,2020-12-06 07:39:30+00:00,,0,shohata/Dump_Eater,318978100,Verilog,Dump_Eater,494,0,2020-12-06 07:40:56+00:00,[],None
415,https://github.com/rouch789/hnhbg.git,2020-11-29 11:38:19+00:00,,0,rouch789/hnhbg,316937672,Verilog,hnhbg,6,0,2022-10-30 10:29:47+00:00,[],None
416,https://github.com/mfruge9214/PLD_Final_Project_F_20.git,2020-11-30 20:40:41+00:00,Prime Finder Project - Mike Fruge and Atharva Nandanwar,0,mfruge9214/PLD_Final_Project_F_20,317340609,Verilog,PLD_Final_Project_F_20,21861,0,2020-12-03 23:03:13+00:00,[],None
417,https://github.com/MrHePro/ee216a_finalproj.git,2020-11-29 19:09:45+00:00,,1,MrHePro/ee216a_finalproj,317023659,Verilog,ee216a_finalproj,33006,0,2021-10-22 05:08:00+00:00,[],None
418,https://github.com/nirbhay12345/chipDesign.git,2020-11-30 12:53:33+00:00,VLSI design projects,0,nirbhay12345/chipDesign,317223171,Verilog,chipDesign,20,0,2022-01-18 16:27:06+00:00,[],None
419,https://github.com/adpitcock/CpE142.git,2020-12-01 05:36:08+00:00,,0,adpitcock/CpE142,317435835,Verilog,CpE142,12,0,2020-12-01 05:43:48+00:00,[],None
420,https://github.com/zjjzby/FCCM2021.git,2020-12-01 07:17:29+00:00,GCN-fpga-2021,0,zjjzby/FCCM2021,317456703,Verilog,FCCM2021,49,0,2022-07-11 17:43:48+00:00,[],None
421,https://github.com/unal-edigital1-lab/wp01-vga-grupo05.git,2020-12-01 01:57:45+00:00,wp01-vga-grupo05 created by GitHub Classroom,1,unal-edigital1-lab/wp01-vga-grupo05,317396742,Verilog,wp01-vga-grupo05,11887,0,2021-03-03 14:42:15+00:00,[],None
422,https://github.com/koakuma666/State-machine-based-digital-lock.git,2020-12-13 18:11:40+00:00,State machine based digital lock using Altera DE1 SoC,1,koakuma666/State-machine-based-digital-lock,321128908,Verilog,State-machine-based-digital-lock,1003,0,2020-12-13 18:37:46+00:00,[],https://api.github.com/licenses/gpl-3.0
423,https://github.com/heberibeiro98/PSDI2020.git,2020-12-14 22:35:30+00:00,,0,heberibeiro98/PSDI2020,321490108,Verilog,PSDI2020,28,0,2020-12-18 10:15:18+00:00,[],None
424,https://github.com/sachinvivek/WT.git,2020-12-08 09:35:01+00:00,,0,sachinvivek/WT,319590690,Verilog,WT,84,0,2020-12-08 09:37:54+00:00,[],None
425,https://github.com/htgold1999/Dinosaur-Game--Fall-2020.git,2020-12-08 18:29:05+00:00,,0,htgold1999/Dinosaur-Game--Fall-2020,319726369,Verilog,Dinosaur-Game--Fall-2020,54,0,2020-12-08 19:58:03+00:00,[],None
426,https://github.com/mustafaR35/DLD_PROJECT.git,2020-12-09 19:03:06+00:00,DLD PROJECT and report,0,mustafaR35/DLD_PROJECT,320052881,Verilog,DLD_PROJECT,48,0,2020-12-09 19:06:10+00:00,[],None
427,https://github.com/sifferman/surround_sound.git,2020-12-03 07:52:04+00:00,,0,sifferman/surround_sound,318116413,Verilog,surround_sound,122,0,2020-12-10 06:21:59+00:00,[],None
428,https://github.com/mokul791/Traffic_verilog.git,2020-12-03 18:40:32+00:00,,0,mokul791/Traffic_verilog,318287180,Verilog,Traffic_verilog,2,0,2020-12-03 18:43:12+00:00,[],None
429,https://github.com/esteban11519/Digital_II.git,2020-12-06 14:30:38+00:00,,0,esteban11519/Digital_II,319053052,Verilog,Digital_II,122133,0,2020-12-17 16:21:19+00:00,[],None
430,https://github.com/atharvanan1/pld_project_source.git,2020-12-03 22:55:05+00:00,Holds the source files,0,atharvanan1/pld_project_source,318341410,Verilog,pld_project_source,5,0,2020-12-03 22:59:27+00:00,[],None
431,https://github.com/akissu/arty-a7-blinky.git,2020-12-15 23:09:06+00:00,Blinky using one 31-bit circular shift register,0,akissu/arty-a7-blinky,321811391,Verilog,arty-a7-blinky,5,0,2020-12-15 23:10:11+00:00,[],None
432,https://github.com/vivekgsharma/Braille_Translator.git,2020-12-11 08:57:12+00:00,,0,vivekgsharma/Braille_Translator,320519371,Verilog,Braille_Translator,9500,0,2020-12-11 16:03:57+00:00,[],None
433,https://github.com/vzaccaria/llhd-sandbox.git,2020-12-11 12:03:16+00:00,,0,vzaccaria/llhd-sandbox,320562256,Verilog,llhd-sandbox,2,0,2020-12-11 13:35:23+00:00,[],None
434,https://github.com/zhangpeng-sh/PLL.git,2020-11-28 15:16:23+00:00,PLL,0,zhangpeng-sh/PLL,316761092,Verilog,PLL,214,0,2020-11-28 15:20:41+00:00,[],None
435,https://github.com/casperx/verilog.git,2020-11-28 00:47:43+00:00,Collection of my Verilog modules,0,casperx/verilog,316629072,Verilog,verilog,14,0,2022-10-02 06:18:49+00:00,[],None
436,https://github.com/aergun/OpenRFA.git,2020-11-30 10:49:27+00:00,,0,aergun/OpenRFA,317192921,Verilog,OpenRFA,997843,0,2021-10-06 07:40:50+00:00,[],https://api.github.com/licenses/apache-2.0
437,https://github.com/OlgaAndreevnaGolovan/nonamenoproblems.git,2020-12-04 09:25:52+00:00,Digital design,1,OlgaAndreevnaGolovan/nonamenoproblems,318465966,Verilog,nonamenoproblems,86,0,2020-12-21 11:43:48+00:00,[],None
438,https://github.com/TaiJuWu/Computer-Architecture.git,2020-12-02 07:04:44+00:00,,0,TaiJuWu/Computer-Architecture,317778170,Verilog,Computer-Architecture,4528,0,2023-01-21 21:55:29+00:00,[],None
439,https://github.com/JuliazzeDantas/Processador.git,2020-12-04 15:39:13+00:00,Processador Multicíclo implementado em VerilogHDL,0,JuliazzeDantas/Processador,318559907,Verilog,Processador,85,0,2020-12-07 14:39:36+00:00,[],None
440,https://github.com/JackieBHL/CSE4010.git,2020-12-02 23:48:13+00:00,,0,JackieBHL/CSE4010,318022281,Verilog,CSE4010,38,0,2020-12-03 00:04:21+00:00,[],None
441,https://github.com/PungkyHidayat/vhdl_kelompok7.git,2020-12-09 18:27:13+00:00,Tugas Besar Kelompok 7,0,PungkyHidayat/vhdl_kelompok7,320044548,Verilog,vhdl_kelompok7,2,0,2020-12-09 18:37:55+00:00,[],None
442,https://github.com/iliya35/BPSK_modulator.git,2020-12-05 18:02:47+00:00,This module implements the BPSK modulator (manipulator). Written in Verlog.,0,iliya35/BPSK_modulator,318855133,Verilog,BPSK_modulator,71,0,2020-12-08 18:13:22+00:00,[],None
443,https://github.com/JorgeMunozTaylor/laboratorio-8-grupo8.git,2020-12-10 20:57:07+00:00,,0,JorgeMunozTaylor/laboratorio-8-grupo8,320388268,Verilog,laboratorio-8-grupo8,228,0,2020-12-10 21:04:40+00:00,[],None
444,https://github.com/TenseiTsai/Verilog-beginner.git,2020-12-10 22:29:57+00:00,,0,TenseiTsai/Verilog-beginner,320405471,Verilog,Verilog-beginner,11,0,2020-12-15 02:05:08+00:00,[],None
445,https://github.com/Omar-Ahmed1997/v_basic_uart.git,2020-12-10 03:33:31+00:00,Just a basic uart implementation in Veriloge I made when I was in undergrad,0,Omar-Ahmed1997/v_basic_uart,320149583,Verilog,v_basic_uart,4,0,2020-12-10 03:41:54+00:00,[],None
446,https://github.com/CpyKing/CO-2020.git,2020-12-08 12:21:21+00:00,CO of BUAA in 2020 Autumn,0,CpyKing/CO-2020,319630344,Verilog,CO-2020,1415,0,2020-12-29 14:38:46+00:00,[],None
447,https://github.com/zhl3105645/CO.git,2020-11-30 06:47:15+00:00,Some coding files  of CO.,0,zhl3105645/CO,317134828,Verilog,CO,555,0,2021-03-01 07:29:30+00:00,[],None
448,https://github.com/dshadoff/ADCTest_MiSTer.git,2020-12-01 04:54:24+00:00,Utility core to test the ADC board and input levels (for tape input),0,dshadoff/ADCTest_MiSTer,317428584,Verilog,ADCTest_MiSTer,853,0,2021-01-24 01:34:58+00:00,[],https://api.github.com/licenses/gpl-2.0
449,https://github.com/jeffreyciferno/Verilog.git,2020-12-07 21:46:31+00:00,,0,jeffreyciferno/Verilog,319452534,Verilog,Verilog,61,0,2020-12-07 21:48:45+00:00,[],None
450,https://github.com/samixvii/fpgacountdown.git,2020-12-09 08:51:52+00:00,,0,samixvii/fpgacountdown,319896683,Verilog,fpgacountdown,12201,0,2020-12-09 08:56:14+00:00,[],None
451,https://github.com/aliisharifi/DSD-project.git,2020-12-14 14:40:07+00:00,,0,aliisharifi/DSD-project,321376659,Verilog,DSD-project,13396,0,2021-02-08 08:27:57+00:00,[],None
452,https://github.com/rgulcu1/Reptile-8_Cpu_Design.git,2020-12-15 21:58:05+00:00,,0,rgulcu1/Reptile-8_Cpu_Design,321799108,Verilog,Reptile-8_Cpu_Design,178,0,2020-12-20 20:17:11+00:00,[],None
453,https://github.com/Gengyuliu/CSIE3340-Computer-Architecture.git,2020-11-29 16:38:54+00:00,,0,Gengyuliu/CSIE3340-Computer-Architecture,316995720,Verilog,CSIE3340-Computer-Architecture,19671,0,2021-02-02 16:40:25+00:00,[],None
454,https://github.com/Karkamell/ESL.git,2020-12-03 10:50:06+00:00,,0,Karkamell/ESL,318161621,Verilog,ESL,3791,0,2020-12-03 10:58:48+00:00,[],None
455,https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitecture-Classification.git,2020-12-03 18:34:40+00:00,,0,Shakiba-Bolbolian-Khah/ComputerArchitecture-Classification,318285769,Verilog,ComputerArchitecture-Classification,453,0,2020-12-03 18:57:36+00:00,[],None
456,https://github.com/yyx543/50.002-1D-Project-24-Game.git,2020-12-01 09:17:20+00:00,Small game implemented on a simulated modified Beta CPU on FPGA using Lucid,0,yyx543/50.002-1D-Project-24-Game,317486843,Verilog,50.002-1D-Project-24-Game,4505,0,2022-04-06 16:56:10+00:00,[],None
457,https://github.com/Rizwan-S/IAS_Computer.git,2020-12-01 13:55:29+00:00,Functional implementation of IAS Computer in verilog.,0,Rizwan-S/IAS_Computer,317557514,Verilog,IAS_Computer,735,0,2021-07-19 14:08:28+00:00,[],None
458,https://github.com/zzhappyzebrazz/RISC-V.git,2020-12-05 03:48:50+00:00,,1,zzhappyzebrazz/RISC-V,318695598,Verilog,RISC-V,1921,0,2020-12-05 18:07:46+00:00,[],None
459,https://github.com/Naaafis/CPU-Design.git,2020-11-29 05:12:49+00:00,Various labs that had a specific goal to build part of the pipeline logic behind a CPU in Verilog,0,Naaafis/CPU-Design,316880964,Verilog,CPU-Design,32,0,2020-11-29 09:11:03+00:00,[],None
460,https://github.com/shimjaeyeong/Power_Honey_Nap.git,2020-11-28 13:07:24+00:00,,1,shimjaeyeong/Power_Honey_Nap,316736095,Verilog,Power_Honey_Nap,7774,0,2020-12-13 13:47:38+00:00,[],None
461,https://github.com/otreblan/lab8.git,2020-11-28 21:17:32+00:00,,0,otreblan/lab8,316823519,Verilog,lab8,50,0,2020-12-03 18:18:36+00:00,[],None
462,https://github.com/Tatev2919/Counter_with_inout_port.git,2020-12-04 18:29:26+00:00,,0,Tatev2919/Counter_with_inout_port,318603399,Verilog,Counter_with_inout_port,4,0,2020-12-07 12:07:52+00:00,[],None
463,https://github.com/gracenikole/arch_project.git,2020-12-05 17:09:01+00:00,,0,gracenikole/arch_project,318843849,Verilog,arch_project,118,0,2021-04-08 17:05:06+00:00,[],None
464,https://github.com/bggillmore/StackQueueCalculator.git,2020-12-05 19:05:52+00:00,,0,bggillmore/StackQueueCalculator,318867719,Verilog,StackQueueCalculator,30,0,2020-12-07 20:39:36+00:00,[],None
465,https://github.com/jmera/clock.git,2020-12-08 14:51:31+00:00,,0,jmera/clock,319669846,Verilog,clock,6,0,2020-12-08 21:21:48+00:00,[],None
466,https://github.com/OathKeeper723/gittest.git,2020-12-08 06:24:04+00:00,,0,OathKeeper723/gittest,319546428,Verilog,gittest,1,0,2020-12-08 06:28:48+00:00,[],https://api.github.com/licenses/mit
467,https://github.com/Calerbucci/lab08_MusicPlayer.git,2020-12-08 15:44:01+00:00,,0,Calerbucci/lab08_MusicPlayer,319684606,Verilog,lab08_MusicPlayer,2952,0,2020-12-21 17:39:23+00:00,[],None
468,https://github.com/harlos0517/CA2020-project1.git,2020-12-10 07:20:24+00:00,,1,harlos0517/CA2020-project1,320191718,Verilog,CA2020-project1,68,0,2023-01-28 02:34:42+00:00,[],None
469,https://github.com/rao-dotcom/EC311_Standoff_Project-.git,2020-12-10 02:06:45+00:00,,0,rao-dotcom/EC311_Standoff_Project-,320132522,Verilog,EC311_Standoff_Project-,4966,0,2020-12-10 02:07:01+00:00,[],None
470,https://github.com/oscarodrigues/System-Level-Design-of-MIPS-Processor.git,2020-12-08 18:32:54+00:00,,0,oscarodrigues/System-Level-Design-of-MIPS-Processor,319727347,Verilog,System-Level-Design-of-MIPS-Processor,6,0,2020-12-08 18:53:28+00:00,[],None
471,https://github.com/merino22/Digital-Clock.git,2020-12-09 06:13:57+00:00,"Digital Clock developed in Hardware Description Language (Verilog), displays seconds, minutes, hours and implements alarm feature",0,merino22/Digital-Clock,319860599,Verilog,Digital-Clock,27,0,2021-03-27 18:01:32+00:00,[],https://api.github.com/licenses/gpl-3.0
472,https://github.com/koyanyan/b3exp.git,2020-12-01 04:19:56+00:00,exp06,0,koyanyan/b3exp,317422854,Verilog,b3exp,8,0,2020-12-01 04:37:41+00:00,[],None
473,https://github.com/thusjr/L7CNNACC.git,2020-12-02 11:07:59+00:00,seven layer Deep,0,thusjr/L7CNNACC,317835694,Verilog,L7CNNACC,12,0,2020-12-03 16:22:02+00:00,[],None
474,https://github.com/JorgeMunozTaylor/microelectronica_proyecto.git,2020-12-01 03:13:29+00:00,Proyecto final del curso IE0411,0,JorgeMunozTaylor/microelectronica_proyecto,317411220,Verilog,microelectronica_proyecto,1491,0,2020-12-09 16:03:37+00:00,[],None
475,https://github.com/umisra16/Parking_Problem_EEL3705L.git,2020-12-06 19:08:39+00:00,,0,umisra16/Parking_Problem_EEL3705L,319110245,Verilog,Parking_Problem_EEL3705L,6,0,2020-12-06 20:00:34+00:00,[],None
476,https://github.com/Sakthiarun666/Read_Write_Verilog.git,2020-12-05 04:26:21+00:00,,0,Sakthiarun666/Read_Write_Verilog,318700946,Verilog,Read_Write_Verilog,1,0,2020-12-05 04:31:40+00:00,[],None
477,https://github.com/facu-tolay/tp3-bip.git,2020-12-06 18:35:06+00:00,,0,facu-tolay/tp3-bip,319103862,Verilog,tp3-bip,12,0,2020-12-06 18:42:28+00:00,[],None
478,https://github.com/GloomySundayNA/ece385final.git,2020-12-07 16:58:18+00:00,,0,GloomySundayNA/ece385final,319386347,Verilog,ece385final,24391,0,2020-12-07 17:13:41+00:00,[],None
479,https://github.com/ddm5353/CMPEN331-Divider.git,2020-12-14 20:01:29+00:00,,0,ddm5353/CMPEN331-Divider,321458746,Verilog,CMPEN331-Divider,1,0,2020-12-14 20:04:42+00:00,[],None
480,https://github.com/Jeetman/cse141l-lab4.git,2020-12-09 20:08:15+00:00,,0,Jeetman/cse141l-lab4,320067304,Verilog,cse141l-lab4,1530,0,2020-12-11 00:58:20+00:00,[],None
481,https://github.com/defaultnickname/ESL-Lab-Classes.git,2020-12-01 23:52:19+00:00,,0,defaultnickname/ESL-Lab-Classes,317698866,Verilog,ESL-Lab-Classes,4983,0,2020-12-01 23:53:42+00:00,[],None
482,https://github.com/jack-greenberg/aes.git,2020-12-01 17:09:24+00:00,AES Encryption Unit implementation (Computer Architecture ENGR3410),0,jack-greenberg/aes,317612612,Verilog,aes,3917,0,2020-12-03 18:29:53+00:00,[],None
483,https://github.com/architsangal/Verilog.git,2020-12-06 11:13:34+00:00,,0,architsangal/Verilog,319014033,Verilog,Verilog,1594,0,2020-12-06 11:15:29+00:00,[],None
484,https://github.com/yuex1994/DATE2021.git,2020-12-06 15:34:59+00:00,"DATE 2021 submission for paper ""Leveraging Processor Modeling and Verification for General Hardware Modules""",0,yuex1994/DATE2021,319066777,Verilog,DATE2021,276,0,2022-10-19 01:21:52+00:00,[],None
485,https://github.com/Shine0417/CA2020-Project1.git,2020-12-03 11:44:43+00:00,,0,Shine0417/CA2020-Project1,318175089,Verilog,CA2020-Project1,82,0,2020-12-13 13:46:47+00:00,[],None
486,https://github.com/raidiun/lighthouse.git,2020-12-03 11:05:46+00:00,,0,raidiun/lighthouse,318165572,Verilog,lighthouse,5,0,2020-12-17 20:21:19+00:00,[],None
487,https://github.com/muchocho/verilog-ALU.git,2020-12-05 09:53:21+00:00,,0,muchocho/verilog-ALU,318753452,Verilog,verilog-ALU,6,0,2020-12-05 09:55:09+00:00,[],None
488,https://github.com/ISA-IST/ISA-LAB3_group07.git,2020-12-05 09:22:25+00:00,,0,ISA-IST/ISA-LAB3_group07,318748065,Verilog,ISA-LAB3_group07,46572,0,2021-03-03 14:12:41+00:00,[],None
489,https://github.com/harshest2019/FPGA.git,2020-12-05 15:14:57+00:00,Designing an FPGA using verilog,0,harshest2019/FPGA,318818997,Verilog,FPGA,235,0,2020-12-05 15:21:00+00:00,[],https://api.github.com/licenses/apache-2.0
490,https://github.com/KevinYoung23/KirinCPU2020.git,2020-12-08 12:54:05+00:00,,0,KevinYoung23/KirinCPU2020,319638132,Verilog,KirinCPU2020,49,0,2020-12-08 12:55:23+00:00,[],None
491,https://github.com/clin134/cse220project.git,2020-12-09 05:48:17+00:00,,0,clin134/cse220project,319855598,Verilog,cse220project,9703,0,2020-12-09 22:54:31+00:00,[],None
492,https://github.com/makharadzemisho/homework_ALU.git,2020-12-15 09:15:12+00:00,,0,makharadzemisho/homework_ALU,321613769,Verilog,homework_ALU,56,0,2020-12-15 09:19:07+00:00,[],None
493,https://github.com/dldldlfma/yosys_test.git,2020-12-15 07:51:40+00:00,,0,dldldlfma/yosys_test,321592447,Verilog,yosys_test,12,0,2020-12-22 03:54:04+00:00,[],None
494,https://github.com/zephyrchien/clock.git,2020-12-14 09:56:55+00:00,,0,zephyrchien/clock,321304567,Verilog,clock,3,0,2021-09-07 07:11:18+00:00,[],None
495,https://github.com/CodingNguyen/ECEN350.git,2020-12-01 00:33:12+00:00,,1,CodingNguyen/ECEN350,317382036,Verilog,ECEN350,154,0,2021-01-19 15:48:41+00:00,[],None
496,https://github.com/gisaiah416/CECS-341.git,2020-12-07 20:35:20+00:00,,0,gisaiah416/CECS-341,319437705,Verilog,CECS-341,26,0,2021-01-13 01:08:59+00:00,[],None
497,https://github.com/earth429/integrated-circuit-design.git,2020-12-10 14:19:11+00:00,4JのVerilog,0,earth429/integrated-circuit-design,320294348,Verilog,integrated-circuit-design,5308,0,2021-02-12 15:30:02+00:00,[],None
498,https://github.com/locnnil/MIPS_GITHUB.git,2020-11-28 23:40:04+00:00,,0,locnnil/MIPS_GITHUB,316841912,Verilog,MIPS_GITHUB,29116,0,2022-12-30 18:22:48+00:00,[],None
499,https://github.com/Tubbz-alt/proto-dune.git,2020-12-13 00:14:20+00:00,,0,Tubbz-alt/proto-dune,320951024,,proto-dune,9755,0,2020-12-13 00:14:22+00:00,[],
