$date
	Mon Apr 01 13:12:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_to_four_demux_testbench $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$var reg 1 % din $end
$var reg 2 & sel [1:0] $end
$scope module dut $end
$var wire 1 % din $end
$var wire 2 ' sel [1:0] $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$scope module m1 $end
$var wire 1 % din $end
$var wire 1 * sel $end
$var wire 1 ( dout1 $end
$var wire 1 ) dout0 $end
$upscope $end
$scope module m2 $end
$var wire 1 ) din $end
$var wire 1 + sel $end
$var wire 1 # dout1 $end
$var wire 1 $ dout0 $end
$upscope $end
$scope module m3 $end
$var wire 1 ( din $end
$var wire 1 , sel $end
$var wire 1 ! dout1 $end
$var wire 1 " dout0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10
1$
1)
1%
#20
0$
0)
1+
1,
0%
b10 &
b10 '
#30
1#
1)
1%
#40
0#
0)
0+
0,
1*
0%
b1 &
b1 '
#50
1"
1(
1%
#60
0"
0(
1+
1,
0%
b11 &
b11 '
#70
1!
1(
1%
#80
