Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct  1 09:25:30 2025
| Host         : Emanuel running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 44
+-----------+------------------+------------------------------------------------------------------+--------+
| Rule      | Severity         | Description                                                      | Checks |
+-----------+------------------+------------------------------------------------------------------+--------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 2      |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 3      |
| TIMING-9  | Warning          | Unknown CDC Logic                                                | 1      |
| TIMING-16 | Warning          | Large setup violation                                            | 32     |
| TIMING-18 | Warning          | Missing input or output delay                                    | 4      |
| TIMING-56 | Warning          | Missing logically or physically excluded clock groups constraint | 2      |
+-----------+------------------+------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and clk_out1_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0] -to [get_clocks clk_out1_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0_1 and clk_out1_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0_1] -to [get_clocks clk_out1_design_1_clk_wiz_0_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/valid_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[10]_replica/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[10]_replica_1/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[28]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[29]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[2]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[30]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[31]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[3]/PRE,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[4]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[5]/PRE,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[6]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[7]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[8]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[9]/CLR,
design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/valid_reg/CLR
 (the first 15 of 164 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.abstractcs_busy_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.resume_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.resumeack_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.319 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.624 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.684 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[3]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.899 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[4]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.915 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[6]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.989 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[7]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.010 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[5]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.028 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[8]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.044 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[10]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.118 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[11]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[9]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.144 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[12]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.160 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[15]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.255 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[13]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[16]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.272 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.346 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[19]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.367 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.375 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[20]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.391 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.465 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.486 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.488 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[24]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.504 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[26]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[27]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.599 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[25]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.601 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[28]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[30]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.691 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[31]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.712 ns between design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/state_reg[19]/C (clocked by clk_out1_design_1_clk_wiz_0_0_1) and design_1_i/axi_prng_0/inst/axi_prng_slave_lite_v1_0_S00_AXI_inst/xorshift32_rng_inst/random_in_range_reg[29]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on prng_reset_0 relative to the rising and/or falling clock edge(s) of sys_clk_pin, sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin, sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to the rising and/or falling clock edge(s) of sys_clk_pin, sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to the rising and/or falling clock edge(s) of sys_clk_pin, sys_clock.
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_design_1_clk_wiz_0_0, clkfbout_design_1_clk_wiz_0_0_1
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clk_out1_design_1_clk_wiz_0_0, clk_out1_design_1_clk_wiz_0_0_1
Related violations: <none>


