
F767ZIV1_DataPool.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004780  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004980  08004980  00014980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a18  08004a18  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08004a18  08004a18  00014a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a20  08004a20  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a20  08004a20  00014a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a24  08004a24  00014a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08004a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004020  2000007c  08004aa4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000409c  08004aa4  0002409c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012cec  00000000  00000000  000200aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002996  00000000  00000000  00032d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f78  00000000  00000000  00035730  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e30  00000000  00000000  000366a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028a25  00000000  00000000  000374d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c722  00000000  00000000  0005fefd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fc31d  00000000  00000000  0006c61f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016893c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004090  00000000  00000000  001689b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000007c 	.word	0x2000007c
 800021c:	00000000 	.word	0x00000000
 8000220:	08004968 	.word	0x08004968

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000080 	.word	0x20000080
 800023c:	08004968 	.word	0x08004968

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b972 	b.w	800053c <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9e08      	ldr	r6, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	4688      	mov	r8, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	d14b      	bne.n	8000316 <__udivmoddi4+0xa6>
 800027e:	428a      	cmp	r2, r1
 8000280:	4615      	mov	r5, r2
 8000282:	d967      	bls.n	8000354 <__udivmoddi4+0xe4>
 8000284:	fab2 f282 	clz	r2, r2
 8000288:	b14a      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028a:	f1c2 0720 	rsb	r7, r2, #32
 800028e:	fa01 f302 	lsl.w	r3, r1, r2
 8000292:	fa20 f707 	lsr.w	r7, r0, r7
 8000296:	4095      	lsls	r5, r2
 8000298:	ea47 0803 	orr.w	r8, r7, r3
 800029c:	4094      	lsls	r4, r2
 800029e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002a8:	fa1f fc85 	uxth.w	ip, r5
 80002ac:	fb0e 8817 	mls	r8, lr, r7, r8
 80002b0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002b4:	fb07 f10c 	mul.w	r1, r7, ip
 80002b8:	4299      	cmp	r1, r3
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x60>
 80002bc:	18eb      	adds	r3, r5, r3
 80002be:	f107 30ff 	add.w	r0, r7, #4294967295
 80002c2:	f080 811b 	bcs.w	80004fc <__udivmoddi4+0x28c>
 80002c6:	4299      	cmp	r1, r3
 80002c8:	f240 8118 	bls.w	80004fc <__udivmoddi4+0x28c>
 80002cc:	3f02      	subs	r7, #2
 80002ce:	442b      	add	r3, r5
 80002d0:	1a5b      	subs	r3, r3, r1
 80002d2:	b2a4      	uxth	r4, r4
 80002d4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002d8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002e4:	45a4      	cmp	ip, r4
 80002e6:	d909      	bls.n	80002fc <__udivmoddi4+0x8c>
 80002e8:	192c      	adds	r4, r5, r4
 80002ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ee:	f080 8107 	bcs.w	8000500 <__udivmoddi4+0x290>
 80002f2:	45a4      	cmp	ip, r4
 80002f4:	f240 8104 	bls.w	8000500 <__udivmoddi4+0x290>
 80002f8:	3802      	subs	r0, #2
 80002fa:	442c      	add	r4, r5
 80002fc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000300:	eba4 040c 	sub.w	r4, r4, ip
 8000304:	2700      	movs	r7, #0
 8000306:	b11e      	cbz	r6, 8000310 <__udivmoddi4+0xa0>
 8000308:	40d4      	lsrs	r4, r2
 800030a:	2300      	movs	r3, #0
 800030c:	e9c6 4300 	strd	r4, r3, [r6]
 8000310:	4639      	mov	r1, r7
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	428b      	cmp	r3, r1
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0xbe>
 800031a:	2e00      	cmp	r6, #0
 800031c:	f000 80eb 	beq.w	80004f6 <__udivmoddi4+0x286>
 8000320:	2700      	movs	r7, #0
 8000322:	e9c6 0100 	strd	r0, r1, [r6]
 8000326:	4638      	mov	r0, r7
 8000328:	4639      	mov	r1, r7
 800032a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032e:	fab3 f783 	clz	r7, r3
 8000332:	2f00      	cmp	r7, #0
 8000334:	d147      	bne.n	80003c6 <__udivmoddi4+0x156>
 8000336:	428b      	cmp	r3, r1
 8000338:	d302      	bcc.n	8000340 <__udivmoddi4+0xd0>
 800033a:	4282      	cmp	r2, r0
 800033c:	f200 80fa 	bhi.w	8000534 <__udivmoddi4+0x2c4>
 8000340:	1a84      	subs	r4, r0, r2
 8000342:	eb61 0303 	sbc.w	r3, r1, r3
 8000346:	2001      	movs	r0, #1
 8000348:	4698      	mov	r8, r3
 800034a:	2e00      	cmp	r6, #0
 800034c:	d0e0      	beq.n	8000310 <__udivmoddi4+0xa0>
 800034e:	e9c6 4800 	strd	r4, r8, [r6]
 8000352:	e7dd      	b.n	8000310 <__udivmoddi4+0xa0>
 8000354:	b902      	cbnz	r2, 8000358 <__udivmoddi4+0xe8>
 8000356:	deff      	udf	#255	; 0xff
 8000358:	fab2 f282 	clz	r2, r2
 800035c:	2a00      	cmp	r2, #0
 800035e:	f040 808f 	bne.w	8000480 <__udivmoddi4+0x210>
 8000362:	1b49      	subs	r1, r1, r5
 8000364:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000368:	fa1f f885 	uxth.w	r8, r5
 800036c:	2701      	movs	r7, #1
 800036e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fb0e 111c 	mls	r1, lr, ip, r1
 8000378:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037c:	fb08 f10c 	mul.w	r1, r8, ip
 8000380:	4299      	cmp	r1, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x124>
 8000384:	18eb      	adds	r3, r5, r3
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x122>
 800038c:	4299      	cmp	r1, r3
 800038e:	f200 80cd 	bhi.w	800052c <__udivmoddi4+0x2bc>
 8000392:	4684      	mov	ip, r0
 8000394:	1a59      	subs	r1, r3, r1
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1410 	mls	r4, lr, r0, r1
 80003a0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x14c>
 80003ac:	192c      	adds	r4, r5, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x14a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80b6 	bhi.w	8000526 <__udivmoddi4+0x2b6>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e79f      	b.n	8000306 <__udivmoddi4+0x96>
 80003c6:	f1c7 0c20 	rsb	ip, r7, #32
 80003ca:	40bb      	lsls	r3, r7
 80003cc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003d0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003d4:	fa01 f407 	lsl.w	r4, r1, r7
 80003d8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003dc:	fa21 f30c 	lsr.w	r3, r1, ip
 80003e0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003e4:	4325      	orrs	r5, r4
 80003e6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ea:	0c2c      	lsrs	r4, r5, #16
 80003ec:	fb08 3319 	mls	r3, r8, r9, r3
 80003f0:	fa1f fa8e 	uxth.w	sl, lr
 80003f4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003f8:	fb09 f40a 	mul.w	r4, r9, sl
 80003fc:	429c      	cmp	r4, r3
 80003fe:	fa02 f207 	lsl.w	r2, r2, r7
 8000402:	fa00 f107 	lsl.w	r1, r0, r7
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x1b0>
 8000408:	eb1e 0303 	adds.w	r3, lr, r3
 800040c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000410:	f080 8087 	bcs.w	8000522 <__udivmoddi4+0x2b2>
 8000414:	429c      	cmp	r4, r3
 8000416:	f240 8084 	bls.w	8000522 <__udivmoddi4+0x2b2>
 800041a:	f1a9 0902 	sub.w	r9, r9, #2
 800041e:	4473      	add	r3, lr
 8000420:	1b1b      	subs	r3, r3, r4
 8000422:	b2ad      	uxth	r5, r5
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000430:	fb00 fa0a 	mul.w	sl, r0, sl
 8000434:	45a2      	cmp	sl, r4
 8000436:	d908      	bls.n	800044a <__udivmoddi4+0x1da>
 8000438:	eb1e 0404 	adds.w	r4, lr, r4
 800043c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000440:	d26b      	bcs.n	800051a <__udivmoddi4+0x2aa>
 8000442:	45a2      	cmp	sl, r4
 8000444:	d969      	bls.n	800051a <__udivmoddi4+0x2aa>
 8000446:	3802      	subs	r0, #2
 8000448:	4474      	add	r4, lr
 800044a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044e:	fba0 8902 	umull	r8, r9, r0, r2
 8000452:	eba4 040a 	sub.w	r4, r4, sl
 8000456:	454c      	cmp	r4, r9
 8000458:	46c2      	mov	sl, r8
 800045a:	464b      	mov	r3, r9
 800045c:	d354      	bcc.n	8000508 <__udivmoddi4+0x298>
 800045e:	d051      	beq.n	8000504 <__udivmoddi4+0x294>
 8000460:	2e00      	cmp	r6, #0
 8000462:	d069      	beq.n	8000538 <__udivmoddi4+0x2c8>
 8000464:	ebb1 050a 	subs.w	r5, r1, sl
 8000468:	eb64 0403 	sbc.w	r4, r4, r3
 800046c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000470:	40fd      	lsrs	r5, r7
 8000472:	40fc      	lsrs	r4, r7
 8000474:	ea4c 0505 	orr.w	r5, ip, r5
 8000478:	e9c6 5400 	strd	r5, r4, [r6]
 800047c:	2700      	movs	r7, #0
 800047e:	e747      	b.n	8000310 <__udivmoddi4+0xa0>
 8000480:	f1c2 0320 	rsb	r3, r2, #32
 8000484:	fa20 f703 	lsr.w	r7, r0, r3
 8000488:	4095      	lsls	r5, r2
 800048a:	fa01 f002 	lsl.w	r0, r1, r2
 800048e:	fa21 f303 	lsr.w	r3, r1, r3
 8000492:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000496:	4338      	orrs	r0, r7
 8000498:	0c01      	lsrs	r1, r0, #16
 800049a:	fbb3 f7fe 	udiv	r7, r3, lr
 800049e:	fa1f f885 	uxth.w	r8, r5
 80004a2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb07 f308 	mul.w	r3, r7, r8
 80004ae:	428b      	cmp	r3, r1
 80004b0:	fa04 f402 	lsl.w	r4, r4, r2
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x256>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004bc:	d22f      	bcs.n	800051e <__udivmoddi4+0x2ae>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d92d      	bls.n	800051e <__udivmoddi4+0x2ae>
 80004c2:	3f02      	subs	r7, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1acb      	subs	r3, r1, r3
 80004c8:	b281      	uxth	r1, r0
 80004ca:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ce:	fb0e 3310 	mls	r3, lr, r0, r3
 80004d2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d6:	fb00 f308 	mul.w	r3, r0, r8
 80004da:	428b      	cmp	r3, r1
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x27e>
 80004de:	1869      	adds	r1, r5, r1
 80004e0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004e4:	d217      	bcs.n	8000516 <__udivmoddi4+0x2a6>
 80004e6:	428b      	cmp	r3, r1
 80004e8:	d915      	bls.n	8000516 <__udivmoddi4+0x2a6>
 80004ea:	3802      	subs	r0, #2
 80004ec:	4429      	add	r1, r5
 80004ee:	1ac9      	subs	r1, r1, r3
 80004f0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004f4:	e73b      	b.n	800036e <__udivmoddi4+0xfe>
 80004f6:	4637      	mov	r7, r6
 80004f8:	4630      	mov	r0, r6
 80004fa:	e709      	b.n	8000310 <__udivmoddi4+0xa0>
 80004fc:	4607      	mov	r7, r0
 80004fe:	e6e7      	b.n	80002d0 <__udivmoddi4+0x60>
 8000500:	4618      	mov	r0, r3
 8000502:	e6fb      	b.n	80002fc <__udivmoddi4+0x8c>
 8000504:	4541      	cmp	r1, r8
 8000506:	d2ab      	bcs.n	8000460 <__udivmoddi4+0x1f0>
 8000508:	ebb8 0a02 	subs.w	sl, r8, r2
 800050c:	eb69 020e 	sbc.w	r2, r9, lr
 8000510:	3801      	subs	r0, #1
 8000512:	4613      	mov	r3, r2
 8000514:	e7a4      	b.n	8000460 <__udivmoddi4+0x1f0>
 8000516:	4660      	mov	r0, ip
 8000518:	e7e9      	b.n	80004ee <__udivmoddi4+0x27e>
 800051a:	4618      	mov	r0, r3
 800051c:	e795      	b.n	800044a <__udivmoddi4+0x1da>
 800051e:	4667      	mov	r7, ip
 8000520:	e7d1      	b.n	80004c6 <__udivmoddi4+0x256>
 8000522:	4681      	mov	r9, r0
 8000524:	e77c      	b.n	8000420 <__udivmoddi4+0x1b0>
 8000526:	3802      	subs	r0, #2
 8000528:	442c      	add	r4, r5
 800052a:	e747      	b.n	80003bc <__udivmoddi4+0x14c>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	442b      	add	r3, r5
 8000532:	e72f      	b.n	8000394 <__udivmoddi4+0x124>
 8000534:	4638      	mov	r0, r7
 8000536:	e708      	b.n	800034a <__udivmoddi4+0xda>
 8000538:	4637      	mov	r7, r6
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0xa0>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <set_frequency>:
//extern LFREQUENCY dpool;
LFREQUENCY dpool = {100, 100};


void set_frequency(enum LCOLOR color, int frequency)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	6039      	str	r1, [r7, #0]
 800054a:	71fb      	strb	r3, [r7, #7]
	/* Critical section */
	osSemaphoreWait(dataPoolSempHandle, osWaitForever);
 800054c:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <set_frequency+0x48>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f04f 31ff 	mov.w	r1, #4294967295
 8000554:	4618      	mov	r0, r3
 8000556:	f001 fe25 	bl	80021a4 <osSemaphoreWait>

	/* Although variables in the share dpool are independent
	 * a race condition may occur. Thus, they must be managed
	 * within a critical section */
	switch(color){
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d005      	beq.n	800056c <set_frequency+0x2c>
 8000560:	2b01      	cmp	r3, #1
 8000562:	d107      	bne.n	8000574 <set_frequency+0x34>
		case green :
					dpool.green_frequency = frequency;
 8000564:	4a09      	ldr	r2, [pc, #36]	; (800058c <set_frequency+0x4c>)
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	6013      	str	r3, [r2, #0]
					break;
 800056a:	e003      	b.n	8000574 <set_frequency+0x34>
		case red :
					dpool.red_frequency = frequency;
 800056c:	4a07      	ldr	r2, [pc, #28]	; (800058c <set_frequency+0x4c>)
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	6053      	str	r3, [r2, #4]
					break;
 8000572:	bf00      	nop
	}

	osSemaphoreRelease(dataPoolSempHandle);
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <set_frequency+0x48>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4618      	mov	r0, r3
 800057a:	f001 fe61 	bl	8002240 <osSemaphoreRelease>
}
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20004044 	.word	0x20004044
 800058c:	20000000 	.word	0x20000000

08000590 <get_frequency>:



int get_frequency(enum LCOLOR color)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
	/* Critical section */
	osSemaphoreWait(dataPoolSempHandle, osWaitForever);
 800059a:	4b10      	ldr	r3, [pc, #64]	; (80005dc <get_frequency+0x4c>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f04f 31ff 	mov.w	r1, #4294967295
 80005a2:	4618      	mov	r0, r3
 80005a4:	f001 fdfe 	bl	80021a4 <osSemaphoreWait>

	/* A value of -1 indicates an error has occurred */
	int frequency = -1;
 80005a8:	f04f 33ff 	mov.w	r3, #4294967295
 80005ac:	60fb      	str	r3, [r7, #12]

	/* Although variables in the share dpool are independent
	 * a race condition may occur. Thus, they must be managed
	 * within a critical section */
	switch(color) {
 80005ae:	79fb      	ldrb	r3, [r7, #7]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d005      	beq.n	80005c0 <get_frequency+0x30>
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d107      	bne.n	80005c8 <get_frequency+0x38>
		case green:
			frequency = dpool.green_frequency;
 80005b8:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <get_frequency+0x50>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	60fb      	str	r3, [r7, #12]
				break;
 80005be:	e003      	b.n	80005c8 <get_frequency+0x38>
		case red:
			frequency = dpool.red_frequency;
 80005c0:	4b07      	ldr	r3, [pc, #28]	; (80005e0 <get_frequency+0x50>)
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	60fb      	str	r3, [r7, #12]
				break;
 80005c6:	bf00      	nop
	}

	osSemaphoreRelease(dataPoolSempHandle);
 80005c8:	4b04      	ldr	r3, [pc, #16]	; (80005dc <get_frequency+0x4c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4618      	mov	r0, r3
 80005ce:	f001 fe37 	bl	8002240 <osSemaphoreRelease>

	/* A context switch still may occur before the rate is returned */
	return frequency;
 80005d2:	68fb      	ldr	r3, [r7, #12]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3710      	adds	r7, #16
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20004044 	.word	0x20004044
 80005e0:	20000000 	.word	0x20000000

080005e4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4a07      	ldr	r2, [pc, #28]	; (8000610 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <vApplicationGetIdleTaskMemory+0x30>)
 80005fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000602:	bf00      	nop
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	20000098 	.word	0x20000098
 8000614:	200000ec 	.word	0x200000ec

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	b098      	sub	sp, #96	; 0x60
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061e:	f000 fac6 	bl	8000bae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000622:	f000 f857 	bl	80006d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000626:	f000 f8b1 	bl	800078c <MX_GPIO_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of dataPoolSemp */
  osSemaphoreDef(dataPoolSemp);
 800062a:	2300      	movs	r3, #0
 800062c:	65bb      	str	r3, [r7, #88]	; 0x58
 800062e:	2300      	movs	r3, #0
 8000630:	65fb      	str	r3, [r7, #92]	; 0x5c
  dataPoolSempHandle = osSemaphoreCreate(osSemaphore(dataPoolSemp), 1);
 8000632:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000636:	2101      	movs	r1, #1
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fd80 	bl	800213e <osSemaphoreCreate>
 800063e:	4602      	mov	r2, r0
 8000640:	4b1d      	ldr	r3, [pc, #116]	; (80006b8 <main+0xa0>)
 8000642:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of toggleRed */
  osThreadDef(toggleRed, toggleRedHook, osPriorityNormal, 0, 128);
 8000644:	4b1d      	ldr	r3, [pc, #116]	; (80006bc <main+0xa4>)
 8000646:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800064a:	461d      	mov	r5, r3
 800064c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000650:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000654:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  toggleRedHandle = osThreadCreate(osThread(toggleRed), NULL);
 8000658:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fd0d 	bl	800207e <osThreadCreate>
 8000664:	4602      	mov	r2, r0
 8000666:	4b16      	ldr	r3, [pc, #88]	; (80006c0 <main+0xa8>)
 8000668:	601a      	str	r2, [r3, #0]

  /* definition and creation of toggleGreen */
  osThreadDef(toggleGreen, toggleGreenHook, osPriorityNormal, 0, 128);
 800066a:	4b16      	ldr	r3, [pc, #88]	; (80006c4 <main+0xac>)
 800066c:	f107 0420 	add.w	r4, r7, #32
 8000670:	461d      	mov	r5, r3
 8000672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000676:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  toggleGreenHandle = osThreadCreate(osThread(toggleGreen), NULL);
 800067e:	f107 0320 	add.w	r3, r7, #32
 8000682:	2100      	movs	r1, #0
 8000684:	4618      	mov	r0, r3
 8000686:	f001 fcfa 	bl	800207e <osThreadCreate>
 800068a:	4602      	mov	r2, r0
 800068c:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <main+0xb0>)
 800068e:	601a      	str	r2, [r3, #0]

  /* definition and creation of rateControl */
  osThreadDef(rateControl, rateControlHook, osPriorityNormal, 0, 128);
 8000690:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <main+0xb4>)
 8000692:	1d3c      	adds	r4, r7, #4
 8000694:	461d      	mov	r5, r3
 8000696:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000698:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800069e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  rateControlHandle = osThreadCreate(osThread(rateControl), NULL);
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 fce9 	bl	800207e <osThreadCreate>
 80006ac:	4602      	mov	r2, r0
 80006ae:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <main+0xb8>)
 80006b0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006b2:	f001 fcdd 	bl	8002070 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b6:	e7fe      	b.n	80006b6 <main+0x9e>
 80006b8:	20004044 	.word	0x20004044
 80006bc:	0800498c 	.word	0x0800498c
 80006c0:	20004048 	.word	0x20004048
 80006c4:	080049b4 	.word	0x080049b4
 80006c8:	2000404c 	.word	0x2000404c
 80006cc:	080049dc 	.word	0x080049dc
 80006d0:	20004050 	.word	0x20004050

080006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b094      	sub	sp, #80	; 0x50
 80006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006da:	f107 031c 	add.w	r3, r7, #28
 80006de:	2234      	movs	r2, #52	; 0x34
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f004 f88f 	bl	8004806 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e8:	f107 0308 	add.w	r3, r7, #8
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f8:	4b22      	ldr	r3, [pc, #136]	; (8000784 <SystemClock_Config+0xb0>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fc:	4a21      	ldr	r2, [pc, #132]	; (8000784 <SystemClock_Config+0xb0>)
 80006fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000702:	6413      	str	r3, [r2, #64]	; 0x40
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <SystemClock_Config+0xb0>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000710:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <SystemClock_Config+0xb4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000718:	4a1b      	ldr	r2, [pc, #108]	; (8000788 <SystemClock_Config+0xb4>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b19      	ldr	r3, [pc, #100]	; (8000788 <SystemClock_Config+0xb4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072c:	2302      	movs	r3, #2
 800072e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000730:	2301      	movs	r3, #1
 8000732:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000734:	2310      	movs	r3, #16
 8000736:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000738:	2300      	movs	r3, #0
 800073a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073c:	f107 031c 	add.w	r3, r7, #28
 8000740:	4618      	mov	r0, r3
 8000742:	f000 fd43 	bl	80011cc <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800074c:	f000 f918 	bl	8000980 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000750:	230f      	movs	r3, #15
 8000752:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000754:	2300      	movs	r3, #0
 8000756:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800075c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000760:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000766:	f107 0308 	add.w	r3, r7, #8
 800076a:	2100      	movs	r1, #0
 800076c:	4618      	mov	r0, r3
 800076e:	f000 ffdb 	bl	8001728 <HAL_RCC_ClockConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000778:	f000 f902 	bl	8000980 <Error_Handler>
  }
}
 800077c:	bf00      	nop
 800077e:	3750      	adds	r7, #80	; 0x50
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40023800 	.word	0x40023800
 8000788:	40007000 	.word	0x40007000

0800078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b088      	sub	sp, #32
 8000790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	f107 030c 	add.w	r3, r7, #12
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
 80007a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	4b21      	ldr	r3, [pc, #132]	; (8000828 <MX_GPIO_Init+0x9c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a20      	ldr	r2, [pc, #128]	; (8000828 <MX_GPIO_Init+0x9c>)
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <MX_GPIO_Init+0x9c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0304 	and.w	r3, r3, #4
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <MX_GPIO_Init+0x9c>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a1a      	ldr	r2, [pc, #104]	; (8000828 <MX_GPIO_Init+0x9c>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
 80007c6:	4b18      	ldr	r3, [pc, #96]	; (8000828 <MX_GPIO_Init+0x9c>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERed_GPIO_Port, ERed_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2108      	movs	r1, #8
 80007d6:	4815      	ldr	r0, [pc, #84]	; (800082c <MX_GPIO_Init+0xa0>)
 80007d8:	f000 fcc4 	bl	8001164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EGreen_GPIO_Port, EGreen_Pin, GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	2108      	movs	r1, #8
 80007e0:	4813      	ldr	r0, [pc, #76]	; (8000830 <MX_GPIO_Init+0xa4>)
 80007e2:	f000 fcbf 	bl	8001164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ERed_Pin */
  GPIO_InitStruct.Pin = ERed_Pin;
 80007e6:	2308      	movs	r3, #8
 80007e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ERed_GPIO_Port, &GPIO_InitStruct);
 80007f6:	f107 030c 	add.w	r3, r7, #12
 80007fa:	4619      	mov	r1, r3
 80007fc:	480b      	ldr	r0, [pc, #44]	; (800082c <MX_GPIO_Init+0xa0>)
 80007fe:	f000 fb07 	bl	8000e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : EGreen_Pin */
  GPIO_InitStruct.Pin = EGreen_Pin;
 8000802:	2308      	movs	r3, #8
 8000804:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EGreen_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 030c 	add.w	r3, r7, #12
 8000816:	4619      	mov	r1, r3
 8000818:	4805      	ldr	r0, [pc, #20]	; (8000830 <MX_GPIO_Init+0xa4>)
 800081a:	f000 faf9 	bl	8000e10 <HAL_GPIO_Init>

}
 800081e:	bf00      	nop
 8000820:	3720      	adds	r7, #32
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800
 800082c:	40020800 	.word	0x40020800
 8000830:	40020000 	.word	0x40020000

08000834 <toggle>:

/* USER CODE BEGIN 4 */
void toggle(GPIO_TypeDef*  GPIOx, uint16_t GPIO_Pin, uint32_t frequency, int duration)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	460b      	mov	r3, r1
 8000842:	817b      	strh	r3, [r7, #10]
	TickType_t start = xTaskGetTickCount();
 8000844:	f002 fe58 	bl	80034f8 <xTaskGetTickCount>
 8000848:	6178      	str	r0, [r7, #20]

	do {
		HAL_GPIO_TogglePin(GPIOx, GPIO_Pin);
 800084a:	897b      	ldrh	r3, [r7, #10]
 800084c:	4619      	mov	r1, r3
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f000 fca1 	bl	8001196 <HAL_GPIO_TogglePin>
		HAL_Delay(frequency);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f000 f9d7 	bl	8000c08 <HAL_Delay>
	} while((xTaskGetTickCount() - start) <= duration);
 800085a:	f002 fe4d 	bl	80034f8 <xTaskGetTickCount>
 800085e:	4602      	mov	r2, r0
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	1ad2      	subs	r2, r2, r3
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	429a      	cmp	r2, r3
 8000868:	d9ef      	bls.n	800084a <toggle+0x16>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <toggleRedHook>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_toggleRedHook */
void toggleRedHook(void const * argument)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	int frequency = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]
	for(;;)
	{
		/* Sleep for half a second, so that the rateColtrol task starts first */
		osDelay(500);
 8000880:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000884:	f001 fc47 	bl	8002116 <osDelay>

		/* Get the toggle rate from the shared data pool. Both the get and set rate
		 * functions are shared. They use a semaphore to protect access to the data
		 * pool. But, no semaphores are visible here.
		 */
		frequency = get_frequency(green);
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe81 	bl	8000590 <get_frequency>
 800088e:	60f8      	str	r0, [r7, #12]

		toggle(EGreen_GPIO_Port, EGreen_Pin, frequency, 2000);
 8000890:	68fa      	ldr	r2, [r7, #12]
 8000892:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000896:	2108      	movs	r1, #8
 8000898:	4801      	ldr	r0, [pc, #4]	; (80008a0 <toggleRedHook+0x2c>)
 800089a:	f7ff ffcb 	bl	8000834 <toggle>
		osDelay(500);
 800089e:	e7ef      	b.n	8000880 <toggleRedHook+0xc>
 80008a0:	40020000 	.word	0x40020000

080008a4 <toggleGreenHook>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_toggleGreenHook */
void toggleGreenHook(void const * argument)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	int frequency = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		/* Sleep for half a second, so that the rateColtrol task starts first */
		osDelay(500);
 80008b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008b4:	f001 fc2f 	bl	8002116 <osDelay>

		/* Get the toggle rate from the shared data pool. Both the get and set rate
		 * functions are shared. They use a semaphore to protect access to the data
		 * pool. But, no semaphores are visible here.
		 */
		frequency = get_frequency(red);
 80008b8:	2000      	movs	r0, #0
 80008ba:	f7ff fe69 	bl	8000590 <get_frequency>
 80008be:	60f8      	str	r0, [r7, #12]

		toggle(ERed_GPIO_Port, ERed_Pin, frequency, 2000);
 80008c0:	68fa      	ldr	r2, [r7, #12]
 80008c2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008c6:	2108      	movs	r1, #8
 80008c8:	4801      	ldr	r0, [pc, #4]	; (80008d0 <toggleGreenHook+0x2c>)
 80008ca:	f7ff ffb3 	bl	8000834 <toggle>
		osDelay(500);
 80008ce:	e7ef      	b.n	80008b0 <toggleGreenHook+0xc>
 80008d0:	40020800 	.word	0x40020800

080008d4 <rateControlHook>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_rateControlHook */
void rateControlHook(void const * argument)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	int rate = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	60fb      	str	r3, [r7, #12]
	int next = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]

	for(;;)
	{
		/* Set the flashing rate at random */
		rate = 100 + rand() % 300;
 80008e4:	f003 ff98 	bl	8004818 <rand>
 80008e8:	4602      	mov	r2, r0
 80008ea:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <rateControlHook+0x80>)
 80008ec:	fb83 1302 	smull	r1, r3, r3, r2
 80008f0:	1159      	asrs	r1, r3, #5
 80008f2:	17d3      	asrs	r3, r2, #31
 80008f4:	1acb      	subs	r3, r1, r3
 80008f6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80008fa:	fb01 f303 	mul.w	r3, r1, r3
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	3364      	adds	r3, #100	; 0x64
 8000902:	60fb      	str	r3, [r7, #12]

		/* Select a task randomly */
		next = rand() % 2;
 8000904:	f003 ff88 	bl	8004818 <rand>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	f003 0301 	and.w	r3, r3, #1
 8000910:	bfb8      	it	lt
 8000912:	425b      	neglt	r3, r3
 8000914:	60bb      	str	r3, [r7, #8]
		if( next == 0 )
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d104      	bne.n	8000926 <rateControlHook+0x52>
			set_frequency(red, rate);
 800091c:	68f9      	ldr	r1, [r7, #12]
 800091e:	2000      	movs	r0, #0
 8000920:	f7ff fe0e 	bl	8000540 <set_frequency>
 8000924:	e003      	b.n	800092e <rateControlHook+0x5a>
		else
			set_frequency(green, rate);
 8000926:	68f9      	ldr	r1, [r7, #12]
 8000928:	2001      	movs	r0, #1
 800092a:	f7ff fe09 	bl	8000540 <set_frequency>

		HAL_Delay(rand() % 2500);
 800092e:	f003 ff73 	bl	8004818 <rand>
 8000932:	4602      	mov	r2, r0
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <rateControlHook+0x84>)
 8000936:	fb83 1302 	smull	r1, r3, r3, r2
 800093a:	1299      	asrs	r1, r3, #10
 800093c:	17d3      	asrs	r3, r2, #31
 800093e:	1acb      	subs	r3, r1, r3
 8000940:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8000944:	fb01 f303 	mul.w	r3, r1, r3
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	4618      	mov	r0, r3
 800094c:	f000 f95c 	bl	8000c08 <HAL_Delay>
		rate = 100 + rand() % 300;
 8000950:	e7c8      	b.n	80008e4 <rateControlHook+0x10>
 8000952:	bf00      	nop
 8000954:	1b4e81b5 	.word	0x1b4e81b5
 8000958:	68db8bad 	.word	0x68db8bad

0800095c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a04      	ldr	r2, [pc, #16]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d101      	bne.n	8000972 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800096e:	f000 f92b 	bl	8000bc8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40010000 	.word	0x40010000

08000980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000984:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000986:	e7fe      	b.n	8000986 <Error_Handler+0x6>

08000988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800098e:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <HAL_MspInit+0x4c>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000992:	4a10      	ldr	r2, [pc, #64]	; (80009d4 <HAL_MspInit+0x4c>)
 8000994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000998:	6413      	str	r3, [r2, #64]	; 0x40
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <HAL_MspInit+0x4c>)
 800099c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	4b0b      	ldr	r3, [pc, #44]	; (80009d4 <HAL_MspInit+0x4c>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	4a0a      	ldr	r2, [pc, #40]	; (80009d4 <HAL_MspInit+0x4c>)
 80009ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009b0:	6453      	str	r3, [r2, #68]	; 0x44
 80009b2:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <HAL_MspInit+0x4c>)
 80009b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	210f      	movs	r1, #15
 80009c2:	f06f 0001 	mvn.w	r0, #1
 80009c6:	f000 f9f9 	bl	8000dbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40023800 	.word	0x40023800

080009d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08c      	sub	sp, #48	; 0x30
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80009e8:	2200      	movs	r2, #0
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	2019      	movs	r0, #25
 80009ee:	f000 f9e5 	bl	8000dbc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009f2:	2019      	movs	r0, #25
 80009f4:	f000 f9fe 	bl	8000df4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009f8:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <HAL_InitTick+0x9c>)
 80009fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fc:	4a1d      	ldr	r2, [pc, #116]	; (8000a74 <HAL_InitTick+0x9c>)
 80009fe:	f043 0301 	orr.w	r3, r3, #1
 8000a02:	6453      	str	r3, [r2, #68]	; 0x44
 8000a04:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <HAL_InitTick+0x9c>)
 8000a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a08:	f003 0301 	and.w	r3, r3, #1
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a10:	f107 0210 	add.w	r2, r7, #16
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4611      	mov	r1, r2
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f001 f866 	bl	8001aec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a20:	f001 f850 	bl	8001ac4 <HAL_RCC_GetPCLK2Freq>
 8000a24:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a28:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <HAL_InitTick+0xa0>)
 8000a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a2e:	0c9b      	lsrs	r3, r3, #18
 8000a30:	3b01      	subs	r3, #1
 8000a32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a34:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	; (8000a80 <HAL_InitTick+0xa8>)
 8000a38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a40:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a42:	4a0e      	ldr	r2, [pc, #56]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a46:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a56:	f001 f87b 	bl	8001b50 <HAL_TIM_Base_Init>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d104      	bne.n	8000a6a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000a60:	4806      	ldr	r0, [pc, #24]	; (8000a7c <HAL_InitTick+0xa4>)
 8000a62:	f001 f8ab 	bl	8001bbc <HAL_TIM_Base_Start_IT>
 8000a66:	4603      	mov	r3, r0
 8000a68:	e000      	b.n	8000a6c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3730      	adds	r7, #48	; 0x30
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40023800 	.word	0x40023800
 8000a78:	431bde83 	.word	0x431bde83
 8000a7c:	20004054 	.word	0x20004054
 8000a80:	40010000 	.word	0x40010000

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <NMI_Handler+0x4>

08000a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <HardFault_Handler+0x4>

08000a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <MemManage_Handler+0x4>

08000a96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ab4:	4802      	ldr	r0, [pc, #8]	; (8000ac0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ab6:	f001 f8ab 	bl	8001c10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20004054 	.word	0x20004054

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000acc:	4a14      	ldr	r2, [pc, #80]	; (8000b20 <_sbrk+0x5c>)
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <_sbrk+0x60>)
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad8:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <_sbrk+0x64>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	; (8000b2c <_sbrk+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	; (8000b28 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d207      	bcs.n	8000b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af4:	f003 fe52 	bl	800479c <__errno>
 8000af8:	4602      	mov	r2, r0
 8000afa:	230c      	movs	r3, #12
 8000afc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295
 8000b02:	e009      	b.n	8000b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a05      	ldr	r2, [pc, #20]	; (8000b28 <_sbrk+0x64>)
 8000b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20080000 	.word	0x20080000
 8000b24:	00000400 	.word	0x00000400
 8000b28:	200002ec 	.word	0x200002ec
 8000b2c:	200040a0 	.word	0x200040a0

08000b30 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <SystemInit+0x28>)
 8000b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b3a:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <SystemInit+0x28>)
 8000b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b44:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <SystemInit+0x28>)
 8000b46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b4a:	609a      	str	r2, [r3, #8]
#endif
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	e000ed00 	.word	0xe000ed00

08000b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000b60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b62:	e003      	b.n	8000b6c <LoopCopyDataInit>

08000b64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b6a:	3104      	adds	r1, #4

08000b6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b6c:	480b      	ldr	r0, [pc, #44]	; (8000b9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b74:	d3f6      	bcc.n	8000b64 <CopyDataInit>
  ldr  r2, =_sbss
 8000b76:	4a0b      	ldr	r2, [pc, #44]	; (8000ba4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b78:	e002      	b.n	8000b80 <LoopFillZerobss>

08000b7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b7c:	f842 3b04 	str.w	r3, [r2], #4

08000b80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b80:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b84:	d3f9      	bcc.n	8000b7a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b86:	f7ff ffd3 	bl	8000b30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b8a:	f003 fe0d 	bl	80047a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b8e:	f7ff fd43 	bl	8000618 <main>
  bx  lr    
 8000b92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b94:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000b98:	08004a28 	.word	0x08004a28
  ldr  r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ba0:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8000ba4:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8000ba8:	2000409c 	.word	0x2000409c

08000bac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bac:	e7fe      	b.n	8000bac <ADC_IRQHandler>

08000bae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb2:	2003      	movs	r0, #3
 8000bb4:	f000 f8f7 	bl	8000da6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f7ff ff0d 	bl	80009d8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000bbe:	f7ff fee3 	bl	8000988 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000bc2:	2300      	movs	r3, #0
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <HAL_IncTick+0x20>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_IncTick+0x24>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	4a04      	ldr	r2, [pc, #16]	; (8000bec <HAL_IncTick+0x24>)
 8000bda:	6013      	str	r3, [r2, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	20000010 	.word	0x20000010
 8000bec:	20004094 	.word	0x20004094

08000bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <HAL_GetTick+0x14>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	20004094 	.word	0x20004094

08000c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c10:	f7ff ffee 	bl	8000bf0 <HAL_GetTick>
 8000c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c20:	d005      	beq.n	8000c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <HAL_Delay+0x40>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	461a      	mov	r2, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c2e:	bf00      	nop
 8000c30:	f7ff ffde 	bl	8000bf0 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d8f7      	bhi.n	8000c30 <HAL_Delay+0x28>
  {
  }
}
 8000c40:	bf00      	nop
 8000c42:	3710      	adds	r7, #16
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000010 	.word	0x20000010

08000c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f003 0307 	and.w	r3, r3, #7
 8000c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <__NVIC_SetPriorityGrouping+0x40>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c76:	4313      	orrs	r3, r2
 8000c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c7a:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <__NVIC_SetPriorityGrouping+0x40>)
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	60d3      	str	r3, [r2, #12]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000ed00 	.word	0xe000ed00
 8000c90:	05fa0000 	.word	0x05fa0000

08000c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c98:	4b04      	ldr	r3, [pc, #16]	; (8000cac <__NVIC_GetPriorityGrouping+0x18>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db0b      	blt.n	8000cda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 021f 	and.w	r2, r3, #31
 8000cc8:	4907      	ldr	r1, [pc, #28]	; (8000ce8 <__NVIC_EnableIRQ+0x38>)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	095b      	lsrs	r3, r3, #5
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	; (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	; (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f1c3 0307 	rsb	r3, r3, #7
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	bf28      	it	cs
 8000d5e:	2304      	movcs	r3, #4
 8000d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d902      	bls.n	8000d70 <NVIC_EncodePriority+0x30>
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3b03      	subs	r3, #3
 8000d6e:	e000      	b.n	8000d72 <NVIC_EncodePriority+0x32>
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	401a      	ands	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43d9      	mvns	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	4313      	orrs	r3, r2
         );
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3724      	adds	r7, #36	; 0x24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff ff4c 	bl	8000c4c <__NVIC_SetPriorityGrouping>
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
 8000dc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dce:	f7ff ff61 	bl	8000c94 <__NVIC_GetPriorityGrouping>
 8000dd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	68b9      	ldr	r1, [r7, #8]
 8000dd8:	6978      	ldr	r0, [r7, #20]
 8000dda:	f7ff ffb1 	bl	8000d40 <NVIC_EncodePriority>
 8000dde:	4602      	mov	r2, r0
 8000de0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de4:	4611      	mov	r1, r2
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff ff80 	bl	8000cec <__NVIC_SetPriority>
}
 8000dec:	bf00      	nop
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff ff54 	bl	8000cb0 <__NVIC_EnableIRQ>
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000e22:	2300      	movs	r3, #0
 8000e24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61fb      	str	r3, [r7, #28]
 8000e2e:	e175      	b.n	800111c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000e30:	2201      	movs	r2, #1
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	697a      	ldr	r2, [r7, #20]
 8000e40:	4013      	ands	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	f040 8164 	bne.w	8001116 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d00b      	beq.n	8000e6e <HAL_GPIO_Init+0x5e>
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d007      	beq.n	8000e6e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e62:	2b11      	cmp	r3, #17
 8000e64:	d003      	beq.n	8000e6e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	2b12      	cmp	r3, #18
 8000e6c:	d130      	bne.n	8000ed0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	2203      	movs	r2, #3
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	4013      	ands	r3, r2
 8000e84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	68da      	ldr	r2, [r3, #12]
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	091b      	lsrs	r3, r3, #4
 8000eba:	f003 0201 	and.w	r2, r3, #1
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	2203      	movs	r2, #3
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d003      	beq.n	8000f10 <HAL_GPIO_Init+0x100>
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	2b12      	cmp	r3, #18
 8000f0e:	d123      	bne.n	8000f58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	08da      	lsrs	r2, r3, #3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	3208      	adds	r2, #8
 8000f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	f003 0307 	and.w	r3, r3, #7
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	220f      	movs	r2, #15
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	4013      	ands	r3, r2
 8000f32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	691a      	ldr	r2, [r3, #16]
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	08da      	lsrs	r2, r3, #3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3208      	adds	r2, #8
 8000f52:	69b9      	ldr	r1, [r7, #24]
 8000f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	2203      	movs	r2, #3
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 0203 	and.w	r2, r3, #3
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	f000 80be 	beq.w	8001116 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9a:	4b65      	ldr	r3, [pc, #404]	; (8001130 <HAL_GPIO_Init+0x320>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9e:	4a64      	ldr	r2, [pc, #400]	; (8001130 <HAL_GPIO_Init+0x320>)
 8000fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fa6:	4b62      	ldr	r3, [pc, #392]	; (8001130 <HAL_GPIO_Init+0x320>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000fb2:	4a60      	ldr	r2, [pc, #384]	; (8001134 <HAL_GPIO_Init+0x324>)
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	089b      	lsrs	r3, r3, #2
 8000fb8:	3302      	adds	r3, #2
 8000fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	220f      	movs	r2, #15
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a57      	ldr	r2, [pc, #348]	; (8001138 <HAL_GPIO_Init+0x328>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d037      	beq.n	800104e <HAL_GPIO_Init+0x23e>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a56      	ldr	r2, [pc, #344]	; (800113c <HAL_GPIO_Init+0x32c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d031      	beq.n	800104a <HAL_GPIO_Init+0x23a>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a55      	ldr	r2, [pc, #340]	; (8001140 <HAL_GPIO_Init+0x330>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d02b      	beq.n	8001046 <HAL_GPIO_Init+0x236>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a54      	ldr	r2, [pc, #336]	; (8001144 <HAL_GPIO_Init+0x334>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d025      	beq.n	8001042 <HAL_GPIO_Init+0x232>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a53      	ldr	r2, [pc, #332]	; (8001148 <HAL_GPIO_Init+0x338>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d01f      	beq.n	800103e <HAL_GPIO_Init+0x22e>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a52      	ldr	r2, [pc, #328]	; (800114c <HAL_GPIO_Init+0x33c>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d019      	beq.n	800103a <HAL_GPIO_Init+0x22a>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a51      	ldr	r2, [pc, #324]	; (8001150 <HAL_GPIO_Init+0x340>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d013      	beq.n	8001036 <HAL_GPIO_Init+0x226>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a50      	ldr	r2, [pc, #320]	; (8001154 <HAL_GPIO_Init+0x344>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d00d      	beq.n	8001032 <HAL_GPIO_Init+0x222>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a4f      	ldr	r2, [pc, #316]	; (8001158 <HAL_GPIO_Init+0x348>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d007      	beq.n	800102e <HAL_GPIO_Init+0x21e>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a4e      	ldr	r2, [pc, #312]	; (800115c <HAL_GPIO_Init+0x34c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_GPIO_Init+0x21a>
 8001026:	2309      	movs	r3, #9
 8001028:	e012      	b.n	8001050 <HAL_GPIO_Init+0x240>
 800102a:	230a      	movs	r3, #10
 800102c:	e010      	b.n	8001050 <HAL_GPIO_Init+0x240>
 800102e:	2308      	movs	r3, #8
 8001030:	e00e      	b.n	8001050 <HAL_GPIO_Init+0x240>
 8001032:	2307      	movs	r3, #7
 8001034:	e00c      	b.n	8001050 <HAL_GPIO_Init+0x240>
 8001036:	2306      	movs	r3, #6
 8001038:	e00a      	b.n	8001050 <HAL_GPIO_Init+0x240>
 800103a:	2305      	movs	r3, #5
 800103c:	e008      	b.n	8001050 <HAL_GPIO_Init+0x240>
 800103e:	2304      	movs	r3, #4
 8001040:	e006      	b.n	8001050 <HAL_GPIO_Init+0x240>
 8001042:	2303      	movs	r3, #3
 8001044:	e004      	b.n	8001050 <HAL_GPIO_Init+0x240>
 8001046:	2302      	movs	r3, #2
 8001048:	e002      	b.n	8001050 <HAL_GPIO_Init+0x240>
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <HAL_GPIO_Init+0x240>
 800104e:	2300      	movs	r3, #0
 8001050:	69fa      	ldr	r2, [r7, #28]
 8001052:	f002 0203 	and.w	r2, r2, #3
 8001056:	0092      	lsls	r2, r2, #2
 8001058:	4093      	lsls	r3, r2
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001060:	4934      	ldr	r1, [pc, #208]	; (8001134 <HAL_GPIO_Init+0x324>)
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	3302      	adds	r3, #2
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800106e:	4b3c      	ldr	r3, [pc, #240]	; (8001160 <HAL_GPIO_Init+0x350>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	43db      	mvns	r3, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4013      	ands	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d003      	beq.n	8001092 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001092:	4a33      	ldr	r2, [pc, #204]	; (8001160 <HAL_GPIO_Init+0x350>)
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001098:	4b31      	ldr	r3, [pc, #196]	; (8001160 <HAL_GPIO_Init+0x350>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d003      	beq.n	80010bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010bc:	4a28      	ldr	r2, [pc, #160]	; (8001160 <HAL_GPIO_Init+0x350>)
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010c2:	4b27      	ldr	r3, [pc, #156]	; (8001160 <HAL_GPIO_Init+0x350>)
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	43db      	mvns	r3, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4013      	ands	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010e6:	4a1e      	ldr	r2, [pc, #120]	; (8001160 <HAL_GPIO_Init+0x350>)
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <HAL_GPIO_Init+0x350>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001104:	2b00      	cmp	r3, #0
 8001106:	d003      	beq.n	8001110 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001110:	4a13      	ldr	r2, [pc, #76]	; (8001160 <HAL_GPIO_Init+0x350>)
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	3301      	adds	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	2b0f      	cmp	r3, #15
 8001120:	f67f ae86 	bls.w	8000e30 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001124:	bf00      	nop
 8001126:	3724      	adds	r7, #36	; 0x24
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	40023800 	.word	0x40023800
 8001134:	40013800 	.word	0x40013800
 8001138:	40020000 	.word	0x40020000
 800113c:	40020400 	.word	0x40020400
 8001140:	40020800 	.word	0x40020800
 8001144:	40020c00 	.word	0x40020c00
 8001148:	40021000 	.word	0x40021000
 800114c:	40021400 	.word	0x40021400
 8001150:	40021800 	.word	0x40021800
 8001154:	40021c00 	.word	0x40021c00
 8001158:	40022000 	.word	0x40022000
 800115c:	40022400 	.word	0x40022400
 8001160:	40013c00 	.word	0x40013c00

08001164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	460b      	mov	r3, r1
 800116e:	807b      	strh	r3, [r7, #2]
 8001170:	4613      	mov	r3, r2
 8001172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001174:	787b      	ldrb	r3, [r7, #1]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800117a:	887a      	ldrh	r2, [r7, #2]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001180:	e003      	b.n	800118a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001182:	887b      	ldrh	r3, [r7, #2]
 8001184:	041a      	lsls	r2, r3, #16
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	619a      	str	r2, [r3, #24]
}
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001196:	b480      	push	{r7}
 8001198:	b083      	sub	sp, #12
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
 800119e:	460b      	mov	r3, r1
 80011a0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	695a      	ldr	r2, [r3, #20]
 80011a6:	887b      	ldrh	r3, [r7, #2]
 80011a8:	4013      	ands	r3, r2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d004      	beq.n	80011b8 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80011ae:	887b      	ldrh	r3, [r7, #2]
 80011b0:	041a      	lsls	r2, r3, #16
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80011b6:	e002      	b.n	80011be <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011b8:	887a      	ldrh	r2, [r7, #2]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	619a      	str	r2, [r3, #24]
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e29b      	b.n	800171a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 8087 	beq.w	80012fe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011f0:	4b96      	ldr	r3, [pc, #600]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	f003 030c 	and.w	r3, r3, #12
 80011f8:	2b04      	cmp	r3, #4
 80011fa:	d00c      	beq.n	8001216 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011fc:	4b93      	ldr	r3, [pc, #588]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f003 030c 	and.w	r3, r3, #12
 8001204:	2b08      	cmp	r3, #8
 8001206:	d112      	bne.n	800122e <HAL_RCC_OscConfig+0x62>
 8001208:	4b90      	ldr	r3, [pc, #576]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001210:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001214:	d10b      	bne.n	800122e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001216:	4b8d      	ldr	r3, [pc, #564]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d06c      	beq.n	80012fc <HAL_RCC_OscConfig+0x130>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d168      	bne.n	80012fc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e275      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001236:	d106      	bne.n	8001246 <HAL_RCC_OscConfig+0x7a>
 8001238:	4b84      	ldr	r3, [pc, #528]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a83      	ldr	r2, [pc, #524]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800123e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001242:	6013      	str	r3, [r2, #0]
 8001244:	e02e      	b.n	80012a4 <HAL_RCC_OscConfig+0xd8>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d10c      	bne.n	8001268 <HAL_RCC_OscConfig+0x9c>
 800124e:	4b7f      	ldr	r3, [pc, #508]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a7e      	ldr	r2, [pc, #504]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001258:	6013      	str	r3, [r2, #0]
 800125a:	4b7c      	ldr	r3, [pc, #496]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a7b      	ldr	r2, [pc, #492]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001260:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001264:	6013      	str	r3, [r2, #0]
 8001266:	e01d      	b.n	80012a4 <HAL_RCC_OscConfig+0xd8>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001270:	d10c      	bne.n	800128c <HAL_RCC_OscConfig+0xc0>
 8001272:	4b76      	ldr	r3, [pc, #472]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a75      	ldr	r2, [pc, #468]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001278:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	4b73      	ldr	r3, [pc, #460]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a72      	ldr	r2, [pc, #456]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001288:	6013      	str	r3, [r2, #0]
 800128a:	e00b      	b.n	80012a4 <HAL_RCC_OscConfig+0xd8>
 800128c:	4b6f      	ldr	r3, [pc, #444]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a6e      	ldr	r2, [pc, #440]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	4b6c      	ldr	r3, [pc, #432]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a6b      	ldr	r2, [pc, #428]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800129e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d013      	beq.n	80012d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ac:	f7ff fca0 	bl	8000bf0 <HAL_GetTick>
 80012b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b2:	e008      	b.n	80012c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b4:	f7ff fc9c 	bl	8000bf0 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	2b64      	cmp	r3, #100	; 0x64
 80012c0:	d901      	bls.n	80012c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e229      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012c6:	4b61      	ldr	r3, [pc, #388]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d0f0      	beq.n	80012b4 <HAL_RCC_OscConfig+0xe8>
 80012d2:	e014      	b.n	80012fe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d4:	f7ff fc8c 	bl	8000bf0 <HAL_GetTick>
 80012d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012da:	e008      	b.n	80012ee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012dc:	f7ff fc88 	bl	8000bf0 <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b64      	cmp	r3, #100	; 0x64
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e215      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ee:	4b57      	ldr	r3, [pc, #348]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1f0      	bne.n	80012dc <HAL_RCC_OscConfig+0x110>
 80012fa:	e000      	b.n	80012fe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d069      	beq.n	80013de <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800130a:	4b50      	ldr	r3, [pc, #320]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	f003 030c 	and.w	r3, r3, #12
 8001312:	2b00      	cmp	r3, #0
 8001314:	d00b      	beq.n	800132e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001316:	4b4d      	ldr	r3, [pc, #308]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f003 030c 	and.w	r3, r3, #12
 800131e:	2b08      	cmp	r3, #8
 8001320:	d11c      	bne.n	800135c <HAL_RCC_OscConfig+0x190>
 8001322:	4b4a      	ldr	r3, [pc, #296]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d116      	bne.n	800135c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800132e:	4b47      	ldr	r3, [pc, #284]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d005      	beq.n	8001346 <HAL_RCC_OscConfig+0x17a>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d001      	beq.n	8001346 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e1e9      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001346:	4b41      	ldr	r3, [pc, #260]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	493d      	ldr	r1, [pc, #244]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001356:	4313      	orrs	r3, r2
 8001358:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800135a:	e040      	b.n	80013de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d023      	beq.n	80013ac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001364:	4b39      	ldr	r3, [pc, #228]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a38      	ldr	r2, [pc, #224]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001370:	f7ff fc3e 	bl	8000bf0 <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001378:	f7ff fc3a 	bl	8000bf0 <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e1c7      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800138a:	4b30      	ldr	r3, [pc, #192]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f0      	beq.n	8001378 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001396:	4b2d      	ldr	r3, [pc, #180]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4929      	ldr	r1, [pc, #164]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]
 80013aa:	e018      	b.n	80013de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ac:	4b27      	ldr	r3, [pc, #156]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a26      	ldr	r2, [pc, #152]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80013b2:	f023 0301 	bic.w	r3, r3, #1
 80013b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b8:	f7ff fc1a 	bl	8000bf0 <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c0:	f7ff fc16 	bl	8000bf0 <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e1a3      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013d2:	4b1e      	ldr	r3, [pc, #120]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f0      	bne.n	80013c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d038      	beq.n	800145c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d019      	beq.n	8001426 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013f2:	4b16      	ldr	r3, [pc, #88]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80013f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013f6:	4a15      	ldr	r2, [pc, #84]	; (800144c <HAL_RCC_OscConfig+0x280>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013fe:	f7ff fbf7 	bl	8000bf0 <HAL_GetTick>
 8001402:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001406:	f7ff fbf3 	bl	8000bf0 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e180      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800141a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x23a>
 8001424:	e01a      	b.n	800145c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001426:	4b09      	ldr	r3, [pc, #36]	; (800144c <HAL_RCC_OscConfig+0x280>)
 8001428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800142a:	4a08      	ldr	r2, [pc, #32]	; (800144c <HAL_RCC_OscConfig+0x280>)
 800142c:	f023 0301 	bic.w	r3, r3, #1
 8001430:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001432:	f7ff fbdd 	bl	8000bf0 <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001438:	e00a      	b.n	8001450 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143a:	f7ff fbd9 	bl	8000bf0 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d903      	bls.n	8001450 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e166      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
 800144c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001450:	4b92      	ldr	r3, [pc, #584]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001452:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001454:	f003 0302 	and.w	r3, r3, #2
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1ee      	bne.n	800143a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0304 	and.w	r3, r3, #4
 8001464:	2b00      	cmp	r3, #0
 8001466:	f000 80a4 	beq.w	80015b2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800146a:	4b8c      	ldr	r3, [pc, #560]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d10d      	bne.n	8001492 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001476:	4b89      	ldr	r3, [pc, #548]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147a:	4a88      	ldr	r2, [pc, #544]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800147c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001480:	6413      	str	r3, [r2, #64]	; 0x40
 8001482:	4b86      	ldr	r3, [pc, #536]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800148e:	2301      	movs	r3, #1
 8001490:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001492:	4b83      	ldr	r3, [pc, #524]	; (80016a0 <HAL_RCC_OscConfig+0x4d4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800149a:	2b00      	cmp	r3, #0
 800149c:	d118      	bne.n	80014d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800149e:	4b80      	ldr	r3, [pc, #512]	; (80016a0 <HAL_RCC_OscConfig+0x4d4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a7f      	ldr	r2, [pc, #508]	; (80016a0 <HAL_RCC_OscConfig+0x4d4>)
 80014a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014aa:	f7ff fba1 	bl	8000bf0 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014b2:	f7ff fb9d 	bl	8000bf0 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b64      	cmp	r3, #100	; 0x64
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e12a      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c4:	4b76      	ldr	r3, [pc, #472]	; (80016a0 <HAL_RCC_OscConfig+0x4d4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0f0      	beq.n	80014b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d106      	bne.n	80014e6 <HAL_RCC_OscConfig+0x31a>
 80014d8:	4b70      	ldr	r3, [pc, #448]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80014da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014dc:	4a6f      	ldr	r2, [pc, #444]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	6713      	str	r3, [r2, #112]	; 0x70
 80014e4:	e02d      	b.n	8001542 <HAL_RCC_OscConfig+0x376>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10c      	bne.n	8001508 <HAL_RCC_OscConfig+0x33c>
 80014ee:	4b6b      	ldr	r3, [pc, #428]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80014f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f2:	4a6a      	ldr	r2, [pc, #424]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80014f4:	f023 0301 	bic.w	r3, r3, #1
 80014f8:	6713      	str	r3, [r2, #112]	; 0x70
 80014fa:	4b68      	ldr	r3, [pc, #416]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80014fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fe:	4a67      	ldr	r2, [pc, #412]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	6713      	str	r3, [r2, #112]	; 0x70
 8001506:	e01c      	b.n	8001542 <HAL_RCC_OscConfig+0x376>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	2b05      	cmp	r3, #5
 800150e:	d10c      	bne.n	800152a <HAL_RCC_OscConfig+0x35e>
 8001510:	4b62      	ldr	r3, [pc, #392]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001514:	4a61      	ldr	r2, [pc, #388]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001516:	f043 0304 	orr.w	r3, r3, #4
 800151a:	6713      	str	r3, [r2, #112]	; 0x70
 800151c:	4b5f      	ldr	r3, [pc, #380]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800151e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001520:	4a5e      	ldr	r2, [pc, #376]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6713      	str	r3, [r2, #112]	; 0x70
 8001528:	e00b      	b.n	8001542 <HAL_RCC_OscConfig+0x376>
 800152a:	4b5c      	ldr	r3, [pc, #368]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800152c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152e:	4a5b      	ldr	r2, [pc, #364]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001530:	f023 0301 	bic.w	r3, r3, #1
 8001534:	6713      	str	r3, [r2, #112]	; 0x70
 8001536:	4b59      	ldr	r3, [pc, #356]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800153a:	4a58      	ldr	r2, [pc, #352]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800153c:	f023 0304 	bic.w	r3, r3, #4
 8001540:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d015      	beq.n	8001576 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800154a:	f7ff fb51 	bl	8000bf0 <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001550:	e00a      	b.n	8001568 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001552:	f7ff fb4d 	bl	8000bf0 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001560:	4293      	cmp	r3, r2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e0d8      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001568:	4b4c      	ldr	r3, [pc, #304]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800156a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0ee      	beq.n	8001552 <HAL_RCC_OscConfig+0x386>
 8001574:	e014      	b.n	80015a0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001576:	f7ff fb3b 	bl	8000bf0 <HAL_GetTick>
 800157a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800157c:	e00a      	b.n	8001594 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800157e:	f7ff fb37 	bl	8000bf0 <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	f241 3288 	movw	r2, #5000	; 0x1388
 800158c:	4293      	cmp	r3, r2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e0c2      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001594:	4b41      	ldr	r3, [pc, #260]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001598:	f003 0302 	and.w	r3, r3, #2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1ee      	bne.n	800157e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015a0:	7dfb      	ldrb	r3, [r7, #23]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d105      	bne.n	80015b2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015a6:	4b3d      	ldr	r3, [pc, #244]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	4a3c      	ldr	r2, [pc, #240]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80015ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	f000 80ae 	beq.w	8001718 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015bc:	4b37      	ldr	r3, [pc, #220]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 030c 	and.w	r3, r3, #12
 80015c4:	2b08      	cmp	r3, #8
 80015c6:	d06d      	beq.n	80016a4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d14b      	bne.n	8001668 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d0:	4b32      	ldr	r3, [pc, #200]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a31      	ldr	r2, [pc, #196]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80015d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015dc:	f7ff fb08 	bl	8000bf0 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e4:	f7ff fb04 	bl	8000bf0 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e091      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f6:	4b29      	ldr	r3, [pc, #164]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f0      	bne.n	80015e4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69da      	ldr	r2, [r3, #28]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a1b      	ldr	r3, [r3, #32]
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001610:	019b      	lsls	r3, r3, #6
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001618:	085b      	lsrs	r3, r3, #1
 800161a:	3b01      	subs	r3, #1
 800161c:	041b      	lsls	r3, r3, #16
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001624:	061b      	lsls	r3, r3, #24
 8001626:	431a      	orrs	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162c:	071b      	lsls	r3, r3, #28
 800162e:	491b      	ldr	r1, [pc, #108]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001630:	4313      	orrs	r3, r2
 8001632:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001634:	4b19      	ldr	r3, [pc, #100]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a18      	ldr	r2, [pc, #96]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800163a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800163e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001640:	f7ff fad6 	bl	8000bf0 <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001648:	f7ff fad2 	bl	8000bf0 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e05f      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800165a:	4b10      	ldr	r3, [pc, #64]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0f0      	beq.n	8001648 <HAL_RCC_OscConfig+0x47c>
 8001666:	e057      	b.n	8001718 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a0b      	ldr	r2, [pc, #44]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 800166e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001674:	f7ff fabc 	bl	8000bf0 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800167c:	f7ff fab8 	bl	8000bf0 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e045      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800168e:	4b03      	ldr	r3, [pc, #12]	; (800169c <HAL_RCC_OscConfig+0x4d0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f0      	bne.n	800167c <HAL_RCC_OscConfig+0x4b0>
 800169a:	e03d      	b.n	8001718 <HAL_RCC_OscConfig+0x54c>
 800169c:	40023800 	.word	0x40023800
 80016a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80016a4:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <HAL_RCC_OscConfig+0x558>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d030      	beq.n	8001714 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016bc:	429a      	cmp	r2, r3
 80016be:	d129      	bne.n	8001714 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d122      	bne.n	8001714 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016d4:	4013      	ands	r3, r2
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016da:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016dc:	4293      	cmp	r3, r2
 80016de:	d119      	bne.n	8001714 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ea:	085b      	lsrs	r3, r3, #1
 80016ec:	3b01      	subs	r3, #1
 80016ee:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d10f      	bne.n	8001714 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016fe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001700:	429a      	cmp	r2, r3
 8001702:	d107      	bne.n	8001714 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001710:	429a      	cmp	r2, r3
 8001712:	d001      	beq.n	8001718 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023800 	.word	0x40023800

08001728 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0d0      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001740:	4b6a      	ldr	r3, [pc, #424]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 030f 	and.w	r3, r3, #15
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	429a      	cmp	r2, r3
 800174c:	d910      	bls.n	8001770 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174e:	4b67      	ldr	r3, [pc, #412]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f023 020f 	bic.w	r2, r3, #15
 8001756:	4965      	ldr	r1, [pc, #404]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	4313      	orrs	r3, r2
 800175c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800175e:	4b63      	ldr	r3, [pc, #396]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e0b8      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d020      	beq.n	80017be <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	d005      	beq.n	8001794 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001788:	4b59      	ldr	r3, [pc, #356]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	4a58      	ldr	r2, [pc, #352]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 800178e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001792:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0308 	and.w	r3, r3, #8
 800179c:	2b00      	cmp	r3, #0
 800179e:	d005      	beq.n	80017ac <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017a0:	4b53      	ldr	r3, [pc, #332]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	4a52      	ldr	r2, [pc, #328]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ac:	4b50      	ldr	r3, [pc, #320]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	494d      	ldr	r1, [pc, #308]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d040      	beq.n	800184c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d107      	bne.n	80017e2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d2:	4b47      	ldr	r3, [pc, #284]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d115      	bne.n	800180a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e07f      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d107      	bne.n	80017fa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ea:	4b41      	ldr	r3, [pc, #260]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d109      	bne.n	800180a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e073      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017fa:	4b3d      	ldr	r3, [pc, #244]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e06b      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800180a:	4b39      	ldr	r3, [pc, #228]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f023 0203 	bic.w	r2, r3, #3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4936      	ldr	r1, [pc, #216]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 8001818:	4313      	orrs	r3, r2
 800181a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800181c:	f7ff f9e8 	bl	8000bf0 <HAL_GetTick>
 8001820:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001822:	e00a      	b.n	800183a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001824:	f7ff f9e4 	bl	8000bf0 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001832:	4293      	cmp	r3, r2
 8001834:	d901      	bls.n	800183a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e053      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183a:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 020c 	and.w	r2, r3, #12
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	429a      	cmp	r2, r3
 800184a:	d1eb      	bne.n	8001824 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800184c:	4b27      	ldr	r3, [pc, #156]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 030f 	and.w	r3, r3, #15
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d210      	bcs.n	800187c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800185a:	4b24      	ldr	r3, [pc, #144]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f023 020f 	bic.w	r2, r3, #15
 8001862:	4922      	ldr	r1, [pc, #136]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	4313      	orrs	r3, r2
 8001868:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186a:	4b20      	ldr	r3, [pc, #128]	; (80018ec <HAL_RCC_ClockConfig+0x1c4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 030f 	and.w	r3, r3, #15
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	429a      	cmp	r2, r3
 8001876:	d001      	beq.n	800187c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e032      	b.n	80018e2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0304 	and.w	r3, r3, #4
 8001884:	2b00      	cmp	r3, #0
 8001886:	d008      	beq.n	800189a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001888:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4916      	ldr	r1, [pc, #88]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d009      	beq.n	80018ba <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018a6:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	490e      	ldr	r1, [pc, #56]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018ba:	f000 f821 	bl	8001900 <HAL_RCC_GetSysClockFreq>
 80018be:	4601      	mov	r1, r0
 80018c0:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <HAL_RCC_ClockConfig+0x1c8>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	091b      	lsrs	r3, r3, #4
 80018c6:	f003 030f 	and.w	r3, r3, #15
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <HAL_RCC_ClockConfig+0x1cc>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	fa21 f303 	lsr.w	r3, r1, r3
 80018d2:	4a09      	ldr	r2, [pc, #36]	; (80018f8 <HAL_RCC_ClockConfig+0x1d0>)
 80018d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_RCC_ClockConfig+0x1d4>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff f87c 	bl	80009d8 <HAL_InitTick>

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40023c00 	.word	0x40023c00
 80018f0:	40023800 	.word	0x40023800
 80018f4:	08004a00 	.word	0x08004a00
 80018f8:	20000008 	.word	0x20000008
 80018fc:	2000000c 	.word	0x2000000c

08001900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	2300      	movs	r3, #0
 8001910:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001916:	4b63      	ldr	r3, [pc, #396]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 030c 	and.w	r3, r3, #12
 800191e:	2b04      	cmp	r3, #4
 8001920:	d007      	beq.n	8001932 <HAL_RCC_GetSysClockFreq+0x32>
 8001922:	2b08      	cmp	r3, #8
 8001924:	d008      	beq.n	8001938 <HAL_RCC_GetSysClockFreq+0x38>
 8001926:	2b00      	cmp	r3, #0
 8001928:	f040 80b4 	bne.w	8001a94 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800192c:	4b5e      	ldr	r3, [pc, #376]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800192e:	60bb      	str	r3, [r7, #8]
      break;
 8001930:	e0b3      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001932:	4b5d      	ldr	r3, [pc, #372]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001934:	60bb      	str	r3, [r7, #8]
      break;
 8001936:	e0b0      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001938:	4b5a      	ldr	r3, [pc, #360]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001940:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001942:	4b58      	ldr	r3, [pc, #352]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d04a      	beq.n	80019e4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800194e:	4b55      	ldr	r3, [pc, #340]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	099b      	lsrs	r3, r3, #6
 8001954:	f04f 0400 	mov.w	r4, #0
 8001958:	f240 11ff 	movw	r1, #511	; 0x1ff
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	ea03 0501 	and.w	r5, r3, r1
 8001964:	ea04 0602 	and.w	r6, r4, r2
 8001968:	4629      	mov	r1, r5
 800196a:	4632      	mov	r2, r6
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	f04f 0400 	mov.w	r4, #0
 8001974:	0154      	lsls	r4, r2, #5
 8001976:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800197a:	014b      	lsls	r3, r1, #5
 800197c:	4619      	mov	r1, r3
 800197e:	4622      	mov	r2, r4
 8001980:	1b49      	subs	r1, r1, r5
 8001982:	eb62 0206 	sbc.w	r2, r2, r6
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	f04f 0400 	mov.w	r4, #0
 800198e:	0194      	lsls	r4, r2, #6
 8001990:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001994:	018b      	lsls	r3, r1, #6
 8001996:	1a5b      	subs	r3, r3, r1
 8001998:	eb64 0402 	sbc.w	r4, r4, r2
 800199c:	f04f 0100 	mov.w	r1, #0
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	00e2      	lsls	r2, r4, #3
 80019a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80019aa:	00d9      	lsls	r1, r3, #3
 80019ac:	460b      	mov	r3, r1
 80019ae:	4614      	mov	r4, r2
 80019b0:	195b      	adds	r3, r3, r5
 80019b2:	eb44 0406 	adc.w	r4, r4, r6
 80019b6:	f04f 0100 	mov.w	r1, #0
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	02a2      	lsls	r2, r4, #10
 80019c0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80019c4:	0299      	lsls	r1, r3, #10
 80019c6:	460b      	mov	r3, r1
 80019c8:	4614      	mov	r4, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	4621      	mov	r1, r4
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f04f 0400 	mov.w	r4, #0
 80019d4:	461a      	mov	r2, r3
 80019d6:	4623      	mov	r3, r4
 80019d8:	f7fe fc32 	bl	8000240 <__aeabi_uldivmod>
 80019dc:	4603      	mov	r3, r0
 80019de:	460c      	mov	r4, r1
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	e049      	b.n	8001a78 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e4:	4b2f      	ldr	r3, [pc, #188]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	099b      	lsrs	r3, r3, #6
 80019ea:	f04f 0400 	mov.w	r4, #0
 80019ee:	f240 11ff 	movw	r1, #511	; 0x1ff
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	ea03 0501 	and.w	r5, r3, r1
 80019fa:	ea04 0602 	and.w	r6, r4, r2
 80019fe:	4629      	mov	r1, r5
 8001a00:	4632      	mov	r2, r6
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	f04f 0400 	mov.w	r4, #0
 8001a0a:	0154      	lsls	r4, r2, #5
 8001a0c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a10:	014b      	lsls	r3, r1, #5
 8001a12:	4619      	mov	r1, r3
 8001a14:	4622      	mov	r2, r4
 8001a16:	1b49      	subs	r1, r1, r5
 8001a18:	eb62 0206 	sbc.w	r2, r2, r6
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	f04f 0400 	mov.w	r4, #0
 8001a24:	0194      	lsls	r4, r2, #6
 8001a26:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a2a:	018b      	lsls	r3, r1, #6
 8001a2c:	1a5b      	subs	r3, r3, r1
 8001a2e:	eb64 0402 	sbc.w	r4, r4, r2
 8001a32:	f04f 0100 	mov.w	r1, #0
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	00e2      	lsls	r2, r4, #3
 8001a3c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a40:	00d9      	lsls	r1, r3, #3
 8001a42:	460b      	mov	r3, r1
 8001a44:	4614      	mov	r4, r2
 8001a46:	195b      	adds	r3, r3, r5
 8001a48:	eb44 0406 	adc.w	r4, r4, r6
 8001a4c:	f04f 0100 	mov.w	r1, #0
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	02a2      	lsls	r2, r4, #10
 8001a56:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001a5a:	0299      	lsls	r1, r3, #10
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4614      	mov	r4, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	4621      	mov	r1, r4
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f04f 0400 	mov.w	r4, #0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4623      	mov	r3, r4
 8001a6e:	f7fe fbe7 	bl	8000240 <__aeabi_uldivmod>
 8001a72:	4603      	mov	r3, r0
 8001a74:	460c      	mov	r4, r1
 8001a76:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001a78:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	0c1b      	lsrs	r3, r3, #16
 8001a7e:	f003 0303 	and.w	r3, r3, #3
 8001a82:	3301      	adds	r3, #1
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a90:	60bb      	str	r3, [r7, #8]
      break;
 8001a92:	e002      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a94:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001a96:	60bb      	str	r3, [r7, #8]
      break;
 8001a98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a9a:	68bb      	ldr	r3, [r7, #8]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	00f42400 	.word	0x00f42400

08001aac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ab0:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	20000008 	.word	0x20000008

08001ac4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ac8:	f7ff fff0 	bl	8001aac <HAL_RCC_GetHCLKFreq>
 8001acc:	4601      	mov	r1, r0
 8001ace:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	0b5b      	lsrs	r3, r3, #13
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	4a03      	ldr	r2, [pc, #12]	; (8001ae8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ada:	5cd3      	ldrb	r3, [r2, r3]
 8001adc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	08004a10 	.word	0x08004a10

08001aec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	220f      	movs	r2, #15
 8001afa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001afc:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_RCC_GetClockConfig+0x5c>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f003 0203 	and.w	r2, r3, #3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b08:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <HAL_RCC_GetClockConfig+0x5c>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <HAL_RCC_GetClockConfig+0x5c>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_RCC_GetClockConfig+0x5c>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	08db      	lsrs	r3, r3, #3
 8001b26:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b2e:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <HAL_RCC_GetClockConfig+0x60>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 020f 	and.w	r2, r3, #15
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	601a      	str	r2, [r3, #0]
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40023c00 	.word	0x40023c00

08001b50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e01d      	b.n	8001b9e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d106      	bne.n	8001b7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f815 	bl	8001ba6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3304      	adds	r3, #4
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4610      	mov	r0, r2
 8001b90:	f000 f986 	bl	8001ea0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
	...

08001bbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	689a      	ldr	r2, [r3, #8]
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <HAL_TIM_Base_Start_IT+0x50>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b06      	cmp	r3, #6
 8001be4:	d00b      	beq.n	8001bfe <HAL_TIM_Base_Start_IT+0x42>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bec:	d007      	beq.n	8001bfe <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f042 0201 	orr.w	r2, r2, #1
 8001bfc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	00010007 	.word	0x00010007

08001c10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d122      	bne.n	8001c6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d11b      	bne.n	8001c6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f06f 0202 	mvn.w	r2, #2
 8001c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2201      	movs	r2, #1
 8001c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	f003 0303 	and.w	r3, r3, #3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f905 	bl	8001e62 <HAL_TIM_IC_CaptureCallback>
 8001c58:	e005      	b.n	8001c66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f8f7 	bl	8001e4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f908 	bl	8001e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	f003 0304 	and.w	r3, r3, #4
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d122      	bne.n	8001cc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b04      	cmp	r3, #4
 8001c86:	d11b      	bne.n	8001cc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f06f 0204 	mvn.w	r2, #4
 8001c90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2202      	movs	r2, #2
 8001c96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f8db 	bl	8001e62 <HAL_TIM_IC_CaptureCallback>
 8001cac:	e005      	b.n	8001cba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f8cd 	bl	8001e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f8de 	bl	8001e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b08      	cmp	r3, #8
 8001ccc:	d122      	bne.n	8001d14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d11b      	bne.n	8001d14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f06f 0208 	mvn.w	r2, #8
 8001ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2204      	movs	r2, #4
 8001cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f8b1 	bl	8001e62 <HAL_TIM_IC_CaptureCallback>
 8001d00:	e005      	b.n	8001d0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f8a3 	bl	8001e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f8b4 	bl	8001e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	f003 0310 	and.w	r3, r3, #16
 8001d1e:	2b10      	cmp	r3, #16
 8001d20:	d122      	bne.n	8001d68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	f003 0310 	and.w	r3, r3, #16
 8001d2c:	2b10      	cmp	r3, #16
 8001d2e:	d11b      	bne.n	8001d68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f06f 0210 	mvn.w	r2, #16
 8001d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2208      	movs	r2, #8
 8001d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f887 	bl	8001e62 <HAL_TIM_IC_CaptureCallback>
 8001d54:	e005      	b.n	8001d62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f879 	bl	8001e4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f000 f88a 	bl	8001e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d10e      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d107      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f06f 0201 	mvn.w	r2, #1
 8001d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7fe fde4 	bl	800095c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9e:	2b80      	cmp	r3, #128	; 0x80
 8001da0:	d10e      	bne.n	8001dc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dac:	2b80      	cmp	r3, #128	; 0x80
 8001dae:	d107      	bne.n	8001dc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f91a 	bl	8001ff4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dce:	d10e      	bne.n	8001dee <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dda:	2b80      	cmp	r3, #128	; 0x80
 8001ddc:	d107      	bne.n	8001dee <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f90d 	bl	8002008 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001df8:	2b40      	cmp	r3, #64	; 0x40
 8001dfa:	d10e      	bne.n	8001e1a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e06:	2b40      	cmp	r3, #64	; 0x40
 8001e08:	d107      	bne.n	8001e1a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f838 	bl	8001e8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	f003 0320 	and.w	r3, r3, #32
 8001e24:	2b20      	cmp	r3, #32
 8001e26:	d10e      	bne.n	8001e46 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	f003 0320 	and.w	r3, r3, #32
 8001e32:	2b20      	cmp	r3, #32
 8001e34:	d107      	bne.n	8001e46 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f06f 0220 	mvn.w	r2, #32
 8001e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 f8cd 	bl	8001fe0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
	...

08001ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a40      	ldr	r2, [pc, #256]	; (8001fb4 <TIM_Base_SetConfig+0x114>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d013      	beq.n	8001ee0 <TIM_Base_SetConfig+0x40>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ebe:	d00f      	beq.n	8001ee0 <TIM_Base_SetConfig+0x40>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a3d      	ldr	r2, [pc, #244]	; (8001fb8 <TIM_Base_SetConfig+0x118>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d00b      	beq.n	8001ee0 <TIM_Base_SetConfig+0x40>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a3c      	ldr	r2, [pc, #240]	; (8001fbc <TIM_Base_SetConfig+0x11c>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d007      	beq.n	8001ee0 <TIM_Base_SetConfig+0x40>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a3b      	ldr	r2, [pc, #236]	; (8001fc0 <TIM_Base_SetConfig+0x120>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d003      	beq.n	8001ee0 <TIM_Base_SetConfig+0x40>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4a3a      	ldr	r2, [pc, #232]	; (8001fc4 <TIM_Base_SetConfig+0x124>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d108      	bne.n	8001ef2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ee6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a2f      	ldr	r2, [pc, #188]	; (8001fb4 <TIM_Base_SetConfig+0x114>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d02b      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f00:	d027      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a2c      	ldr	r2, [pc, #176]	; (8001fb8 <TIM_Base_SetConfig+0x118>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d023      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a2b      	ldr	r2, [pc, #172]	; (8001fbc <TIM_Base_SetConfig+0x11c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d01f      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a2a      	ldr	r2, [pc, #168]	; (8001fc0 <TIM_Base_SetConfig+0x120>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d01b      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a29      	ldr	r2, [pc, #164]	; (8001fc4 <TIM_Base_SetConfig+0x124>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d017      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a28      	ldr	r2, [pc, #160]	; (8001fc8 <TIM_Base_SetConfig+0x128>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d013      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a27      	ldr	r2, [pc, #156]	; (8001fcc <TIM_Base_SetConfig+0x12c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d00f      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a26      	ldr	r2, [pc, #152]	; (8001fd0 <TIM_Base_SetConfig+0x130>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00b      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a25      	ldr	r2, [pc, #148]	; (8001fd4 <TIM_Base_SetConfig+0x134>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d007      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a24      	ldr	r2, [pc, #144]	; (8001fd8 <TIM_Base_SetConfig+0x138>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d003      	beq.n	8001f52 <TIM_Base_SetConfig+0xb2>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a23      	ldr	r2, [pc, #140]	; (8001fdc <TIM_Base_SetConfig+0x13c>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d108      	bne.n	8001f64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a0a      	ldr	r2, [pc, #40]	; (8001fb4 <TIM_Base_SetConfig+0x114>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d003      	beq.n	8001f98 <TIM_Base_SetConfig+0xf8>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a0c      	ldr	r2, [pc, #48]	; (8001fc4 <TIM_Base_SetConfig+0x124>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d103      	bne.n	8001fa0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	691a      	ldr	r2, [r3, #16]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	615a      	str	r2, [r3, #20]
}
 8001fa6:	bf00      	nop
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40010000 	.word	0x40010000
 8001fb8:	40000400 	.word	0x40000400
 8001fbc:	40000800 	.word	0x40000800
 8001fc0:	40000c00 	.word	0x40000c00
 8001fc4:	40010400 	.word	0x40010400
 8001fc8:	40014000 	.word	0x40014000
 8001fcc:	40014400 	.word	0x40014400
 8001fd0:	40014800 	.word	0x40014800
 8001fd4:	40001800 	.word	0x40001800
 8001fd8:	40001c00 	.word	0x40001c00
 8001fdc:	40002000 	.word	0x40002000

08001fe0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800202a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800202e:	2b84      	cmp	r3, #132	; 0x84
 8002030:	d005      	beq.n	800203e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002032:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4413      	add	r3, r2
 800203a:	3303      	adds	r3, #3
 800203c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800203e:	68fb      	ldr	r3, [r7, #12]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002052:	f3ef 8305 	mrs	r3, IPSR
 8002056:	607b      	str	r3, [r7, #4]
  return(result);
 8002058:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800205a:	2b00      	cmp	r3, #0
 800205c:	bf14      	ite	ne
 800205e:	2301      	movne	r3, #1
 8002060:	2300      	moveq	r3, #0
 8002062:	b2db      	uxtb	r3, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002074:	f001 f932 	bl	80032dc <vTaskStartScheduler>
  
  return osOK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	bd80      	pop	{r7, pc}

0800207e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800207e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002080:	b089      	sub	sp, #36	; 0x24
 8002082:	af04      	add	r7, sp, #16
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d020      	beq.n	80020d2 <osThreadCreate+0x54>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d01c      	beq.n	80020d2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685c      	ldr	r4, [r3, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681d      	ldr	r5, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	691e      	ldr	r6, [r3, #16]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff ffb6 	bl	800201c <makeFreeRtosPriority>
 80020b0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020ba:	9202      	str	r2, [sp, #8]
 80020bc:	9301      	str	r3, [sp, #4]
 80020be:	9100      	str	r1, [sp, #0]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	4632      	mov	r2, r6
 80020c4:	4629      	mov	r1, r5
 80020c6:	4620      	mov	r0, r4
 80020c8:	f000 ff3b 	bl	8002f42 <xTaskCreateStatic>
 80020cc:	4603      	mov	r3, r0
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	e01c      	b.n	800210c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685c      	ldr	r4, [r3, #4]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80020de:	b29e      	uxth	r6, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff ff98 	bl	800201c <makeFreeRtosPriority>
 80020ec:	4602      	mov	r2, r0
 80020ee:	f107 030c 	add.w	r3, r7, #12
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	9200      	str	r2, [sp, #0]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	4632      	mov	r2, r6
 80020fa:	4629      	mov	r1, r5
 80020fc:	4620      	mov	r0, r4
 80020fe:	f000 ff80 	bl	8003002 <xTaskCreate>
 8002102:	4603      	mov	r3, r0
 8002104:	2b01      	cmp	r3, #1
 8002106:	d001      	beq.n	800210c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002108:	2300      	movs	r3, #0
 800210a:	e000      	b.n	800210e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800210c:	68fb      	ldr	r3, [r7, #12]
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002116 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b084      	sub	sp, #16
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <osDelay+0x16>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	e000      	b.n	800212e <osDelay+0x18>
 800212c:	2301      	movs	r3, #1
 800212e:	4618      	mov	r0, r3
 8002130:	f001 f89e 	bl	8003270 <vTaskDelay>
  
  return osOK;
 8002134:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800213e:	b580      	push	{r7, lr}
 8002140:	b086      	sub	sp, #24
 8002142:	af02      	add	r7, sp, #8
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d010      	beq.n	8002172 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d10b      	bne.n	800216e <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	2303      	movs	r3, #3
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	4613      	mov	r3, r2
 8002160:	2200      	movs	r2, #0
 8002162:	2100      	movs	r1, #0
 8002164:	2001      	movs	r0, #1
 8002166:	f000 f9bf 	bl	80024e8 <xQueueGenericCreateStatic>
 800216a:	4603      	mov	r3, r0
 800216c:	e016      	b.n	800219c <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800216e:	2300      	movs	r3, #0
 8002170:	e014      	b.n	800219c <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d110      	bne.n	800219a <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8002178:	2203      	movs	r2, #3
 800217a:	2100      	movs	r1, #0
 800217c:	2001      	movs	r0, #1
 800217e:	f000 fa30 	bl	80025e2 <xQueueGenericCreate>
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d005      	beq.n	8002196 <osSemaphoreCreate+0x58>
 800218a:	2300      	movs	r3, #0
 800218c:	2200      	movs	r2, #0
 800218e:	2100      	movs	r1, #0
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f000 fa87 	bl	80026a4 <xQueueGenericSend>
      return sema;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	e000      	b.n	800219c <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800219a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800219c:	4618      	mov	r0, r3
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <osSemaphoreWait+0x18>
    return osErrorParameter;
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	e03a      	b.n	8002232 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c6:	d103      	bne.n	80021d0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80021c8:	f04f 33ff 	mov.w	r3, #4294967295
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	e009      	b.n	80021e4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d006      	beq.n	80021e4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d101      	bne.n	80021e4 <osSemaphoreWait+0x40>
      ticks = 1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80021e4:	f7ff ff32 	bl	800204c <inHandlerMode>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d017      	beq.n	800221e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80021ee:	f107 0308 	add.w	r3, r7, #8
 80021f2:	461a      	mov	r2, r3
 80021f4:	2100      	movs	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 fcf8 	bl	8002bec <xQueueReceiveFromISR>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d001      	beq.n	8002206 <osSemaphoreWait+0x62>
      return osErrorOS;
 8002202:	23ff      	movs	r3, #255	; 0xff
 8002204:	e015      	b.n	8002232 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d011      	beq.n	8002230 <osSemaphoreWait+0x8c>
 800220c:	4b0b      	ldr	r3, [pc, #44]	; (800223c <osSemaphoreWait+0x98>)
 800220e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	f3bf 8f4f 	dsb	sy
 8002218:	f3bf 8f6f 	isb	sy
 800221c:	e008      	b.n	8002230 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800221e:	68f9      	ldr	r1, [r7, #12]
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 fbd3 	bl	80029cc <xQueueSemaphoreTake>
 8002226:	4603      	mov	r3, r0
 8002228:	2b01      	cmp	r3, #1
 800222a:	d001      	beq.n	8002230 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800222c:	23ff      	movs	r3, #255	; 0xff
 800222e:	e000      	b.n	8002232 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	e000ed04 	.word	0xe000ed04

08002240 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800224c:	2300      	movs	r3, #0
 800224e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8002250:	f7ff fefc 	bl	800204c <inHandlerMode>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d016      	beq.n	8002288 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800225a:	f107 0308 	add.w	r3, r7, #8
 800225e:	4619      	mov	r1, r3
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 fb21 	bl	80028a8 <xQueueGiveFromISR>
 8002266:	4603      	mov	r3, r0
 8002268:	2b01      	cmp	r3, #1
 800226a:	d001      	beq.n	8002270 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800226c:	23ff      	movs	r3, #255	; 0xff
 800226e:	e017      	b.n	80022a0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d013      	beq.n	800229e <osSemaphoreRelease+0x5e>
 8002276:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <osSemaphoreRelease+0x68>)
 8002278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	f3bf 8f4f 	dsb	sy
 8002282:	f3bf 8f6f 	isb	sy
 8002286:	e00a      	b.n	800229e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002288:	2300      	movs	r3, #0
 800228a:	2200      	movs	r2, #0
 800228c:	2100      	movs	r1, #0
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f000 fa08 	bl	80026a4 <xQueueGenericSend>
 8002294:	4603      	mov	r3, r0
 8002296:	2b01      	cmp	r3, #1
 8002298:	d001      	beq.n	800229e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800229a:	23ff      	movs	r3, #255	; 0xff
 800229c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800229e:	68fb      	ldr	r3, [r7, #12]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	e000ed04 	.word	0xe000ed04

080022ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f103 0208 	add.w	r2, r3, #8
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f04f 32ff 	mov.w	r2, #4294967295
 80022c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f103 0208 	add.w	r2, r3, #8
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	f103 0208 	add.w	r2, r3, #8
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002306:	b480      	push	{r7}
 8002308:	b085      	sub	sp, #20
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	1c5a      	adds	r2, r3, #1
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	601a      	str	r2, [r3, #0]
}
 8002342:	bf00      	nop
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002364:	d103      	bne.n	800236e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	e00c      	b.n	8002388 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3308      	adds	r3, #8
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	e002      	b.n	800237c <vListInsert+0x2e>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	429a      	cmp	r2, r3
 8002386:	d2f6      	bcs.n	8002376 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	601a      	str	r2, [r3, #0]
}
 80023b4:	bf00      	nop
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	6892      	ldr	r2, [r2, #8]
 80023d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6852      	ldr	r2, [r2, #4]
 80023e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d103      	bne.n	80023f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	1e5a      	subs	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10b      	bne.n	8002440 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800242c:	b672      	cpsid	i
 800242e:	f383 8811 	msr	BASEPRI, r3
 8002432:	f3bf 8f6f 	isb	sy
 8002436:	f3bf 8f4f 	dsb	sy
 800243a:	b662      	cpsie	i
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	e7fe      	b.n	800243e <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8002440:	f001 feaa 	bl	8004198 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244c:	68f9      	ldr	r1, [r7, #12]
 800244e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002450:	fb01 f303 	mul.w	r3, r1, r3
 8002454:	441a      	add	r2, r3
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002470:	3b01      	subs	r3, #1
 8002472:	68f9      	ldr	r1, [r7, #12]
 8002474:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	441a      	add	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	22ff      	movs	r2, #255	; 0xff
 8002484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	22ff      	movs	r2, #255	; 0xff
 800248c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d114      	bne.n	80024c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d01a      	beq.n	80024d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	3310      	adds	r3, #16
 80024a2:	4618      	mov	r0, r3
 80024a4:	f001 f974 	bl	8003790 <xTaskRemoveFromEventList>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d012      	beq.n	80024d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80024ae:	4b0d      	ldr	r3, [pc, #52]	; (80024e4 <xQueueGenericReset+0xd0>)
 80024b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	f3bf 8f6f 	isb	sy
 80024be:	e009      	b.n	80024d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	3310      	adds	r3, #16
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff fef1 	bl	80022ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	3324      	adds	r3, #36	; 0x24
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff feec 	bl	80022ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80024d4:	f001 fe92 	bl	80041fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80024d8:	2301      	movs	r3, #1
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	e000ed04 	.word	0xe000ed04

080024e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08e      	sub	sp, #56	; 0x38
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10b      	bne.n	8002514 <xQueueGenericCreateStatic+0x2c>
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	b672      	cpsid	i
 8002502:	f383 8811 	msr	BASEPRI, r3
 8002506:	f3bf 8f6f 	isb	sy
 800250a:	f3bf 8f4f 	dsb	sy
 800250e:	b662      	cpsie	i
 8002510:	62bb      	str	r3, [r7, #40]	; 0x28
 8002512:	e7fe      	b.n	8002512 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10b      	bne.n	8002532 <xQueueGenericCreateStatic+0x4a>
 800251a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800251e:	b672      	cpsid	i
 8002520:	f383 8811 	msr	BASEPRI, r3
 8002524:	f3bf 8f6f 	isb	sy
 8002528:	f3bf 8f4f 	dsb	sy
 800252c:	b662      	cpsie	i
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
 8002530:	e7fe      	b.n	8002530 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d002      	beq.n	800253e <xQueueGenericCreateStatic+0x56>
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <xQueueGenericCreateStatic+0x5a>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <xQueueGenericCreateStatic+0x5c>
 8002542:	2300      	movs	r3, #0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10b      	bne.n	8002560 <xQueueGenericCreateStatic+0x78>
 8002548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254c:	b672      	cpsid	i
 800254e:	f383 8811 	msr	BASEPRI, r3
 8002552:	f3bf 8f6f 	isb	sy
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	b662      	cpsie	i
 800255c:	623b      	str	r3, [r7, #32]
 800255e:	e7fe      	b.n	800255e <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d102      	bne.n	800256c <xQueueGenericCreateStatic+0x84>
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d101      	bne.n	8002570 <xQueueGenericCreateStatic+0x88>
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <xQueueGenericCreateStatic+0x8a>
 8002570:	2300      	movs	r3, #0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10b      	bne.n	800258e <xQueueGenericCreateStatic+0xa6>
 8002576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800257a:	b672      	cpsid	i
 800257c:	f383 8811 	msr	BASEPRI, r3
 8002580:	f3bf 8f6f 	isb	sy
 8002584:	f3bf 8f4f 	dsb	sy
 8002588:	b662      	cpsie	i
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	e7fe      	b.n	800258c <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800258e:	2348      	movs	r3, #72	; 0x48
 8002590:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2b48      	cmp	r3, #72	; 0x48
 8002596:	d00b      	beq.n	80025b0 <xQueueGenericCreateStatic+0xc8>
 8002598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800259c:	b672      	cpsid	i
 800259e:	f383 8811 	msr	BASEPRI, r3
 80025a2:	f3bf 8f6f 	isb	sy
 80025a6:	f3bf 8f4f 	dsb	sy
 80025aa:	b662      	cpsie	i
 80025ac:	61bb      	str	r3, [r7, #24]
 80025ae:	e7fe      	b.n	80025ae <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80025b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80025b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d00d      	beq.n	80025d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80025bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80025c4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80025c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	4613      	mov	r3, r2
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	68b9      	ldr	r1, [r7, #8]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 f846 	bl	8002664 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80025d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80025da:	4618      	mov	r0, r3
 80025dc:	3730      	adds	r7, #48	; 0x30
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b08a      	sub	sp, #40	; 0x28
 80025e6:	af02      	add	r7, sp, #8
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	4613      	mov	r3, r2
 80025ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10b      	bne.n	800260e <xQueueGenericCreate+0x2c>
 80025f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025fa:	b672      	cpsid	i
 80025fc:	f383 8811 	msr	BASEPRI, r3
 8002600:	f3bf 8f6f 	isb	sy
 8002604:	f3bf 8f4f 	dsb	sy
 8002608:	b662      	cpsie	i
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	e7fe      	b.n	800260c <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d102      	bne.n	800261a <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002614:	2300      	movs	r3, #0
 8002616:	61fb      	str	r3, [r7, #28]
 8002618:	e004      	b.n	8002624 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	fb02 f303 	mul.w	r3, r2, r3
 8002622:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	3348      	adds	r3, #72	; 0x48
 8002628:	4618      	mov	r0, r3
 800262a:	f001 fed7 	bl	80043dc <pvPortMalloc>
 800262e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d011      	beq.n	800265a <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	3348      	adds	r3, #72	; 0x48
 800263e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002648:	79fa      	ldrb	r2, [r7, #7]
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4613      	mov	r3, r2
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	68b9      	ldr	r1, [r7, #8]
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 f805 	bl	8002664 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800265a:	69bb      	ldr	r3, [r7, #24]
	}
 800265c:	4618      	mov	r0, r3
 800265e:	3720      	adds	r7, #32
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
 8002670:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d103      	bne.n	8002680 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	e002      	b.n	8002686 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002692:	2101      	movs	r1, #1
 8002694:	69b8      	ldr	r0, [r7, #24]
 8002696:	f7ff febd 	bl	8002414 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08e      	sub	sp, #56	; 0x38
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
 80026b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80026b2:	2300      	movs	r3, #0
 80026b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80026ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10b      	bne.n	80026d8 <xQueueGenericSend+0x34>
 80026c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c4:	b672      	cpsid	i
 80026c6:	f383 8811 	msr	BASEPRI, r3
 80026ca:	f3bf 8f6f 	isb	sy
 80026ce:	f3bf 8f4f 	dsb	sy
 80026d2:	b662      	cpsie	i
 80026d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80026d6:	e7fe      	b.n	80026d6 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d103      	bne.n	80026e6 <xQueueGenericSend+0x42>
 80026de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <xQueueGenericSend+0x46>
 80026e6:	2301      	movs	r3, #1
 80026e8:	e000      	b.n	80026ec <xQueueGenericSend+0x48>
 80026ea:	2300      	movs	r3, #0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d10b      	bne.n	8002708 <xQueueGenericSend+0x64>
 80026f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f4:	b672      	cpsid	i
 80026f6:	f383 8811 	msr	BASEPRI, r3
 80026fa:	f3bf 8f6f 	isb	sy
 80026fe:	f3bf 8f4f 	dsb	sy
 8002702:	b662      	cpsie	i
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
 8002706:	e7fe      	b.n	8002706 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d103      	bne.n	8002716 <xQueueGenericSend+0x72>
 800270e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <xQueueGenericSend+0x76>
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <xQueueGenericSend+0x78>
 800271a:	2300      	movs	r3, #0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10b      	bne.n	8002738 <xQueueGenericSend+0x94>
 8002720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002724:	b672      	cpsid	i
 8002726:	f383 8811 	msr	BASEPRI, r3
 800272a:	f3bf 8f6f 	isb	sy
 800272e:	f3bf 8f4f 	dsb	sy
 8002732:	b662      	cpsie	i
 8002734:	623b      	str	r3, [r7, #32]
 8002736:	e7fe      	b.n	8002736 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002738:	f001 f9e8 	bl	8003b0c <xTaskGetSchedulerState>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d102      	bne.n	8002748 <xQueueGenericSend+0xa4>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <xQueueGenericSend+0xa8>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <xQueueGenericSend+0xaa>
 800274c:	2300      	movs	r3, #0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10b      	bne.n	800276a <xQueueGenericSend+0xc6>
 8002752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002756:	b672      	cpsid	i
 8002758:	f383 8811 	msr	BASEPRI, r3
 800275c:	f3bf 8f6f 	isb	sy
 8002760:	f3bf 8f4f 	dsb	sy
 8002764:	b662      	cpsie	i
 8002766:	61fb      	str	r3, [r7, #28]
 8002768:	e7fe      	b.n	8002768 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800276a:	f001 fd15 	bl	8004198 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800276e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	429a      	cmp	r2, r3
 8002778:	d302      	bcc.n	8002780 <xQueueGenericSend+0xdc>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	2b02      	cmp	r3, #2
 800277e:	d129      	bne.n	80027d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	68b9      	ldr	r1, [r7, #8]
 8002784:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002786:	f000 facc 	bl	8002d22 <prvCopyDataToQueue>
 800278a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800278c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	2b00      	cmp	r3, #0
 8002792:	d010      	beq.n	80027b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002796:	3324      	adds	r3, #36	; 0x24
 8002798:	4618      	mov	r0, r3
 800279a:	f000 fff9 	bl	8003790 <xTaskRemoveFromEventList>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d013      	beq.n	80027cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80027a4:	4b3f      	ldr	r3, [pc, #252]	; (80028a4 <xQueueGenericSend+0x200>)
 80027a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	f3bf 8f4f 	dsb	sy
 80027b0:	f3bf 8f6f 	isb	sy
 80027b4:	e00a      	b.n	80027cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80027b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d007      	beq.n	80027cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80027bc:	4b39      	ldr	r3, [pc, #228]	; (80028a4 <xQueueGenericSend+0x200>)
 80027be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	f3bf 8f4f 	dsb	sy
 80027c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80027cc:	f001 fd16 	bl	80041fc <vPortExitCritical>
				return pdPASS;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e063      	b.n	800289c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d103      	bne.n	80027e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80027da:	f001 fd0f 	bl	80041fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	e05c      	b.n	800289c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80027e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d106      	bne.n	80027f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80027e8:	f107 0314 	add.w	r3, r7, #20
 80027ec:	4618      	mov	r0, r3
 80027ee:	f001 f833 	bl	8003858 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80027f2:	2301      	movs	r3, #1
 80027f4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80027f6:	f001 fd01 	bl	80041fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80027fa:	f000 fdd1 	bl	80033a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80027fe:	f001 fccb 	bl	8004198 <vPortEnterCritical>
 8002802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002804:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002808:	b25b      	sxtb	r3, r3
 800280a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800280e:	d103      	bne.n	8002818 <xQueueGenericSend+0x174>
 8002810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800281a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800281e:	b25b      	sxtb	r3, r3
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002824:	d103      	bne.n	800282e <xQueueGenericSend+0x18a>
 8002826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800282e:	f001 fce5 	bl	80041fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002832:	1d3a      	adds	r2, r7, #4
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	4611      	mov	r1, r2
 800283a:	4618      	mov	r0, r3
 800283c:	f001 f822 	bl	8003884 <xTaskCheckForTimeOut>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d124      	bne.n	8002890 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002846:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002848:	f000 fb63 	bl	8002f12 <prvIsQueueFull>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d018      	beq.n	8002884 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002854:	3310      	adds	r3, #16
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	4611      	mov	r1, r2
 800285a:	4618      	mov	r0, r3
 800285c:	f000 ff72 	bl	8003744 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002860:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002862:	f000 faee 	bl	8002e42 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002866:	f000 fda9 	bl	80033bc <xTaskResumeAll>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	f47f af7c 	bne.w	800276a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002872:	4b0c      	ldr	r3, [pc, #48]	; (80028a4 <xQueueGenericSend+0x200>)
 8002874:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	f3bf 8f4f 	dsb	sy
 800287e:	f3bf 8f6f 	isb	sy
 8002882:	e772      	b.n	800276a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002884:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002886:	f000 fadc 	bl	8002e42 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800288a:	f000 fd97 	bl	80033bc <xTaskResumeAll>
 800288e:	e76c      	b.n	800276a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002892:	f000 fad6 	bl	8002e42 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002896:	f000 fd91 	bl	80033bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800289a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800289c:	4618      	mov	r0, r3
 800289e:	3738      	adds	r7, #56	; 0x38
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	e000ed04 	.word	0xe000ed04

080028a8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08e      	sub	sp, #56	; 0x38
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80028b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10b      	bne.n	80028d4 <xQueueGiveFromISR+0x2c>
 80028bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c0:	b672      	cpsid	i
 80028c2:	f383 8811 	msr	BASEPRI, r3
 80028c6:	f3bf 8f6f 	isb	sy
 80028ca:	f3bf 8f4f 	dsb	sy
 80028ce:	b662      	cpsie	i
 80028d0:	623b      	str	r3, [r7, #32]
 80028d2:	e7fe      	b.n	80028d2 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80028d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00b      	beq.n	80028f4 <xQueueGiveFromISR+0x4c>
 80028dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e0:	b672      	cpsid	i
 80028e2:	f383 8811 	msr	BASEPRI, r3
 80028e6:	f3bf 8f6f 	isb	sy
 80028ea:	f3bf 8f4f 	dsb	sy
 80028ee:	b662      	cpsie	i
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	e7fe      	b.n	80028f2 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d103      	bne.n	8002904 <xQueueGiveFromISR+0x5c>
 80028fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <xQueueGiveFromISR+0x60>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <xQueueGiveFromISR+0x62>
 8002908:	2300      	movs	r3, #0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10b      	bne.n	8002926 <xQueueGiveFromISR+0x7e>
 800290e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002912:	b672      	cpsid	i
 8002914:	f383 8811 	msr	BASEPRI, r3
 8002918:	f3bf 8f6f 	isb	sy
 800291c:	f3bf 8f4f 	dsb	sy
 8002920:	b662      	cpsie	i
 8002922:	61bb      	str	r3, [r7, #24]
 8002924:	e7fe      	b.n	8002924 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002926:	f001 fd17 	bl	8004358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800292a:	f3ef 8211 	mrs	r2, BASEPRI
 800292e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002932:	b672      	cpsid	i
 8002934:	f383 8811 	msr	BASEPRI, r3
 8002938:	f3bf 8f6f 	isb	sy
 800293c:	f3bf 8f4f 	dsb	sy
 8002940:	b662      	cpsie	i
 8002942:	617a      	str	r2, [r7, #20]
 8002944:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002946:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002948:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800294a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800294c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800294e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002954:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002956:	429a      	cmp	r2, r3
 8002958:	d22b      	bcs.n	80029b2 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800295a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800295c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002966:	1c5a      	adds	r2, r3, #1
 8002968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800296c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002974:	d112      	bne.n	800299c <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	2b00      	cmp	r3, #0
 800297c:	d016      	beq.n	80029ac <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800297e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002980:	3324      	adds	r3, #36	; 0x24
 8002982:	4618      	mov	r0, r3
 8002984:	f000 ff04 	bl	8003790 <xTaskRemoveFromEventList>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00e      	beq.n	80029ac <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00b      	beq.n	80029ac <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	2201      	movs	r2, #1
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	e007      	b.n	80029ac <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800299c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029a0:	3301      	adds	r3, #1
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	b25a      	sxtb	r2, r3
 80029a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80029ac:	2301      	movs	r3, #1
 80029ae:	637b      	str	r3, [r7, #52]	; 0x34
 80029b0:	e001      	b.n	80029b6 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	637b      	str	r3, [r7, #52]	; 0x34
 80029b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80029c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3738      	adds	r7, #56	; 0x38
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08e      	sub	sp, #56	; 0x38
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80029de:	2300      	movs	r3, #0
 80029e0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80029e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80029e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ec:	b672      	cpsid	i
 80029ee:	f383 8811 	msr	BASEPRI, r3
 80029f2:	f3bf 8f6f 	isb	sy
 80029f6:	f3bf 8f4f 	dsb	sy
 80029fa:	b662      	cpsie	i
 80029fc:	623b      	str	r3, [r7, #32]
 80029fe:	e7fe      	b.n	80029fe <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00b      	beq.n	8002a20 <xQueueSemaphoreTake+0x54>
 8002a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a0c:	b672      	cpsid	i
 8002a0e:	f383 8811 	msr	BASEPRI, r3
 8002a12:	f3bf 8f6f 	isb	sy
 8002a16:	f3bf 8f4f 	dsb	sy
 8002a1a:	b662      	cpsie	i
 8002a1c:	61fb      	str	r3, [r7, #28]
 8002a1e:	e7fe      	b.n	8002a1e <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a20:	f001 f874 	bl	8003b0c <xTaskGetSchedulerState>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <xQueueSemaphoreTake+0x64>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <xQueueSemaphoreTake+0x68>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <xQueueSemaphoreTake+0x6a>
 8002a34:	2300      	movs	r3, #0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10b      	bne.n	8002a52 <xQueueSemaphoreTake+0x86>
 8002a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3e:	b672      	cpsid	i
 8002a40:	f383 8811 	msr	BASEPRI, r3
 8002a44:	f3bf 8f6f 	isb	sy
 8002a48:	f3bf 8f4f 	dsb	sy
 8002a4c:	b662      	cpsie	i
 8002a4e:	61bb      	str	r3, [r7, #24]
 8002a50:	e7fe      	b.n	8002a50 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a52:	f001 fba1 	bl	8004198 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d024      	beq.n	8002aac <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a64:	1e5a      	subs	r2, r3, #1
 8002a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a68:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d104      	bne.n	8002a7c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002a72:	f001 fa0d 	bl	8003e90 <pvTaskIncrementMutexHeldCount>
 8002a76:	4602      	mov	r2, r0
 8002a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a7a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00f      	beq.n	8002aa4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a86:	3310      	adds	r3, #16
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 fe81 	bl	8003790 <xTaskRemoveFromEventList>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d007      	beq.n	8002aa4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002a94:	4b54      	ldr	r3, [pc, #336]	; (8002be8 <xQueueSemaphoreTake+0x21c>)
 8002a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	f3bf 8f4f 	dsb	sy
 8002aa0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002aa4:	f001 fbaa 	bl	80041fc <vPortExitCritical>
				return pdPASS;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e098      	b.n	8002bde <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d112      	bne.n	8002ad8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00b      	beq.n	8002ad0 <xQueueSemaphoreTake+0x104>
 8002ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002abc:	b672      	cpsid	i
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	b662      	cpsie	i
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	e7fe      	b.n	8002ace <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002ad0:	f001 fb94 	bl	80041fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e082      	b.n	8002bde <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d106      	bne.n	8002aec <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ade:	f107 030c 	add.w	r3, r7, #12
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 feb8 	bl	8003858 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002aec:	f001 fb86 	bl	80041fc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002af0:	f000 fc56 	bl	80033a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002af4:	f001 fb50 	bl	8004198 <vPortEnterCritical>
 8002af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002afa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002afe:	b25b      	sxtb	r3, r3
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d103      	bne.n	8002b0e <xQueueSemaphoreTake+0x142>
 8002b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b14:	b25b      	sxtb	r3, r3
 8002b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1a:	d103      	bne.n	8002b24 <xQueueSemaphoreTake+0x158>
 8002b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b24:	f001 fb6a 	bl	80041fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b28:	463a      	mov	r2, r7
 8002b2a:	f107 030c 	add.w	r3, r7, #12
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fea7 	bl	8003884 <xTaskCheckForTimeOut>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d132      	bne.n	8002ba2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b3e:	f000 f9d2 	bl	8002ee6 <prvIsQueueEmpty>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d026      	beq.n	8002b96 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d109      	bne.n	8002b64 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8002b50:	f001 fb22 	bl	8004198 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 fff5 	bl	8003b48 <xTaskPriorityInherit>
 8002b5e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8002b60:	f001 fb4c 	bl	80041fc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b66:	3324      	adds	r3, #36	; 0x24
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 fde9 	bl	8003744 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002b72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b74:	f000 f965 	bl	8002e42 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002b78:	f000 fc20 	bl	80033bc <xTaskResumeAll>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f47f af67 	bne.w	8002a52 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8002b84:	4b18      	ldr	r3, [pc, #96]	; (8002be8 <xQueueSemaphoreTake+0x21c>)
 8002b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	f3bf 8f4f 	dsb	sy
 8002b90:	f3bf 8f6f 	isb	sy
 8002b94:	e75d      	b.n	8002a52 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8002b96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002b98:	f000 f953 	bl	8002e42 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b9c:	f000 fc0e 	bl	80033bc <xTaskResumeAll>
 8002ba0:	e757      	b.n	8002a52 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002ba2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ba4:	f000 f94d 	bl	8002e42 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ba8:	f000 fc08 	bl	80033bc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002bac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bae:	f000 f99a 	bl	8002ee6 <prvIsQueueEmpty>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f43f af4c 	beq.w	8002a52 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8002bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00d      	beq.n	8002bdc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8002bc0:	f001 faea 	bl	8004198 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002bc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bc6:	f000 f894 	bl	8002cf2 <prvGetDisinheritPriorityAfterTimeout>
 8002bca:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f001 f8c0 	bl	8003d58 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002bd8:	f001 fb10 	bl	80041fc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002bdc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3738      	adds	r7, #56	; 0x38
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	e000ed04 	.word	0xe000ed04

08002bec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b08e      	sub	sp, #56	; 0x38
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <xQueueReceiveFromISR+0x2e>
 8002c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c06:	b672      	cpsid	i
 8002c08:	f383 8811 	msr	BASEPRI, r3
 8002c0c:	f3bf 8f6f 	isb	sy
 8002c10:	f3bf 8f4f 	dsb	sy
 8002c14:	b662      	cpsie	i
 8002c16:	623b      	str	r3, [r7, #32]
 8002c18:	e7fe      	b.n	8002c18 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d103      	bne.n	8002c28 <xQueueReceiveFromISR+0x3c>
 8002c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <xQueueReceiveFromISR+0x40>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <xQueueReceiveFromISR+0x42>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10b      	bne.n	8002c4a <xQueueReceiveFromISR+0x5e>
 8002c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c36:	b672      	cpsid	i
 8002c38:	f383 8811 	msr	BASEPRI, r3
 8002c3c:	f3bf 8f6f 	isb	sy
 8002c40:	f3bf 8f4f 	dsb	sy
 8002c44:	b662      	cpsie	i
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	e7fe      	b.n	8002c48 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002c4a:	f001 fb85 	bl	8004358 <vPortValidateInterruptPriority>
	__asm volatile
 8002c4e:	f3ef 8211 	mrs	r2, BASEPRI
 8002c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c56:	b672      	cpsid	i
 8002c58:	f383 8811 	msr	BASEPRI, r3
 8002c5c:	f3bf 8f6f 	isb	sy
 8002c60:	f3bf 8f4f 	dsb	sy
 8002c64:	b662      	cpsie	i
 8002c66:	61ba      	str	r2, [r7, #24]
 8002c68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002c6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c72:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d02f      	beq.n	8002cda <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002c84:	68b9      	ldr	r1, [r7, #8]
 8002c86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c88:	f000 f8b5 	bl	8002df6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8e:	1e5a      	subs	r2, r3, #1
 8002c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c92:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002c94:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9c:	d112      	bne.n	8002cc4 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d016      	beq.n	8002cd4 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca8:	3310      	adds	r3, #16
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 fd70 	bl	8003790 <xTaskRemoveFromEventList>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00e      	beq.n	8002cd4 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00b      	beq.n	8002cd4 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	e007      	b.n	8002cd4 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cc8:	3301      	adds	r3, #1
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	b25a      	sxtb	r2, r3
 8002cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	637b      	str	r3, [r7, #52]	; 0x34
 8002cd8:	e001      	b.n	8002cde <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	637b      	str	r3, [r7, #52]	; 0x34
 8002cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3738      	adds	r7, #56	; 0x38
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b085      	sub	sp, #20
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d006      	beq.n	8002d10 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f1c3 0307 	rsb	r3, r3, #7
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	e001      	b.n	8002d14 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8002d14:	68fb      	ldr	r3, [r7, #12]
	}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3714      	adds	r7, #20
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d36:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10d      	bne.n	8002d5c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d14d      	bne.n	8002de4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 ff7b 	bl	8003c48 <xTaskPriorityDisinherit>
 8002d52:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	609a      	str	r2, [r3, #8]
 8002d5a:	e043      	b.n	8002de4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d119      	bne.n	8002d96 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6858      	ldr	r0, [r3, #4]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	f001 fd3f 	bl	80047f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	441a      	add	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d32b      	bcc.n	8002de4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	605a      	str	r2, [r3, #4]
 8002d94:	e026      	b.n	8002de4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	68d8      	ldr	r0, [r3, #12]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	461a      	mov	r2, r3
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	f001 fd25 	bl	80047f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	68da      	ldr	r2, [r3, #12]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	425b      	negs	r3, r3
 8002db0:	441a      	add	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d207      	bcs.n	8002dd2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	425b      	negs	r3, r3
 8002dcc:	441a      	add	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d105      	bne.n	8002de4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002dec:	697b      	ldr	r3, [r7, #20]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
 8002dfe:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d018      	beq.n	8002e3a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	441a      	add	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68da      	ldr	r2, [r3, #12]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d303      	bcc.n	8002e2a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68d9      	ldr	r1, [r3, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	461a      	mov	r2, r3
 8002e34:	6838      	ldr	r0, [r7, #0]
 8002e36:	f001 fcdb 	bl	80047f0 <memcpy>
	}
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002e4a:	f001 f9a5 	bl	8004198 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e54:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e56:	e011      	b.n	8002e7c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d012      	beq.n	8002e86 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	3324      	adds	r3, #36	; 0x24
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 fc93 	bl	8003790 <xTaskRemoveFromEventList>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002e70:	f000 fd6c 	bl	800394c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	dce9      	bgt.n	8002e58 <prvUnlockQueue+0x16>
 8002e84:	e000      	b.n	8002e88 <prvUnlockQueue+0x46>
					break;
 8002e86:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	22ff      	movs	r2, #255	; 0xff
 8002e8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002e90:	f001 f9b4 	bl	80041fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002e94:	f001 f980 	bl	8004198 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e9e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ea0:	e011      	b.n	8002ec6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d012      	beq.n	8002ed0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3310      	adds	r3, #16
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 fc6e 	bl	8003790 <xTaskRemoveFromEventList>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002eba:	f000 fd47 	bl	800394c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002ebe:	7bbb      	ldrb	r3, [r7, #14]
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ec6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	dce9      	bgt.n	8002ea2 <prvUnlockQueue+0x60>
 8002ece:	e000      	b.n	8002ed2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002ed0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	22ff      	movs	r2, #255	; 0xff
 8002ed6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002eda:	f001 f98f 	bl	80041fc <vPortExitCritical>
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b084      	sub	sp, #16
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002eee:	f001 f953 	bl	8004198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d102      	bne.n	8002f00 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002efa:	2301      	movs	r3, #1
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	e001      	b.n	8002f04 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002f00:	2300      	movs	r3, #0
 8002f02:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002f04:	f001 f97a 	bl	80041fc <vPortExitCritical>

	return xReturn;
 8002f08:	68fb      	ldr	r3, [r7, #12]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b084      	sub	sp, #16
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002f1a:	f001 f93d 	bl	8004198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d102      	bne.n	8002f30 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	e001      	b.n	8002f34 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002f34:	f001 f962 	bl	80041fc <vPortExitCritical>

	return xReturn;
 8002f38:	68fb      	ldr	r3, [r7, #12]
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b08e      	sub	sp, #56	; 0x38
 8002f46:	af04      	add	r7, sp, #16
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10b      	bne.n	8002f6e <xTaskCreateStatic+0x2c>
	__asm volatile
 8002f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f5a:	b672      	cpsid	i
 8002f5c:	f383 8811 	msr	BASEPRI, r3
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	f3bf 8f4f 	dsb	sy
 8002f68:	b662      	cpsie	i
 8002f6a:	623b      	str	r3, [r7, #32]
 8002f6c:	e7fe      	b.n	8002f6c <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8002f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10b      	bne.n	8002f8c <xTaskCreateStatic+0x4a>
 8002f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f78:	b672      	cpsid	i
 8002f7a:	f383 8811 	msr	BASEPRI, r3
 8002f7e:	f3bf 8f6f 	isb	sy
 8002f82:	f3bf 8f4f 	dsb	sy
 8002f86:	b662      	cpsie	i
 8002f88:	61fb      	str	r3, [r7, #28]
 8002f8a:	e7fe      	b.n	8002f8a <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002f8c:	2354      	movs	r3, #84	; 0x54
 8002f8e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	2b54      	cmp	r3, #84	; 0x54
 8002f94:	d00b      	beq.n	8002fae <xTaskCreateStatic+0x6c>
 8002f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f9a:	b672      	cpsid	i
 8002f9c:	f383 8811 	msr	BASEPRI, r3
 8002fa0:	f3bf 8f6f 	isb	sy
 8002fa4:	f3bf 8f4f 	dsb	sy
 8002fa8:	b662      	cpsie	i
 8002faa:	61bb      	str	r3, [r7, #24]
 8002fac:	e7fe      	b.n	8002fac <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002fae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d01e      	beq.n	8002ff4 <xTaskCreateStatic+0xb2>
 8002fb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d01b      	beq.n	8002ff4 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fbe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fc4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002fce:	2300      	movs	r3, #0
 8002fd0:	9303      	str	r3, [sp, #12]
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd4:	9302      	str	r3, [sp, #8]
 8002fd6:	f107 0314 	add.w	r3, r7, #20
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f850 	bl	800308c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002fec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002fee:	f000 f8d5 	bl	800319c <prvAddNewTaskToReadyList>
 8002ff2:	e001      	b.n	8002ff8 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002ff8:	697b      	ldr	r3, [r7, #20]
	}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3728      	adds	r7, #40	; 0x28
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003002:	b580      	push	{r7, lr}
 8003004:	b08c      	sub	sp, #48	; 0x30
 8003006:	af04      	add	r7, sp, #16
 8003008:	60f8      	str	r0, [r7, #12]
 800300a:	60b9      	str	r1, [r7, #8]
 800300c:	603b      	str	r3, [r7, #0]
 800300e:	4613      	mov	r3, r2
 8003010:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003012:	88fb      	ldrh	r3, [r7, #6]
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4618      	mov	r0, r3
 8003018:	f001 f9e0 	bl	80043dc <pvPortMalloc>
 800301c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00e      	beq.n	8003042 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003024:	2054      	movs	r0, #84	; 0x54
 8003026:	f001 f9d9 	bl	80043dc <pvPortMalloc>
 800302a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
 8003038:	e005      	b.n	8003046 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800303a:	6978      	ldr	r0, [r7, #20]
 800303c:	f001 fa96 	bl	800456c <vPortFree>
 8003040:	e001      	b.n	8003046 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d017      	beq.n	800307c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003054:	88fa      	ldrh	r2, [r7, #6]
 8003056:	2300      	movs	r3, #0
 8003058:	9303      	str	r3, [sp, #12]
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	9302      	str	r3, [sp, #8]
 800305e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003060:	9301      	str	r3, [sp, #4]
 8003062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f80e 	bl	800308c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003070:	69f8      	ldr	r0, [r7, #28]
 8003072:	f000 f893 	bl	800319c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003076:	2301      	movs	r3, #1
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	e002      	b.n	8003082 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800307c:	f04f 33ff 	mov.w	r3, #4294967295
 8003080:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003082:	69bb      	ldr	r3, [r7, #24]
	}
 8003084:	4618      	mov	r0, r3
 8003086:	3720      	adds	r7, #32
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
 8003098:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800309a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80030a4:	440b      	add	r3, r1
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	f023 0307 	bic.w	r3, r3, #7
 80030b2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00b      	beq.n	80030d6 <prvInitialiseNewTask+0x4a>
 80030be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c2:	b672      	cpsid	i
 80030c4:	f383 8811 	msr	BASEPRI, r3
 80030c8:	f3bf 8f6f 	isb	sy
 80030cc:	f3bf 8f4f 	dsb	sy
 80030d0:	b662      	cpsie	i
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	e7fe      	b.n	80030d4 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d01f      	beq.n	800311c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
 80030e0:	e012      	b.n	8003108 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	4413      	add	r3, r2
 80030e8:	7819      	ldrb	r1, [r3, #0]
 80030ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	4413      	add	r3, r2
 80030f0:	3334      	adds	r3, #52	; 0x34
 80030f2:	460a      	mov	r2, r1
 80030f4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	4413      	add	r3, r2
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d006      	beq.n	8003110 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3301      	adds	r3, #1
 8003106:	61fb      	str	r3, [r7, #28]
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	2b0f      	cmp	r3, #15
 800310c:	d9e9      	bls.n	80030e2 <prvInitialiseNewTask+0x56>
 800310e:	e000      	b.n	8003112 <prvInitialiseNewTask+0x86>
			{
				break;
 8003110:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800311a:	e003      	b.n	8003124 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800311c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003126:	2b06      	cmp	r3, #6
 8003128:	d901      	bls.n	800312e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800312a:	2306      	movs	r3, #6
 800312c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800312e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003130:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003132:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003136:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003138:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800313a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313c:	2200      	movs	r2, #0
 800313e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003142:	3304      	adds	r3, #4
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff f8d1 	bl	80022ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	3318      	adds	r3, #24
 800314e:	4618      	mov	r0, r3
 8003150:	f7ff f8cc 	bl	80022ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003158:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800315a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315c:	f1c3 0207 	rsb	r2, r3, #7
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003166:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003168:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800316a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800316c:	2200      	movs	r2, #0
 800316e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	68f9      	ldr	r1, [r7, #12]
 800317c:	69b8      	ldr	r0, [r7, #24]
 800317e:	f000 ff01 	bl	8003f84 <pxPortInitialiseStack>
 8003182:	4602      	mov	r2, r0
 8003184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003186:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800318e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003190:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003192:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003194:	bf00      	nop
 8003196:	3720      	adds	r7, #32
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80031a4:	f000 fff8 	bl	8004198 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80031a8:	4b2a      	ldr	r3, [pc, #168]	; (8003254 <prvAddNewTaskToReadyList+0xb8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	3301      	adds	r3, #1
 80031ae:	4a29      	ldr	r2, [pc, #164]	; (8003254 <prvAddNewTaskToReadyList+0xb8>)
 80031b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80031b2:	4b29      	ldr	r3, [pc, #164]	; (8003258 <prvAddNewTaskToReadyList+0xbc>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d109      	bne.n	80031ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80031ba:	4a27      	ldr	r2, [pc, #156]	; (8003258 <prvAddNewTaskToReadyList+0xbc>)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031c0:	4b24      	ldr	r3, [pc, #144]	; (8003254 <prvAddNewTaskToReadyList+0xb8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d110      	bne.n	80031ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80031c8:	f000 fbe4 	bl	8003994 <prvInitialiseTaskLists>
 80031cc:	e00d      	b.n	80031ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80031ce:	4b23      	ldr	r3, [pc, #140]	; (800325c <prvAddNewTaskToReadyList+0xc0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d109      	bne.n	80031ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031d6:	4b20      	ldr	r3, [pc, #128]	; (8003258 <prvAddNewTaskToReadyList+0xbc>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d802      	bhi.n	80031ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80031e4:	4a1c      	ldr	r2, [pc, #112]	; (8003258 <prvAddNewTaskToReadyList+0xbc>)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80031ea:	4b1d      	ldr	r3, [pc, #116]	; (8003260 <prvAddNewTaskToReadyList+0xc4>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3301      	adds	r3, #1
 80031f0:	4a1b      	ldr	r2, [pc, #108]	; (8003260 <prvAddNewTaskToReadyList+0xc4>)
 80031f2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f8:	2201      	movs	r2, #1
 80031fa:	409a      	lsls	r2, r3
 80031fc:	4b19      	ldr	r3, [pc, #100]	; (8003264 <prvAddNewTaskToReadyList+0xc8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4313      	orrs	r3, r2
 8003202:	4a18      	ldr	r2, [pc, #96]	; (8003264 <prvAddNewTaskToReadyList+0xc8>)
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800320a:	4613      	mov	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4413      	add	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4a15      	ldr	r2, [pc, #84]	; (8003268 <prvAddNewTaskToReadyList+0xcc>)
 8003214:	441a      	add	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	3304      	adds	r3, #4
 800321a:	4619      	mov	r1, r3
 800321c:	4610      	mov	r0, r2
 800321e:	f7ff f872 	bl	8002306 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003222:	f000 ffeb 	bl	80041fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003226:	4b0d      	ldr	r3, [pc, #52]	; (800325c <prvAddNewTaskToReadyList+0xc0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00e      	beq.n	800324c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800322e:	4b0a      	ldr	r3, [pc, #40]	; (8003258 <prvAddNewTaskToReadyList+0xbc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003238:	429a      	cmp	r2, r3
 800323a:	d207      	bcs.n	800324c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800323c:	4b0b      	ldr	r3, [pc, #44]	; (800326c <prvAddNewTaskToReadyList+0xd0>)
 800323e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003242:	601a      	str	r2, [r3, #0]
 8003244:	f3bf 8f4f 	dsb	sy
 8003248:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800324c:	bf00      	nop
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	200003f0 	.word	0x200003f0
 8003258:	200002f0 	.word	0x200002f0
 800325c:	200003fc 	.word	0x200003fc
 8003260:	2000040c 	.word	0x2000040c
 8003264:	200003f8 	.word	0x200003f8
 8003268:	200002f4 	.word	0x200002f4
 800326c:	e000ed04 	.word	0xe000ed04

08003270 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d018      	beq.n	80032b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003282:	4b14      	ldr	r3, [pc, #80]	; (80032d4 <vTaskDelay+0x64>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00b      	beq.n	80032a2 <vTaskDelay+0x32>
 800328a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328e:	b672      	cpsid	i
 8003290:	f383 8811 	msr	BASEPRI, r3
 8003294:	f3bf 8f6f 	isb	sy
 8003298:	f3bf 8f4f 	dsb	sy
 800329c:	b662      	cpsie	i
 800329e:	60bb      	str	r3, [r7, #8]
 80032a0:	e7fe      	b.n	80032a0 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80032a2:	f000 f87d 	bl	80033a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80032a6:	2100      	movs	r1, #0
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fe05 	bl	8003eb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80032ae:	f000 f885 	bl	80033bc <xTaskResumeAll>
 80032b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d107      	bne.n	80032ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80032ba:	4b07      	ldr	r3, [pc, #28]	; (80032d8 <vTaskDelay+0x68>)
 80032bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032c0:	601a      	str	r2, [r3, #0]
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80032ca:	bf00      	nop
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20000418 	.word	0x20000418
 80032d8:	e000ed04 	.word	0xe000ed04

080032dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b08a      	sub	sp, #40	; 0x28
 80032e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80032e6:	2300      	movs	r3, #0
 80032e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80032ea:	463a      	mov	r2, r7
 80032ec:	1d39      	adds	r1, r7, #4
 80032ee:	f107 0308 	add.w	r3, r7, #8
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fd f976 	bl	80005e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80032f8:	6839      	ldr	r1, [r7, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	9202      	str	r2, [sp, #8]
 8003300:	9301      	str	r3, [sp, #4]
 8003302:	2300      	movs	r3, #0
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	2300      	movs	r3, #0
 8003308:	460a      	mov	r2, r1
 800330a:	491f      	ldr	r1, [pc, #124]	; (8003388 <vTaskStartScheduler+0xac>)
 800330c:	481f      	ldr	r0, [pc, #124]	; (800338c <vTaskStartScheduler+0xb0>)
 800330e:	f7ff fe18 	bl	8002f42 <xTaskCreateStatic>
 8003312:	4602      	mov	r2, r0
 8003314:	4b1e      	ldr	r3, [pc, #120]	; (8003390 <vTaskStartScheduler+0xb4>)
 8003316:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003318:	4b1d      	ldr	r3, [pc, #116]	; (8003390 <vTaskStartScheduler+0xb4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d002      	beq.n	8003326 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003320:	2301      	movs	r3, #1
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	e001      	b.n	800332a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d117      	bne.n	8003360 <vTaskStartScheduler+0x84>
 8003330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003334:	b672      	cpsid	i
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	b662      	cpsie	i
 8003344:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003346:	4b13      	ldr	r3, [pc, #76]	; (8003394 <vTaskStartScheduler+0xb8>)
 8003348:	f04f 32ff 	mov.w	r2, #4294967295
 800334c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800334e:	4b12      	ldr	r3, [pc, #72]	; (8003398 <vTaskStartScheduler+0xbc>)
 8003350:	2201      	movs	r2, #1
 8003352:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003354:	4b11      	ldr	r3, [pc, #68]	; (800339c <vTaskStartScheduler+0xc0>)
 8003356:	2200      	movs	r2, #0
 8003358:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800335a:	f000 fea1 	bl	80040a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800335e:	e00f      	b.n	8003380 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003366:	d10b      	bne.n	8003380 <vTaskStartScheduler+0xa4>
 8003368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800336c:	b672      	cpsid	i
 800336e:	f383 8811 	msr	BASEPRI, r3
 8003372:	f3bf 8f6f 	isb	sy
 8003376:	f3bf 8f4f 	dsb	sy
 800337a:	b662      	cpsie	i
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	e7fe      	b.n	800337e <vTaskStartScheduler+0xa2>
}
 8003380:	bf00      	nop
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	080049f8 	.word	0x080049f8
 800338c:	08003965 	.word	0x08003965
 8003390:	20000414 	.word	0x20000414
 8003394:	20000410 	.word	0x20000410
 8003398:	200003fc 	.word	0x200003fc
 800339c:	200003f4 	.word	0x200003f4

080033a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80033a4:	4b04      	ldr	r3, [pc, #16]	; (80033b8 <vTaskSuspendAll+0x18>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	3301      	adds	r3, #1
 80033aa:	4a03      	ldr	r2, [pc, #12]	; (80033b8 <vTaskSuspendAll+0x18>)
 80033ac:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80033ae:	bf00      	nop
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	20000418 	.word	0x20000418

080033bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80033c2:	2300      	movs	r3, #0
 80033c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80033ca:	4b42      	ldr	r3, [pc, #264]	; (80034d4 <xTaskResumeAll+0x118>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10b      	bne.n	80033ea <xTaskResumeAll+0x2e>
 80033d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d6:	b672      	cpsid	i
 80033d8:	f383 8811 	msr	BASEPRI, r3
 80033dc:	f3bf 8f6f 	isb	sy
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	b662      	cpsie	i
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	e7fe      	b.n	80033e8 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80033ea:	f000 fed5 	bl	8004198 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80033ee:	4b39      	ldr	r3, [pc, #228]	; (80034d4 <xTaskResumeAll+0x118>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	4a37      	ldr	r2, [pc, #220]	; (80034d4 <xTaskResumeAll+0x118>)
 80033f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033f8:	4b36      	ldr	r3, [pc, #216]	; (80034d4 <xTaskResumeAll+0x118>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d161      	bne.n	80034c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003400:	4b35      	ldr	r3, [pc, #212]	; (80034d8 <xTaskResumeAll+0x11c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d05d      	beq.n	80034c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003408:	e02e      	b.n	8003468 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800340a:	4b34      	ldr	r3, [pc, #208]	; (80034dc <xTaskResumeAll+0x120>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	3318      	adds	r3, #24
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe ffd2 	bl	80023c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	3304      	adds	r3, #4
 8003420:	4618      	mov	r0, r3
 8003422:	f7fe ffcd 	bl	80023c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342a:	2201      	movs	r2, #1
 800342c:	409a      	lsls	r2, r3
 800342e:	4b2c      	ldr	r3, [pc, #176]	; (80034e0 <xTaskResumeAll+0x124>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	4a2a      	ldr	r2, [pc, #168]	; (80034e0 <xTaskResumeAll+0x124>)
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800343c:	4613      	mov	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	4413      	add	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4a27      	ldr	r2, [pc, #156]	; (80034e4 <xTaskResumeAll+0x128>)
 8003446:	441a      	add	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	3304      	adds	r3, #4
 800344c:	4619      	mov	r1, r3
 800344e:	4610      	mov	r0, r2
 8003450:	f7fe ff59 	bl	8002306 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003458:	4b23      	ldr	r3, [pc, #140]	; (80034e8 <xTaskResumeAll+0x12c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345e:	429a      	cmp	r2, r3
 8003460:	d302      	bcc.n	8003468 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003462:	4b22      	ldr	r3, [pc, #136]	; (80034ec <xTaskResumeAll+0x130>)
 8003464:	2201      	movs	r2, #1
 8003466:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003468:	4b1c      	ldr	r3, [pc, #112]	; (80034dc <xTaskResumeAll+0x120>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1cc      	bne.n	800340a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003476:	f000 fb29 	bl	8003acc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800347a:	4b1d      	ldr	r3, [pc, #116]	; (80034f0 <xTaskResumeAll+0x134>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d010      	beq.n	80034a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003486:	f000 f847 	bl	8003518 <xTaskIncrementTick>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d002      	beq.n	8003496 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003490:	4b16      	ldr	r3, [pc, #88]	; (80034ec <xTaskResumeAll+0x130>)
 8003492:	2201      	movs	r2, #1
 8003494:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3b01      	subs	r3, #1
 800349a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1f1      	bne.n	8003486 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80034a2:	4b13      	ldr	r3, [pc, #76]	; (80034f0 <xTaskResumeAll+0x134>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80034a8:	4b10      	ldr	r3, [pc, #64]	; (80034ec <xTaskResumeAll+0x130>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d009      	beq.n	80034c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80034b0:	2301      	movs	r3, #1
 80034b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80034b4:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <xTaskResumeAll+0x138>)
 80034b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	f3bf 8f4f 	dsb	sy
 80034c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80034c4:	f000 fe9a 	bl	80041fc <vPortExitCritical>

	return xAlreadyYielded;
 80034c8:	68bb      	ldr	r3, [r7, #8]
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20000418 	.word	0x20000418
 80034d8:	200003f0 	.word	0x200003f0
 80034dc:	200003b0 	.word	0x200003b0
 80034e0:	200003f8 	.word	0x200003f8
 80034e4:	200002f4 	.word	0x200002f4
 80034e8:	200002f0 	.word	0x200002f0
 80034ec:	20000404 	.word	0x20000404
 80034f0:	20000400 	.word	0x20000400
 80034f4:	e000ed04 	.word	0xe000ed04

080034f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80034fe:	4b05      	ldr	r3, [pc, #20]	; (8003514 <xTaskGetTickCount+0x1c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003504:	687b      	ldr	r3, [r7, #4]
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	200003f4 	.word	0x200003f4

08003518 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800351e:	2300      	movs	r3, #0
 8003520:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003522:	4b4f      	ldr	r3, [pc, #316]	; (8003660 <xTaskIncrementTick+0x148>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2b00      	cmp	r3, #0
 8003528:	f040 8089 	bne.w	800363e <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800352c:	4b4d      	ldr	r3, [pc, #308]	; (8003664 <xTaskIncrementTick+0x14c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	3301      	adds	r3, #1
 8003532:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003534:	4a4b      	ldr	r2, [pc, #300]	; (8003664 <xTaskIncrementTick+0x14c>)
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d121      	bne.n	8003584 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003540:	4b49      	ldr	r3, [pc, #292]	; (8003668 <xTaskIncrementTick+0x150>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00b      	beq.n	8003562 <xTaskIncrementTick+0x4a>
 800354a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354e:	b672      	cpsid	i
 8003550:	f383 8811 	msr	BASEPRI, r3
 8003554:	f3bf 8f6f 	isb	sy
 8003558:	f3bf 8f4f 	dsb	sy
 800355c:	b662      	cpsie	i
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	e7fe      	b.n	8003560 <xTaskIncrementTick+0x48>
 8003562:	4b41      	ldr	r3, [pc, #260]	; (8003668 <xTaskIncrementTick+0x150>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	4b40      	ldr	r3, [pc, #256]	; (800366c <xTaskIncrementTick+0x154>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a3e      	ldr	r2, [pc, #248]	; (8003668 <xTaskIncrementTick+0x150>)
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	4a3e      	ldr	r2, [pc, #248]	; (800366c <xTaskIncrementTick+0x154>)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	4b3e      	ldr	r3, [pc, #248]	; (8003670 <xTaskIncrementTick+0x158>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	3301      	adds	r3, #1
 800357c:	4a3c      	ldr	r2, [pc, #240]	; (8003670 <xTaskIncrementTick+0x158>)
 800357e:	6013      	str	r3, [r2, #0]
 8003580:	f000 faa4 	bl	8003acc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003584:	4b3b      	ldr	r3, [pc, #236]	; (8003674 <xTaskIncrementTick+0x15c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	429a      	cmp	r2, r3
 800358c:	d348      	bcc.n	8003620 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800358e:	4b36      	ldr	r3, [pc, #216]	; (8003668 <xTaskIncrementTick+0x150>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d104      	bne.n	80035a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003598:	4b36      	ldr	r3, [pc, #216]	; (8003674 <xTaskIncrementTick+0x15c>)
 800359a:	f04f 32ff 	mov.w	r2, #4294967295
 800359e:	601a      	str	r2, [r3, #0]
					break;
 80035a0:	e03e      	b.n	8003620 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035a2:	4b31      	ldr	r3, [pc, #196]	; (8003668 <xTaskIncrementTick+0x150>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80035b2:	693a      	ldr	r2, [r7, #16]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d203      	bcs.n	80035c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80035ba:	4a2e      	ldr	r2, [pc, #184]	; (8003674 <xTaskIncrementTick+0x15c>)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80035c0:	e02e      	b.n	8003620 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	3304      	adds	r3, #4
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe fefa 	bl	80023c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d004      	beq.n	80035de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	3318      	adds	r3, #24
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fe fef1 	bl	80023c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e2:	2201      	movs	r2, #1
 80035e4:	409a      	lsls	r2, r3
 80035e6:	4b24      	ldr	r3, [pc, #144]	; (8003678 <xTaskIncrementTick+0x160>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	4a22      	ldr	r2, [pc, #136]	; (8003678 <xTaskIncrementTick+0x160>)
 80035ee:	6013      	str	r3, [r2, #0]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4a1f      	ldr	r2, [pc, #124]	; (800367c <xTaskIncrementTick+0x164>)
 80035fe:	441a      	add	r2, r3
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	3304      	adds	r3, #4
 8003604:	4619      	mov	r1, r3
 8003606:	4610      	mov	r0, r2
 8003608:	f7fe fe7d 	bl	8002306 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003610:	4b1b      	ldr	r3, [pc, #108]	; (8003680 <xTaskIncrementTick+0x168>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003616:	429a      	cmp	r2, r3
 8003618:	d3b9      	bcc.n	800358e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800361a:	2301      	movs	r3, #1
 800361c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800361e:	e7b6      	b.n	800358e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003620:	4b17      	ldr	r3, [pc, #92]	; (8003680 <xTaskIncrementTick+0x168>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003626:	4915      	ldr	r1, [pc, #84]	; (800367c <xTaskIncrementTick+0x164>)
 8003628:	4613      	mov	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	4413      	add	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d907      	bls.n	8003648 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8003638:	2301      	movs	r3, #1
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	e004      	b.n	8003648 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800363e:	4b11      	ldr	r3, [pc, #68]	; (8003684 <xTaskIncrementTick+0x16c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	3301      	adds	r3, #1
 8003644:	4a0f      	ldr	r2, [pc, #60]	; (8003684 <xTaskIncrementTick+0x16c>)
 8003646:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003648:	4b0f      	ldr	r3, [pc, #60]	; (8003688 <xTaskIncrementTick+0x170>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8003650:	2301      	movs	r3, #1
 8003652:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003654:	697b      	ldr	r3, [r7, #20]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	20000418 	.word	0x20000418
 8003664:	200003f4 	.word	0x200003f4
 8003668:	200003a8 	.word	0x200003a8
 800366c:	200003ac 	.word	0x200003ac
 8003670:	20000408 	.word	0x20000408
 8003674:	20000410 	.word	0x20000410
 8003678:	200003f8 	.word	0x200003f8
 800367c:	200002f4 	.word	0x200002f4
 8003680:	200002f0 	.word	0x200002f0
 8003684:	20000400 	.word	0x20000400
 8003688:	20000404 	.word	0x20000404

0800368c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003692:	4b27      	ldr	r3, [pc, #156]	; (8003730 <vTaskSwitchContext+0xa4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d003      	beq.n	80036a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800369a:	4b26      	ldr	r3, [pc, #152]	; (8003734 <vTaskSwitchContext+0xa8>)
 800369c:	2201      	movs	r2, #1
 800369e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80036a0:	e040      	b.n	8003724 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80036a2:	4b24      	ldr	r3, [pc, #144]	; (8003734 <vTaskSwitchContext+0xa8>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036a8:	4b23      	ldr	r3, [pc, #140]	; (8003738 <vTaskSwitchContext+0xac>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	fab3 f383 	clz	r3, r3
 80036b4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80036b6:	7afb      	ldrb	r3, [r7, #11]
 80036b8:	f1c3 031f 	rsb	r3, r3, #31
 80036bc:	617b      	str	r3, [r7, #20]
 80036be:	491f      	ldr	r1, [pc, #124]	; (800373c <vTaskSwitchContext+0xb0>)
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	4613      	mov	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	4413      	add	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	440b      	add	r3, r1
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10b      	bne.n	80036ea <vTaskSwitchContext+0x5e>
	__asm volatile
 80036d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d6:	b672      	cpsid	i
 80036d8:	f383 8811 	msr	BASEPRI, r3
 80036dc:	f3bf 8f6f 	isb	sy
 80036e0:	f3bf 8f4f 	dsb	sy
 80036e4:	b662      	cpsie	i
 80036e6:	607b      	str	r3, [r7, #4]
 80036e8:	e7fe      	b.n	80036e8 <vTaskSwitchContext+0x5c>
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	4613      	mov	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	4413      	add	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4a11      	ldr	r2, [pc, #68]	; (800373c <vTaskSwitchContext+0xb0>)
 80036f6:	4413      	add	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	605a      	str	r2, [r3, #4]
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	3308      	adds	r3, #8
 800370c:	429a      	cmp	r2, r3
 800370e:	d104      	bne.n	800371a <vTaskSwitchContext+0x8e>
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	605a      	str	r2, [r3, #4]
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4a07      	ldr	r2, [pc, #28]	; (8003740 <vTaskSwitchContext+0xb4>)
 8003722:	6013      	str	r3, [r2, #0]
}
 8003724:	bf00      	nop
 8003726:	371c      	adds	r7, #28
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	20000418 	.word	0x20000418
 8003734:	20000404 	.word	0x20000404
 8003738:	200003f8 	.word	0x200003f8
 800373c:	200002f4 	.word	0x200002f4
 8003740:	200002f0 	.word	0x200002f0

08003744 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d10b      	bne.n	800376c <vTaskPlaceOnEventList+0x28>
 8003754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003758:	b672      	cpsid	i
 800375a:	f383 8811 	msr	BASEPRI, r3
 800375e:	f3bf 8f6f 	isb	sy
 8003762:	f3bf 8f4f 	dsb	sy
 8003766:	b662      	cpsie	i
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	e7fe      	b.n	800376a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800376c:	4b07      	ldr	r3, [pc, #28]	; (800378c <vTaskPlaceOnEventList+0x48>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	3318      	adds	r3, #24
 8003772:	4619      	mov	r1, r3
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7fe fdea 	bl	800234e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800377a:	2101      	movs	r1, #1
 800377c:	6838      	ldr	r0, [r7, #0]
 800377e:	f000 fb9b 	bl	8003eb8 <prvAddCurrentTaskToDelayedList>
}
 8003782:	bf00      	nop
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	200002f0 	.word	0x200002f0

08003790 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10b      	bne.n	80037be <xTaskRemoveFromEventList+0x2e>
 80037a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037aa:	b672      	cpsid	i
 80037ac:	f383 8811 	msr	BASEPRI, r3
 80037b0:	f3bf 8f6f 	isb	sy
 80037b4:	f3bf 8f4f 	dsb	sy
 80037b8:	b662      	cpsie	i
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	e7fe      	b.n	80037bc <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	3318      	adds	r3, #24
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe fdfc 	bl	80023c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037c8:	4b1d      	ldr	r3, [pc, #116]	; (8003840 <xTaskRemoveFromEventList+0xb0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d11c      	bne.n	800380a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	3304      	adds	r3, #4
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7fe fdf3 	bl	80023c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037de:	2201      	movs	r2, #1
 80037e0:	409a      	lsls	r2, r3
 80037e2:	4b18      	ldr	r3, [pc, #96]	; (8003844 <xTaskRemoveFromEventList+0xb4>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	4a16      	ldr	r2, [pc, #88]	; (8003844 <xTaskRemoveFromEventList+0xb4>)
 80037ea:	6013      	str	r3, [r2, #0]
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f0:	4613      	mov	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4413      	add	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4a13      	ldr	r2, [pc, #76]	; (8003848 <xTaskRemoveFromEventList+0xb8>)
 80037fa:	441a      	add	r2, r3
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	3304      	adds	r3, #4
 8003800:	4619      	mov	r1, r3
 8003802:	4610      	mov	r0, r2
 8003804:	f7fe fd7f 	bl	8002306 <vListInsertEnd>
 8003808:	e005      	b.n	8003816 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	3318      	adds	r3, #24
 800380e:	4619      	mov	r1, r3
 8003810:	480e      	ldr	r0, [pc, #56]	; (800384c <xTaskRemoveFromEventList+0xbc>)
 8003812:	f7fe fd78 	bl	8002306 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800381a:	4b0d      	ldr	r3, [pc, #52]	; (8003850 <xTaskRemoveFromEventList+0xc0>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	429a      	cmp	r2, r3
 8003822:	d905      	bls.n	8003830 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003824:	2301      	movs	r3, #1
 8003826:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003828:	4b0a      	ldr	r3, [pc, #40]	; (8003854 <xTaskRemoveFromEventList+0xc4>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	e001      	b.n	8003834 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003830:	2300      	movs	r3, #0
 8003832:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003834:	697b      	ldr	r3, [r7, #20]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20000418 	.word	0x20000418
 8003844:	200003f8 	.word	0x200003f8
 8003848:	200002f4 	.word	0x200002f4
 800384c:	200003b0 	.word	0x200003b0
 8003850:	200002f0 	.word	0x200002f0
 8003854:	20000404 	.word	0x20000404

08003858 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003860:	4b06      	ldr	r3, [pc, #24]	; (800387c <vTaskInternalSetTimeOutState+0x24>)
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003868:	4b05      	ldr	r3, [pc, #20]	; (8003880 <vTaskInternalSetTimeOutState+0x28>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	605a      	str	r2, [r3, #4]
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	20000408 	.word	0x20000408
 8003880:	200003f4 	.word	0x200003f4

08003884 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10b      	bne.n	80038ac <xTaskCheckForTimeOut+0x28>
 8003894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003898:	b672      	cpsid	i
 800389a:	f383 8811 	msr	BASEPRI, r3
 800389e:	f3bf 8f6f 	isb	sy
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	b662      	cpsie	i
 80038a8:	613b      	str	r3, [r7, #16]
 80038aa:	e7fe      	b.n	80038aa <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10b      	bne.n	80038ca <xTaskCheckForTimeOut+0x46>
 80038b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b6:	b672      	cpsid	i
 80038b8:	f383 8811 	msr	BASEPRI, r3
 80038bc:	f3bf 8f6f 	isb	sy
 80038c0:	f3bf 8f4f 	dsb	sy
 80038c4:	b662      	cpsie	i
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	e7fe      	b.n	80038c8 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 80038ca:	f000 fc65 	bl	8004198 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80038ce:	4b1d      	ldr	r3, [pc, #116]	; (8003944 <xTaskCheckForTimeOut+0xc0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e6:	d102      	bne.n	80038ee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80038e8:	2300      	movs	r3, #0
 80038ea:	61fb      	str	r3, [r7, #28]
 80038ec:	e023      	b.n	8003936 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	4b15      	ldr	r3, [pc, #84]	; (8003948 <xTaskCheckForTimeOut+0xc4>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d007      	beq.n	800390a <xTaskCheckForTimeOut+0x86>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	429a      	cmp	r2, r3
 8003902:	d302      	bcc.n	800390a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003904:	2301      	movs	r3, #1
 8003906:	61fb      	str	r3, [r7, #28]
 8003908:	e015      	b.n	8003936 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	429a      	cmp	r2, r3
 8003912:	d20b      	bcs.n	800392c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	1ad2      	subs	r2, r2, r3
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7ff ff99 	bl	8003858 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003926:	2300      	movs	r3, #0
 8003928:	61fb      	str	r3, [r7, #28]
 800392a:	e004      	b.n	8003936 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003932:	2301      	movs	r3, #1
 8003934:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003936:	f000 fc61 	bl	80041fc <vPortExitCritical>

	return xReturn;
 800393a:	69fb      	ldr	r3, [r7, #28]
}
 800393c:	4618      	mov	r0, r3
 800393e:	3720      	adds	r7, #32
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	200003f4 	.word	0x200003f4
 8003948:	20000408 	.word	0x20000408

0800394c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003950:	4b03      	ldr	r3, [pc, #12]	; (8003960 <vTaskMissedYield+0x14>)
 8003952:	2201      	movs	r2, #1
 8003954:	601a      	str	r2, [r3, #0]
}
 8003956:	bf00      	nop
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	20000404 	.word	0x20000404

08003964 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800396c:	f000 f852 	bl	8003a14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <prvIdleTask+0x28>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d9f9      	bls.n	800396c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003978:	4b05      	ldr	r3, [pc, #20]	; (8003990 <prvIdleTask+0x2c>)
 800397a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003988:	e7f0      	b.n	800396c <prvIdleTask+0x8>
 800398a:	bf00      	nop
 800398c:	200002f4 	.word	0x200002f4
 8003990:	e000ed04 	.word	0xe000ed04

08003994 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800399a:	2300      	movs	r3, #0
 800399c:	607b      	str	r3, [r7, #4]
 800399e:	e00c      	b.n	80039ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4a12      	ldr	r2, [pc, #72]	; (80039f4 <prvInitialiseTaskLists+0x60>)
 80039ac:	4413      	add	r3, r2
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fe fc7c 	bl	80022ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3301      	adds	r3, #1
 80039b8:	607b      	str	r3, [r7, #4]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b06      	cmp	r3, #6
 80039be:	d9ef      	bls.n	80039a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80039c0:	480d      	ldr	r0, [pc, #52]	; (80039f8 <prvInitialiseTaskLists+0x64>)
 80039c2:	f7fe fc73 	bl	80022ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80039c6:	480d      	ldr	r0, [pc, #52]	; (80039fc <prvInitialiseTaskLists+0x68>)
 80039c8:	f7fe fc70 	bl	80022ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80039cc:	480c      	ldr	r0, [pc, #48]	; (8003a00 <prvInitialiseTaskLists+0x6c>)
 80039ce:	f7fe fc6d 	bl	80022ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80039d2:	480c      	ldr	r0, [pc, #48]	; (8003a04 <prvInitialiseTaskLists+0x70>)
 80039d4:	f7fe fc6a 	bl	80022ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80039d8:	480b      	ldr	r0, [pc, #44]	; (8003a08 <prvInitialiseTaskLists+0x74>)
 80039da:	f7fe fc67 	bl	80022ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80039de:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <prvInitialiseTaskLists+0x78>)
 80039e0:	4a05      	ldr	r2, [pc, #20]	; (80039f8 <prvInitialiseTaskLists+0x64>)
 80039e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80039e4:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <prvInitialiseTaskLists+0x7c>)
 80039e6:	4a05      	ldr	r2, [pc, #20]	; (80039fc <prvInitialiseTaskLists+0x68>)
 80039e8:	601a      	str	r2, [r3, #0]
}
 80039ea:	bf00      	nop
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	200002f4 	.word	0x200002f4
 80039f8:	20000380 	.word	0x20000380
 80039fc:	20000394 	.word	0x20000394
 8003a00:	200003b0 	.word	0x200003b0
 8003a04:	200003c4 	.word	0x200003c4
 8003a08:	200003dc 	.word	0x200003dc
 8003a0c:	200003a8 	.word	0x200003a8
 8003a10:	200003ac 	.word	0x200003ac

08003a14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a1a:	e019      	b.n	8003a50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003a1c:	f000 fbbc 	bl	8004198 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a20:	4b0f      	ldr	r3, [pc, #60]	; (8003a60 <prvCheckTasksWaitingTermination+0x4c>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fe fcc7 	bl	80023c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003a32:	4b0c      	ldr	r3, [pc, #48]	; (8003a64 <prvCheckTasksWaitingTermination+0x50>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	4a0a      	ldr	r2, [pc, #40]	; (8003a64 <prvCheckTasksWaitingTermination+0x50>)
 8003a3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003a3c:	4b0a      	ldr	r3, [pc, #40]	; (8003a68 <prvCheckTasksWaitingTermination+0x54>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3b01      	subs	r3, #1
 8003a42:	4a09      	ldr	r2, [pc, #36]	; (8003a68 <prvCheckTasksWaitingTermination+0x54>)
 8003a44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003a46:	f000 fbd9 	bl	80041fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f80e 	bl	8003a6c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a50:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <prvCheckTasksWaitingTermination+0x54>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1e1      	bne.n	8003a1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003a58:	bf00      	nop
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	200003c4 	.word	0x200003c4
 8003a64:	200003f0 	.word	0x200003f0
 8003a68:	200003d8 	.word	0x200003d8

08003a6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d108      	bne.n	8003a90 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 fd72 	bl	800456c <vPortFree>
				vPortFree( pxTCB );
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 fd6f 	bl	800456c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003a8e:	e019      	b.n	8003ac4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d103      	bne.n	8003aa2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 fd66 	bl	800456c <vPortFree>
	}
 8003aa0:	e010      	b.n	8003ac4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d00b      	beq.n	8003ac4 <prvDeleteTCB+0x58>
 8003aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab0:	b672      	cpsid	i
 8003ab2:	f383 8811 	msr	BASEPRI, r3
 8003ab6:	f3bf 8f6f 	isb	sy
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	b662      	cpsie	i
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	e7fe      	b.n	8003ac2 <prvDeleteTCB+0x56>
	}
 8003ac4:	bf00      	nop
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ad2:	4b0c      	ldr	r3, [pc, #48]	; (8003b04 <prvResetNextTaskUnblockTime+0x38>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d104      	bne.n	8003ae6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003adc:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <prvResetNextTaskUnblockTime+0x3c>)
 8003ade:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003ae4:	e008      	b.n	8003af8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ae6:	4b07      	ldr	r3, [pc, #28]	; (8003b04 <prvResetNextTaskUnblockTime+0x38>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	4a04      	ldr	r2, [pc, #16]	; (8003b08 <prvResetNextTaskUnblockTime+0x3c>)
 8003af6:	6013      	str	r3, [r2, #0]
}
 8003af8:	bf00      	nop
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	200003a8 	.word	0x200003a8
 8003b08:	20000410 	.word	0x20000410

08003b0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003b12:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <xTaskGetSchedulerState+0x34>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d102      	bne.n	8003b20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	607b      	str	r3, [r7, #4]
 8003b1e:	e008      	b.n	8003b32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b20:	4b08      	ldr	r3, [pc, #32]	; (8003b44 <xTaskGetSchedulerState+0x38>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d102      	bne.n	8003b2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003b28:	2302      	movs	r3, #2
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	e001      	b.n	8003b32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003b32:	687b      	ldr	r3, [r7, #4]
	}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	200003fc 	.word	0x200003fc
 8003b44:	20000418 	.word	0x20000418

08003b48 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d069      	beq.n	8003c32 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b62:	4b36      	ldr	r3, [pc, #216]	; (8003c3c <xTaskPriorityInherit+0xf4>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d259      	bcs.n	8003c20 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	db06      	blt.n	8003b82 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b74:	4b31      	ldr	r3, [pc, #196]	; (8003c3c <xTaskPriorityInherit+0xf4>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7a:	f1c3 0207 	rsb	r2, r3, #7
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	6959      	ldr	r1, [r3, #20]
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4413      	add	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	4a2b      	ldr	r2, [pc, #172]	; (8003c40 <xTaskPriorityInherit+0xf8>)
 8003b94:	4413      	add	r3, r2
 8003b96:	4299      	cmp	r1, r3
 8003b98:	d13a      	bne.n	8003c10 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe fc0e 	bl	80023c0 <uxListRemove>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d115      	bne.n	8003bd6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bae:	4924      	ldr	r1, [pc, #144]	; (8003c40 <xTaskPriorityInherit+0xf8>)
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4413      	add	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10a      	bne.n	8003bd6 <xTaskPriorityInherit+0x8e>
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	43da      	mvns	r2, r3
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <xTaskPriorityInherit+0xfc>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	4a1c      	ldr	r2, [pc, #112]	; (8003c44 <xTaskPriorityInherit+0xfc>)
 8003bd4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003bd6:	4b19      	ldr	r3, [pc, #100]	; (8003c3c <xTaskPriorityInherit+0xf4>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be4:	2201      	movs	r2, #1
 8003be6:	409a      	lsls	r2, r3
 8003be8:	4b16      	ldr	r3, [pc, #88]	; (8003c44 <xTaskPriorityInherit+0xfc>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	4a15      	ldr	r2, [pc, #84]	; (8003c44 <xTaskPriorityInherit+0xfc>)
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4413      	add	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4a10      	ldr	r2, [pc, #64]	; (8003c40 <xTaskPriorityInherit+0xf8>)
 8003c00:	441a      	add	r2, r3
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	3304      	adds	r3, #4
 8003c06:	4619      	mov	r1, r3
 8003c08:	4610      	mov	r0, r2
 8003c0a:	f7fe fb7c 	bl	8002306 <vListInsertEnd>
 8003c0e:	e004      	b.n	8003c1a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003c10:	4b0a      	ldr	r3, [pc, #40]	; (8003c3c <xTaskPriorityInherit+0xf4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	e008      	b.n	8003c32 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c24:	4b05      	ldr	r3, [pc, #20]	; (8003c3c <xTaskPriorityInherit+0xf4>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d201      	bcs.n	8003c32 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003c32:	68fb      	ldr	r3, [r7, #12]
	}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	200002f0 	.word	0x200002f0
 8003c40:	200002f4 	.word	0x200002f4
 8003c44:	200003f8 	.word	0x200003f8

08003c48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d070      	beq.n	8003d40 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003c5e:	4b3b      	ldr	r3, [pc, #236]	; (8003d4c <xTaskPriorityDisinherit+0x104>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d00b      	beq.n	8003c80 <xTaskPriorityDisinherit+0x38>
 8003c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6c:	b672      	cpsid	i
 8003c6e:	f383 8811 	msr	BASEPRI, r3
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	f3bf 8f4f 	dsb	sy
 8003c7a:	b662      	cpsie	i
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	e7fe      	b.n	8003c7e <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d10b      	bne.n	8003ca0 <xTaskPriorityDisinherit+0x58>
 8003c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8c:	b672      	cpsid	i
 8003c8e:	f383 8811 	msr	BASEPRI, r3
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	f3bf 8f4f 	dsb	sy
 8003c9a:	b662      	cpsie	i
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	e7fe      	b.n	8003c9e <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ca4:	1e5a      	subs	r2, r3, #1
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d044      	beq.n	8003d40 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d140      	bne.n	8003d40 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fe fb7c 	bl	80023c0 <uxListRemove>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d115      	bne.n	8003cfa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd2:	491f      	ldr	r1, [pc, #124]	; (8003d50 <xTaskPriorityDisinherit+0x108>)
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10a      	bne.n	8003cfa <xTaskPriorityDisinherit+0xb2>
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce8:	2201      	movs	r2, #1
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	4b18      	ldr	r3, [pc, #96]	; (8003d54 <xTaskPriorityDisinherit+0x10c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	4a17      	ldr	r2, [pc, #92]	; (8003d54 <xTaskPriorityDisinherit+0x10c>)
 8003cf8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d06:	f1c3 0207 	rsb	r2, r3, #7
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	2201      	movs	r2, #1
 8003d14:	409a      	lsls	r2, r3
 8003d16:	4b0f      	ldr	r3, [pc, #60]	; (8003d54 <xTaskPriorityDisinherit+0x10c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	4a0d      	ldr	r2, [pc, #52]	; (8003d54 <xTaskPriorityDisinherit+0x10c>)
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d24:	4613      	mov	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	4413      	add	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	4a08      	ldr	r2, [pc, #32]	; (8003d50 <xTaskPriorityDisinherit+0x108>)
 8003d2e:	441a      	add	r2, r3
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	3304      	adds	r3, #4
 8003d34:	4619      	mov	r1, r3
 8003d36:	4610      	mov	r0, r2
 8003d38:	f7fe fae5 	bl	8002306 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003d40:	697b      	ldr	r3, [r7, #20]
	}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	200002f0 	.word	0x200002f0
 8003d50:	200002f4 	.word	0x200002f4
 8003d54:	200003f8 	.word	0x200003f8

08003d58 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003d66:	2301      	movs	r3, #1
 8003d68:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 8085 	beq.w	8003e7c <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10b      	bne.n	8003d92 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8003d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7e:	b672      	cpsid	i
 8003d80:	f383 8811 	msr	BASEPRI, r3
 8003d84:	f3bf 8f6f 	isb	sy
 8003d88:	f3bf 8f4f 	dsb	sy
 8003d8c:	b662      	cpsie	i
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	e7fe      	b.n	8003d90 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d902      	bls.n	8003da2 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	61fb      	str	r3, [r7, #28]
 8003da0:	e002      	b.n	8003da8 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003da6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	69fa      	ldr	r2, [r7, #28]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d064      	beq.n	8003e7c <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d15f      	bne.n	8003e7c <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8003dbc:	4b31      	ldr	r3, [pc, #196]	; (8003e84 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d10b      	bne.n	8003dde <vTaskPriorityDisinheritAfterTimeout+0x86>
 8003dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dca:	b672      	cpsid	i
 8003dcc:	f383 8811 	msr	BASEPRI, r3
 8003dd0:	f3bf 8f6f 	isb	sy
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	b662      	cpsie	i
 8003dda:	60bb      	str	r3, [r7, #8]
 8003ddc:	e7fe      	b.n	8003ddc <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	69fa      	ldr	r2, [r7, #28]
 8003de8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	db04      	blt.n	8003dfc <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	f1c3 0207 	rsb	r2, r3, #7
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	6959      	ldr	r1, [r3, #20]
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4613      	mov	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	4413      	add	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	4a1f      	ldr	r2, [pc, #124]	; (8003e88 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8003e0c:	4413      	add	r3, r2
 8003e0e:	4299      	cmp	r1, r3
 8003e10:	d134      	bne.n	8003e7c <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	3304      	adds	r3, #4
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fe fad2 	bl	80023c0 <uxListRemove>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d115      	bne.n	8003e4e <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e26:	4918      	ldr	r1, [pc, #96]	; (8003e88 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8003e28:	4613      	mov	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	440b      	add	r3, r1
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10a      	bne.n	8003e4e <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43da      	mvns	r2, r3
 8003e44:	4b11      	ldr	r3, [pc, #68]	; (8003e8c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	4a10      	ldr	r2, [pc, #64]	; (8003e8c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8003e4c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e52:	2201      	movs	r2, #1
 8003e54:	409a      	lsls	r2, r3
 8003e56:	4b0d      	ldr	r3, [pc, #52]	; (8003e8c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	4a0b      	ldr	r2, [pc, #44]	; (8003e8c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4a06      	ldr	r2, [pc, #24]	; (8003e88 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8003e6e:	441a      	add	r2, r3
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4619      	mov	r1, r3
 8003e76:	4610      	mov	r0, r2
 8003e78:	f7fe fa45 	bl	8002306 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e7c:	bf00      	nop
 8003e7e:	3720      	adds	r7, #32
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	200002f0 	.word	0x200002f0
 8003e88:	200002f4 	.word	0x200002f4
 8003e8c:	200003f8 	.word	0x200003f8

08003e90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003e94:	4b07      	ldr	r3, [pc, #28]	; (8003eb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d004      	beq.n	8003ea6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003e9c:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ea2:	3201      	adds	r2, #1
 8003ea4:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8003ea6:	4b03      	ldr	r3, [pc, #12]	; (8003eb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
	}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	200002f0 	.word	0x200002f0

08003eb8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003ec2:	4b29      	ldr	r3, [pc, #164]	; (8003f68 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ec8:	4b28      	ldr	r3, [pc, #160]	; (8003f6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	3304      	adds	r3, #4
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fe fa76 	bl	80023c0 <uxListRemove>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10b      	bne.n	8003ef2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003eda:	4b24      	ldr	r3, [pc, #144]	; (8003f6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	43da      	mvns	r2, r3
 8003ee8:	4b21      	ldr	r3, [pc, #132]	; (8003f70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4013      	ands	r3, r2
 8003eee:	4a20      	ldr	r2, [pc, #128]	; (8003f70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003ef0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef8:	d10a      	bne.n	8003f10 <prvAddCurrentTaskToDelayedList+0x58>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d007      	beq.n	8003f10 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f00:	4b1a      	ldr	r3, [pc, #104]	; (8003f6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	3304      	adds	r3, #4
 8003f06:	4619      	mov	r1, r3
 8003f08:	481a      	ldr	r0, [pc, #104]	; (8003f74 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003f0a:	f7fe f9fc 	bl	8002306 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003f0e:	e026      	b.n	8003f5e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4413      	add	r3, r2
 8003f16:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003f18:	4b14      	ldr	r3, [pc, #80]	; (8003f6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68ba      	ldr	r2, [r7, #8]
 8003f1e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d209      	bcs.n	8003f3c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f28:	4b13      	ldr	r3, [pc, #76]	; (8003f78 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	3304      	adds	r3, #4
 8003f32:	4619      	mov	r1, r3
 8003f34:	4610      	mov	r0, r2
 8003f36:	f7fe fa0a 	bl	800234e <vListInsert>
}
 8003f3a:	e010      	b.n	8003f5e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003f3c:	4b0f      	ldr	r3, [pc, #60]	; (8003f7c <prvAddCurrentTaskToDelayedList+0xc4>)
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4b0a      	ldr	r3, [pc, #40]	; (8003f6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3304      	adds	r3, #4
 8003f46:	4619      	mov	r1, r3
 8003f48:	4610      	mov	r0, r2
 8003f4a:	f7fe fa00 	bl	800234e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003f4e:	4b0c      	ldr	r3, [pc, #48]	; (8003f80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d202      	bcs.n	8003f5e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003f58:	4a09      	ldr	r2, [pc, #36]	; (8003f80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	6013      	str	r3, [r2, #0]
}
 8003f5e:	bf00      	nop
 8003f60:	3710      	adds	r7, #16
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	200003f4 	.word	0x200003f4
 8003f6c:	200002f0 	.word	0x200002f0
 8003f70:	200003f8 	.word	0x200003f8
 8003f74:	200003dc 	.word	0x200003dc
 8003f78:	200003ac 	.word	0x200003ac
 8003f7c:	200003a8 	.word	0x200003a8
 8003f80:	20000410 	.word	0x20000410

08003f84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003f84:	b480      	push	{r7}
 8003f86:	b085      	sub	sp, #20
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	3b04      	subs	r3, #4
 8003f94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3b04      	subs	r3, #4
 8003fa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	f023 0201 	bic.w	r2, r3, #1
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	3b04      	subs	r3, #4
 8003fb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003fb4:	4a0c      	ldr	r2, [pc, #48]	; (8003fe8 <pxPortInitialiseStack+0x64>)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	3b14      	subs	r3, #20
 8003fbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	3b04      	subs	r3, #4
 8003fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f06f 0202 	mvn.w	r2, #2
 8003fd2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	3b20      	subs	r3, #32
 8003fd8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003fda:	68fb      	ldr	r3, [r7, #12]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	08003fed 	.word	0x08003fed

08003fec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003ff6:	4b13      	ldr	r3, [pc, #76]	; (8004044 <prvTaskExitError+0x58>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffe:	d00b      	beq.n	8004018 <prvTaskExitError+0x2c>
 8004000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004004:	b672      	cpsid	i
 8004006:	f383 8811 	msr	BASEPRI, r3
 800400a:	f3bf 8f6f 	isb	sy
 800400e:	f3bf 8f4f 	dsb	sy
 8004012:	b662      	cpsie	i
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	e7fe      	b.n	8004016 <prvTaskExitError+0x2a>
 8004018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800401c:	b672      	cpsid	i
 800401e:	f383 8811 	msr	BASEPRI, r3
 8004022:	f3bf 8f6f 	isb	sy
 8004026:	f3bf 8f4f 	dsb	sy
 800402a:	b662      	cpsie	i
 800402c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800402e:	bf00      	nop
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0fc      	beq.n	8004030 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004036:	bf00      	nop
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	20000014 	.word	0x20000014
	...

08004050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004050:	4b07      	ldr	r3, [pc, #28]	; (8004070 <pxCurrentTCBConst2>)
 8004052:	6819      	ldr	r1, [r3, #0]
 8004054:	6808      	ldr	r0, [r1, #0]
 8004056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800405a:	f380 8809 	msr	PSP, r0
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f04f 0000 	mov.w	r0, #0
 8004066:	f380 8811 	msr	BASEPRI, r0
 800406a:	4770      	bx	lr
 800406c:	f3af 8000 	nop.w

08004070 <pxCurrentTCBConst2>:
 8004070:	200002f0 	.word	0x200002f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004074:	bf00      	nop
 8004076:	bf00      	nop

08004078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004078:	4808      	ldr	r0, [pc, #32]	; (800409c <prvPortStartFirstTask+0x24>)
 800407a:	6800      	ldr	r0, [r0, #0]
 800407c:	6800      	ldr	r0, [r0, #0]
 800407e:	f380 8808 	msr	MSP, r0
 8004082:	f04f 0000 	mov.w	r0, #0
 8004086:	f380 8814 	msr	CONTROL, r0
 800408a:	b662      	cpsie	i
 800408c:	b661      	cpsie	f
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	f3bf 8f6f 	isb	sy
 8004096:	df00      	svc	0
 8004098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800409a:	bf00      	nop
 800409c:	e000ed08 	.word	0xe000ed08

080040a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80040a6:	4b36      	ldr	r3, [pc, #216]	; (8004180 <xPortStartScheduler+0xe0>)
 80040a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	22ff      	movs	r2, #255	; 0xff
 80040b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80040c0:	78fb      	ldrb	r3, [r7, #3]
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	4b2e      	ldr	r3, [pc, #184]	; (8004184 <xPortStartScheduler+0xe4>)
 80040cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80040ce:	4b2e      	ldr	r3, [pc, #184]	; (8004188 <xPortStartScheduler+0xe8>)
 80040d0:	2207      	movs	r2, #7
 80040d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040d4:	e009      	b.n	80040ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80040d6:	4b2c      	ldr	r3, [pc, #176]	; (8004188 <xPortStartScheduler+0xe8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	3b01      	subs	r3, #1
 80040dc:	4a2a      	ldr	r2, [pc, #168]	; (8004188 <xPortStartScheduler+0xe8>)
 80040de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80040e0:	78fb      	ldrb	r3, [r7, #3]
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040f2:	2b80      	cmp	r3, #128	; 0x80
 80040f4:	d0ef      	beq.n	80040d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80040f6:	4b24      	ldr	r3, [pc, #144]	; (8004188 <xPortStartScheduler+0xe8>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f1c3 0307 	rsb	r3, r3, #7
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d00b      	beq.n	800411a <xPortStartScheduler+0x7a>
 8004102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004106:	b672      	cpsid	i
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	b662      	cpsie	i
 8004116:	60bb      	str	r3, [r7, #8]
 8004118:	e7fe      	b.n	8004118 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800411a:	4b1b      	ldr	r3, [pc, #108]	; (8004188 <xPortStartScheduler+0xe8>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	021b      	lsls	r3, r3, #8
 8004120:	4a19      	ldr	r2, [pc, #100]	; (8004188 <xPortStartScheduler+0xe8>)
 8004122:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004124:	4b18      	ldr	r3, [pc, #96]	; (8004188 <xPortStartScheduler+0xe8>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800412c:	4a16      	ldr	r2, [pc, #88]	; (8004188 <xPortStartScheduler+0xe8>)
 800412e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	b2da      	uxtb	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004138:	4b14      	ldr	r3, [pc, #80]	; (800418c <xPortStartScheduler+0xec>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a13      	ldr	r2, [pc, #76]	; (800418c <xPortStartScheduler+0xec>)
 800413e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004142:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004144:	4b11      	ldr	r3, [pc, #68]	; (800418c <xPortStartScheduler+0xec>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a10      	ldr	r2, [pc, #64]	; (800418c <xPortStartScheduler+0xec>)
 800414a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800414e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004150:	f000 f8d4 	bl	80042fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004154:	4b0e      	ldr	r3, [pc, #56]	; (8004190 <xPortStartScheduler+0xf0>)
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800415a:	f000 f8f3 	bl	8004344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800415e:	4b0d      	ldr	r3, [pc, #52]	; (8004194 <xPortStartScheduler+0xf4>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a0c      	ldr	r2, [pc, #48]	; (8004194 <xPortStartScheduler+0xf4>)
 8004164:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004168:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800416a:	f7ff ff85 	bl	8004078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800416e:	f7ff fa8d 	bl	800368c <vTaskSwitchContext>
	prvTaskExitError();
 8004172:	f7ff ff3b 	bl	8003fec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	e000e400 	.word	0xe000e400
 8004184:	2000041c 	.word	0x2000041c
 8004188:	20000420 	.word	0x20000420
 800418c:	e000ed20 	.word	0xe000ed20
 8004190:	20000014 	.word	0x20000014
 8004194:	e000ef34 	.word	0xe000ef34

08004198 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a2:	b672      	cpsid	i
 80041a4:	f383 8811 	msr	BASEPRI, r3
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	f3bf 8f4f 	dsb	sy
 80041b0:	b662      	cpsie	i
 80041b2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80041b4:	4b0f      	ldr	r3, [pc, #60]	; (80041f4 <vPortEnterCritical+0x5c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3301      	adds	r3, #1
 80041ba:	4a0e      	ldr	r2, [pc, #56]	; (80041f4 <vPortEnterCritical+0x5c>)
 80041bc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80041be:	4b0d      	ldr	r3, [pc, #52]	; (80041f4 <vPortEnterCritical+0x5c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d110      	bne.n	80041e8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80041c6:	4b0c      	ldr	r3, [pc, #48]	; (80041f8 <vPortEnterCritical+0x60>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00b      	beq.n	80041e8 <vPortEnterCritical+0x50>
 80041d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d4:	b672      	cpsid	i
 80041d6:	f383 8811 	msr	BASEPRI, r3
 80041da:	f3bf 8f6f 	isb	sy
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	b662      	cpsie	i
 80041e4:	603b      	str	r3, [r7, #0]
 80041e6:	e7fe      	b.n	80041e6 <vPortEnterCritical+0x4e>
	}
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	20000014 	.word	0x20000014
 80041f8:	e000ed04 	.word	0xe000ed04

080041fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004202:	4b12      	ldr	r3, [pc, #72]	; (800424c <vPortExitCritical+0x50>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10b      	bne.n	8004222 <vPortExitCritical+0x26>
 800420a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420e:	b672      	cpsid	i
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	b662      	cpsie	i
 800421e:	607b      	str	r3, [r7, #4]
 8004220:	e7fe      	b.n	8004220 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8004222:	4b0a      	ldr	r3, [pc, #40]	; (800424c <vPortExitCritical+0x50>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3b01      	subs	r3, #1
 8004228:	4a08      	ldr	r2, [pc, #32]	; (800424c <vPortExitCritical+0x50>)
 800422a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800422c:	4b07      	ldr	r3, [pc, #28]	; (800424c <vPortExitCritical+0x50>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d104      	bne.n	800423e <vPortExitCritical+0x42>
 8004234:	2300      	movs	r3, #0
 8004236:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800423e:	bf00      	nop
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	20000014 	.word	0x20000014

08004250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004250:	f3ef 8009 	mrs	r0, PSP
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	4b15      	ldr	r3, [pc, #84]	; (80042b0 <pxCurrentTCBConst>)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	f01e 0f10 	tst.w	lr, #16
 8004260:	bf08      	it	eq
 8004262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800426a:	6010      	str	r0, [r2, #0]
 800426c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004270:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004274:	b672      	cpsid	i
 8004276:	f380 8811 	msr	BASEPRI, r0
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	f3bf 8f6f 	isb	sy
 8004282:	b662      	cpsie	i
 8004284:	f7ff fa02 	bl	800368c <vTaskSwitchContext>
 8004288:	f04f 0000 	mov.w	r0, #0
 800428c:	f380 8811 	msr	BASEPRI, r0
 8004290:	bc09      	pop	{r0, r3}
 8004292:	6819      	ldr	r1, [r3, #0]
 8004294:	6808      	ldr	r0, [r1, #0]
 8004296:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800429a:	f01e 0f10 	tst.w	lr, #16
 800429e:	bf08      	it	eq
 80042a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80042a4:	f380 8809 	msr	PSP, r0
 80042a8:	f3bf 8f6f 	isb	sy
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop

080042b0 <pxCurrentTCBConst>:
 80042b0:	200002f0 	.word	0x200002f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80042b4:	bf00      	nop
 80042b6:	bf00      	nop

080042b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
	__asm volatile
 80042be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c2:	b672      	cpsid	i
 80042c4:	f383 8811 	msr	BASEPRI, r3
 80042c8:	f3bf 8f6f 	isb	sy
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	b662      	cpsie	i
 80042d2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80042d4:	f7ff f920 	bl	8003518 <xTaskIncrementTick>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80042de:	4b06      	ldr	r3, [pc, #24]	; (80042f8 <SysTick_Handler+0x40>)
 80042e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	2300      	movs	r3, #0
 80042e8:	603b      	str	r3, [r7, #0]
	__asm volatile
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80042f0:	bf00      	nop
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	e000ed04 	.word	0xe000ed04

080042fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004300:	4b0b      	ldr	r3, [pc, #44]	; (8004330 <vPortSetupTimerInterrupt+0x34>)
 8004302:	2200      	movs	r2, #0
 8004304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004306:	4b0b      	ldr	r3, [pc, #44]	; (8004334 <vPortSetupTimerInterrupt+0x38>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800430c:	4b0a      	ldr	r3, [pc, #40]	; (8004338 <vPortSetupTimerInterrupt+0x3c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a0a      	ldr	r2, [pc, #40]	; (800433c <vPortSetupTimerInterrupt+0x40>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	099b      	lsrs	r3, r3, #6
 8004318:	4a09      	ldr	r2, [pc, #36]	; (8004340 <vPortSetupTimerInterrupt+0x44>)
 800431a:	3b01      	subs	r3, #1
 800431c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800431e:	4b04      	ldr	r3, [pc, #16]	; (8004330 <vPortSetupTimerInterrupt+0x34>)
 8004320:	2207      	movs	r2, #7
 8004322:	601a      	str	r2, [r3, #0]
}
 8004324:	bf00      	nop
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	e000e010 	.word	0xe000e010
 8004334:	e000e018 	.word	0xe000e018
 8004338:	20000008 	.word	0x20000008
 800433c:	10624dd3 	.word	0x10624dd3
 8004340:	e000e014 	.word	0xe000e014

08004344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004344:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004354 <vPortEnableVFP+0x10>
 8004348:	6801      	ldr	r1, [r0, #0]
 800434a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800434e:	6001      	str	r1, [r0, #0]
 8004350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004352:	bf00      	nop
 8004354:	e000ed88 	.word	0xe000ed88

08004358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800435e:	f3ef 8305 	mrs	r3, IPSR
 8004362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b0f      	cmp	r3, #15
 8004368:	d915      	bls.n	8004396 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800436a:	4a18      	ldr	r2, [pc, #96]	; (80043cc <vPortValidateInterruptPriority+0x74>)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4413      	add	r3, r2
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004374:	4b16      	ldr	r3, [pc, #88]	; (80043d0 <vPortValidateInterruptPriority+0x78>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	7afa      	ldrb	r2, [r7, #11]
 800437a:	429a      	cmp	r2, r3
 800437c:	d20b      	bcs.n	8004396 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800437e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004382:	b672      	cpsid	i
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	b662      	cpsie	i
 8004392:	607b      	str	r3, [r7, #4]
 8004394:	e7fe      	b.n	8004394 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004396:	4b0f      	ldr	r3, [pc, #60]	; (80043d4 <vPortValidateInterruptPriority+0x7c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800439e:	4b0e      	ldr	r3, [pc, #56]	; (80043d8 <vPortValidateInterruptPriority+0x80>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d90b      	bls.n	80043be <vPortValidateInterruptPriority+0x66>
 80043a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043aa:	b672      	cpsid	i
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	b662      	cpsie	i
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	e7fe      	b.n	80043bc <vPortValidateInterruptPriority+0x64>
	}
 80043be:	bf00      	nop
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	e000e3f0 	.word	0xe000e3f0
 80043d0:	2000041c 	.word	0x2000041c
 80043d4:	e000ed0c 	.word	0xe000ed0c
 80043d8:	20000420 	.word	0x20000420

080043dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b08a      	sub	sp, #40	; 0x28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80043e4:	2300      	movs	r3, #0
 80043e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80043e8:	f7fe ffda 	bl	80033a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80043ec:	4b5a      	ldr	r3, [pc, #360]	; (8004558 <pvPortMalloc+0x17c>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80043f4:	f000 f916 	bl	8004624 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043f8:	4b58      	ldr	r3, [pc, #352]	; (800455c <pvPortMalloc+0x180>)
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4013      	ands	r3, r2
 8004400:	2b00      	cmp	r3, #0
 8004402:	f040 8090 	bne.w	8004526 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d01e      	beq.n	800444a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800440c:	2208      	movs	r2, #8
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4413      	add	r3, r2
 8004412:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	2b00      	cmp	r3, #0
 800441c:	d015      	beq.n	800444a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f023 0307 	bic.w	r3, r3, #7
 8004424:	3308      	adds	r3, #8
 8004426:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f003 0307 	and.w	r3, r3, #7
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00b      	beq.n	800444a <pvPortMalloc+0x6e>
 8004432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004436:	b672      	cpsid	i
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	b662      	cpsie	i
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	e7fe      	b.n	8004448 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d06a      	beq.n	8004526 <pvPortMalloc+0x14a>
 8004450:	4b43      	ldr	r3, [pc, #268]	; (8004560 <pvPortMalloc+0x184>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	429a      	cmp	r2, r3
 8004458:	d865      	bhi.n	8004526 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800445a:	4b42      	ldr	r3, [pc, #264]	; (8004564 <pvPortMalloc+0x188>)
 800445c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800445e:	4b41      	ldr	r3, [pc, #260]	; (8004564 <pvPortMalloc+0x188>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004464:	e004      	b.n	8004470 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004468:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	429a      	cmp	r2, r3
 8004478:	d903      	bls.n	8004482 <pvPortMalloc+0xa6>
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1f1      	bne.n	8004466 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004482:	4b35      	ldr	r3, [pc, #212]	; (8004558 <pvPortMalloc+0x17c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004488:	429a      	cmp	r2, r3
 800448a:	d04c      	beq.n	8004526 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2208      	movs	r2, #8
 8004492:	4413      	add	r3, r2
 8004494:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	6a3b      	ldr	r3, [r7, #32]
 800449c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	1ad2      	subs	r2, r2, r3
 80044a6:	2308      	movs	r3, #8
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d920      	bls.n	80044f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80044ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4413      	add	r3, r2
 80044b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00b      	beq.n	80044d8 <pvPortMalloc+0xfc>
 80044c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c4:	b672      	cpsid	i
 80044c6:	f383 8811 	msr	BASEPRI, r3
 80044ca:	f3bf 8f6f 	isb	sy
 80044ce:	f3bf 8f4f 	dsb	sy
 80044d2:	b662      	cpsie	i
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	e7fe      	b.n	80044d6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80044d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	1ad2      	subs	r2, r2, r3
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80044e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80044ea:	69b8      	ldr	r0, [r7, #24]
 80044ec:	f000 f8fc 	bl	80046e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044f0:	4b1b      	ldr	r3, [pc, #108]	; (8004560 <pvPortMalloc+0x184>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	4a19      	ldr	r2, [pc, #100]	; (8004560 <pvPortMalloc+0x184>)
 80044fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044fe:	4b18      	ldr	r3, [pc, #96]	; (8004560 <pvPortMalloc+0x184>)
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	4b19      	ldr	r3, [pc, #100]	; (8004568 <pvPortMalloc+0x18c>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	429a      	cmp	r2, r3
 8004508:	d203      	bcs.n	8004512 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800450a:	4b15      	ldr	r3, [pc, #84]	; (8004560 <pvPortMalloc+0x184>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a16      	ldr	r2, [pc, #88]	; (8004568 <pvPortMalloc+0x18c>)
 8004510:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004514:	685a      	ldr	r2, [r3, #4]
 8004516:	4b11      	ldr	r3, [pc, #68]	; (800455c <pvPortMalloc+0x180>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	431a      	orrs	r2, r3
 800451c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004526:	f7fe ff49 	bl	80033bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00b      	beq.n	800454c <pvPortMalloc+0x170>
 8004534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004538:	b672      	cpsid	i
 800453a:	f383 8811 	msr	BASEPRI, r3
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f3bf 8f4f 	dsb	sy
 8004546:	b662      	cpsie	i
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	e7fe      	b.n	800454a <pvPortMalloc+0x16e>
	return pvReturn;
 800454c:	69fb      	ldr	r3, [r7, #28]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3728      	adds	r7, #40	; 0x28
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	2000402c 	.word	0x2000402c
 800455c:	20004038 	.word	0x20004038
 8004560:	20004030 	.word	0x20004030
 8004564:	20004024 	.word	0x20004024
 8004568:	20004034 	.word	0x20004034

0800456c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d04a      	beq.n	8004614 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800457e:	2308      	movs	r3, #8
 8004580:	425b      	negs	r3, r3
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	4413      	add	r3, r2
 8004586:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	685a      	ldr	r2, [r3, #4]
 8004590:	4b22      	ldr	r3, [pc, #136]	; (800461c <vPortFree+0xb0>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4013      	ands	r3, r2
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10b      	bne.n	80045b2 <vPortFree+0x46>
 800459a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459e:	b672      	cpsid	i
 80045a0:	f383 8811 	msr	BASEPRI, r3
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	f3bf 8f4f 	dsb	sy
 80045ac:	b662      	cpsie	i
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	e7fe      	b.n	80045b0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <vPortFree+0x66>
 80045ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045be:	b672      	cpsid	i
 80045c0:	f383 8811 	msr	BASEPRI, r3
 80045c4:	f3bf 8f6f 	isb	sy
 80045c8:	f3bf 8f4f 	dsb	sy
 80045cc:	b662      	cpsie	i
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	e7fe      	b.n	80045d0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	4b11      	ldr	r3, [pc, #68]	; (800461c <vPortFree+0xb0>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4013      	ands	r3, r2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d019      	beq.n	8004614 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d115      	bne.n	8004614 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	4b0b      	ldr	r3, [pc, #44]	; (800461c <vPortFree+0xb0>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	43db      	mvns	r3, r3
 80045f2:	401a      	ands	r2, r3
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80045f8:	f7fe fed2 	bl	80033a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	4b07      	ldr	r3, [pc, #28]	; (8004620 <vPortFree+0xb4>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4413      	add	r3, r2
 8004606:	4a06      	ldr	r2, [pc, #24]	; (8004620 <vPortFree+0xb4>)
 8004608:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800460a:	6938      	ldr	r0, [r7, #16]
 800460c:	f000 f86c 	bl	80046e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004610:	f7fe fed4 	bl	80033bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004614:	bf00      	nop
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20004038 	.word	0x20004038
 8004620:	20004030 	.word	0x20004030

08004624 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800462a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800462e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004630:	4b27      	ldr	r3, [pc, #156]	; (80046d0 <prvHeapInit+0xac>)
 8004632:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00c      	beq.n	8004658 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	3307      	adds	r3, #7
 8004642:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0307 	bic.w	r3, r3, #7
 800464a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	4a1f      	ldr	r2, [pc, #124]	; (80046d0 <prvHeapInit+0xac>)
 8004654:	4413      	add	r3, r2
 8004656:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800465c:	4a1d      	ldr	r2, [pc, #116]	; (80046d4 <prvHeapInit+0xb0>)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004662:	4b1c      	ldr	r3, [pc, #112]	; (80046d4 <prvHeapInit+0xb0>)
 8004664:	2200      	movs	r2, #0
 8004666:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	4413      	add	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004670:	2208      	movs	r2, #8
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	1a9b      	subs	r3, r3, r2
 8004676:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f023 0307 	bic.w	r3, r3, #7
 800467e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4a15      	ldr	r2, [pc, #84]	; (80046d8 <prvHeapInit+0xb4>)
 8004684:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004686:	4b14      	ldr	r3, [pc, #80]	; (80046d8 <prvHeapInit+0xb4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2200      	movs	r2, #0
 800468c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800468e:	4b12      	ldr	r3, [pc, #72]	; (80046d8 <prvHeapInit+0xb4>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	1ad2      	subs	r2, r2, r3
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80046a4:	4b0c      	ldr	r3, [pc, #48]	; (80046d8 <prvHeapInit+0xb4>)
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	4a0a      	ldr	r2, [pc, #40]	; (80046dc <prvHeapInit+0xb8>)
 80046b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	4a09      	ldr	r2, [pc, #36]	; (80046e0 <prvHeapInit+0xbc>)
 80046ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80046bc:	4b09      	ldr	r3, [pc, #36]	; (80046e4 <prvHeapInit+0xc0>)
 80046be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80046c2:	601a      	str	r2, [r3, #0]
}
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	20000424 	.word	0x20000424
 80046d4:	20004024 	.word	0x20004024
 80046d8:	2000402c 	.word	0x2000402c
 80046dc:	20004034 	.word	0x20004034
 80046e0:	20004030 	.word	0x20004030
 80046e4:	20004038 	.word	0x20004038

080046e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80046f0:	4b28      	ldr	r3, [pc, #160]	; (8004794 <prvInsertBlockIntoFreeList+0xac>)
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	e002      	b.n	80046fc <prvInsertBlockIntoFreeList+0x14>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	429a      	cmp	r2, r3
 8004704:	d8f7      	bhi.n	80046f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	4413      	add	r3, r2
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	429a      	cmp	r2, r3
 8004716:	d108      	bne.n	800472a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	441a      	add	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	441a      	add	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	429a      	cmp	r2, r3
 800473c:	d118      	bne.n	8004770 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4b15      	ldr	r3, [pc, #84]	; (8004798 <prvInsertBlockIntoFreeList+0xb0>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	429a      	cmp	r2, r3
 8004748:	d00d      	beq.n	8004766 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	441a      	add	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	e008      	b.n	8004778 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004766:	4b0c      	ldr	r3, [pc, #48]	; (8004798 <prvInsertBlockIntoFreeList+0xb0>)
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	601a      	str	r2, [r3, #0]
 800476e:	e003      	b.n	8004778 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	429a      	cmp	r2, r3
 800477e:	d002      	beq.n	8004786 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	20004024 	.word	0x20004024
 8004798:	2000402c 	.word	0x2000402c

0800479c <__errno>:
 800479c:	4b01      	ldr	r3, [pc, #4]	; (80047a4 <__errno+0x8>)
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	20000018 	.word	0x20000018

080047a8 <__libc_init_array>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	4e0d      	ldr	r6, [pc, #52]	; (80047e0 <__libc_init_array+0x38>)
 80047ac:	4c0d      	ldr	r4, [pc, #52]	; (80047e4 <__libc_init_array+0x3c>)
 80047ae:	1ba4      	subs	r4, r4, r6
 80047b0:	10a4      	asrs	r4, r4, #2
 80047b2:	2500      	movs	r5, #0
 80047b4:	42a5      	cmp	r5, r4
 80047b6:	d109      	bne.n	80047cc <__libc_init_array+0x24>
 80047b8:	4e0b      	ldr	r6, [pc, #44]	; (80047e8 <__libc_init_array+0x40>)
 80047ba:	4c0c      	ldr	r4, [pc, #48]	; (80047ec <__libc_init_array+0x44>)
 80047bc:	f000 f8d4 	bl	8004968 <_init>
 80047c0:	1ba4      	subs	r4, r4, r6
 80047c2:	10a4      	asrs	r4, r4, #2
 80047c4:	2500      	movs	r5, #0
 80047c6:	42a5      	cmp	r5, r4
 80047c8:	d105      	bne.n	80047d6 <__libc_init_array+0x2e>
 80047ca:	bd70      	pop	{r4, r5, r6, pc}
 80047cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047d0:	4798      	blx	r3
 80047d2:	3501      	adds	r5, #1
 80047d4:	e7ee      	b.n	80047b4 <__libc_init_array+0xc>
 80047d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047da:	4798      	blx	r3
 80047dc:	3501      	adds	r5, #1
 80047de:	e7f2      	b.n	80047c6 <__libc_init_array+0x1e>
 80047e0:	08004a20 	.word	0x08004a20
 80047e4:	08004a20 	.word	0x08004a20
 80047e8:	08004a20 	.word	0x08004a20
 80047ec:	08004a24 	.word	0x08004a24

080047f0 <memcpy>:
 80047f0:	b510      	push	{r4, lr}
 80047f2:	1e43      	subs	r3, r0, #1
 80047f4:	440a      	add	r2, r1
 80047f6:	4291      	cmp	r1, r2
 80047f8:	d100      	bne.n	80047fc <memcpy+0xc>
 80047fa:	bd10      	pop	{r4, pc}
 80047fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004800:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004804:	e7f7      	b.n	80047f6 <memcpy+0x6>

08004806 <memset>:
 8004806:	4402      	add	r2, r0
 8004808:	4603      	mov	r3, r0
 800480a:	4293      	cmp	r3, r2
 800480c:	d100      	bne.n	8004810 <memset+0xa>
 800480e:	4770      	bx	lr
 8004810:	f803 1b01 	strb.w	r1, [r3], #1
 8004814:	e7f9      	b.n	800480a <memset+0x4>
	...

08004818 <rand>:
 8004818:	b538      	push	{r3, r4, r5, lr}
 800481a:	4b13      	ldr	r3, [pc, #76]	; (8004868 <rand+0x50>)
 800481c:	681c      	ldr	r4, [r3, #0]
 800481e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004820:	b97b      	cbnz	r3, 8004842 <rand+0x2a>
 8004822:	2018      	movs	r0, #24
 8004824:	f000 f82c 	bl	8004880 <malloc>
 8004828:	4a10      	ldr	r2, [pc, #64]	; (800486c <rand+0x54>)
 800482a:	4b11      	ldr	r3, [pc, #68]	; (8004870 <rand+0x58>)
 800482c:	63a0      	str	r0, [r4, #56]	; 0x38
 800482e:	e9c0 2300 	strd	r2, r3, [r0]
 8004832:	4b10      	ldr	r3, [pc, #64]	; (8004874 <rand+0x5c>)
 8004834:	6083      	str	r3, [r0, #8]
 8004836:	230b      	movs	r3, #11
 8004838:	8183      	strh	r3, [r0, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	2300      	movs	r3, #0
 800483e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004842:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004844:	480c      	ldr	r0, [pc, #48]	; (8004878 <rand+0x60>)
 8004846:	690a      	ldr	r2, [r1, #16]
 8004848:	694b      	ldr	r3, [r1, #20]
 800484a:	4c0c      	ldr	r4, [pc, #48]	; (800487c <rand+0x64>)
 800484c:	4350      	muls	r0, r2
 800484e:	fb04 0003 	mla	r0, r4, r3, r0
 8004852:	fba2 2304 	umull	r2, r3, r2, r4
 8004856:	4403      	add	r3, r0
 8004858:	1c54      	adds	r4, r2, #1
 800485a:	f143 0500 	adc.w	r5, r3, #0
 800485e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8004862:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8004866:	bd38      	pop	{r3, r4, r5, pc}
 8004868:	20000018 	.word	0x20000018
 800486c:	abcd330e 	.word	0xabcd330e
 8004870:	e66d1234 	.word	0xe66d1234
 8004874:	0005deec 	.word	0x0005deec
 8004878:	5851f42d 	.word	0x5851f42d
 800487c:	4c957f2d 	.word	0x4c957f2d

08004880 <malloc>:
 8004880:	4b02      	ldr	r3, [pc, #8]	; (800488c <malloc+0xc>)
 8004882:	4601      	mov	r1, r0
 8004884:	6818      	ldr	r0, [r3, #0]
 8004886:	f000 b803 	b.w	8004890 <_malloc_r>
 800488a:	bf00      	nop
 800488c:	20000018 	.word	0x20000018

08004890 <_malloc_r>:
 8004890:	b570      	push	{r4, r5, r6, lr}
 8004892:	1ccd      	adds	r5, r1, #3
 8004894:	f025 0503 	bic.w	r5, r5, #3
 8004898:	3508      	adds	r5, #8
 800489a:	2d0c      	cmp	r5, #12
 800489c:	bf38      	it	cc
 800489e:	250c      	movcc	r5, #12
 80048a0:	2d00      	cmp	r5, #0
 80048a2:	4606      	mov	r6, r0
 80048a4:	db01      	blt.n	80048aa <_malloc_r+0x1a>
 80048a6:	42a9      	cmp	r1, r5
 80048a8:	d903      	bls.n	80048b2 <_malloc_r+0x22>
 80048aa:	230c      	movs	r3, #12
 80048ac:	6033      	str	r3, [r6, #0]
 80048ae:	2000      	movs	r0, #0
 80048b0:	bd70      	pop	{r4, r5, r6, pc}
 80048b2:	f000 f857 	bl	8004964 <__malloc_lock>
 80048b6:	4a21      	ldr	r2, [pc, #132]	; (800493c <_malloc_r+0xac>)
 80048b8:	6814      	ldr	r4, [r2, #0]
 80048ba:	4621      	mov	r1, r4
 80048bc:	b991      	cbnz	r1, 80048e4 <_malloc_r+0x54>
 80048be:	4c20      	ldr	r4, [pc, #128]	; (8004940 <_malloc_r+0xb0>)
 80048c0:	6823      	ldr	r3, [r4, #0]
 80048c2:	b91b      	cbnz	r3, 80048cc <_malloc_r+0x3c>
 80048c4:	4630      	mov	r0, r6
 80048c6:	f000 f83d 	bl	8004944 <_sbrk_r>
 80048ca:	6020      	str	r0, [r4, #0]
 80048cc:	4629      	mov	r1, r5
 80048ce:	4630      	mov	r0, r6
 80048d0:	f000 f838 	bl	8004944 <_sbrk_r>
 80048d4:	1c43      	adds	r3, r0, #1
 80048d6:	d124      	bne.n	8004922 <_malloc_r+0x92>
 80048d8:	230c      	movs	r3, #12
 80048da:	6033      	str	r3, [r6, #0]
 80048dc:	4630      	mov	r0, r6
 80048de:	f000 f842 	bl	8004966 <__malloc_unlock>
 80048e2:	e7e4      	b.n	80048ae <_malloc_r+0x1e>
 80048e4:	680b      	ldr	r3, [r1, #0]
 80048e6:	1b5b      	subs	r3, r3, r5
 80048e8:	d418      	bmi.n	800491c <_malloc_r+0x8c>
 80048ea:	2b0b      	cmp	r3, #11
 80048ec:	d90f      	bls.n	800490e <_malloc_r+0x7e>
 80048ee:	600b      	str	r3, [r1, #0]
 80048f0:	50cd      	str	r5, [r1, r3]
 80048f2:	18cc      	adds	r4, r1, r3
 80048f4:	4630      	mov	r0, r6
 80048f6:	f000 f836 	bl	8004966 <__malloc_unlock>
 80048fa:	f104 000b 	add.w	r0, r4, #11
 80048fe:	1d23      	adds	r3, r4, #4
 8004900:	f020 0007 	bic.w	r0, r0, #7
 8004904:	1ac3      	subs	r3, r0, r3
 8004906:	d0d3      	beq.n	80048b0 <_malloc_r+0x20>
 8004908:	425a      	negs	r2, r3
 800490a:	50e2      	str	r2, [r4, r3]
 800490c:	e7d0      	b.n	80048b0 <_malloc_r+0x20>
 800490e:	428c      	cmp	r4, r1
 8004910:	684b      	ldr	r3, [r1, #4]
 8004912:	bf16      	itet	ne
 8004914:	6063      	strne	r3, [r4, #4]
 8004916:	6013      	streq	r3, [r2, #0]
 8004918:	460c      	movne	r4, r1
 800491a:	e7eb      	b.n	80048f4 <_malloc_r+0x64>
 800491c:	460c      	mov	r4, r1
 800491e:	6849      	ldr	r1, [r1, #4]
 8004920:	e7cc      	b.n	80048bc <_malloc_r+0x2c>
 8004922:	1cc4      	adds	r4, r0, #3
 8004924:	f024 0403 	bic.w	r4, r4, #3
 8004928:	42a0      	cmp	r0, r4
 800492a:	d005      	beq.n	8004938 <_malloc_r+0xa8>
 800492c:	1a21      	subs	r1, r4, r0
 800492e:	4630      	mov	r0, r6
 8004930:	f000 f808 	bl	8004944 <_sbrk_r>
 8004934:	3001      	adds	r0, #1
 8004936:	d0cf      	beq.n	80048d8 <_malloc_r+0x48>
 8004938:	6025      	str	r5, [r4, #0]
 800493a:	e7db      	b.n	80048f4 <_malloc_r+0x64>
 800493c:	2000403c 	.word	0x2000403c
 8004940:	20004040 	.word	0x20004040

08004944 <_sbrk_r>:
 8004944:	b538      	push	{r3, r4, r5, lr}
 8004946:	4c06      	ldr	r4, [pc, #24]	; (8004960 <_sbrk_r+0x1c>)
 8004948:	2300      	movs	r3, #0
 800494a:	4605      	mov	r5, r0
 800494c:	4608      	mov	r0, r1
 800494e:	6023      	str	r3, [r4, #0]
 8004950:	f7fc f8b8 	bl	8000ac4 <_sbrk>
 8004954:	1c43      	adds	r3, r0, #1
 8004956:	d102      	bne.n	800495e <_sbrk_r+0x1a>
 8004958:	6823      	ldr	r3, [r4, #0]
 800495a:	b103      	cbz	r3, 800495e <_sbrk_r+0x1a>
 800495c:	602b      	str	r3, [r5, #0]
 800495e:	bd38      	pop	{r3, r4, r5, pc}
 8004960:	20004098 	.word	0x20004098

08004964 <__malloc_lock>:
 8004964:	4770      	bx	lr

08004966 <__malloc_unlock>:
 8004966:	4770      	bx	lr

08004968 <_init>:
 8004968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496a:	bf00      	nop
 800496c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496e:	bc08      	pop	{r3}
 8004970:	469e      	mov	lr, r3
 8004972:	4770      	bx	lr

08004974 <_fini>:
 8004974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004976:	bf00      	nop
 8004978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800497a:	bc08      	pop	{r3}
 800497c:	469e      	mov	lr, r3
 800497e:	4770      	bx	lr
