============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:43:23 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7679 ps) Setup Check with Pin buffer_count_reg[0]/CK->D
          Group: in2reg
     Startpoint: (F) start_over
          Clock: (R) clk
       Endpoint: (R) buffer_count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           39     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           39     
                                              
             Setup:-     119                  
       Uncertainty:-      50                  
     Required Time:=    9831                  
      Launch Clock:-      39                  
       Input Delay:-    2000                  
         Data Path:-     113                  
             Slack:=    7679                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_3_1 

#---------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  start_over            -       -     F     (arrival)            10    82     0    2039 
  g2/Y                  -       A->Y  R     NOR2_X1A_A9TL         1   143   113    2151 
  buffer_count_reg[0]/D -       -     R     DFFRPQN_X1M_A9TL      1     -     0    2151 
#---------------------------------------------------------------------------------------

