
CPE329_FinalProject.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800100  00000f2a  00000fbe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f2a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000d5  00800162  00800162  00001020  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001020  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001050  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000320  00000000  00000000  00001090  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007114  00000000  00000000  000013b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000015a6  00000000  00000000  000084c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000120e  00000000  00000000  00009a6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a10  00000000  00000000  0000ac78  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001c0c  00000000  00000000  0000b688  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003286  00000000  00000000  0000d294  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000390  00000000  00000000  0001051a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 36 00 	jmp	0x6c	; 0x6c <__ctors_end>
   4:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
   8:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
   c:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__vector_3>
  10:	0c 94 37 01 	jmp	0x26e	; 0x26e <__vector_4>
  14:	0c 94 97 01 	jmp	0x32e	; 0x32e <__vector_5>
  18:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  1c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  20:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  24:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  28:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  2c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  30:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  34:	0c 94 62 06 	jmp	0xcc4	; 0xcc4 <__vector_13>
  38:	0c 94 ad 00 	jmp	0x15a	; 0x15a <__vector_14>
  3c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  40:	0c 94 dd 05 	jmp	0xbba	; 0xbba <__vector_16>
  44:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  48:	0c 94 90 04 	jmp	0x920	; 0x920 <__vector_18>
  4c:	0c 94 c2 04 	jmp	0x984	; 0x984 <__vector_19>
  50:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  54:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  58:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  5c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  60:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  64:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>

00000068 <__ctors_start>:
  68:	4e 03       	fmul	r20, r22
  6a:	e8 04       	cpc	r14, r8

0000006c <__ctors_end>:
  6c:	11 24       	eor	r1, r1
  6e:	1f be       	out	0x3f, r1	; 63
  70:	cf ef       	ldi	r28, 0xFF	; 255
  72:	d8 e0       	ldi	r29, 0x08	; 8
  74:	de bf       	out	0x3e, r29	; 62
  76:	cd bf       	out	0x3d, r28	; 61

00000078 <__do_copy_data>:
  78:	11 e0       	ldi	r17, 0x01	; 1
  7a:	a0 e0       	ldi	r26, 0x00	; 0
  7c:	b1 e0       	ldi	r27, 0x01	; 1
  7e:	ea e2       	ldi	r30, 0x2A	; 42
  80:	ff e0       	ldi	r31, 0x0F	; 15
  82:	02 c0       	rjmp	.+4      	; 0x88 <__do_copy_data+0x10>
  84:	05 90       	lpm	r0, Z+
  86:	0d 92       	st	X+, r0
  88:	a2 36       	cpi	r26, 0x62	; 98
  8a:	b1 07       	cpc	r27, r17
  8c:	d9 f7       	brne	.-10     	; 0x84 <__do_copy_data+0xc>

0000008e <__do_clear_bss>:
  8e:	22 e0       	ldi	r18, 0x02	; 2
  90:	a2 e6       	ldi	r26, 0x62	; 98
  92:	b1 e0       	ldi	r27, 0x01	; 1
  94:	01 c0       	rjmp	.+2      	; 0x98 <.do_clear_bss_start>

00000096 <.do_clear_bss_loop>:
  96:	1d 92       	st	X+, r1

00000098 <.do_clear_bss_start>:
  98:	a7 33       	cpi	r26, 0x37	; 55
  9a:	b2 07       	cpc	r27, r18
  9c:	e1 f7       	brne	.-8      	; 0x96 <.do_clear_bss_loop>

0000009e <__do_global_ctors>:
  9e:	10 e0       	ldi	r17, 0x00	; 0
  a0:	c6 e3       	ldi	r28, 0x36	; 54
  a2:	d0 e0       	ldi	r29, 0x00	; 0
  a4:	04 c0       	rjmp	.+8      	; 0xae <__do_global_ctors+0x10>
  a6:	21 97       	sbiw	r28, 0x01	; 1
  a8:	fe 01       	movw	r30, r28
  aa:	0e 94 8d 07 	call	0xf1a	; 0xf1a <__tablejump2__>
  ae:	c4 33       	cpi	r28, 0x34	; 52
  b0:	d1 07       	cpc	r29, r17
  b2:	c9 f7       	brne	.-14     	; 0xa6 <__do_global_ctors+0x8>
  b4:	0e 94 60 00 	call	0xc0	; 0xc0 <main>
  b8:	0c 94 93 07 	jmp	0xf26	; 0xf26 <_exit>

000000bc <__bad_interrupt>:
  bc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c0 <main>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  c0:	2f ef       	ldi	r18, 0xFF	; 255
  c2:	81 ee       	ldi	r24, 0xE1	; 225
  c4:	94 e0       	ldi	r25, 0x04	; 4
  c6:	21 50       	subi	r18, 0x01	; 1
  c8:	80 40       	sbci	r24, 0x00	; 0
  ca:	90 40       	sbci	r25, 0x00	; 0
  cc:	e1 f7       	brne	.-8      	; 0xc6 <main+0x6>
  ce:	00 c0       	rjmp	.+0      	; 0xd0 <main+0x10>
  d0:	00 00       	nop
   
   
   
	_delay_ms(100);			// startup delay
	
	init();					// initializations for Arduino.h
  d2:	0e 94 27 06 	call	0xc4e	; 0xc4e <init>
	Tlc.init();				// initialize the TLC chip
  d6:	60 e0       	ldi	r22, 0x00	; 0
  d8:	70 e0       	ldi	r23, 0x00	; 0
  da:	8a e1       	ldi	r24, 0x1A	; 26
  dc:	92 e0       	ldi	r25, 0x02	; 2
  de:	0e 94 17 07 	call	0xe2e	; 0xe2e <_ZN7Tlc59404initEj>
	initGPIO();				// initialize GPIO and pull-ups
  e2:	0e 94 52 03 	call	0x6a4	; 0x6a4 <_Z8initGPIOv>
  e6:	2f ef       	ldi	r18, 0xFF	; 255
  e8:	81 ee       	ldi	r24, 0xE1	; 225
  ea:	94 e0       	ldi	r25, 0x04	; 4
  ec:	21 50       	subi	r18, 0x01	; 1
  ee:	80 40       	sbci	r24, 0x00	; 0
  f0:	90 40       	sbci	r25, 0x00	; 0
  f2:	e1 f7       	brne	.-8      	; 0xec <main+0x2c>
  f4:	00 c0       	rjmp	.+0      	; 0xf6 <main+0x36>
  f6:	00 00       	nop
	_delay_ms(100);			// GPIO stability delay
	initTimers();			// initialize timer0 (CTC, T~100us)
  f8:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <_Z10initTimersv>
	initPCINT();			// initialize pin change interrupts (2:0)
  fc:	0e 94 64 03 	call	0x6c8	; 0x6c8 <_Z9initPCINTv>
   
	// Temporary idea: Determine the bottom/back LED, send it to rgbUtil so that
	//  it knows which led to cycle to next
	setBottomLED(0);
 100:	80 e0       	ldi	r24, 0x00	; 0
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <_Z12setBottomLEDi>
	setAmbientColor(TOP_GS, TOP_GS, TOP_GS);
 108:	42 ee       	ldi	r20, 0xE2	; 226
 10a:	54 e0       	ldi	r21, 0x04	; 4
 10c:	62 ee       	ldi	r22, 0xE2	; 226
 10e:	74 e0       	ldi	r23, 0x04	; 4
 110:	82 ee       	ldi	r24, 0xE2	; 226
 112:	94 e0       	ldi	r25, 0x04	; 4
 114:	0e 94 fe 01 	call	0x3fc	; 0x3fc <_Z15setAmbientColoriii>
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
 118:	26 e0       	ldi	r18, 0x06	; 6
 11a:	40 e8       	ldi	r20, 0x80	; 128
 11c:	55 e2       	ldi	r21, 0x25	; 37
 11e:	60 e0       	ldi	r22, 0x00	; 0
 120:	70 e0       	ldi	r23, 0x00	; 0
 122:	84 e7       	ldi	r24, 0x74	; 116
 124:	91 e0       	ldi	r25, 0x01	; 1
 126:	0e 94 2b 04 	call	0x856	; 0x856 <_ZN14HardwareSerial5beginEmh>
	Serial.begin(9600);
   
	//Infinitely cycle an LED around the loop
	while (1) {
		// if dt_us > 3 second bike is probalby stopped
		if(dt_us > STOP_TIME){
 12a:	80 91 63 01 	lds	r24, 0x0163
 12e:	90 91 64 01 	lds	r25, 0x0164
 132:	a0 91 65 01 	lds	r26, 0x0165
 136:	b0 91 66 01 	lds	r27, 0x0166
 13a:	81 3a       	cpi	r24, 0xA1	; 161
 13c:	26 e8       	ldi	r18, 0x86	; 134
 13e:	92 07       	cpc	r25, r18
 140:	21 e0       	ldi	r18, 0x01	; 1
 142:	a2 07       	cpc	r26, r18
 144:	b1 05       	cpc	r27, r1
 146:	c8 f3       	brcs	.-14     	; 0x13a <main+0x7a>
			// tell rgbUtil that bike is stopped
			setAllLEDs(0xFFF, 0, 0);
 148:	40 e0       	ldi	r20, 0x00	; 0
 14a:	50 e0       	ldi	r21, 0x00	; 0
 14c:	60 e0       	ldi	r22, 0x00	; 0
 14e:	70 e0       	ldi	r23, 0x00	; 0
 150:	8f ef       	ldi	r24, 0xFF	; 255
 152:	9f e0       	ldi	r25, 0x0F	; 15
 154:	0e 94 b4 02 	call	0x568	; 0x568 <_Z10setAllLEDsiii>
 158:	e8 cf       	rjmp	.-48     	; 0x12a <main+0x6a>

0000015a <__vector_14>:

////////////////////////////////ISR////////////////////////////////////////////

// ISR that holds the time between hall effect readings
// timer0 set to overflow every 100us / 0.1ms
ISR(TIMER0_COMPA_vect){
 15a:	1f 92       	push	r1
 15c:	0f 92       	push	r0
 15e:	0f b6       	in	r0, 0x3f	; 63
 160:	0f 92       	push	r0
 162:	11 24       	eor	r1, r1
 164:	8f 93       	push	r24
 166:	9f 93       	push	r25
 168:	af 93       	push	r26
 16a:	bf 93       	push	r27
	dt_us = dt_us + 100;
 16c:	80 91 63 01 	lds	r24, 0x0163
 170:	90 91 64 01 	lds	r25, 0x0164
 174:	a0 91 65 01 	lds	r26, 0x0165
 178:	b0 91 66 01 	lds	r27, 0x0166
 17c:	8c 59       	subi	r24, 0x9C	; 156
 17e:	9f 4f       	sbci	r25, 0xFF	; 255
 180:	af 4f       	sbci	r26, 0xFF	; 255
 182:	bf 4f       	sbci	r27, 0xFF	; 255
 184:	80 93 63 01 	sts	0x0163, r24
 188:	90 93 64 01 	sts	0x0164, r25
 18c:	a0 93 65 01 	sts	0x0165, r26
 190:	b0 93 66 01 	sts	0x0166, r27
	
	PORTD ^= (1<<DEBUGLED);
 194:	9b b1       	in	r25, 0x0b	; 11
 196:	80 e1       	ldi	r24, 0x10	; 16
 198:	89 27       	eor	r24, r25
 19a:	8b b9       	out	0x0b, r24	; 11
}
 19c:	bf 91       	pop	r27
 19e:	af 91       	pop	r26
 1a0:	9f 91       	pop	r25
 1a2:	8f 91       	pop	r24
 1a4:	0f 90       	pop	r0
 1a6:	0f be       	out	0x3f, r0	; 63
 1a8:	0f 90       	pop	r0
 1aa:	1f 90       	pop	r1
 1ac:	18 95       	reti

000001ae <__vector_3>:

// ISR for halleffect1 at pin D8
// enters ISR when set from high (from pull-up) to low
ISR(PCINT0_vect){
 1ae:	1f 92       	push	r1
 1b0:	0f 92       	push	r0
 1b2:	0f b6       	in	r0, 0x3f	; 63
 1b4:	0f 92       	push	r0
 1b6:	11 24       	eor	r1, r1
 1b8:	2f 93       	push	r18
 1ba:	3f 93       	push	r19
 1bc:	4f 93       	push	r20
 1be:	5f 93       	push	r21
 1c0:	6f 93       	push	r22
 1c2:	7f 93       	push	r23
 1c4:	8f 93       	push	r24
 1c6:	9f 93       	push	r25
 1c8:	af 93       	push	r26
 1ca:	bf 93       	push	r27
 1cc:	ef 93       	push	r30
 1ce:	ff 93       	push	r31
	if(foobar){
 1d0:	80 91 62 01 	lds	r24, 0x0162
 1d4:	88 23       	and	r24, r24
 1d6:	b9 f1       	breq	.+110    	; 0x246 <__vector_3+0x98>
		//cli();						// disable interrupts
		dt_us = dt_us + TCNT0;	// add remaining TCNT time to dt_us
 1d8:	86 b5       	in	r24, 0x26	; 38
 1da:	40 91 63 01 	lds	r20, 0x0163
 1de:	50 91 64 01 	lds	r21, 0x0164
 1e2:	60 91 65 01 	lds	r22, 0x0165
 1e6:	70 91 66 01 	lds	r23, 0x0166
 1ea:	48 0f       	add	r20, r24
 1ec:	51 1d       	adc	r21, r1
 1ee:	61 1d       	adc	r22, r1
 1f0:	71 1d       	adc	r23, r1
 1f2:	40 93 63 01 	sts	0x0163, r20
 1f6:	50 93 64 01 	sts	0x0164, r21
 1fa:	60 93 65 01 	sts	0x0165, r22
 1fe:	70 93 66 01 	sts	0x0166, r23
		nextLED(0, dt_us);			// send dt_us to rgbUtil
 202:	80 e0       	ldi	r24, 0x00	; 0
 204:	0e 94 38 03 	call	0x670	; 0x670 <_Z7nextLEDhm>
	
		Serial.println("time reading in ms is:");
 208:	6a e2       	ldi	r22, 0x2A	; 42
 20a:	71 e0       	ldi	r23, 0x01	; 1
 20c:	84 e7       	ldi	r24, 0x74	; 116
 20e:	91 e0       	ldi	r25, 0x01	; 1
 210:	0e 94 56 05 	call	0xaac	; 0xaac <_ZN5Print7printlnEPKc>
		Serial.println((dt_us));
 214:	40 91 63 01 	lds	r20, 0x0163
 218:	50 91 64 01 	lds	r21, 0x0164
 21c:	60 91 65 01 	lds	r22, 0x0165
 220:	70 91 66 01 	lds	r23, 0x0166
 224:	2a e0       	ldi	r18, 0x0A	; 10
 226:	30 e0       	ldi	r19, 0x00	; 0
 228:	84 e7       	ldi	r24, 0x74	; 116
 22a:	91 e0       	ldi	r25, 0x01	; 1
 22c:	0e 94 cb 05 	call	0xb96	; 0xb96 <_ZN5Print7printlnEmi>
	
		dt_us = 0;					// reset dt_us
 230:	10 92 63 01 	sts	0x0163, r1
 234:	10 92 64 01 	sts	0x0164, r1
 238:	10 92 65 01 	sts	0x0165, r1
 23c:	10 92 66 01 	sts	0x0166, r1
		foobar = 0;
 240:	10 92 62 01 	sts	0x0162, r1
 244:	03 c0       	rjmp	.+6      	; 0x24c <__vector_3+0x9e>
		//sei();						// enable interrupts
	}
	else foobar = 1;
 246:	81 e0       	ldi	r24, 0x01	; 1
 248:	80 93 62 01 	sts	0x0162, r24
}
 24c:	ff 91       	pop	r31
 24e:	ef 91       	pop	r30
 250:	bf 91       	pop	r27
 252:	af 91       	pop	r26
 254:	9f 91       	pop	r25
 256:	8f 91       	pop	r24
 258:	7f 91       	pop	r23
 25a:	6f 91       	pop	r22
 25c:	5f 91       	pop	r21
 25e:	4f 91       	pop	r20
 260:	3f 91       	pop	r19
 262:	2f 91       	pop	r18
 264:	0f 90       	pop	r0
 266:	0f be       	out	0x3f, r0	; 63
 268:	0f 90       	pop	r0
 26a:	1f 90       	pop	r1
 26c:	18 95       	reti

0000026e <__vector_4>:

// ISR for halleffect1 at pin D7
// enters ISR when set from high (from pull-up) to low
ISR(PCINT1_vect){
 26e:	1f 92       	push	r1
 270:	0f 92       	push	r0
 272:	0f b6       	in	r0, 0x3f	; 63
 274:	0f 92       	push	r0
 276:	11 24       	eor	r1, r1
 278:	2f 93       	push	r18
 27a:	3f 93       	push	r19
 27c:	4f 93       	push	r20
 27e:	5f 93       	push	r21
 280:	6f 93       	push	r22
 282:	7f 93       	push	r23
 284:	8f 93       	push	r24
 286:	9f 93       	push	r25
 288:	af 93       	push	r26
 28a:	bf 93       	push	r27
 28c:	ef 93       	push	r30
 28e:	ff 93       	push	r31
	if(foobar){
 290:	80 91 62 01 	lds	r24, 0x0162
 294:	88 23       	and	r24, r24
 296:	b9 f1       	breq	.+110    	; 0x306 <__vector_4+0x98>
		//cli();						// disable interrupts 
		dt_us = dt_us + TCNT0;		// add remaining TCNT time to dt_us	
 298:	86 b5       	in	r24, 0x26	; 38
 29a:	40 91 63 01 	lds	r20, 0x0163
 29e:	50 91 64 01 	lds	r21, 0x0164
 2a2:	60 91 65 01 	lds	r22, 0x0165
 2a6:	70 91 66 01 	lds	r23, 0x0166
 2aa:	48 0f       	add	r20, r24
 2ac:	51 1d       	adc	r21, r1
 2ae:	61 1d       	adc	r22, r1
 2b0:	71 1d       	adc	r23, r1
 2b2:	40 93 63 01 	sts	0x0163, r20
 2b6:	50 93 64 01 	sts	0x0164, r21
 2ba:	60 93 65 01 	sts	0x0165, r22
 2be:	70 93 66 01 	sts	0x0166, r23
		nextLED(1, dt_us);			// send dt_us to rgbUtil	
 2c2:	81 e0       	ldi	r24, 0x01	; 1
 2c4:	0e 94 38 03 	call	0x670	; 0x670 <_Z7nextLEDhm>
	
		Serial.println("time reading in ms is:");
 2c8:	6a e2       	ldi	r22, 0x2A	; 42
 2ca:	71 e0       	ldi	r23, 0x01	; 1
 2cc:	84 e7       	ldi	r24, 0x74	; 116
 2ce:	91 e0       	ldi	r25, 0x01	; 1
 2d0:	0e 94 56 05 	call	0xaac	; 0xaac <_ZN5Print7printlnEPKc>
		Serial.println((dt_us));
 2d4:	40 91 63 01 	lds	r20, 0x0163
 2d8:	50 91 64 01 	lds	r21, 0x0164
 2dc:	60 91 65 01 	lds	r22, 0x0165
 2e0:	70 91 66 01 	lds	r23, 0x0166
 2e4:	2a e0       	ldi	r18, 0x0A	; 10
 2e6:	30 e0       	ldi	r19, 0x00	; 0
 2e8:	84 e7       	ldi	r24, 0x74	; 116
 2ea:	91 e0       	ldi	r25, 0x01	; 1
 2ec:	0e 94 cb 05 	call	0xb96	; 0xb96 <_ZN5Print7printlnEmi>
	
		dt_us = 0;					// reset dt_us	
 2f0:	10 92 63 01 	sts	0x0163, r1
 2f4:	10 92 64 01 	sts	0x0164, r1
 2f8:	10 92 65 01 	sts	0x0165, r1
 2fc:	10 92 66 01 	sts	0x0166, r1
		foobar = 0;
 300:	10 92 62 01 	sts	0x0162, r1
 304:	03 c0       	rjmp	.+6      	; 0x30c <__vector_4+0x9e>
		//sei();						// enable interrupts 
	}
	else
		foobar = 1;
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	80 93 62 01 	sts	0x0162, r24
}
 30c:	ff 91       	pop	r31
 30e:	ef 91       	pop	r30
 310:	bf 91       	pop	r27
 312:	af 91       	pop	r26
 314:	9f 91       	pop	r25
 316:	8f 91       	pop	r24
 318:	7f 91       	pop	r23
 31a:	6f 91       	pop	r22
 31c:	5f 91       	pop	r21
 31e:	4f 91       	pop	r20
 320:	3f 91       	pop	r19
 322:	2f 91       	pop	r18
 324:	0f 90       	pop	r0
 326:	0f be       	out	0x3f, r0	; 63
 328:	0f 90       	pop	r0
 32a:	1f 90       	pop	r1
 32c:	18 95       	reti

0000032e <__vector_5>:

// ISR for halleffect1 at pin A0
// enters ISR when set from high (from pull-up) to low
ISR(PCINT2_vect){
 32e:	1f 92       	push	r1
 330:	0f 92       	push	r0
 332:	0f b6       	in	r0, 0x3f	; 63
 334:	0f 92       	push	r0
 336:	11 24       	eor	r1, r1
 338:	2f 93       	push	r18
 33a:	3f 93       	push	r19
 33c:	4f 93       	push	r20
 33e:	5f 93       	push	r21
 340:	6f 93       	push	r22
 342:	7f 93       	push	r23
 344:	8f 93       	push	r24
 346:	9f 93       	push	r25
 348:	af 93       	push	r26
 34a:	bf 93       	push	r27
 34c:	ef 93       	push	r30
 34e:	ff 93       	push	r31
	//cli();	
	if(foobar){					// disable interrupts
 350:	80 91 62 01 	lds	r24, 0x0162
 354:	88 23       	and	r24, r24
 356:	d9 f1       	breq	.+118    	; 0x3ce <__vector_5+0xa0>
		PORTD ^= (1<<DEBUGLED);		// turn debug LED on
 358:	9b b1       	in	r25, 0x0b	; 11
 35a:	80 e1       	ldi	r24, 0x10	; 16
 35c:	89 27       	eor	r24, r25
 35e:	8b b9       	out	0x0b, r24	; 11
		dt_us = dt_us + TCNT0;		// add remaining TCNT time to dt_us
 360:	86 b5       	in	r24, 0x26	; 38
 362:	40 91 63 01 	lds	r20, 0x0163
 366:	50 91 64 01 	lds	r21, 0x0164
 36a:	60 91 65 01 	lds	r22, 0x0165
 36e:	70 91 66 01 	lds	r23, 0x0166
 372:	48 0f       	add	r20, r24
 374:	51 1d       	adc	r21, r1
 376:	61 1d       	adc	r22, r1
 378:	71 1d       	adc	r23, r1
 37a:	40 93 63 01 	sts	0x0163, r20
 37e:	50 93 64 01 	sts	0x0164, r21
 382:	60 93 65 01 	sts	0x0165, r22
 386:	70 93 66 01 	sts	0x0166, r23
		nextLED(2, dt_us);			// send dt_us to rgbUtil
 38a:	82 e0       	ldi	r24, 0x02	; 2
 38c:	0e 94 38 03 	call	0x670	; 0x670 <_Z7nextLEDhm>
	
		Serial.println("time reading in ms is:");
 390:	6a e2       	ldi	r22, 0x2A	; 42
 392:	71 e0       	ldi	r23, 0x01	; 1
 394:	84 e7       	ldi	r24, 0x74	; 116
 396:	91 e0       	ldi	r25, 0x01	; 1
 398:	0e 94 56 05 	call	0xaac	; 0xaac <_ZN5Print7printlnEPKc>
		Serial.println((dt_us));
 39c:	40 91 63 01 	lds	r20, 0x0163
 3a0:	50 91 64 01 	lds	r21, 0x0164
 3a4:	60 91 65 01 	lds	r22, 0x0165
 3a8:	70 91 66 01 	lds	r23, 0x0166
 3ac:	2a e0       	ldi	r18, 0x0A	; 10
 3ae:	30 e0       	ldi	r19, 0x00	; 0
 3b0:	84 e7       	ldi	r24, 0x74	; 116
 3b2:	91 e0       	ldi	r25, 0x01	; 1
 3b4:	0e 94 cb 05 	call	0xb96	; 0xb96 <_ZN5Print7printlnEmi>
	
		dt_us = 0;					// reset dt_us
 3b8:	10 92 63 01 	sts	0x0163, r1
 3bc:	10 92 64 01 	sts	0x0164, r1
 3c0:	10 92 65 01 	sts	0x0165, r1
 3c4:	10 92 66 01 	sts	0x0166, r1
		foobar = 0;
 3c8:	10 92 62 01 	sts	0x0162, r1
 3cc:	03 c0       	rjmp	.+6      	; 0x3d4 <__vector_5+0xa6>
	}
	else
		foobar = 1;
 3ce:	81 e0       	ldi	r24, 0x01	; 1
 3d0:	80 93 62 01 	sts	0x0162, r24
	//sei();						// enable interrupts 
}
 3d4:	ff 91       	pop	r31
 3d6:	ef 91       	pop	r30
 3d8:	bf 91       	pop	r27
 3da:	af 91       	pop	r26
 3dc:	9f 91       	pop	r25
 3de:	8f 91       	pop	r24
 3e0:	7f 91       	pop	r23
 3e2:	6f 91       	pop	r22
 3e4:	5f 91       	pop	r21
 3e6:	4f 91       	pop	r20
 3e8:	3f 91       	pop	r19
 3ea:	2f 91       	pop	r18
 3ec:	0f 90       	pop	r0
 3ee:	0f be       	out	0x3f, r0	; 63
 3f0:	0f 90       	pop	r0
 3f2:	1f 90       	pop	r1
 3f4:	18 95       	reti

000003f6 <_Z12setBottomLEDi>:
   Tlc.update();     // send GS data to TLC5940
}

/* Something else determines which LED is on the bottom in main */
void setBottomLED(int LED) {
   bottomLED = LED;
 3f6:	80 93 29 01 	sts	0x0129, r24
 3fa:	08 95       	ret

000003fc <_Z15setAmbientColoriii>:
}

void setAmbientColor(int r, int g, int b) {
   ambientColor.r = r;
 3fc:	e9 e6       	ldi	r30, 0x69	; 105
 3fe:	f1 e0       	ldi	r31, 0x01	; 1
 400:	91 83       	std	Z+1, r25	; 0x01
 402:	80 83       	st	Z, r24
   ambientColor.g = g;
 404:	73 83       	std	Z+3, r23	; 0x03
 406:	62 83       	std	Z+2, r22	; 0x02
   ambientColor.b = b;
 408:	55 83       	std	Z+5, r21	; 0x05
 40a:	44 83       	std	Z+4, r20	; 0x04
 40c:	08 95       	ret

0000040e <_Z18setBrakeBrightnessi>:
   */
   
   static uint8_t faster = 0; // To avoid lots of minute adjustments
   static uint8_t slower = 0;
   
   if (lastDeltaT < deltaT) {
 40e:	09 2e       	mov	r0, r25
 410:	00 0c       	add	r0, r0
 412:	aa 0b       	sbc	r26, r26
 414:	bb 0b       	sbc	r27, r27
 416:	40 91 70 01 	lds	r20, 0x0170
 41a:	50 91 71 01 	lds	r21, 0x0171
 41e:	60 91 72 01 	lds	r22, 0x0172
 422:	70 91 73 01 	lds	r23, 0x0173
 426:	48 17       	cp	r20, r24
 428:	59 07       	cpc	r21, r25
 42a:	6a 07       	cpc	r22, r26
 42c:	7b 07       	cpc	r23, r27
 42e:	40 f4       	brcc	.+16     	; 0x440 <_Z18setBrakeBrightnessi+0x32>
	  slower++;
 430:	20 91 68 01 	lds	r18, 0x0168
 434:	2f 5f       	subi	r18, 0xFF	; 255
 436:	20 93 68 01 	sts	0x0168, r18
      faster = 0;
 43a:	10 92 67 01 	sts	0x0167, r1
 43e:	07 c0       	rjmp	.+14     	; 0x44e <_Z18setBrakeBrightnessi+0x40>
   }
   else {
      faster++;
 440:	20 91 67 01 	lds	r18, 0x0167
 444:	2f 5f       	subi	r18, 0xFF	; 255
 446:	20 93 67 01 	sts	0x0167, r18
      slower = 0;
 44a:	10 92 68 01 	sts	0x0168, r1
   }
   
   if (faster >= NUM_SAMPS) {	// Decreased for testing, normally 10
 44e:	20 91 67 01 	lds	r18, 0x0167
 452:	25 30       	cpi	r18, 0x05	; 5
 454:	48 f0       	brcs	.+18     	; 0x468 <_Z18setBrakeBrightnessi+0x5a>
      faster = 0;
 456:	10 92 67 01 	sts	0x0167, r1
      if (brightnesslevel > 0)
 45a:	20 91 27 01 	lds	r18, 0x0127
 45e:	22 23       	and	r18, r18
 460:	19 f0       	breq	.+6      	; 0x468 <_Z18setBrakeBrightnessi+0x5a>
         brightnesslevel--;
 462:	21 50       	subi	r18, 0x01	; 1
 464:	20 93 27 01 	sts	0x0127, r18
   }
   
   if (slower >= NUM_SAMPS) {	// Decreased for testing, normally 10
 468:	20 91 68 01 	lds	r18, 0x0168
 46c:	25 30       	cpi	r18, 0x05	; 5
 46e:	48 f0       	brcs	.+18     	; 0x482 <_Z18setBrakeBrightnessi+0x74>
      slower = 0;
 470:	10 92 68 01 	sts	0x0168, r1
      if (brightnesslevel < MAX_BRIGHTNESS) {
 474:	20 91 27 01 	lds	r18, 0x0127
 478:	2f 30       	cpi	r18, 0x0F	; 15
 47a:	18 f4       	brcc	.+6      	; 0x482 <_Z18setBrakeBrightnessi+0x74>
         brightnesslevel++;
 47c:	2f 5f       	subi	r18, 0xFF	; 255
 47e:	20 93 27 01 	sts	0x0127, r18
      }
   }
   
   lastDeltaT = deltaT;
 482:	80 93 70 01 	sts	0x0170, r24
 486:	90 93 71 01 	sts	0x0171, r25
 48a:	a0 93 72 01 	sts	0x0172, r26
 48e:	b0 93 73 01 	sts	0x0173, r27
 492:	08 95       	ret

00000494 <_Z6setLEDi5color>:
}

void setLED(int ledNum, color color) {
 494:	0f 93       	push	r16
 496:	1f 93       	push	r17
 498:	cf 93       	push	r28
 49a:	df 93       	push	r29
 49c:	00 d0       	rcall	.+0      	; 0x49e <_Z6setLEDi5color+0xa>
 49e:	00 d0       	rcall	.+0      	; 0x4a0 <_Z6setLEDi5color+0xc>
 4a0:	00 d0       	rcall	.+0      	; 0x4a2 <_Z6setLEDi5color+0xe>
 4a2:	cd b7       	in	r28, 0x3d	; 61
 4a4:	de b7       	in	r29, 0x3e	; 62
 4a6:	29 83       	std	Y+1, r18	; 0x01
 4a8:	3a 83       	std	Y+2, r19	; 0x02
 4aa:	4b 83       	std	Y+3, r20	; 0x03
 4ac:	5c 83       	std	Y+4, r21	; 0x04
 4ae:	6d 83       	std	Y+5, r22	; 0x05
 4b0:	7e 83       	std	Y+6, r23	; 0x06
   int offset = -1;
   ledNum *= numColorChannels;
 4b2:	8c 01       	movw	r16, r24
 4b4:	00 0f       	add	r16, r16
 4b6:	11 1f       	adc	r17, r17
 4b8:	08 0f       	add	r16, r24
 4ba:	19 1f       	adc	r17, r25
   
   if (R_ENABLE)
      Tlc.set(ledNum + ++offset, color.r);
 4bc:	49 81       	ldd	r20, Y+1	; 0x01
 4be:	5a 81       	ldd	r21, Y+2	; 0x02
 4c0:	60 2f       	mov	r22, r16
 4c2:	8a e1       	ldi	r24, 0x1A	; 26
 4c4:	92 e0       	ldi	r25, 0x02	; 2
 4c6:	0e 94 97 06 	call	0xd2e	; 0xd2e <_ZN7Tlc59403setEhj>
   if (G_ENABLE)
      Tlc.set(ledNum + ++offset, color.g);
 4ca:	4b 81       	ldd	r20, Y+3	; 0x03
 4cc:	5c 81       	ldd	r21, Y+4	; 0x04
 4ce:	61 e0       	ldi	r22, 0x01	; 1
 4d0:	60 0f       	add	r22, r16
 4d2:	8a e1       	ldi	r24, 0x1A	; 26
 4d4:	92 e0       	ldi	r25, 0x02	; 2
 4d6:	0e 94 97 06 	call	0xd2e	; 0xd2e <_ZN7Tlc59403setEhj>
   if (B_ENABLE)
      Tlc.set(ledNum + ++offset, color.b);
 4da:	4d 81       	ldd	r20, Y+5	; 0x05
 4dc:	5e 81       	ldd	r21, Y+6	; 0x06
 4de:	62 e0       	ldi	r22, 0x02	; 2
 4e0:	60 0f       	add	r22, r16
 4e2:	8a e1       	ldi	r24, 0x1A	; 26
 4e4:	92 e0       	ldi	r25, 0x02	; 2
}
 4e6:	26 96       	adiw	r28, 0x06	; 6
 4e8:	0f b6       	in	r0, 0x3f	; 63
 4ea:	f8 94       	cli
 4ec:	de bf       	out	0x3e, r29	; 62
 4ee:	0f be       	out	0x3f, r0	; 63
 4f0:	cd bf       	out	0x3d, r28	; 61
 4f2:	df 91       	pop	r29
 4f4:	cf 91       	pop	r28
 4f6:	1f 91       	pop	r17
 4f8:	0f 91       	pop	r16
   if (R_ENABLE)
      Tlc.set(ledNum + ++offset, color.r);
   if (G_ENABLE)
      Tlc.set(ledNum + ++offset, color.g);
   if (B_ENABLE)
      Tlc.set(ledNum + ++offset, color.b);
 4fa:	0c 94 97 06 	jmp	0xd2e	; 0xd2e <_ZN7Tlc59403setEhj>

000004fe <_Z10setAllLEDs5color>:
   color solid = {r, g, b};
   
   setAllLEDs(solid);
}

void setAllLEDs(color solid) {
 4fe:	0f 93       	push	r16
 500:	1f 93       	push	r17
 502:	cf 93       	push	r28
 504:	df 93       	push	r29
 506:	00 d0       	rcall	.+0      	; 0x508 <_Z10setAllLEDs5color+0xa>
 508:	00 d0       	rcall	.+0      	; 0x50a <_Z10setAllLEDs5color+0xc>
 50a:	00 d0       	rcall	.+0      	; 0x50c <_Z10setAllLEDs5color+0xe>
 50c:	cd b7       	in	r28, 0x3d	; 61
 50e:	de b7       	in	r29, 0x3e	; 62
 510:	49 83       	std	Y+1, r20	; 0x01
 512:	5a 83       	std	Y+2, r21	; 0x02
 514:	6b 83       	std	Y+3, r22	; 0x03
 516:	7c 83       	std	Y+4, r23	; 0x04
 518:	8d 83       	std	Y+5, r24	; 0x05
 51a:	9e 83       	std	Y+6, r25	; 0x06
   int ndx;			// index
   Tlc.clear();		// clear TLC data
 51c:	8a e1       	ldi	r24, 0x1A	; 26
 51e:	92 e0       	ldi	r25, 0x02	; 2
 520:	0e 94 cf 06 	call	0xd9e	; 0xd9e <_ZN7Tlc59405clearEv>
 
   // set every LED the same color
   for (ndx = 0; ndx < numLeds; ndx++)
 524:	00 e0       	ldi	r16, 0x00	; 0
 526:	10 e0       	ldi	r17, 0x00	; 0
 528:	80 91 6f 01 	lds	r24, 0x016F
 52c:	90 e0       	ldi	r25, 0x00	; 0
 52e:	08 17       	cp	r16, r24
 530:	19 07       	cpc	r17, r25
 532:	64 f4       	brge	.+24     	; 0x54c <_Z10setAllLEDs5color+0x4e>
      setLED(ndx, solid);
 534:	29 81       	ldd	r18, Y+1	; 0x01
 536:	3a 81       	ldd	r19, Y+2	; 0x02
 538:	4b 81       	ldd	r20, Y+3	; 0x03
 53a:	5c 81       	ldd	r21, Y+4	; 0x04
 53c:	6d 81       	ldd	r22, Y+5	; 0x05
 53e:	7e 81       	ldd	r23, Y+6	; 0x06
 540:	c8 01       	movw	r24, r16
 542:	0e 94 4a 02 	call	0x494	; 0x494 <_Z6setLEDi5color>
void setAllLEDs(color solid) {
   int ndx;			// index
   Tlc.clear();		// clear TLC data
 
   // set every LED the same color
   for (ndx = 0; ndx < numLeds; ndx++)
 546:	0f 5f       	subi	r16, 0xFF	; 255
 548:	1f 4f       	sbci	r17, 0xFF	; 255
 54a:	ee cf       	rjmp	.-36     	; 0x528 <_Z10setAllLEDs5color+0x2a>
      setLED(ndx, solid);
   
   Tlc.update();     // send GS data to TLC5940
 54c:	8a e1       	ldi	r24, 0x1A	; 26
 54e:	92 e0       	ldi	r25, 0x02	; 2
}
 550:	26 96       	adiw	r28, 0x06	; 6
 552:	0f b6       	in	r0, 0x3f	; 63
 554:	f8 94       	cli
 556:	de bf       	out	0x3e, r29	; 62
 558:	0f be       	out	0x3f, r0	; 63
 55a:	cd bf       	out	0x3d, r28	; 61
 55c:	df 91       	pop	r29
 55e:	cf 91       	pop	r28
 560:	1f 91       	pop	r17
 562:	0f 91       	pop	r16
 
   // set every LED the same color
   for (ndx = 0; ndx < numLeds; ndx++)
      setLED(ndx, solid);
   
   Tlc.update();     // send GS data to TLC5940
 564:	0c 94 e1 06 	jmp	0xdc2	; 0xdc2 <_ZN7Tlc59406updateEv>

00000568 <_Z10setAllLEDsiii>:
void setBrakeBrightness(int deltaT);

int nextSensor(uint8_t sensorNum, uint8_t prevSensorVal);
int prevSensor(uint8_t sensorNum, uint8_t prevSensorVal);

void setAllLEDs(int r, int g, int b) {
 568:	cf 93       	push	r28
 56a:	df 93       	push	r29
 56c:	00 d0       	rcall	.+0      	; 0x56e <_Z10setAllLEDsiii+0x6>
 56e:	00 d0       	rcall	.+0      	; 0x570 <_Z10setAllLEDsiii+0x8>
 570:	00 d0       	rcall	.+0      	; 0x572 <_Z10setAllLEDsiii+0xa>
 572:	cd b7       	in	r28, 0x3d	; 61
 574:	de b7       	in	r29, 0x3e	; 62
 576:	38 2f       	mov	r19, r24
 578:	84 2f       	mov	r24, r20
   color solid = {r, g, b};
 57a:	43 2f       	mov	r20, r19
 57c:	5e 83       	std	Y+6, r21	; 0x06
   
   setAllLEDs(solid);
 57e:	59 2f       	mov	r21, r25
 580:	9e 81       	ldd	r25, Y+6	; 0x06
 582:	0e 94 7f 02 	call	0x4fe	; 0x4fe <_Z10setAllLEDs5color>
}
 586:	26 96       	adiw	r28, 0x06	; 6
 588:	0f b6       	in	r0, 0x3f	; 63
 58a:	f8 94       	cli
 58c:	de bf       	out	0x3e, r29	; 62
 58e:	0f be       	out	0x3f, r0	; 63
 590:	cd bf       	out	0x3d, r28	; 61
 592:	df 91       	pop	r29
 594:	cf 91       	pop	r28
 596:	08 95       	ret

00000598 <_Z7nextLEDh>:
   rearLight.r = brightnessSteps[brightnesslevel];
   
   nextLED(sensorNum);
}

void nextLED(uint8_t sensorNum) {
 598:	cf 93       	push	r28
 59a:	df 93       	push	r29
   int ndx;
   static uint8_t prevSensorNum = -1;
   
   if (nextSensor(sensorNum, prevSensorNum))
 59c:	90 91 00 01 	lds	r25, 0x0100

int nextSensor(uint8_t sensorNum, uint8_t prevSensorVal) {
   int isNextSensor = 0;
   
   if (prevSensorVal == 2)
      isNextSensor = (sensorNum == 0);
 5a0:	51 e0       	ldi	r21, 0x01	; 1
 5a2:	40 e0       	ldi	r20, 0x00	; 0
}

int nextSensor(uint8_t sensorNum, uint8_t prevSensorVal) {
   int isNextSensor = 0;
   
   if (prevSensorVal == 2)
 5a4:	92 30       	cpi	r25, 0x02	; 2
 5a6:	19 f4       	brne	.+6      	; 0x5ae <_Z7nextLEDh+0x16>
      isNextSensor = (sensorNum == 0);
 5a8:	88 23       	and	r24, r24
 5aa:	21 f0       	breq	.+8      	; 0x5b4 <_Z7nextLEDh+0x1c>
 5ac:	02 c0       	rjmp	.+4      	; 0x5b2 <_Z7nextLEDh+0x1a>
   else
      isNextSensor = (sensorNum > prevSensorVal);
 5ae:	98 17       	cp	r25, r24
 5b0:	08 f0       	brcs	.+2      	; 0x5b4 <_Z7nextLEDh+0x1c>
 5b2:	50 e0       	ldi	r21, 0x00	; 0
 5b4:	25 2f       	mov	r18, r21
 5b6:	34 2f       	mov	r19, r20

void nextLED(uint8_t sensorNum) {
   int ndx;
   static uint8_t prevSensorNum = -1;
   
   if (nextSensor(sensorNum, prevSensorNum))
 5b8:	23 2b       	or	r18, r19
 5ba:	11 f1       	breq	.+68     	; 0x600 <_Z7nextLEDh+0x68>
      if ((++currentLED) >= numLeds)
 5bc:	40 91 28 01 	lds	r20, 0x0128
 5c0:	21 e0       	ldi	r18, 0x01	; 1
 5c2:	24 0f       	add	r18, r20
 5c4:	20 93 28 01 	sts	0x0128, r18
 5c8:	30 91 6f 01 	lds	r19, 0x016F
 5cc:	23 17       	cp	r18, r19
 5ce:	18 f0       	brcs	.+6      	; 0x5d6 <_Z7nextLEDh+0x3e>
         currentLED = 0;
 5d0:	10 92 28 01 	sts	0x0128, r1
 5d4:	15 c0       	rjmp	.+42     	; 0x600 <_Z7nextLEDh+0x68>
}

int prevSensor(uint8_t sensorNum, uint8_t prevSensorVal) {
   int isPrevSensor = 0;
   
   if (prevSensorVal == 2)
 5d6:	92 30       	cpi	r25, 0x02	; 2
 5d8:	41 f4       	brne	.+16     	; 0x5ea <_Z7nextLEDh+0x52>
      isPrevSensor = (sensorNum == 2);
 5da:	51 e0       	ldi	r21, 0x01	; 1
 5dc:	90 e0       	ldi	r25, 0x00	; 0
 5de:	82 30       	cpi	r24, 0x02	; 2
 5e0:	09 f0       	breq	.+2      	; 0x5e4 <_Z7nextLEDh+0x4c>
 5e2:	50 e0       	ldi	r21, 0x00	; 0
 5e4:	25 2f       	mov	r18, r21
 5e6:	39 2f       	mov	r19, r25
 5e8:	07 c0       	rjmp	.+14     	; 0x5f8 <_Z7nextLEDh+0x60>
   else
      isPrevSensor = (sensorNum < prevSensorVal);
 5ea:	61 e0       	ldi	r22, 0x01	; 1
 5ec:	50 e0       	ldi	r21, 0x00	; 0
 5ee:	89 17       	cp	r24, r25
 5f0:	08 f0       	brcs	.+2      	; 0x5f4 <_Z7nextLEDh+0x5c>
 5f2:	60 e0       	ldi	r22, 0x00	; 0
 5f4:	26 2f       	mov	r18, r22
 5f6:	35 2f       	mov	r19, r21
   static uint8_t prevSensorNum = -1;
   
   if (nextSensor(sensorNum, prevSensorNum))
      if ((++currentLED) >= numLeds)
         currentLED = 0;
   else if (prevSensor(sensorNum, prevSensorNum))
 5f8:	23 2b       	or	r18, r19
 5fa:	11 f0       	breq	.+4      	; 0x600 <_Z7nextLEDh+0x68>
      if ((--currentLED) < 0)
 5fc:	40 93 28 01 	sts	0x0128, r20
         currentLED = numLeds - 1;
   prevSensorNum = sensorNum;
 600:	80 93 00 01 	sts	0x0100, r24
   
   if (currentLED < 0)
      currentLED = bottomLED; // Definitely subject to change, just a placeholder
   
   Tlc.clear();
 604:	8a e1       	ldi	r24, 0x1A	; 26
 606:	92 e0       	ldi	r25, 0x02	; 2
 608:	0e 94 cf 06 	call	0xd9e	; 0xd9e <_ZN7Tlc59405clearEv>
   
   for (ndx = 0; ndx < numLeds; ndx++) {
 60c:	c0 e0       	ldi	r28, 0x00	; 0
 60e:	d0 e0       	ldi	r29, 0x00	; 0
 610:	80 91 6f 01 	lds	r24, 0x016F
 614:	90 e0       	ldi	r25, 0x00	; 0
 616:	c8 17       	cp	r28, r24
 618:	d9 07       	cpc	r29, r25
 61a:	24 f5       	brge	.+72     	; 0x664 <_Z7nextLEDh+0xcc>
      if (ndx == currentLED)
 61c:	80 91 28 01 	lds	r24, 0x0128
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	c8 17       	cp	r28, r24
 624:	d9 07       	cpc	r29, r25
 626:	69 f4       	brne	.+26     	; 0x642 <_Z7nextLEDh+0xaa>
         setLED(ndx, rearLight);
 628:	20 91 01 01 	lds	r18, 0x0101
 62c:	30 91 02 01 	lds	r19, 0x0102
 630:	40 91 03 01 	lds	r20, 0x0103
 634:	50 91 04 01 	lds	r21, 0x0104
 638:	60 91 05 01 	lds	r22, 0x0105
 63c:	70 91 06 01 	lds	r23, 0x0106
 640:	0c c0       	rjmp	.+24     	; 0x65a <_Z7nextLEDh+0xc2>
      else
         setLED(ndx, ambientColor);
 642:	20 91 69 01 	lds	r18, 0x0169
 646:	30 91 6a 01 	lds	r19, 0x016A
 64a:	40 91 6b 01 	lds	r20, 0x016B
 64e:	50 91 6c 01 	lds	r21, 0x016C
 652:	60 91 6d 01 	lds	r22, 0x016D
 656:	70 91 6e 01 	lds	r23, 0x016E
 65a:	ce 01       	movw	r24, r28
 65c:	0e 94 4a 02 	call	0x494	; 0x494 <_Z6setLEDi5color>
   if (currentLED < 0)
      currentLED = bottomLED; // Definitely subject to change, just a placeholder
   
   Tlc.clear();
   
   for (ndx = 0; ndx < numLeds; ndx++) {
 660:	21 96       	adiw	r28, 0x01	; 1
 662:	d6 cf       	rjmp	.-84     	; 0x610 <_Z7nextLEDh+0x78>
         setLED(ndx, rearLight);
      else
         setLED(ndx, ambientColor);
   }
   
   Tlc.update();
 664:	8a e1       	ldi	r24, 0x1A	; 26
 666:	92 e0       	ldi	r25, 0x02	; 2
}
 668:	df 91       	pop	r29
 66a:	cf 91       	pop	r28
         setLED(ndx, rearLight);
      else
         setLED(ndx, ambientColor);
   }
   
   Tlc.update();
 66c:	0c 94 e1 06 	jmp	0xdc2	; 0xdc2 <_ZN7Tlc59406updateEv>

00000670 <_Z7nextLEDhm>:
   ambientColor.g = g;
   ambientColor.b = b;
}

/* Overloading nextLED to take in speed and set the brightness based on it */
void nextLED(uint8_t sensorNum, uint32_t deltaT) {
 670:	cf 93       	push	r28
 672:	c8 2f       	mov	r28, r24
   setBrakeBrightness(deltaT);
 674:	ca 01       	movw	r24, r20
 676:	0e 94 07 02 	call	0x40e	; 0x40e <_Z18setBrakeBrightnessi>
   
   rearLight.r = brightnessSteps[brightnesslevel];
 67a:	e0 91 27 01 	lds	r30, 0x0127
 67e:	f0 e0       	ldi	r31, 0x00	; 0
 680:	ee 0f       	add	r30, r30
 682:	ff 1f       	adc	r31, r31
 684:	e9 5f       	subi	r30, 0xF9	; 249
 686:	fe 4f       	sbci	r31, 0xFE	; 254
 688:	80 81       	ld	r24, Z
 68a:	91 81       	ldd	r25, Z+1	; 0x01
 68c:	90 93 02 01 	sts	0x0102, r25
 690:	80 93 01 01 	sts	0x0101, r24
   
   nextLED(sensorNum);
 694:	8c 2f       	mov	r24, r28
}
 696:	cf 91       	pop	r28
void nextLED(uint8_t sensorNum, uint32_t deltaT) {
   setBrakeBrightness(deltaT);
   
   rearLight.r = brightnessSteps[brightnesslevel];
   
   nextLED(sensorNum);
 698:	0c 94 cc 02 	jmp	0x598	; 0x598 <_Z7nextLEDh>

0000069c <_GLOBAL__sub_I_bottomLED>:
   TOP_GS / 13, TOP_GS / 12, TOP_GS / 11, TOP_GS / 10,
   TOP_GS / 9, TOP_GS / 8, TOP_GS / 7, TOP_GS / 6,
   TOP_GS / 5, TOP_GS / 4, TOP_GS / 3, TOP_GS / 2, TOP_GS};

static uint8_t numColorChannels = R_ENABLE + G_ENABLE + B_ENABLE;
static uint8_t numLeds = NUM_LED_CHANNELS / numColorChannels;
 69c:	83 e0       	ldi	r24, 0x03	; 3
 69e:	80 93 6f 01 	sts	0x016F, r24
 6a2:	08 95       	ret

000006a4 <_Z8initGPIOv>:
#include "tmr_int_util.h"

// sets up the inputs, outputs and internal pull-ups 
void initGPIO(){
	// all hall effect sensors are inputs
	DDRB &= ~(1<<HALLEFFECT1);
 6a4:	20 98       	cbi	0x04, 0	; 4
	DDRD &= ~(1<<HALLEFFECT2);
 6a6:	57 98       	cbi	0x0a, 7	; 10
	DDRC &= ~(1<<HALLEFFECT3);
 6a8:	38 98       	cbi	0x07, 0	; 7
	
	// Debug LED is an output
	PORTD |= (1<<DEBUGLED);
 6aa:	5c 9a       	sbi	0x0b, 4	; 11
	PORTD &= ~(1<<DEBUGLED);		// initially off
 6ac:	5c 98       	cbi	0x0b, 4	; 11
	
	// turn on internal pull-up for hall effects
	PORTB |= (1<<HALLEFFECT1);
 6ae:	28 9a       	sbi	0x05, 0	; 5
	PORTD |= (1<<HALLEFFECT2);
 6b0:	5f 9a       	sbi	0x0b, 7	; 11
	PORTC |= (1<<HALLEFFECT3);
 6b2:	40 9a       	sbi	0x08, 0	; 8
 6b4:	08 95       	ret

000006b6 <_Z10initTimersv>:
// sets up the timers
void initTimers(){
	// timer1 and timer2 are used in SparkFun library
	
	// timer0 (8bit) 0->255
	TCCR0A = 0x02;		// set timer to CTC mode
 6b6:	82 e0       	ldi	r24, 0x02	; 2
 6b8:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0x02;		// set pre-scaler to 8
 6ba:	85 bd       	out	0x25, r24	; 37
	OCR0A = OCR0A_OVR;	// overflow value 
 6bc:	98 ec       	ldi	r25, 0xC8	; 200
 6be:	97 bd       	out	0x27, r25	; 39
	TIMSK0 = 0x02;		// timer mask interrupt on OCR0A overflow
 6c0:	80 93 6e 00 	sts	0x006E, r24
	TIFR0 = 0x02;		// set overflow to OCR0A value
 6c4:	85 bb       	out	0x15, r24	; 21
 6c6:	08 95       	ret

000006c8 <_Z9initPCINTv>:
}

// sets up all three PCINT vectors for each hall effect sensor
void initPCINT(){
	cli();		// clear interrupts
 6c8:	f8 94       	cli
	
	// enable PCINT (2:0)
	PCICR = 0b00000111;
 6ca:	87 e0       	ldi	r24, 0x07	; 7
 6cc:	80 93 68 00 	sts	0x0068, r24
	
	// PCINT0 -> D8 (halleffect sensor 1)
	PCMSK0 = (1<<HALLEFFECT1);
 6d0:	91 e0       	ldi	r25, 0x01	; 1
 6d2:	90 93 6b 00 	sts	0x006B, r25
	// PCINT1 -> A0 (halleffect sensor 3)
	PCMSK1 = (1<<HALLEFFECT3);
 6d6:	90 93 6c 00 	sts	0x006C, r25
	// PCINT2 -> D7 (halleffect sensor 2)
	PCMSK2 = (1<<HALLEFFECT2);
 6da:	90 e8       	ldi	r25, 0x80	; 128
 6dc:	90 93 6d 00 	sts	0x006D, r25
	
	// set the PCINT flag register for all 3 PCINTs
	PCIFR = 0b00000111;
 6e0:	8b bb       	out	0x1b, r24	; 27
	
	sei();		// set interrupts 
 6e2:	78 94       	sei
 6e4:	08 95       	ret

000006e6 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
 6e6:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
 6e8:	91 8d       	ldd	r25, Z+25	; 0x19
 6ea:	22 8d       	ldd	r18, Z+26	; 0x1a
 6ec:	89 2f       	mov	r24, r25
 6ee:	90 e0       	ldi	r25, 0x00	; 0
 6f0:	80 5c       	subi	r24, 0xC0	; 192
 6f2:	9f 4f       	sbci	r25, 0xFF	; 255
 6f4:	82 1b       	sub	r24, r18
 6f6:	91 09       	sbc	r25, r1
}
 6f8:	8f 73       	andi	r24, 0x3F	; 63
 6fa:	99 27       	eor	r25, r25
 6fc:	08 95       	ret

000006fe <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
 6fe:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
 700:	91 8d       	ldd	r25, Z+25	; 0x19
 702:	82 8d       	ldd	r24, Z+26	; 0x1a
 704:	98 17       	cp	r25, r24
 706:	31 f0       	breq	.+12     	; 0x714 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
 708:	82 8d       	ldd	r24, Z+26	; 0x1a
 70a:	e8 0f       	add	r30, r24
 70c:	f1 1d       	adc	r31, r1
 70e:	85 8d       	ldd	r24, Z+29	; 0x1d
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 714:	8f ef       	ldi	r24, 0xFF	; 255
 716:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
 718:	08 95       	ret

0000071a <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
 71a:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
 71c:	91 8d       	ldd	r25, Z+25	; 0x19
 71e:	82 8d       	ldd	r24, Z+26	; 0x1a
 720:	98 17       	cp	r25, r24
 722:	61 f0       	breq	.+24     	; 0x73c <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
 724:	82 8d       	ldd	r24, Z+26	; 0x1a
 726:	df 01       	movw	r26, r30
 728:	a8 0f       	add	r26, r24
 72a:	b1 1d       	adc	r27, r1
 72c:	5d 96       	adiw	r26, 0x1d	; 29
 72e:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
 730:	92 8d       	ldd	r25, Z+26	; 0x1a
 732:	9f 5f       	subi	r25, 0xFF	; 255
 734:	9f 73       	andi	r25, 0x3F	; 63
 736:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
 738:	90 e0       	ldi	r25, 0x00	; 0
 73a:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 73c:	8f ef       	ldi	r24, 0xFF	; 255
 73e:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
 740:	08 95       	ret

00000742 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
 742:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
 744:	84 8d       	ldd	r24, Z+28	; 0x1c
 746:	df 01       	movw	r26, r30
 748:	a8 0f       	add	r26, r24
 74a:	b1 1d       	adc	r27, r1
 74c:	a3 5a       	subi	r26, 0xA3	; 163
 74e:	bf 4f       	sbci	r27, 0xFF	; 255
 750:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
 752:	84 8d       	ldd	r24, Z+28	; 0x1c
 754:	90 e0       	ldi	r25, 0x00	; 0
 756:	01 96       	adiw	r24, 0x01	; 1
 758:	8f 73       	andi	r24, 0x3F	; 63
 75a:	99 27       	eor	r25, r25
 75c:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
 75e:	a6 89       	ldd	r26, Z+22	; 0x16
 760:	b7 89       	ldd	r27, Z+23	; 0x17
 762:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
 764:	a0 89       	ldd	r26, Z+16	; 0x10
 766:	b1 89       	ldd	r27, Z+17	; 0x11
 768:	8c 91       	ld	r24, X
 76a:	80 64       	ori	r24, 0x40	; 64
 76c:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
 76e:	93 8d       	ldd	r25, Z+27	; 0x1b
 770:	84 8d       	ldd	r24, Z+28	; 0x1c
 772:	98 13       	cpse	r25, r24
 774:	06 c0       	rjmp	.+12     	; 0x782 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
 776:	02 88       	ldd	r0, Z+18	; 0x12
 778:	f3 89       	ldd	r31, Z+19	; 0x13
 77a:	e0 2d       	mov	r30, r0
 77c:	80 81       	ld	r24, Z
 77e:	8f 7d       	andi	r24, 0xDF	; 223
 780:	80 83       	st	Z, r24
 782:	08 95       	ret

00000784 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
 784:	cf 93       	push	r28
 786:	df 93       	push	r29
 788:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
 78a:	88 8d       	ldd	r24, Y+24	; 0x18
 78c:	88 23       	and	r24, r24
 78e:	c9 f0       	breq	.+50     	; 0x7c2 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
 790:	ea 89       	ldd	r30, Y+18	; 0x12
 792:	fb 89       	ldd	r31, Y+19	; 0x13
 794:	80 81       	ld	r24, Z
 796:	85 fd       	sbrc	r24, 5
 798:	05 c0       	rjmp	.+10     	; 0x7a4 <_ZN14HardwareSerial5flushEv+0x20>
 79a:	a8 89       	ldd	r26, Y+16	; 0x10
 79c:	b9 89       	ldd	r27, Y+17	; 0x11
 79e:	8c 91       	ld	r24, X
 7a0:	86 fd       	sbrc	r24, 6
 7a2:	0f c0       	rjmp	.+30     	; 0x7c2 <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
 7a4:	0f b6       	in	r0, 0x3f	; 63
 7a6:	07 fc       	sbrc	r0, 7
 7a8:	f5 cf       	rjmp	.-22     	; 0x794 <_ZN14HardwareSerial5flushEv+0x10>
 7aa:	80 81       	ld	r24, Z
 7ac:	85 ff       	sbrs	r24, 5
 7ae:	f2 cf       	rjmp	.-28     	; 0x794 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
 7b0:	a8 89       	ldd	r26, Y+16	; 0x10
 7b2:	b9 89       	ldd	r27, Y+17	; 0x11
 7b4:	8c 91       	ld	r24, X
 7b6:	85 ff       	sbrs	r24, 5
 7b8:	ed cf       	rjmp	.-38     	; 0x794 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
 7ba:	ce 01       	movw	r24, r28
 7bc:	0e 94 a1 03 	call	0x742	; 0x742 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 7c0:	e7 cf       	rjmp	.-50     	; 0x790 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
 7c2:	df 91       	pop	r29
 7c4:	cf 91       	pop	r28
 7c6:	08 95       	ret

000007c8 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
{
 7c8:	ef 92       	push	r14
 7ca:	ff 92       	push	r15
 7cc:	0f 93       	push	r16
 7ce:	1f 93       	push	r17
 7d0:	cf 93       	push	r28
 7d2:	df 93       	push	r29
 7d4:	ec 01       	movw	r28, r24
  _written = true;
 7d6:	81 e0       	ldi	r24, 0x01	; 1
 7d8:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
 7da:	9b 8d       	ldd	r25, Y+27	; 0x1b
 7dc:	8c 8d       	ldd	r24, Y+28	; 0x1c
 7de:	98 13       	cpse	r25, r24
 7e0:	05 c0       	rjmp	.+10     	; 0x7ec <_ZN14HardwareSerial5writeEh+0x24>
 7e2:	e8 89       	ldd	r30, Y+16	; 0x10
 7e4:	f9 89       	ldd	r31, Y+17	; 0x11
 7e6:	80 81       	ld	r24, Z
 7e8:	85 fd       	sbrc	r24, 5
 7ea:	24 c0       	rjmp	.+72     	; 0x834 <_ZN14HardwareSerial5writeEh+0x6c>
 7ec:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
 7ee:	0b 8d       	ldd	r16, Y+27	; 0x1b
 7f0:	10 e0       	ldi	r17, 0x00	; 0
 7f2:	0f 5f       	subi	r16, 0xFF	; 255
 7f4:	1f 4f       	sbci	r17, 0xFF	; 255
 7f6:	0f 73       	andi	r16, 0x3F	; 63
 7f8:	11 27       	eor	r17, r17
 7fa:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
 7fc:	8c 8d       	ldd	r24, Y+28	; 0x1c
 7fe:	e8 12       	cpse	r14, r24
 800:	0c c0       	rjmp	.+24     	; 0x81a <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
 802:	0f b6       	in	r0, 0x3f	; 63
 804:	07 fc       	sbrc	r0, 7
 806:	fa cf       	rjmp	.-12     	; 0x7fc <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
 808:	e8 89       	ldd	r30, Y+16	; 0x10
 80a:	f9 89       	ldd	r31, Y+17	; 0x11
 80c:	80 81       	ld	r24, Z
 80e:	85 ff       	sbrs	r24, 5
 810:	f5 cf       	rjmp	.-22     	; 0x7fc <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
 812:	ce 01       	movw	r24, r28
 814:	0e 94 a1 03 	call	0x742	; 0x742 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 818:	f1 cf       	rjmp	.-30     	; 0x7fc <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
 81a:	8b 8d       	ldd	r24, Y+27	; 0x1b
 81c:	fe 01       	movw	r30, r28
 81e:	e8 0f       	add	r30, r24
 820:	f1 1d       	adc	r31, r1
 822:	e3 5a       	subi	r30, 0xA3	; 163
 824:	ff 4f       	sbci	r31, 0xFF	; 255
 826:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
 828:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
 82a:	ea 89       	ldd	r30, Y+18	; 0x12
 82c:	fb 89       	ldd	r31, Y+19	; 0x13
 82e:	80 81       	ld	r24, Z
 830:	80 62       	ori	r24, 0x20	; 32
 832:	07 c0       	rjmp	.+14     	; 0x842 <_ZN14HardwareSerial5writeEh+0x7a>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
 834:	ee 89       	ldd	r30, Y+22	; 0x16
 836:	ff 89       	ldd	r31, Y+23	; 0x17
 838:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
 83a:	e8 89       	ldd	r30, Y+16	; 0x10
 83c:	f9 89       	ldd	r31, Y+17	; 0x11
 83e:	80 81       	ld	r24, Z
 840:	80 64       	ori	r24, 0x40	; 64
 842:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
 844:	81 e0       	ldi	r24, 0x01	; 1
 846:	90 e0       	ldi	r25, 0x00	; 0
 848:	df 91       	pop	r29
 84a:	cf 91       	pop	r28
 84c:	1f 91       	pop	r17
 84e:	0f 91       	pop	r16
 850:	ff 90       	pop	r15
 852:	ef 90       	pop	r14
 854:	08 95       	ret

00000856 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
 856:	cf 92       	push	r12
 858:	df 92       	push	r13
 85a:	ef 92       	push	r14
 85c:	ff 92       	push	r15
 85e:	1f 93       	push	r17
 860:	cf 93       	push	r28
 862:	df 93       	push	r29
 864:	ec 01       	movw	r28, r24
 866:	6a 01       	movw	r12, r20
 868:	7b 01       	movw	r14, r22
 86a:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
 86c:	e8 89       	ldd	r30, Y+16	; 0x10
 86e:	f9 89       	ldd	r31, Y+17	; 0x11
 870:	82 e0       	ldi	r24, 0x02	; 2
 872:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 874:	41 15       	cp	r20, r1
 876:	51 4e       	sbci	r21, 0xE1	; 225
 878:	61 05       	cpc	r22, r1
 87a:	71 05       	cpc	r23, r1
 87c:	b1 f0       	breq	.+44     	; 0x8aa <_ZN14HardwareSerial5beginEmh+0x54>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
 87e:	60 e0       	ldi	r22, 0x00	; 0
 880:	79 e0       	ldi	r23, 0x09	; 9
 882:	8d e3       	ldi	r24, 0x3D	; 61
 884:	90 e0       	ldi	r25, 0x00	; 0
 886:	a7 01       	movw	r20, r14
 888:	96 01       	movw	r18, r12
 88a:	0e 94 6b 07 	call	0xed6	; 0xed6 <__udivmodsi4>
 88e:	da 01       	movw	r26, r20
 890:	c9 01       	movw	r24, r18
 892:	01 97       	sbiw	r24, 0x01	; 1
 894:	a1 09       	sbc	r26, r1
 896:	b1 09       	sbc	r27, r1
 898:	b6 95       	lsr	r27
 89a:	a7 95       	ror	r26
 89c:	97 95       	ror	r25
 89e:	87 95       	ror	r24
 8a0:	ac 01       	movw	r20, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 8a2:	41 15       	cp	r20, r1
 8a4:	80 e1       	ldi	r24, 0x10	; 16
 8a6:	58 07       	cpc	r21, r24
 8a8:	a8 f0       	brcs	.+42     	; 0x8d4 <_ZN14HardwareSerial5beginEmh+0x7e>
  {
    *_ucsra = 0;
 8aa:	e8 89       	ldd	r30, Y+16	; 0x10
 8ac:	f9 89       	ldd	r31, Y+17	; 0x11
 8ae:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
 8b0:	60 e8       	ldi	r22, 0x80	; 128
 8b2:	74 e8       	ldi	r23, 0x84	; 132
 8b4:	8e e1       	ldi	r24, 0x1E	; 30
 8b6:	90 e0       	ldi	r25, 0x00	; 0
 8b8:	a7 01       	movw	r20, r14
 8ba:	96 01       	movw	r18, r12
 8bc:	0e 94 6b 07 	call	0xed6	; 0xed6 <__udivmodsi4>
 8c0:	ba 01       	movw	r22, r20
 8c2:	a9 01       	movw	r20, r18
 8c4:	41 50       	subi	r20, 0x01	; 1
 8c6:	51 09       	sbc	r21, r1
 8c8:	61 09       	sbc	r22, r1
 8ca:	71 09       	sbc	r23, r1
 8cc:	76 95       	lsr	r23
 8ce:	67 95       	ror	r22
 8d0:	57 95       	ror	r21
 8d2:	47 95       	ror	r20
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
 8d4:	ec 85       	ldd	r30, Y+12	; 0x0c
 8d6:	fd 85       	ldd	r31, Y+13	; 0x0d
 8d8:	50 83       	st	Z, r21
  *_ubrrl = baud_setting;
 8da:	ee 85       	ldd	r30, Y+14	; 0x0e
 8dc:	ff 85       	ldd	r31, Y+15	; 0x0f
 8de:	40 83       	st	Z, r20

  _written = false;
 8e0:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
 8e2:	ec 89       	ldd	r30, Y+20	; 0x14
 8e4:	fd 89       	ldd	r31, Y+21	; 0x15
 8e6:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
 8e8:	ea 89       	ldd	r30, Y+18	; 0x12
 8ea:	fb 89       	ldd	r31, Y+19	; 0x13
 8ec:	80 81       	ld	r24, Z
 8ee:	80 61       	ori	r24, 0x10	; 16
 8f0:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
 8f2:	ea 89       	ldd	r30, Y+18	; 0x12
 8f4:	fb 89       	ldd	r31, Y+19	; 0x13
 8f6:	80 81       	ld	r24, Z
 8f8:	88 60       	ori	r24, 0x08	; 8
 8fa:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
 8fc:	ea 89       	ldd	r30, Y+18	; 0x12
 8fe:	fb 89       	ldd	r31, Y+19	; 0x13
 900:	80 81       	ld	r24, Z
 902:	80 68       	ori	r24, 0x80	; 128
 904:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
 906:	ea 89       	ldd	r30, Y+18	; 0x12
 908:	fb 89       	ldd	r31, Y+19	; 0x13
 90a:	80 81       	ld	r24, Z
 90c:	8f 7d       	andi	r24, 0xDF	; 223
 90e:	80 83       	st	Z, r24
}
 910:	df 91       	pop	r29
 912:	cf 91       	pop	r28
 914:	1f 91       	pop	r17
 916:	ff 90       	pop	r15
 918:	ef 90       	pop	r14
 91a:	df 90       	pop	r13
 91c:	cf 90       	pop	r12
 91e:	08 95       	ret

00000920 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
 920:	1f 92       	push	r1
 922:	0f 92       	push	r0
 924:	0f b6       	in	r0, 0x3f	; 63
 926:	0f 92       	push	r0
 928:	11 24       	eor	r1, r1
 92a:	2f 93       	push	r18
 92c:	8f 93       	push	r24
 92e:	9f 93       	push	r25
 930:	ef 93       	push	r30
 932:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
 934:	e0 91 84 01 	lds	r30, 0x0184
 938:	f0 91 85 01 	lds	r31, 0x0185
 93c:	80 81       	ld	r24, Z
 93e:	e0 91 8a 01 	lds	r30, 0x018A
 942:	f0 91 8b 01 	lds	r31, 0x018B
 946:	82 fd       	sbrc	r24, 2
 948:	12 c0       	rjmp	.+36     	; 0x96e <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
 94a:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
 94c:	80 91 8d 01 	lds	r24, 0x018D
 950:	8f 5f       	subi	r24, 0xFF	; 255
 952:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
 954:	20 91 8e 01 	lds	r18, 0x018E
 958:	82 17       	cp	r24, r18
 95a:	51 f0       	breq	.+20     	; 0x970 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
 95c:	e0 91 8d 01 	lds	r30, 0x018D
 960:	f0 e0       	ldi	r31, 0x00	; 0
 962:	ec 58       	subi	r30, 0x8C	; 140
 964:	fe 4f       	sbci	r31, 0xFE	; 254
 966:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
 968:	80 93 8d 01 	sts	0x018D, r24
 96c:	01 c0       	rjmp	.+2      	; 0x970 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
 96e:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
 970:	ff 91       	pop	r31
 972:	ef 91       	pop	r30
 974:	9f 91       	pop	r25
 976:	8f 91       	pop	r24
 978:	2f 91       	pop	r18
 97a:	0f 90       	pop	r0
 97c:	0f be       	out	0x3f, r0	; 63
 97e:	0f 90       	pop	r0
 980:	1f 90       	pop	r1
 982:	18 95       	reti

00000984 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
 984:	1f 92       	push	r1
 986:	0f 92       	push	r0
 988:	0f b6       	in	r0, 0x3f	; 63
 98a:	0f 92       	push	r0
 98c:	11 24       	eor	r1, r1
 98e:	2f 93       	push	r18
 990:	3f 93       	push	r19
 992:	4f 93       	push	r20
 994:	5f 93       	push	r21
 996:	6f 93       	push	r22
 998:	7f 93       	push	r23
 99a:	8f 93       	push	r24
 99c:	9f 93       	push	r25
 99e:	af 93       	push	r26
 9a0:	bf 93       	push	r27
 9a2:	ef 93       	push	r30
 9a4:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
 9a6:	84 e7       	ldi	r24, 0x74	; 116
 9a8:	91 e0       	ldi	r25, 0x01	; 1
 9aa:	0e 94 a1 03 	call	0x742	; 0x742 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
 9ae:	ff 91       	pop	r31
 9b0:	ef 91       	pop	r30
 9b2:	bf 91       	pop	r27
 9b4:	af 91       	pop	r26
 9b6:	9f 91       	pop	r25
 9b8:	8f 91       	pop	r24
 9ba:	7f 91       	pop	r23
 9bc:	6f 91       	pop	r22
 9be:	5f 91       	pop	r21
 9c0:	4f 91       	pop	r20
 9c2:	3f 91       	pop	r19
 9c4:	2f 91       	pop	r18
 9c6:	0f 90       	pop	r0
 9c8:	0f be       	out	0x3f, r0	; 63
 9ca:	0f 90       	pop	r0
 9cc:	1f 90       	pop	r1
 9ce:	18 95       	reti

000009d0 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 9d0:	e4 e7       	ldi	r30, 0x74	; 116
 9d2:	f1 e0       	ldi	r31, 0x01	; 1
 9d4:	13 82       	std	Z+3, r1	; 0x03
 9d6:	12 82       	std	Z+2, r1	; 0x02
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 9d8:	88 ee       	ldi	r24, 0xE8	; 232
 9da:	93 e0       	ldi	r25, 0x03	; 3
 9dc:	a0 e0       	ldi	r26, 0x00	; 0
 9de:	b0 e0       	ldi	r27, 0x00	; 0
 9e0:	84 83       	std	Z+4, r24	; 0x04
 9e2:	95 83       	std	Z+5, r25	; 0x05
 9e4:	a6 83       	std	Z+6, r26	; 0x06
 9e6:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
 9e8:	85 e4       	ldi	r24, 0x45	; 69
 9ea:	91 e0       	ldi	r25, 0x01	; 1
 9ec:	91 83       	std	Z+1, r25	; 0x01
 9ee:	80 83       	st	Z, r24
 9f0:	85 ec       	ldi	r24, 0xC5	; 197
 9f2:	90 e0       	ldi	r25, 0x00	; 0
 9f4:	95 87       	std	Z+13, r25	; 0x0d
 9f6:	84 87       	std	Z+12, r24	; 0x0c
 9f8:	84 ec       	ldi	r24, 0xC4	; 196
 9fa:	90 e0       	ldi	r25, 0x00	; 0
 9fc:	97 87       	std	Z+15, r25	; 0x0f
 9fe:	86 87       	std	Z+14, r24	; 0x0e
 a00:	80 ec       	ldi	r24, 0xC0	; 192
 a02:	90 e0       	ldi	r25, 0x00	; 0
 a04:	91 8b       	std	Z+17, r25	; 0x11
 a06:	80 8b       	std	Z+16, r24	; 0x10
 a08:	81 ec       	ldi	r24, 0xC1	; 193
 a0a:	90 e0       	ldi	r25, 0x00	; 0
 a0c:	93 8b       	std	Z+19, r25	; 0x13
 a0e:	82 8b       	std	Z+18, r24	; 0x12
 a10:	82 ec       	ldi	r24, 0xC2	; 194
 a12:	90 e0       	ldi	r25, 0x00	; 0
 a14:	95 8b       	std	Z+21, r25	; 0x15
 a16:	84 8b       	std	Z+20, r24	; 0x14
 a18:	86 ec       	ldi	r24, 0xC6	; 198
 a1a:	90 e0       	ldi	r25, 0x00	; 0
 a1c:	97 8b       	std	Z+23, r25	; 0x17
 a1e:	86 8b       	std	Z+22, r24	; 0x16
 a20:	11 8e       	std	Z+25, r1	; 0x19
 a22:	12 8e       	std	Z+26, r1	; 0x1a
 a24:	13 8e       	std	Z+27, r1	; 0x1b
 a26:	14 8e       	std	Z+28, r1	; 0x1c
 a28:	08 95       	ret

00000a2a <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 a2a:	cf 92       	push	r12
 a2c:	df 92       	push	r13
 a2e:	ef 92       	push	r14
 a30:	ff 92       	push	r15
 a32:	0f 93       	push	r16
 a34:	1f 93       	push	r17
 a36:	cf 93       	push	r28
 a38:	df 93       	push	r29
 a3a:	6c 01       	movw	r12, r24
 a3c:	eb 01       	movw	r28, r22
 a3e:	7b 01       	movw	r14, r22
 a40:	e4 0e       	add	r14, r20
 a42:	f5 1e       	adc	r15, r21
  size_t n = 0;
 a44:	00 e0       	ldi	r16, 0x00	; 0
 a46:	10 e0       	ldi	r17, 0x00	; 0
  while (size--) {
 a48:	ce 15       	cp	r28, r14
 a4a:	df 05       	cpc	r29, r15
 a4c:	61 f0       	breq	.+24     	; 0xa66 <_ZN5Print5writeEPKhj+0x3c>
    n += write(*buffer++);
 a4e:	69 91       	ld	r22, Y+
 a50:	d6 01       	movw	r26, r12
 a52:	ed 91       	ld	r30, X+
 a54:	fc 91       	ld	r31, X
 a56:	01 90       	ld	r0, Z+
 a58:	f0 81       	ld	r31, Z
 a5a:	e0 2d       	mov	r30, r0
 a5c:	c6 01       	movw	r24, r12
 a5e:	09 95       	icall
 a60:	08 0f       	add	r16, r24
 a62:	19 1f       	adc	r17, r25
 a64:	f1 cf       	rjmp	.-30     	; 0xa48 <_ZN5Print5writeEPKhj+0x1e>
  }
  return n;
}
 a66:	c8 01       	movw	r24, r16
 a68:	df 91       	pop	r29
 a6a:	cf 91       	pop	r28
 a6c:	1f 91       	pop	r17
 a6e:	0f 91       	pop	r16
 a70:	ff 90       	pop	r15
 a72:	ef 90       	pop	r14
 a74:	df 90       	pop	r13
 a76:	cf 90       	pop	r12
 a78:	08 95       	ret

00000a7a <_ZN5Print5writeEPKc>:
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
 a7a:	61 15       	cp	r22, r1
 a7c:	71 05       	cpc	r23, r1
 a7e:	79 f0       	breq	.+30     	; 0xa9e <_ZN5Print5writeEPKc+0x24>
      return write((const uint8_t *)str, strlen(str));
 a80:	fb 01       	movw	r30, r22
 a82:	01 90       	ld	r0, Z+
 a84:	00 20       	and	r0, r0
 a86:	e9 f7       	brne	.-6      	; 0xa82 <_ZN5Print5writeEPKc+0x8>
 a88:	31 97       	sbiw	r30, 0x01	; 1
 a8a:	af 01       	movw	r20, r30
 a8c:	46 1b       	sub	r20, r22
 a8e:	57 0b       	sbc	r21, r23
 a90:	dc 01       	movw	r26, r24
 a92:	ed 91       	ld	r30, X+
 a94:	fc 91       	ld	r31, X
 a96:	02 80       	ldd	r0, Z+2	; 0x02
 a98:	f3 81       	ldd	r31, Z+3	; 0x03
 a9a:	e0 2d       	mov	r30, r0
 a9c:	09 94       	ijmp
    }
 a9e:	80 e0       	ldi	r24, 0x00	; 0
 aa0:	90 e0       	ldi	r25, 0x00	; 0
 aa2:	08 95       	ret

00000aa4 <_ZN5Print7printlnEv>:
  return x.printTo(*this);
}

size_t Print::println(void)
{
  return write("\r\n");
 aa4:	61 e5       	ldi	r22, 0x51	; 81
 aa6:	71 e0       	ldi	r23, 0x01	; 1
 aa8:	0c 94 3d 05 	jmp	0xa7a	; 0xa7a <_ZN5Print5writeEPKc>

00000aac <_ZN5Print7printlnEPKc>:
  n += println();
  return n;
}

size_t Print::println(const char c[])
{
 aac:	0f 93       	push	r16
 aae:	1f 93       	push	r17
 ab0:	cf 93       	push	r28
 ab2:	df 93       	push	r29
 ab4:	ec 01       	movw	r28, r24
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
  return write(str);
 ab6:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZN5Print5writeEPKc>
 aba:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
 abc:	ce 01       	movw	r24, r28
 abe:	0e 94 52 05 	call	0xaa4	; 0xaa4 <_ZN5Print7printlnEv>
  return n;
}
 ac2:	80 0f       	add	r24, r16
 ac4:	91 1f       	adc	r25, r17
 ac6:	df 91       	pop	r29
 ac8:	cf 91       	pop	r28
 aca:	1f 91       	pop	r17
 acc:	0f 91       	pop	r16
 ace:	08 95       	ret

00000ad0 <_ZN5Print11printNumberEmh>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
 ad0:	8f 92       	push	r8
 ad2:	9f 92       	push	r9
 ad4:	af 92       	push	r10
 ad6:	bf 92       	push	r11
 ad8:	cf 92       	push	r12
 ada:	df 92       	push	r13
 adc:	ef 92       	push	r14
 ade:	ff 92       	push	r15
 ae0:	0f 93       	push	r16
 ae2:	1f 93       	push	r17
 ae4:	cf 93       	push	r28
 ae6:	df 93       	push	r29
 ae8:	cd b7       	in	r28, 0x3d	; 61
 aea:	de b7       	in	r29, 0x3e	; 62
 aec:	a1 97       	sbiw	r28, 0x21	; 33
 aee:	0f b6       	in	r0, 0x3f	; 63
 af0:	f8 94       	cli
 af2:	de bf       	out	0x3e, r29	; 62
 af4:	0f be       	out	0x3f, r0	; 63
 af6:	cd bf       	out	0x3d, r28	; 61
 af8:	6c 01       	movw	r12, r24
 afa:	14 2f       	mov	r17, r20
 afc:	e5 2f       	mov	r30, r21
 afe:	cb 01       	movw	r24, r22
 b00:	02 2f       	mov	r16, r18
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
 b02:	19 a2       	std	Y+33, r1	; 0x21

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
 b04:	22 30       	cpi	r18, 0x02	; 2
 b06:	08 f4       	brcc	.+2      	; 0xb0a <_ZN5Print11printNumberEmh+0x3a>
 b08:	0a e0       	ldi	r16, 0x0A	; 10
 b0a:	7e 01       	movw	r14, r28
 b0c:	21 e2       	ldi	r18, 0x21	; 33
 b0e:	e2 0e       	add	r14, r18
 b10:	f1 1c       	adc	r15, r1

  do {
    unsigned long m = n;
    n /= base;
 b12:	80 2e       	mov	r8, r16
 b14:	91 2c       	mov	r9, r1
 b16:	a1 2c       	mov	r10, r1
 b18:	b1 2c       	mov	r11, r1
 b1a:	61 2f       	mov	r22, r17
 b1c:	7e 2f       	mov	r23, r30
 b1e:	a5 01       	movw	r20, r10
 b20:	94 01       	movw	r18, r8
 b22:	0e 94 6b 07 	call	0xed6	; 0xed6 <__udivmodsi4>
    char c = m - base * n;
 b26:	02 9f       	mul	r16, r18
 b28:	10 19       	sub	r17, r0
 b2a:	11 24       	eor	r1, r1
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
 b2c:	81 e0       	ldi	r24, 0x01	; 1
 b2e:	e8 1a       	sub	r14, r24
 b30:	f1 08       	sbc	r15, r1
 b32:	1a 30       	cpi	r17, 0x0A	; 10
 b34:	10 f4       	brcc	.+4      	; 0xb3a <_ZN5Print11printNumberEmh+0x6a>
 b36:	10 5d       	subi	r17, 0xD0	; 208
 b38:	01 c0       	rjmp	.+2      	; 0xb3c <_ZN5Print11printNumberEmh+0x6c>
 b3a:	19 5c       	subi	r17, 0xC9	; 201
 b3c:	f7 01       	movw	r30, r14
 b3e:	10 83       	st	Z, r17
 b40:	12 2f       	mov	r17, r18
 b42:	e3 2f       	mov	r30, r19
 b44:	ca 01       	movw	r24, r20
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
 b46:	23 2b       	or	r18, r19
 b48:	24 2b       	or	r18, r20
 b4a:	25 2b       	or	r18, r21
 b4c:	31 f7       	brne	.-52     	; 0xb1a <_ZN5Print11printNumberEmh+0x4a>
    n /= base;
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
 b4e:	b7 01       	movw	r22, r14
 b50:	c6 01       	movw	r24, r12
 b52:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZN5Print5writeEPKc>
}
 b56:	a1 96       	adiw	r28, 0x21	; 33
 b58:	0f b6       	in	r0, 0x3f	; 63
 b5a:	f8 94       	cli
 b5c:	de bf       	out	0x3e, r29	; 62
 b5e:	0f be       	out	0x3f, r0	; 63
 b60:	cd bf       	out	0x3d, r28	; 61
 b62:	df 91       	pop	r29
 b64:	cf 91       	pop	r28
 b66:	1f 91       	pop	r17
 b68:	0f 91       	pop	r16
 b6a:	ff 90       	pop	r15
 b6c:	ef 90       	pop	r14
 b6e:	df 90       	pop	r13
 b70:	cf 90       	pop	r12
 b72:	bf 90       	pop	r11
 b74:	af 90       	pop	r10
 b76:	9f 90       	pop	r9
 b78:	8f 90       	pop	r8
 b7a:	08 95       	ret

00000b7c <_ZN5Print5printEmi>:
  }
}

size_t Print::print(unsigned long n, int base)
{
  if (base == 0) return write(n);
 b7c:	21 15       	cp	r18, r1
 b7e:	31 05       	cpc	r19, r1
 b80:	41 f4       	brne	.+16     	; 0xb92 <_ZN5Print5printEmi+0x16>
 b82:	dc 01       	movw	r26, r24
 b84:	ed 91       	ld	r30, X+
 b86:	fc 91       	ld	r31, X
 b88:	01 90       	ld	r0, Z+
 b8a:	f0 81       	ld	r31, Z
 b8c:	e0 2d       	mov	r30, r0
 b8e:	64 2f       	mov	r22, r20
 b90:	09 94       	ijmp
  else return printNumber(n, base);
 b92:	0c 94 68 05 	jmp	0xad0	; 0xad0 <_ZN5Print11printNumberEmh>

00000b96 <_ZN5Print7printlnEmi>:
  n += println();
  return n;
}

size_t Print::println(unsigned long num, int base)
{
 b96:	0f 93       	push	r16
 b98:	1f 93       	push	r17
 b9a:	cf 93       	push	r28
 b9c:	df 93       	push	r29
 b9e:	ec 01       	movw	r28, r24
  size_t n = print(num, base);
 ba0:	0e 94 be 05 	call	0xb7c	; 0xb7c <_ZN5Print5printEmi>
 ba4:	8c 01       	movw	r16, r24
  n += println();
 ba6:	ce 01       	movw	r24, r28
 ba8:	0e 94 52 05 	call	0xaa4	; 0xaa4 <_ZN5Print7printlnEv>
  return n;
}
 bac:	80 0f       	add	r24, r16
 bae:	91 1f       	adc	r25, r17
 bb0:	df 91       	pop	r29
 bb2:	cf 91       	pop	r28
 bb4:	1f 91       	pop	r17
 bb6:	0f 91       	pop	r16
 bb8:	08 95       	ret

00000bba <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
 bba:	1f 92       	push	r1
 bbc:	0f 92       	push	r0
 bbe:	0f b6       	in	r0, 0x3f	; 63
 bc0:	0f 92       	push	r0
 bc2:	11 24       	eor	r1, r1
 bc4:	2f 93       	push	r18
 bc6:	3f 93       	push	r19
 bc8:	8f 93       	push	r24
 bca:	9f 93       	push	r25
 bcc:	af 93       	push	r26
 bce:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
 bd0:	80 91 12 02 	lds	r24, 0x0212
 bd4:	90 91 13 02 	lds	r25, 0x0213
 bd8:	a0 91 14 02 	lds	r26, 0x0214
 bdc:	b0 91 15 02 	lds	r27, 0x0215
	unsigned char f = timer0_fract;
 be0:	30 91 11 02 	lds	r19, 0x0211

	m += MILLIS_INC;
	f += FRACT_INC;
 be4:	23 e0       	ldi	r18, 0x03	; 3
 be6:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
 be8:	2d 37       	cpi	r18, 0x7D	; 125
 bea:	20 f4       	brcc	.+8      	; 0xbf4 <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
 bec:	01 96       	adiw	r24, 0x01	; 1
 bee:	a1 1d       	adc	r26, r1
 bf0:	b1 1d       	adc	r27, r1
 bf2:	05 c0       	rjmp	.+10     	; 0xbfe <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
 bf4:	26 e8       	ldi	r18, 0x86	; 134
 bf6:	23 0f       	add	r18, r19
		m += 1;
 bf8:	02 96       	adiw	r24, 0x02	; 2
 bfa:	a1 1d       	adc	r26, r1
 bfc:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
 bfe:	20 93 11 02 	sts	0x0211, r18
	timer0_millis = m;
 c02:	80 93 12 02 	sts	0x0212, r24
 c06:	90 93 13 02 	sts	0x0213, r25
 c0a:	a0 93 14 02 	sts	0x0214, r26
 c0e:	b0 93 15 02 	sts	0x0215, r27
	timer0_overflow_count++;
 c12:	80 91 16 02 	lds	r24, 0x0216
 c16:	90 91 17 02 	lds	r25, 0x0217
 c1a:	a0 91 18 02 	lds	r26, 0x0218
 c1e:	b0 91 19 02 	lds	r27, 0x0219
 c22:	01 96       	adiw	r24, 0x01	; 1
 c24:	a1 1d       	adc	r26, r1
 c26:	b1 1d       	adc	r27, r1
 c28:	80 93 16 02 	sts	0x0216, r24
 c2c:	90 93 17 02 	sts	0x0217, r25
 c30:	a0 93 18 02 	sts	0x0218, r26
 c34:	b0 93 19 02 	sts	0x0219, r27
}
 c38:	bf 91       	pop	r27
 c3a:	af 91       	pop	r26
 c3c:	9f 91       	pop	r25
 c3e:	8f 91       	pop	r24
 c40:	3f 91       	pop	r19
 c42:	2f 91       	pop	r18
 c44:	0f 90       	pop	r0
 c46:	0f be       	out	0x3f, r0	; 63
 c48:	0f 90       	pop	r0
 c4a:	1f 90       	pop	r1
 c4c:	18 95       	reti

00000c4e <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
 c4e:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
 c50:	84 b5       	in	r24, 0x24	; 36
 c52:	82 60       	ori	r24, 0x02	; 2
 c54:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
 c56:	84 b5       	in	r24, 0x24	; 36
 c58:	81 60       	ori	r24, 0x01	; 1
 c5a:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
 c5c:	85 b5       	in	r24, 0x25	; 37
 c5e:	82 60       	ori	r24, 0x02	; 2
 c60:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
 c62:	85 b5       	in	r24, 0x25	; 37
 c64:	81 60       	ori	r24, 0x01	; 1
 c66:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
 c68:	ee e6       	ldi	r30, 0x6E	; 110
 c6a:	f0 e0       	ldi	r31, 0x00	; 0
 c6c:	80 81       	ld	r24, Z
 c6e:	81 60       	ori	r24, 0x01	; 1
 c70:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
 c72:	e1 e8       	ldi	r30, 0x81	; 129
 c74:	f0 e0       	ldi	r31, 0x00	; 0
 c76:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
 c78:	80 81       	ld	r24, Z
 c7a:	82 60       	ori	r24, 0x02	; 2
 c7c:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
 c7e:	80 81       	ld	r24, Z
 c80:	81 60       	ori	r24, 0x01	; 1
 c82:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
 c84:	e0 e8       	ldi	r30, 0x80	; 128
 c86:	f0 e0       	ldi	r31, 0x00	; 0
 c88:	80 81       	ld	r24, Z
 c8a:	81 60       	ori	r24, 0x01	; 1
 c8c:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
 c8e:	e1 eb       	ldi	r30, 0xB1	; 177
 c90:	f0 e0       	ldi	r31, 0x00	; 0
 c92:	80 81       	ld	r24, Z
 c94:	84 60       	ori	r24, 0x04	; 4
 c96:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
 c98:	e0 eb       	ldi	r30, 0xB0	; 176
 c9a:	f0 e0       	ldi	r31, 0x00	; 0
 c9c:	80 81       	ld	r24, Z
 c9e:	81 60       	ori	r24, 0x01	; 1
 ca0:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
 ca2:	ea e7       	ldi	r30, 0x7A	; 122
 ca4:	f0 e0       	ldi	r31, 0x00	; 0
 ca6:	80 81       	ld	r24, Z
 ca8:	84 60       	ori	r24, 0x04	; 4
 caa:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
 cac:	80 81       	ld	r24, Z
 cae:	82 60       	ori	r24, 0x02	; 2
 cb0:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
 cb2:	80 81       	ld	r24, Z
 cb4:	81 60       	ori	r24, 0x01	; 1
 cb6:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
 cb8:	80 81       	ld	r24, Z
 cba:	80 68       	ori	r24, 0x80	; 128
 cbc:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
 cbe:	10 92 c1 00 	sts	0x00C1, r1
 cc2:	08 95       	ret

00000cc4 <__vector_13>:
/** Don't add an extra SCLK pulse after switching from dot-correction mode. */
static uint8_t firstGSInput;

/** Interrupt called after an XLAT pulse to prevent more XLAT pulses. */
ISR(TIMER1_OVF_vect)
{
 cc4:	1f 92       	push	r1
 cc6:	0f 92       	push	r0
 cc8:	0f b6       	in	r0, 0x3f	; 63
 cca:	0f 92       	push	r0
 ccc:	11 24       	eor	r1, r1
 cce:	2f 93       	push	r18
 cd0:	3f 93       	push	r19
 cd2:	4f 93       	push	r20
 cd4:	5f 93       	push	r21
 cd6:	6f 93       	push	r22
 cd8:	7f 93       	push	r23
 cda:	8f 93       	push	r24
 cdc:	9f 93       	push	r25
 cde:	af 93       	push	r26
 ce0:	bf 93       	push	r27
 ce2:	ef 93       	push	r30
 ce4:	ff 93       	push	r31
    disable_XLAT_pulses();
 ce6:	80 e2       	ldi	r24, 0x20	; 32
 ce8:	80 93 80 00 	sts	0x0080, r24
    clear_XLAT_interrupt();
 cec:	10 92 6f 00 	sts	0x006F, r1
    tlc_needXLAT = 0;
 cf0:	10 92 36 02 	sts	0x0236, r1
    if (tlc_onUpdateFinished) {
 cf4:	80 91 34 02 	lds	r24, 0x0234
 cf8:	90 91 35 02 	lds	r25, 0x0235
 cfc:	89 2b       	or	r24, r25
 cfe:	31 f0       	breq	.+12     	; 0xd0c <__vector_13+0x48>
        sei();
 d00:	78 94       	sei
        tlc_onUpdateFinished();
 d02:	e0 91 34 02 	lds	r30, 0x0234
 d06:	f0 91 35 02 	lds	r31, 0x0235
 d0a:	09 95       	icall
    }
}
 d0c:	ff 91       	pop	r31
 d0e:	ef 91       	pop	r30
 d10:	bf 91       	pop	r27
 d12:	af 91       	pop	r26
 d14:	9f 91       	pop	r25
 d16:	8f 91       	pop	r24
 d18:	7f 91       	pop	r23
 d1a:	6f 91       	pop	r22
 d1c:	5f 91       	pop	r21
 d1e:	4f 91       	pop	r20
 d20:	3f 91       	pop	r19
 d22:	2f 91       	pop	r18
 d24:	0f 90       	pop	r0
 d26:	0f be       	out	0x3f, r0	; 63
 d28:	0f 90       	pop	r0
 d2a:	1f 90       	pop	r1
 d2c:	18 95       	reti

00000d2e <_ZN7Tlc59403setEhj>:
           channel 0, OUT0 of the next TLC is channel 16, etc.
    \param value (0-4095).  The grayscale value, 4095 is maximum.
    \see get */
void Tlc5940::set(TLC_CHANNEL_TYPE channel, uint16_t value)
{
    TLC_CHANNEL_TYPE index8 = (NUM_TLCS * 16 - 1) - channel;
 d2e:	8f e0       	ldi	r24, 0x0F	; 15
 d30:	86 1b       	sub	r24, r22
    uint8_t *index12p = tlc_GSData + ((((uint16_t)index8) * 3) >> 1);
 d32:	93 e0       	ldi	r25, 0x03	; 3
 d34:	89 9f       	mul	r24, r25
 d36:	f0 01       	movw	r30, r0
 d38:	11 24       	eor	r1, r1
 d3a:	f6 95       	lsr	r31
 d3c:	e7 95       	ror	r30
 d3e:	e4 5e       	subi	r30, 0xE4	; 228
 d40:	fd 4f       	sbci	r31, 0xFD	; 253
    if (index8 & 1) { // starts in the middle
 d42:	80 ff       	sbrs	r24, 0
 d44:	05 c0       	rjmp	.+10     	; 0xd50 <_ZN7Tlc59403setEhj+0x22>
                      // first 4 bits intact | 4 top bits of value
        *index12p = (*index12p & 0xF0) | (value >> 8);
 d46:	80 81       	ld	r24, Z
 d48:	80 7f       	andi	r24, 0xF0	; 240
 d4a:	85 2b       	or	r24, r21
 d4c:	80 83       	st	Z, r24
 d4e:	0c c0       	rjmp	.+24     	; 0xd68 <_ZN7Tlc59403setEhj+0x3a>
                      // 8 lower bits of value
        *(++index12p) = value & 0xFF;
    } else { // starts clean
                      // 8 upper bits of value
        *(index12p++) = value >> 4;
 d50:	ca 01       	movw	r24, r20
 d52:	24 e0       	ldi	r18, 0x04	; 4
 d54:	96 95       	lsr	r25
 d56:	87 95       	ror	r24
 d58:	2a 95       	dec	r18
 d5a:	e1 f7       	brne	.-8      	; 0xd54 <_ZN7Tlc59403setEhj+0x26>
 d5c:	80 83       	st	Z, r24
                      // 4 lower bits of value | last 4 bits intact
        *index12p = ((uint8_t)(value << 4)) | (*index12p & 0xF);
 d5e:	81 81       	ldd	r24, Z+1	; 0x01
 d60:	8f 70       	andi	r24, 0x0F	; 15
 d62:	42 95       	swap	r20
 d64:	40 7f       	andi	r20, 0xF0	; 240
 d66:	48 2b       	or	r20, r24
 d68:	41 83       	std	Z+1, r20	; 0x01
 d6a:	08 95       	ret

00000d6c <_ZN7Tlc59406setAllEj>:

/** Sets all channels to value.
    \param value grayscale value (0 - 4095) */
void Tlc5940::setAll(uint16_t value)
{
    uint8_t firstByte = value >> 4;
 d6c:	cb 01       	movw	r24, r22
 d6e:	24 e0       	ldi	r18, 0x04	; 4
 d70:	96 95       	lsr	r25
 d72:	87 95       	ror	r24
 d74:	2a 95       	dec	r18
 d76:	e1 f7       	brne	.-8      	; 0xd70 <_ZN7Tlc59406setAllEj+0x4>
 d78:	98 2f       	mov	r25, r24
    uint8_t secondByte = (value << 4) | (value >> 8);
 d7a:	26 2f       	mov	r18, r22
 d7c:	86 2f       	mov	r24, r22
 d7e:	82 95       	swap	r24
 d80:	80 7f       	andi	r24, 0xF0	; 240
 d82:	87 2b       	or	r24, r23
    uint8_t *p = tlc_GSData;
 d84:	ec e1       	ldi	r30, 0x1C	; 28
 d86:	f2 e0       	ldi	r31, 0x02	; 2
    while (p < tlc_GSData + NUM_TLCS * 24) {
        *p++ = firstByte;
 d88:	90 83       	st	Z, r25
        *p++ = secondByte;
 d8a:	81 83       	std	Z+1, r24	; 0x01
 d8c:	33 96       	adiw	r30, 0x03	; 3
 d8e:	df 01       	movw	r26, r30
 d90:	11 97       	sbiw	r26, 0x01	; 1
        *p++ = (uint8_t)value;
 d92:	2c 93       	st	X, r18
void Tlc5940::setAll(uint16_t value)
{
    uint8_t firstByte = value >> 4;
    uint8_t secondByte = (value << 4) | (value >> 8);
    uint8_t *p = tlc_GSData;
    while (p < tlc_GSData + NUM_TLCS * 24) {
 d94:	32 e0       	ldi	r19, 0x02	; 2
 d96:	e4 33       	cpi	r30, 0x34	; 52
 d98:	f3 07       	cpc	r31, r19
 d9a:	b0 f3       	brcs	.-20     	; 0xd88 <_ZN7Tlc59406setAllEj+0x1c>
        *p++ = firstByte;
        *p++ = secondByte;
        *p++ = (uint8_t)value;
    }
}
 d9c:	08 95       	ret

00000d9e <_ZN7Tlc59405clearEv>:
/** Clears the grayscale data array, #tlc_GSData, but does not shift in any
    data.  This call should be followed by update() if you are turning off
    all the outputs. */
void Tlc5940::clear(void)
{
    setAll(0);
 d9e:	60 e0       	ldi	r22, 0x00	; 0
 da0:	70 e0       	ldi	r23, 0x00	; 0
 da2:	0c 94 b6 06 	jmp	0xd6c	; 0xd6c <_ZN7Tlc59406setAllEj>

00000da6 <_Z15tlc_shift8_initv>:
#elif DATA_TRANSFER_MODE == TLC_SPI

/** Initializes the SPI module to double speed (f_osc / 2) */
void tlc_shift8_init(void)
{
    SIN_DDR    |= _BV(SIN_PIN);    // SPI MOSI as output
 da6:	23 9a       	sbi	0x04, 3	; 4
    SCLK_DDR   |= _BV(SCLK_PIN);   // SPI SCK as output
 da8:	25 9a       	sbi	0x04, 5	; 4
    TLC_SS_DDR |= _BV(TLC_SS_PIN); // SPI SS as output
 daa:	22 9a       	sbi	0x04, 2	; 4

    SCLK_PORT &= ~_BV(SCLK_PIN);
 dac:	2d 98       	cbi	0x05, 5	; 5

    SPSR = _BV(SPI2X); // double speed (f_osc / 2)
 dae:	81 e0       	ldi	r24, 0x01	; 1
 db0:	8d bd       	out	0x2d, r24	; 45
    SPCR = _BV(SPE)    // enable SPI
         | _BV(MSTR);  // master mode
 db2:	80 e5       	ldi	r24, 0x50	; 80
 db4:	8c bd       	out	0x2c, r24	; 44
 db6:	08 95       	ret

00000db8 <_Z10tlc_shift8h>:
}

/** Shifts out a byte, MSB first */
void tlc_shift8(uint8_t byte)
{
    SPDR = byte; // starts transmission
 db8:	8e bd       	out	0x2e, r24	; 46
    while (!(SPSR & _BV(SPIF)))
 dba:	0d b4       	in	r0, 0x2d	; 45
 dbc:	07 fe       	sbrs	r0, 7
 dbe:	fd cf       	rjmp	.-6      	; 0xdba <_Z10tlc_shift8h+0x2>
        ; // wait for transmission complete
}
 dc0:	08 95       	ret

00000dc2 <_ZN7Tlc59406updateEv>:
    or
    \code while(tlc_needXLAT); \endcode
    \returns 1 if there is data waiting to be latched, 0 if data was
             successfully shifted in */
uint8_t Tlc5940::update(void)
{
 dc2:	1f 93       	push	r17
 dc4:	cf 93       	push	r28
 dc6:	df 93       	push	r29
    if (tlc_needXLAT) {
 dc8:	10 91 36 02 	lds	r17, 0x0236
 dcc:	11 11       	cpse	r17, r1
 dce:	29 c0       	rjmp	.+82     	; 0xe22 <_ZN7Tlc59406updateEv+0x60>
        return 1;
    }
    disable_XLAT_pulses();
 dd0:	80 e2       	ldi	r24, 0x20	; 32
 dd2:	80 93 80 00 	sts	0x0080, r24
    if (firstGSInput) {
 dd6:	80 91 1b 02 	lds	r24, 0x021B
 dda:	88 23       	and	r24, r24
 ddc:	29 f0       	breq	.+10     	; 0xde8 <_ZN7Tlc59406updateEv+0x26>
        // adds an extra SCLK pulse unless we've just set dot-correction data
        firstGSInput = 0;
 dde:	10 92 1b 02 	sts	0x021B, r1
    or
    \code while(tlc_needXLAT); \endcode
    \returns 1 if there is data waiting to be latched, 0 if data was
             successfully shifted in */
uint8_t Tlc5940::update(void)
{
 de2:	cc e1       	ldi	r28, 0x1C	; 28
 de4:	d2 e0       	ldi	r29, 0x02	; 2
 de6:	03 c0       	rjmp	.+6      	; 0xdee <_ZN7Tlc59406updateEv+0x2c>
    disable_XLAT_pulses();
    if (firstGSInput) {
        // adds an extra SCLK pulse unless we've just set dot-correction data
        firstGSInput = 0;
    } else {
        pulse_pin(SCLK_PORT, SCLK_PIN);
 de8:	2d 9a       	sbi	0x05, 5	; 5
 dea:	2d 98       	cbi	0x05, 5	; 5
 dec:	fa cf       	rjmp	.-12     	; 0xde2 <_ZN7Tlc59406updateEv+0x20>
    }
    uint8_t *p = tlc_GSData;
    while (p < tlc_GSData + NUM_TLCS * 24) {
        tlc_shift8(*p++);
 dee:	88 81       	ld	r24, Y
 df0:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <_Z10tlc_shift8h>
        tlc_shift8(*p++);
 df4:	89 81       	ldd	r24, Y+1	; 0x01
 df6:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <_Z10tlc_shift8h>
 dfa:	23 96       	adiw	r28, 0x03	; 3
 dfc:	fe 01       	movw	r30, r28
 dfe:	31 97       	sbiw	r30, 0x01	; 1
        tlc_shift8(*p++);
 e00:	80 81       	ld	r24, Z
 e02:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <_Z10tlc_shift8h>
        firstGSInput = 0;
    } else {
        pulse_pin(SCLK_PORT, SCLK_PIN);
    }
    uint8_t *p = tlc_GSData;
    while (p < tlc_GSData + NUM_TLCS * 24) {
 e06:	82 e0       	ldi	r24, 0x02	; 2
 e08:	c4 33       	cpi	r28, 0x34	; 52
 e0a:	d8 07       	cpc	r29, r24
 e0c:	80 f3       	brcs	.-32     	; 0xdee <_ZN7Tlc59406updateEv+0x2c>
        tlc_shift8(*p++);
        tlc_shift8(*p++);
        tlc_shift8(*p++);
    }
    tlc_needXLAT = 1;
 e0e:	81 e0       	ldi	r24, 0x01	; 1
 e10:	80 93 36 02 	sts	0x0236, r24
    enable_XLAT_pulses();
 e14:	90 ea       	ldi	r25, 0xA0	; 160
 e16:	90 93 80 00 	sts	0x0080, r25
    set_XLAT_interrupt();
 e1a:	b0 9a       	sbi	0x16, 0	; 22
 e1c:	80 93 6f 00 	sts	0x006F, r24
 e20:	01 c0       	rjmp	.+2      	; 0xe24 <_ZN7Tlc59406updateEv+0x62>
    \returns 1 if there is data waiting to be latched, 0 if data was
             successfully shifted in */
uint8_t Tlc5940::update(void)
{
    if (tlc_needXLAT) {
        return 1;
 e22:	11 e0       	ldi	r17, 0x01	; 1
    }
    tlc_needXLAT = 1;
    enable_XLAT_pulses();
    set_XLAT_interrupt();
    return 0;
}
 e24:	81 2f       	mov	r24, r17
 e26:	df 91       	pop	r29
 e28:	cf 91       	pop	r28
 e2a:	1f 91       	pop	r17
 e2c:	08 95       	ret

00000e2e <_ZN7Tlc59404initEj>:
/** Pin i/o and Timer setup.  The grayscale register will be reset to all
    zeros, or whatever initialValue is set to and the Timers will start.
    \param initialValue = 0, optional parameter specifing the inital startup
           value */
void Tlc5940::init(uint16_t initialValue)
{
 e2e:	0f 93       	push	r16
 e30:	1f 93       	push	r17
 e32:	cf 93       	push	r28
 e34:	df 93       	push	r29
 e36:	00 d0       	rcall	.+0      	; 0xe38 <_ZN7Tlc59404initEj+0xa>
 e38:	cd b7       	in	r28, 0x3d	; 61
 e3a:	de b7       	in	r29, 0x3e	; 62
 e3c:	8c 01       	movw	r16, r24
    /* Pin Setup */
    XLAT_DDR |= _BV(XLAT_PIN);
 e3e:	21 9a       	sbi	0x04, 1	; 4
    BLANK_DDR |= _BV(BLANK_PIN);
 e40:	22 9a       	sbi	0x04, 2	; 4
    GSCLK_DDR |= _BV(GSCLK_PIN);
 e42:	53 9a       	sbi	0x0a, 3	; 10
#endif
#if XERR_ENABLED
    XERR_DDR &= ~_BV(XERR_PIN);   // XERR as input
    XERR_PORT |= _BV(XERR_PIN);   // enable pull-up resistor
#endif
    BLANK_PORT |= _BV(BLANK_PIN); // leave blank high (until the timers start)
 e44:	2a 9a       	sbi	0x05, 2	; 5

    tlc_shift8_init();
 e46:	69 83       	std	Y+1, r22	; 0x01
 e48:	7a 83       	std	Y+2, r23	; 0x02
 e4a:	0e 94 d3 06 	call	0xda6	; 0xda6 <_Z15tlc_shift8_initv>

    setAll(initialValue);
 e4e:	69 81       	ldd	r22, Y+1	; 0x01
 e50:	7a 81       	ldd	r23, Y+2	; 0x02
 e52:	c8 01       	movw	r24, r16
 e54:	0e 94 b6 06 	call	0xd6c	; 0xd6c <_ZN7Tlc59406setAllEj>
    update();
 e58:	c8 01       	movw	r24, r16
 e5a:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <_ZN7Tlc59406updateEv>
    disable_XLAT_pulses();
 e5e:	e0 e8       	ldi	r30, 0x80	; 128
 e60:	f0 e0       	ldi	r31, 0x00	; 0
 e62:	80 e2       	ldi	r24, 0x20	; 32
 e64:	80 83       	st	Z, r24
    clear_XLAT_interrupt();
 e66:	10 92 6f 00 	sts	0x006F, r1
    tlc_needXLAT = 0;
 e6a:	10 92 36 02 	sts	0x0236, r1
    pulse_pin(XLAT_PORT, XLAT_PIN);
 e6e:	29 9a       	sbi	0x05, 1	; 5
 e70:	29 98       	cbi	0x05, 1	; 5


    /* Timer Setup */

    /* Timer 1 - BLANK / XLAT */
    TCCR1A = _BV(COM1B1);  // non inverting, output on OC1B, BLANK
 e72:	80 83       	st	Z, r24
    TCCR1B = _BV(WGM13);   // Phase/freq correct PWM, ICR1 top
 e74:	e1 e8       	ldi	r30, 0x81	; 129
 e76:	f0 e0       	ldi	r31, 0x00	; 0
 e78:	80 e1       	ldi	r24, 0x10	; 16
 e7a:	80 83       	st	Z, r24
    OCR1A = 1;             // duty factor on OC1A, XLAT is inside BLANK
 e7c:	81 e0       	ldi	r24, 0x01	; 1
 e7e:	90 e0       	ldi	r25, 0x00	; 0
 e80:	90 93 89 00 	sts	0x0089, r25
 e84:	80 93 88 00 	sts	0x0088, r24
    OCR1B = 2;             // duty factor on BLANK (larger than OCR1A (XLAT))
 e88:	82 e0       	ldi	r24, 0x02	; 2
 e8a:	90 e0       	ldi	r25, 0x00	; 0
 e8c:	90 93 8b 00 	sts	0x008B, r25
 e90:	80 93 8a 00 	sts	0x008A, r24
    ICR1 = TLC_PWM_PERIOD; // see tlc_config.h
 e94:	80 e0       	ldi	r24, 0x00	; 0
 e96:	90 e2       	ldi	r25, 0x20	; 32
 e98:	90 93 87 00 	sts	0x0087, r25
 e9c:	80 93 86 00 	sts	0x0086, r24
           | _BV(WGM33);      // Fast pwm with ICR3 top
#else
    TCCR2A = _BV(COM2B1)      // set on BOTTOM, clear on OCR2A (non-inverting),
                              // output on OC2B
           | _BV(WGM21)       // Fast pwm with OCR2A top
           | _BV(WGM20);      // Fast pwm with OCR2A top
 ea0:	83 e2       	ldi	r24, 0x23	; 35
 ea2:	80 93 b0 00 	sts	0x00B0, r24
    TCCR2B = _BV(WGM22);      // Fast pwm with OCR2A top
 ea6:	a1 eb       	ldi	r26, 0xB1	; 177
 ea8:	b0 e0       	ldi	r27, 0x00	; 0
 eaa:	88 e0       	ldi	r24, 0x08	; 8
 eac:	8c 93       	st	X, r24
    OCR2B = 0;                // duty factor (as short a pulse as possible)
 eae:	10 92 b4 00 	sts	0x00B4, r1
    OCR2A = TLC_GSCLK_PERIOD; // see tlc_config.h
 eb2:	83 e0       	ldi	r24, 0x03	; 3
 eb4:	80 93 b3 00 	sts	0x00B3, r24
    TCCR2B |= _BV(CS20);      // no prescale, (start pwm output)
 eb8:	8c 91       	ld	r24, X
 eba:	81 60       	ori	r24, 0x01	; 1
 ebc:	8c 93       	st	X, r24
#endif
    TCCR1B |= _BV(CS10);      // no prescale, (start pwm output)
 ebe:	80 81       	ld	r24, Z
 ec0:	81 60       	ori	r24, 0x01	; 1
 ec2:	80 83       	st	Z, r24
    update();
 ec4:	c8 01       	movw	r24, r16
}
 ec6:	0f 90       	pop	r0
 ec8:	0f 90       	pop	r0
 eca:	df 91       	pop	r29
 ecc:	cf 91       	pop	r28
 ece:	1f 91       	pop	r17
 ed0:	0f 91       	pop	r16
    OCR2B = 0;                // duty factor (as short a pulse as possible)
    OCR2A = TLC_GSCLK_PERIOD; // see tlc_config.h
    TCCR2B |= _BV(CS20);      // no prescale, (start pwm output)
#endif
    TCCR1B |= _BV(CS10);      // no prescale, (start pwm output)
    update();
 ed2:	0c 94 e1 06 	jmp	0xdc2	; 0xdc2 <_ZN7Tlc59406updateEv>

00000ed6 <__udivmodsi4>:
 ed6:	a1 e2       	ldi	r26, 0x21	; 33
 ed8:	1a 2e       	mov	r1, r26
 eda:	aa 1b       	sub	r26, r26
 edc:	bb 1b       	sub	r27, r27
 ede:	fd 01       	movw	r30, r26
 ee0:	0d c0       	rjmp	.+26     	; 0xefc <__udivmodsi4_ep>

00000ee2 <__udivmodsi4_loop>:
 ee2:	aa 1f       	adc	r26, r26
 ee4:	bb 1f       	adc	r27, r27
 ee6:	ee 1f       	adc	r30, r30
 ee8:	ff 1f       	adc	r31, r31
 eea:	a2 17       	cp	r26, r18
 eec:	b3 07       	cpc	r27, r19
 eee:	e4 07       	cpc	r30, r20
 ef0:	f5 07       	cpc	r31, r21
 ef2:	20 f0       	brcs	.+8      	; 0xefc <__udivmodsi4_ep>
 ef4:	a2 1b       	sub	r26, r18
 ef6:	b3 0b       	sbc	r27, r19
 ef8:	e4 0b       	sbc	r30, r20
 efa:	f5 0b       	sbc	r31, r21

00000efc <__udivmodsi4_ep>:
 efc:	66 1f       	adc	r22, r22
 efe:	77 1f       	adc	r23, r23
 f00:	88 1f       	adc	r24, r24
 f02:	99 1f       	adc	r25, r25
 f04:	1a 94       	dec	r1
 f06:	69 f7       	brne	.-38     	; 0xee2 <__udivmodsi4_loop>
 f08:	60 95       	com	r22
 f0a:	70 95       	com	r23
 f0c:	80 95       	com	r24
 f0e:	90 95       	com	r25
 f10:	9b 01       	movw	r18, r22
 f12:	ac 01       	movw	r20, r24
 f14:	bd 01       	movw	r22, r26
 f16:	cf 01       	movw	r24, r30
 f18:	08 95       	ret

00000f1a <__tablejump2__>:
 f1a:	ee 0f       	add	r30, r30
 f1c:	ff 1f       	adc	r31, r31
 f1e:	05 90       	lpm	r0, Z+
 f20:	f4 91       	lpm	r31, Z
 f22:	e0 2d       	mov	r30, r0
 f24:	09 94       	ijmp

00000f26 <_exit>:
 f26:	f8 94       	cli

00000f28 <__stop_program>:
 f28:	ff cf       	rjmp	.-2      	; 0xf28 <__stop_program>
