---
id: "时序逻辑电路"
aliases:
  - "时序逻辑电路"
tags: []
---

# 时序逻辑电路

### 双向边沿触发器(D)

```verilog
module top_module (
    input clk,
    input d,
    output reg q
);
    reg q1, q2;
  always @(posedge clk) begin
    q1 <= d;
  end
  always @(negedge clk) begin
    q2 <= d;
  end
    assign q = (clk) ? q1 : q2;
endmodule
```

###
