{"Source Block": ["hdl/library/axi_dmac/request_arb.v@267:277@HdlIdDef", "wire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@263:273", "wire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\n"], ["hdl/library/axi_dmac/request_arb.v@264:274", "\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@262:272", "wire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@272:282", "wire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\n/* Unused for now\nwire response_src_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@270:280", "wire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\n"], ["hdl/library/axi_dmac/request_arb.v@265:275", "wire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n"], ["hdl/library/axi_dmac/request_arb.v@268:278", "wire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@269:279", "wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@273:283", "wire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\n/* Unused for now\nwire response_src_valid;\nwire response_src_ready = 1'b1;\n"]], "Diff Content": {"Delete": [[272, "wire response_dest_valid;\n"]], "Add": []}}