
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.79 seconds, memory usage 234548kB, peak memory usage 378764kB (SOL-9)
$PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'sqrt' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/sqrt:for' iterated at most 8 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 132, Vars = 146) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 132, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 130, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 130, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 130, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 130, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 539, Real ops = 127, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 127, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 522, Real ops = 127, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 522, Real ops = 127, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 522, Real ops = 127, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 532, Real ops = 134, Vars = 174) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 774, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 774, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 44) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 769, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 769, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 769, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 518, Real ops = 98, Vars = 45) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 379, Real ops = 77, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 377, Real ops = 77, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 377, Real ops = 77, Vars = 37) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 374, Real ops = 77, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 373, Real ops = 77, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 373, Real ops = 77, Vars = 37) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 373, Real ops = 77, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 373, Real ops = 77, Vars = 37) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v12': elapsed time 6.08 seconds, memory usage 248016kB, peak memory usage 378764kB (SOL-9)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v12' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/sqrt:for' is being fully unrolled (8 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 1286, Real ops = 276, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 980, Real ops = 174, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 950, Real ops = 174, Vars = 77) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 950, Real ops = 174, Vars = 77) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 860, Real ops = 158, Vars = 74) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 873, Real ops = 168, Vars = 73) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 873, Real ops = 168, Vars = 78) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 900, Real ops = 168, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 893, Real ops = 196, Vars = 86) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 175, Vars = 66) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 175, Vars = 71) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 175, Vars = 66) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 175, Vars = 71) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 883, Real ops = 175, Vars = 74) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 883, Real ops = 175, Vars = 69) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 892, Real ops = 195, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 195, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 195, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 195, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 887, Real ops = 195, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 889, Real ops = 195, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 889, Real ops = 195, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 888, Real ops = 195, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 887, Real ops = 195, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 881, Real ops = 220, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 881, Real ops = 220, Vars = 69) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 881, Real ops = 220, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 881, Real ops = 220, Vars = 69) (SOL-10)
Design 'mean_vga' contains '404' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 1408, Real ops = 243, Vars = 376) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 862, Real ops = 236, Vars = 60) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v12': elapsed time 19.34 seconds, memory usage 249316kB, peak memory usage 378764kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v12' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 5474.00, 0.00, 5474.00 (CRAAS-11)
Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 5360.84, 0.00, 5360.84 (CRAAS-10)
Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 5356.84, 0.00, 5356.84 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 5356.84, 0.00, 5356.84 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v12': elapsed time 8.52 seconds, memory usage 253780kB, peak memory usage 378764kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v12' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1333, Real ops = 405, Vars = 124) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1323, Real ops = 404, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1314, Real ops = 404, Vars = 126) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1126, Real ops = 332, Vars = 106) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1118, Real ops = 332, Vars = 100) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 332, Vars = 112) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1123, Real ops = 332, Vars = 105) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1117, Real ops = 332, Vars = 101) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1116, Real ops = 332, Vars = 100) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1130, Real ops = 332, Vars = 112) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1121, Real ops = 332, Vars = 105) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1116, Real ops = 332, Vars = 100) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1130, Real ops = 332, Vars = 112) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1121, Real ops = 332, Vars = 105) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v12': elapsed time 7.33 seconds, memory usage 272628kB, peak memory usage 378764kB (SOL-9)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v12' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 343, Vars = 1118) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 343, Vars = 1111) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2099, Real ops = 369, Vars = 100) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2090, Real ops = 369, Vars = 93) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 352, Vars = 99) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1135, Real ops = 352, Vars = 92) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v12': elapsed time 3.85 seconds, memory usage 273072kB, peak memory usage 378764kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v12' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1281, Real ops = 402, Vars = 1278) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1272, Real ops = 402, Vars = 1271) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 96) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1202, Real ops = 379, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 379, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1254, Real ops = 400, Vars = 1251) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1245, Real ops = 400, Vars = 1244) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1254, Real ops = 400, Vars = 1251) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1245, Real ops = 400, Vars = 1244) (SOL-10)
Reassigned operation ACC1:if#2:acc:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
Reassigned operation ACC1-1:if:acc#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12) (ASG-1)
Reassigned operation ACC1:if:acc#81:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
Reassigned operation ACC1:if:acc#84:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-1)
Reassigned operation ACC1:if:acc#85:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11) (ASG-1)
Reassigned operation ACC1:if#2:acc#67:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) (ASG-1)
Reassigned operation ACC1:if#2:acc#70:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
Reassigned operation ACC1-3:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1:if#2:acc#67:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Saving project file '//icnas2.cc.ic.ac.uk/gsp14/Desktop/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
Optimizing partition '/mean_vga': (Total ops = 1254, Real ops = 400, Vars = 1251) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1245, Real ops = 400, Vars = 1244) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 102) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 95) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 91) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1200, Real ops = 378, Vars = 98) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1191, Real ops = 378, Vars = 91) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v12': elapsed time 17.41 seconds, memory usage 273092kB, peak memory usage 378764kB (SOL-9)
