#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 11 14:57:42 2024
# Process ID: 18296
# Current directory: C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper.vdi
# Journal file: C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/ip_repo/AXI_I2S_driver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.cache/ip 
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 413.953 ; gain = 31.078
Command: link_design -top design_1_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_audio_preprocessor_0_0/design_1_audio_preprocessor_0_0.dcp' for cell 'design_1_i/audio_preprocessor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_i2s_0_0/design_1_i2s_0_0.dcp' for cell 'design_1_i/i2s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mic_storage_0_1/design_1_mic_storage_0_1.dcp' for cell 'design_1_i/mic_storage_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_playback_ctrl_0_1/design_1_playback_ctrl_0_1.dcp' for cell 'design_1_i/playback_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_spi_controller_0_0/design_1_spi_controller_0_0.dcp' for cell 'design_1_i/spi_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_2/design_1_axi_iic_0_2.dcp' for cell 'design_1_i/I2S_audio/axi_iic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/i2c_cap_btn/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1450.293 ; gain = 593.293
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_iic_0/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_2/design_1_axi_iic_0_2_board.xdc] for cell 'design_1_i/I2S_audio/axi_iic_1/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_2/design_1_axi_iic_0_2_board.xdc] for cell 'design_1_i/I2S_audio/axi_iic_1/U0'
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc] for cell 'design_1_i/audio_preprocessor_0/inst'
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:315]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:315]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:318]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:318]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:319]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:319]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:321]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:321]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:324]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:324]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:325]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:325]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:326]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:326]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:327]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:327]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:328]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:328]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:329]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc:329]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/Users/ECE53/Desktop/m2_mod_dsp/pre_processing/pre_processing/Nexys_Video_Master.xdc] for cell 'design_1_i/audio_preprocessor_0/inst'
Parsing XDC File [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt_playback_mode'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt_playback_mode'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vadj_en[0]'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vadj_en[0]'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[0]'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[0]'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[1]'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[1]'. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/constraints/microblaze.xdc]
Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1452.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

36 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1452.113 ; gain = 1038.160
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.113 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140a229ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1550.859 ; gain = 81.852
INFO: [Opt 31-389] Phase Retarget created 187 cells and removed 298 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 11ab4110d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1550.859 ; gain = 81.852
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 140 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d767702

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1550.859 ; gain = 81.852
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 653 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG_inst to drive 58 load(s) on clock net serial_clock_OBUF
INFO: [Opt 31-194] Inserted BUFG design_1_i/i2s_0/inst/bclk_reg_0_BUFG_inst to drive 53 load(s) on clock net i2s_bclk_OBUF
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 588ee796

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1550.859 ; gain = 81.852
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9a4f7344

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.859 ; gain = 81.852
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c76999a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.859 ; gain = 81.852
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             187  |             298  |                                             13  |
|  Constant propagation         |              41  |             140  |                                              0  |
|  Sweep                        |               4  |             653  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1550.859 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c927aa9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.859 ; gain = 81.852

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1550.859 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c927aa9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1550.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1550.859 ; gain = 98.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1550.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1550.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1550.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1550.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 374ad00a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1550.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1550.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101c033e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1550.859 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19246e2c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19246e2c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.438 ; gain = 39.578
Phase 1 Placer Initialization | Checksum: 19246e2c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 121315b4d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1590.438 ; gain = 39.578
Phase 2 Global Placement | Checksum: 1eb0c7d26

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eb0c7d26

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cd7bff59

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10be48836

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 6e0eaa3c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7275f54f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18d5b8c82

Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12d09c9c5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12d09c9c5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 121f89932

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.438 ; gain = 39.578
Phase 3 Detail Placement | Checksum: 121f89932

Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1590.438 ; gain = 39.578

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 228930a2e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 228930a2e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1615.637 ; gain = 64.777
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.166. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bffbd649

Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1615.637 ; gain = 64.777
Phase 4.1 Post Commit Optimization | Checksum: 1bffbd649

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1615.637 ; gain = 64.777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bffbd649

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1615.637 ; gain = 64.777

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bffbd649

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1615.637 ; gain = 64.777

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1615.637 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 168892961

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1615.637 ; gain = 64.777
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 168892961

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1615.637 ; gain = 64.777
Ending Placer Task | Checksum: 1347172c4

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1615.637 ; gain = 64.777
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 1615.637 ; gain = 64.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1615.637 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1618.820 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.820 ; gain = 3.184
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1618.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1618.820 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a24f0ba3 ConstDB: 0 ShapeSum: 92226721 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c547f8d5

Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1827.199 ; gain = 208.379
Post Restoration Checksum: NetGraph: 4f3d1248 NumContArr: 760ae68d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c547f8d5

Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1850.707 ; gain = 231.887

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c547f8d5

Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1860.305 ; gain = 241.484

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c547f8d5

Time (s): cpu = 00:01:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1860.305 ; gain = 241.484
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18ef8f7ac

Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1925.430 ; gain = 306.609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.985 | TNS=-43.855| WHS=-0.251 | THS=-205.731|

Phase 2 Router Initialization | Checksum: 251367801

Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 1951.820 ; gain = 333.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f7fe8471

Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 847
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.831 | TNS=-60.025| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21f0257a9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 2001.777 ; gain = 382.957
Phase 4 Rip-up And Reroute | Checksum: 21f0257a9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19c2cb0e7

Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19c2cb0e7

Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2001.777 ; gain = 382.957
Phase 5 Delay and Skew Optimization | Checksum: 19c2cb0e7

Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1140f9ccc

Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 2001.777 ; gain = 382.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.744 | TNS=-52.877| WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 145abfd4f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 2001.777 ; gain = 382.957
Phase 6 Post Hold Fix | Checksum: 145abfd4f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.921429 %
  Global Horizontal Routing Utilization  = 0.941011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a42ba1f9

Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a42ba1f9

Time (s): cpu = 00:01:46 ; elapsed = 00:01:59 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a0176818

Time (s): cpu = 00:01:47 ; elapsed = 00:02:00 . Memory (MB): peak = 2001.777 ; gain = 382.957

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.744 | TNS=-52.877| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a0176818

Time (s): cpu = 00:01:47 ; elapsed = 00:02:00 . Memory (MB): peak = 2001.777 ; gain = 382.957
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:47 ; elapsed = 00:02:00 . Memory (MB): peak = 2001.777 ; gain = 382.957

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 26 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:03 . Memory (MB): peak = 2001.777 ; gain = 382.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2001.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2001.777 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2001.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ECE53/Desktop/m5/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.711 ; gain = 41.934
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 27 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 15:02:25 2024...
