;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @124, -103
	SUB #12, @200
	MOV @124, -103
	SUB 12, @10
	DJN -304, @-20
	SUB @121, 106
	MOV @121, 106
	SLT -7, <-20
	SUB @124, -103
	SUB @127, 106
	SUB -0, 0
	DJN -304, @-20
	SUB #0, -41
	SUB @124, -103
	SLT -1, <-20
	SUB @124, -103
	SUB #12, @200
	SUB #12, @200
	DJN -304, @-20
	MOV @124, -103
	DJN -304, @-20
	CMP 12, @10
	SUB @124, -103
	SUB @124, -103
	ADD #30, 9
	SUB @121, 106
	DJN -304, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <412
	SPL 0, <412
	SPL 0, <412
	MOV -1, <-20
	MOV -1, <-20
	SUB @124, -103
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 106
	SPL 0, <412
	SUB @121, 106
	SUB @121, 103
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
