// Seed: 1575524302
module module_0;
  tri0 id_1, id_2;
  initial #1 id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  initial id_2 = id_3 - id_3;
  assign id_1 = (1);
  wire id_4;
  tri  id_5;
  tri1 id_6, id_7 = id_5;
  assign id_1 = 1;
  assign id_6 = 1'h0 == id_7.id_6;
  assign id_6 = 1;
  module_0();
  always if (1) id_3 = id_3;
  wire id_8;
endmodule
