{
  "name": "axion-hdl",
  "version": "1.1.2",
  "summary": "Automated AXI4-Lite Register Interface Generator for VHDL modules",
  "license": "MIT",
  "license_expression": null,
  "home_page": "https://github.com/bugratufan/axion-hdl",
  "home_page_source": "project_urls.homepage",
  "maintainer": null,
  "author": "Bugra Tufan",
  "repository": "https://github.com/bugratufan/axion-hdl",
  "repository_source": "project_urls.repository",
  "download": null,
  "download_source": null,
  "pub_date": 1770324209,
  "project_urls": {
    "Homepage": "https://github.com/bugratufan/axion-hdl",
    "Bug Tracker": "https://github.com/bugratufan/axion-hdl/issues",
    "Documentation": "https://github.com/bugratufan/axion-hdl/tree/main/docs",
    "Repository": "https://github.com/bugratufan/axion-hdl"
  },
  "has_github_actions": true,
  "has_gitlab_pipeline": null,
  "has_dependabot": false,
  "has_pyproject_toml": true,
  "has_setup_py": true,
  "has_setup_cfg": false
}