{
  "design": {
    "design_info": {
      "boundary_crc": "0x759AC45090CA63F9",
      "design_src": "SBD",
      "device": "xc7z020clg484-2",
      "name": "bd_2d50",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_cc": ""
        },
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {
          "auto_cc": ""
        },
        "m08_couplers": {
          "auto_cc": ""
        },
        "m09_couplers": {
          "auto_cc": ""
        },
        "m10_couplers": {
          "auto_cc": ""
        },
        "m11_couplers": {
          "auto_cc": ""
        }
      },
      "vsc": "",
      "hsc": "",
      "input_size_set": "",
      "ltr": "",
      "csc": "",
      "proc_ss_ip_aresetn": "",
      "vid_in_aresetn": "",
      "video_router": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "s02_couplers": {},
        "s03_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_ss_slid": ""
        },
        "s04_couplers": {},
        "s05_couplers": {},
        "s06_couplers": {},
        "s07_couplers": {},
        "s08_couplers": {},
        "s09_couplers": {
          "auto_cc": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "auto_us": "",
          "auto_cc": "",
          "auto_ss_slidr": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        },
        "m05_couplers": {
          "m05_regslice": ""
        },
        "m06_couplers": {
          "m06_regslice": ""
        },
        "m07_couplers": {
          "m07_regslice": ""
        },
        "m08_couplers": {
          "m08_regslice": ""
        },
        "m09_couplers": {}
      },
      "reset_sel_axis": "",
      "rst_axis": "",
      "axi_interconnect_1": {
        "xbar": "",
        "s00_couplers": {
          "auto_us_df": ""
        },
        "s01_couplers": {
          "auto_us_df": ""
        },
        "s02_couplers": {
          "auto_us_df": ""
        },
        "m00_couplers": {}
      },
      "vdma_pad": "",
      "vdma_trunc": "",
      "axi_vdma": "",
      "reset_sel_axi_mm": "",
      "rst_axi_mm": "",
      "dint": "",
      "deint_ss": "",
      "deint_concat": "",
      "deint_cc": "",
      "deint_tuser_tap": "",
      "deint_fid_tap": "",
      "vcr_i": "",
      "vcr_o": "",
      "hcr": ""
    },
    "interface_ports": {
      "s_axi_ctrl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "20"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "auto"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "3",
            "value_src": "auto"
          },
          "TDEST_WIDTH": {
            "value": "1",
            "value_src": "auto"
          },
          "TID_WIDTH": {
            "value": "1",
            "value_src": "auto"
          },
          "TUSER_WIDTH": {
            "value": "1",
            "value_src": "auto"
          }
        }
      },
      "m_axis": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "3",
            "value_src": "default_prop"
          },
          "TDEST_WIDTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "TID_WIDTH": {
            "value": "1",
            "value_src": "default_prop"
          },
          "TUSER_WIDTH": {
            "value": "3",
            "value_src": "default_prop"
          }
        }
      },
      "m_axi_mm": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "256",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "32",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "ip_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "aclk_axis": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis:s_axis",
            "value_src": "default"
          },
          "ASSOCIATED_CLKEN": {
            "value": "s_axis_aclken",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_io_axis",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aclk_ctrl": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_ctrl",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_ctrl",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aclk_axi_mm": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axi_mm",
            "value_src": "default"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_axis_aclken",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_axi_mm",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "system_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "133333344",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn_ctrl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "aresetn_io_axis": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "deint_field_id": {
        "direction": "I"
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "bd_2d50_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "12"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_2d50_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "12"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_1"
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_2"
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_3"
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_4"
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_5"
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_6"
              }
            },
            "interface_nets": {
              "auto_cc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_7"
              }
            },
            "interface_nets": {
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_8"
              }
            },
            "interface_nets": {
              "auto_cc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_9"
              }
            },
            "interface_nets": {
              "auto_cc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_2d50_auto_cc_10"
              }
            },
            "interface_nets": {
              "auto_cc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          }
        }
      },
      "vsc": {
        "vlnv": "xilinx.com:ip:v_vscaler:1.0",
        "xci_name": "bd_2d50_vsc_0",
        "parameters": {
          "ENABLE_420": {
            "value": "1"
          },
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_ROWS": {
            "value": "2160"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          },
          "SCALE_MODE": {
            "value": "2"
          },
          "TAPS": {
            "value": "6"
          },
          "USE_URAM": {
            "value": "0"
          }
        }
      },
      "hsc": {
        "vlnv": "xilinx.com:ip:v_hscaler:1.0",
        "xci_name": "bd_2d50_hsc_0",
        "parameters": {
          "ENABLE_420": {
            "value": "1"
          },
          "ENABLE_422": {
            "value": "1"
          },
          "ENABLE_CSC": {
            "value": "0"
          },
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_ROWS": {
            "value": "2160"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          },
          "SCALE_MODE": {
            "value": "2"
          },
          "TAPS": {
            "value": "6"
          },
          "USE_URAM": {
            "value": "0"
          }
        }
      },
      "input_size_set": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "bd_2d50_input_size_set_0",
        "parameters": {
          "M_HAS_TKEEP": {
            "value": "1"
          },
          "M_HAS_TSTRB": {
            "value": "1"
          },
          "M_TDEST_WIDTH": {
            "value": "1"
          },
          "M_TID_WIDTH": {
            "value": "1"
          },
          "S_HAS_TKEEP": {
            "value": "1"
          },
          "S_HAS_TLAST": {
            "value": "1"
          },
          "S_HAS_TSTRB": {
            "value": "1"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "S_TDEST_WIDTH": {
            "value": "1"
          },
          "S_TID_WIDTH": {
            "value": "1"
          },
          "S_TUSER_WIDTH": {
            "value": "1"
          }
        }
      },
      "ltr": {
        "vlnv": "xilinx.com:ip:v_letterbox:1.0",
        "xci_name": "bd_2d50_ltr_0",
        "parameters": {
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_ROWS": {
            "value": "2160"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          }
        }
      },
      "csc": {
        "vlnv": "xilinx.com:ip:v_csc:1.0",
        "xci_name": "bd_2d50_csc_0",
        "parameters": {
          "ENABLE_420": {
            "value": "0"
          },
          "ENABLE_422": {
            "value": "1"
          },
          "ENABLE_WINDOW": {
            "value": "1"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          },
          "USE_URAM": {
            "value": "0"
          },
          "V_CSC_MAX_HEIGHT": {
            "value": "2160"
          },
          "V_CSC_MAX_WIDTH": {
            "value": "3840"
          }
        }
      },
      "proc_ss_ip_aresetn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bd_2d50_proc_ss_ip_aresetn_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "vid_in_aresetn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bd_2d50_vid_in_aresetn_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "video_router": {
        "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
        "xci_name": "bd_2d50_video_router_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "1"
          },
          "M05_HAS_REGSLICE": {
            "value": "1"
          },
          "M06_HAS_REGSLICE": {
            "value": "1"
          },
          "M07_HAS_REGSLICE": {
            "value": "1"
          },
          "M08_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "10"
          },
          "NUM_SI": {
            "value": "10"
          },
          "ROUTING_MODE": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "0"
          },
          "XBAR_TDATA_NUM_BYTES": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S02_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S03_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S04_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S05_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S06_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S07_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S08_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S09_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M02_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M03_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M04_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M05_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M06_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M07_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M08_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M09_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_AXIS_ARESETN"
              }
            }
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_AXIS_ARESETN"
              }
            }
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_AXIS_ARESETN"
              }
            }
          },
          "M01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_AXIS_ARESETN"
              }
            }
          },
          "S01_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_AXIS_ARESETN"
              }
            }
          },
          "S02_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_AXIS_ARESETN"
              }
            }
          },
          "S03_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_AXIS_ARESETN"
              }
            }
          },
          "S04_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S05_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S05_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S05_AXIS_ARESETN"
              }
            }
          },
          "S05_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S06_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S06_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S06_AXIS_ARESETN"
              }
            }
          },
          "S06_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S07_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S07_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S07_AXIS_ARESETN"
              }
            }
          },
          "S07_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S08_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S08_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S08_AXIS_ARESETN"
              }
            }
          },
          "S08_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S09_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S09_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "S09_AXIS_ARESETN"
              }
            }
          },
          "S09_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_AXIS_ARESETN"
              }
            }
          },
          "M02_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_AXIS_ARESETN"
              }
            }
          },
          "M03_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_AXIS_ARESETN"
              }
            }
          },
          "M04_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_AXIS_ARESETN"
              }
            }
          },
          "M05_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_AXIS_ARESETN"
              }
            }
          },
          "M06_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_AXIS_ARESETN"
              }
            }
          },
          "M07_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_AXIS_ARESETN"
              }
            }
          },
          "M08_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_AXIS_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXIS"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_AXIS_ARESETN"
              }
            }
          },
          "M09_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S_AXI_CTRL_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI_CTRL"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_CTRL_ARESETN"
              }
            }
          },
          "S_AXI_CTRL_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "bd_2d50_xbar_1",
            "parameters": {
              "ARB_ALGORITHM": {
                "value": "0"
              },
              "ARB_ON_MAX_XFERS": {
                "value": "1"
              },
              "ARB_ON_TLAST": {
                "value": "0"
              },
              "M00_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000000"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000001"
              },
              "M01_AXIS_HIGHTDEST": {
                "value": "0x00000001"
              },
              "M02_AXIS_BASETDEST": {
                "value": "0x00000002"
              },
              "M02_AXIS_HIGHTDEST": {
                "value": "0x00000002"
              },
              "M03_AXIS_BASETDEST": {
                "value": "0x00000003"
              },
              "M03_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M04_AXIS_BASETDEST": {
                "value": "0x00000004"
              },
              "M04_AXIS_HIGHTDEST": {
                "value": "0x00000004"
              },
              "M05_AXIS_BASETDEST": {
                "value": "0x00000005"
              },
              "M05_AXIS_HIGHTDEST": {
                "value": "0x00000005"
              },
              "M06_AXIS_BASETDEST": {
                "value": "0x00000006"
              },
              "M06_AXIS_HIGHTDEST": {
                "value": "0x00000006"
              },
              "M07_AXIS_BASETDEST": {
                "value": "0x00000007"
              },
              "M07_AXIS_HIGHTDEST": {
                "value": "0x00000007"
              },
              "M08_AXIS_BASETDEST": {
                "value": "0x00000008"
              },
              "M08_AXIS_HIGHTDEST": {
                "value": "0x00000008"
              },
              "M09_AXIS_BASETDEST": {
                "value": "0x00000009"
              },
              "M09_AXIS_HIGHTDEST": {
                "value": "0x00000009"
              },
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "10"
              },
              "ROUTING_MODE": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "3"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "bd_2d50_auto_cc_12"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "xci_name": "bd_2d50_auto_ds_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  }
                }
              },
              "auto_ss_slid": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "bd_2d50_auto_ss_slid_0",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "1"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "1"
                  },
                  "M_TID_WIDTH": {
                    "value": "1"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TID_WIDTH": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXIS",
                  "auto_ds/S_AXIS"
                ]
              },
              "auto_ds_to_auto_ss_slid": {
                "interface_ports": [
                  "auto_ds/M_AXIS",
                  "auto_ss_slid/S_AXIS"
                ]
              },
              "s03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_ss_slid_to_s03_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slid/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk",
                  "auto_ds/aclk",
                  "auto_ss_slid/aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn",
                  "auto_ds/aresetn",
                  "auto_ss_slid/aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s04_couplers_to_s04_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s05_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s05_couplers_to_s05_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s06_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s06_couplers_to_s06_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s07_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s07_couplers_to_s07_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s08_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s08_couplers_to_s08_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          },
          "s09_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "bd_2d50_auto_cc_13"
              }
            },
            "interface_nets": {
              "s09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_cc_to_s09_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_cc/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk"
                ]
              },
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_cc/s_axis_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m00_regslice_0"
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m00_regslice/M_AXIS"
                ]
              },
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m00_regslice/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m01_regslice/M_AXIS"
                ]
              },
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m01_regslice/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m02_regslice_0"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m02_regslice/S_AXIS"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m02_regslice/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "xci_name": "bd_2d50_auto_us_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "3"
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "bd_2d50_auto_cc_11"
              },
              "auto_ss_slidr": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "bd_2d50_auto_ss_slidr_0",
                "parameters": {
                  "M_HAS_TSTRB": {
                    "value": "0"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "M_TID_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "1"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "1"
                  },
                  "S_TID_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXIS",
                  "auto_us/S_AXIS"
                ]
              },
              "auto_ss_slidr_to_m03_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "auto_ss_slidr/M_AXIS"
                ]
              },
              "auto_us_to_auto_cc": {
                "interface_ports": [
                  "auto_us/M_AXIS",
                  "auto_cc/S_AXIS"
                ]
              },
              "auto_cc_to_auto_ss_slidr": {
                "interface_ports": [
                  "auto_cc/M_AXIS",
                  "auto_ss_slidr/S_AXIS"
                ]
              }
            },
            "nets": {
              "S_AXIS_ACLK_1": {
                "ports": [
                  "S_AXIS_ACLK",
                  "auto_us/aclk",
                  "auto_cc/s_axis_aclk"
                ]
              },
              "S_AXIS_ARESETN_1": {
                "ports": [
                  "S_AXIS_ARESETN",
                  "auto_us/aresetn",
                  "auto_cc/s_axis_aresetn"
                ]
              },
              "M_AXIS_ACLK_1": {
                "ports": [
                  "M_AXIS_ACLK",
                  "auto_cc/m_axis_aclk",
                  "auto_ss_slidr/aclk"
                ]
              },
              "M_AXIS_ARESETN_1": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "auto_cc/m_axis_aresetn",
                  "auto_ss_slidr/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m04_regslice_0"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m04_regslice/S_AXIS"
                ]
              },
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m04_regslice/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m05_regslice_0"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m05_regslice/S_AXIS"
                ]
              },
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m05_regslice/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m05_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m05_regslice/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m06_regslice_0"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m06_regslice/S_AXIS"
                ]
              },
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m06_regslice/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m06_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m06_regslice/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m07_regslice_0"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m07_regslice/S_AXIS"
                ]
              },
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m07_regslice/M_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m07_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m07_regslice/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "bd_2d50_m08_regslice_0"
              }
            },
            "interface_nets": {
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "M_AXIS",
                  "m08_regslice/M_AXIS"
                ]
              },
              "m08_couplers_to_m08_regslice": {
                "interface_ports": [
                  "S_AXIS",
                  "m08_regslice/S_AXIS"
                ]
              }
            },
            "nets": {
              "M_AXIS_ACLK": {
                "ports": [
                  "M_AXIS_ACLK",
                  "m08_regslice/aclk"
                ]
              },
              "M_AXIS_ARESETN": {
                "ports": [
                  "M_AXIS_ARESETN",
                  "m08_regslice/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "M_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXIS_ARESETN"
                  }
                }
              },
              "M_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXIS_ARESETN"
                  }
                }
              },
              "S_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXIS",
                  "M_AXIS"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s09_couplers_to_xbar": {
            "interface_ports": [
              "s09_couplers/M_AXIS",
              "xbar/S09_AXIS"
            ]
          },
          "s08_couplers_to_xbar": {
            "interface_ports": [
              "s08_couplers/M_AXIS",
              "xbar/S08_AXIS"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXIS",
              "m06_couplers/S_AXIS"
            ]
          },
          "m03_couplers_to_video_router": {
            "interface_ports": [
              "M03_AXIS",
              "m03_couplers/M_AXIS"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXIS",
              "m05_couplers/S_AXIS"
            ]
          },
          "m05_couplers_to_video_router": {
            "interface_ports": [
              "M05_AXIS",
              "m05_couplers/M_AXIS"
            ]
          },
          "video_router_to_s08_couplers": {
            "interface_ports": [
              "S08_AXIS",
              "s08_couplers/S_AXIS"
            ]
          },
          "video_router_to_s09_couplers": {
            "interface_ports": [
              "S09_AXIS",
              "s09_couplers/S_AXIS"
            ]
          },
          "s07_couplers_to_xbar": {
            "interface_ports": [
              "s07_couplers/M_AXIS",
              "xbar/S07_AXIS"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXIS",
              "m01_couplers/S_AXIS"
            ]
          },
          "m00_couplers_to_video_router": {
            "interface_ports": [
              "M00_AXIS",
              "m00_couplers/M_AXIS"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXIS",
              "m00_couplers/S_AXIS"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXIS",
              "m04_couplers/S_AXIS"
            ]
          },
          "m07_couplers_to_video_router": {
            "interface_ports": [
              "M07_AXIS",
              "m07_couplers/M_AXIS"
            ]
          },
          "m08_couplers_to_video_router": {
            "interface_ports": [
              "M08_AXIS",
              "m08_couplers/M_AXIS"
            ]
          },
          "video_router_to_s00_couplers": {
            "interface_ports": [
              "S00_AXIS",
              "s00_couplers/S_AXIS"
            ]
          },
          "m06_couplers_to_video_router": {
            "interface_ports": [
              "M06_AXIS",
              "m06_couplers/M_AXIS"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXIS",
              "xbar/S00_AXIS"
            ]
          },
          "m09_couplers_to_video_router": {
            "interface_ports": [
              "M09_AXIS",
              "m09_couplers/M_AXIS"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXIS",
              "m08_couplers/S_AXIS"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXIS",
              "m07_couplers/S_AXIS"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXIS",
              "m09_couplers/S_AXIS"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXIS",
              "xbar/S02_AXIS"
            ]
          },
          "video_router_to_s03_couplers": {
            "interface_ports": [
              "S03_AXIS",
              "s03_couplers/S_AXIS"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXIS",
              "xbar/S04_AXIS"
            ]
          },
          "video_router_to_s06_couplers": {
            "interface_ports": [
              "S06_AXIS",
              "s06_couplers/S_AXIS"
            ]
          },
          "s05_couplers_to_xbar": {
            "interface_ports": [
              "s05_couplers/M_AXIS",
              "xbar/S05_AXIS"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXIS",
              "xbar/S01_AXIS"
            ]
          },
          "video_router_to_xbar": {
            "interface_ports": [
              "S_AXI_CTRL",
              "xbar/S_AXI_CTRL"
            ]
          },
          "video_router_to_s04_couplers": {
            "interface_ports": [
              "S04_AXIS",
              "s04_couplers/S_AXIS"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXIS",
              "xbar/S03_AXIS"
            ]
          },
          "video_router_to_s01_couplers": {
            "interface_ports": [
              "S01_AXIS",
              "s01_couplers/S_AXIS"
            ]
          },
          "s06_couplers_to_xbar": {
            "interface_ports": [
              "s06_couplers/M_AXIS",
              "xbar/S06_AXIS"
            ]
          },
          "video_router_to_s05_couplers": {
            "interface_ports": [
              "S05_AXIS",
              "s05_couplers/S_AXIS"
            ]
          },
          "video_router_to_s02_couplers": {
            "interface_ports": [
              "S02_AXIS",
              "s02_couplers/S_AXIS"
            ]
          },
          "m01_couplers_to_video_router": {
            "interface_ports": [
              "M01_AXIS",
              "m01_couplers/M_AXIS"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXIS",
              "m03_couplers/S_AXIS"
            ]
          },
          "video_router_to_s07_couplers": {
            "interface_ports": [
              "S07_AXIS",
              "s07_couplers/S_AXIS"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXIS",
              "m02_couplers/S_AXIS"
            ]
          },
          "m02_couplers_to_video_router": {
            "interface_ports": [
              "M02_AXIS",
              "m02_couplers/M_AXIS"
            ]
          },
          "m04_couplers_to_video_router": {
            "interface_ports": [
              "M04_AXIS",
              "m04_couplers/M_AXIS"
            ]
          }
        },
        "nets": {
          "video_router_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_AXIS_ACLK",
              "s01_couplers/M_AXIS_ACLK",
              "s02_couplers/M_AXIS_ACLK",
              "s03_couplers/M_AXIS_ACLK",
              "s04_couplers/M_AXIS_ACLK",
              "s05_couplers/M_AXIS_ACLK",
              "s06_couplers/M_AXIS_ACLK",
              "s07_couplers/M_AXIS_ACLK",
              "s08_couplers/M_AXIS_ACLK",
              "s09_couplers/M_AXIS_ACLK",
              "m00_couplers/S_AXIS_ACLK",
              "m01_couplers/S_AXIS_ACLK",
              "m02_couplers/S_AXIS_ACLK",
              "m03_couplers/S_AXIS_ACLK",
              "m04_couplers/S_AXIS_ACLK",
              "m05_couplers/S_AXIS_ACLK",
              "m06_couplers/S_AXIS_ACLK",
              "m07_couplers/S_AXIS_ACLK",
              "m08_couplers/S_AXIS_ACLK",
              "m09_couplers/S_AXIS_ACLK"
            ]
          },
          "video_router_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_AXIS_ARESETN",
              "s01_couplers/M_AXIS_ARESETN",
              "s02_couplers/M_AXIS_ARESETN",
              "s03_couplers/M_AXIS_ARESETN",
              "s04_couplers/M_AXIS_ARESETN",
              "s05_couplers/M_AXIS_ARESETN",
              "s06_couplers/M_AXIS_ARESETN",
              "s07_couplers/M_AXIS_ARESETN",
              "s08_couplers/M_AXIS_ARESETN",
              "s09_couplers/M_AXIS_ARESETN",
              "m00_couplers/S_AXIS_ARESETN",
              "m01_couplers/S_AXIS_ARESETN",
              "m02_couplers/S_AXIS_ARESETN",
              "m03_couplers/S_AXIS_ARESETN",
              "m04_couplers/S_AXIS_ARESETN",
              "m05_couplers/S_AXIS_ARESETN",
              "m06_couplers/S_AXIS_ARESETN",
              "m07_couplers/S_AXIS_ARESETN",
              "m08_couplers/S_AXIS_ARESETN",
              "m09_couplers/S_AXIS_ARESETN"
            ]
          },
          "S_AXI_CTRL_ACLK_1": {
            "ports": [
              "S_AXI_CTRL_ACLK",
              "xbar/s_axi_ctrl_aclk"
            ]
          },
          "S_AXI_CTRL_ARESETN_1": {
            "ports": [
              "S_AXI_CTRL_ARESETN",
              "xbar/s_axi_ctrl_aresetn"
            ]
          },
          "S00_AXIS_ACLK_1": {
            "ports": [
              "S00_AXIS_ACLK",
              "s00_couplers/S_AXIS_ACLK"
            ]
          },
          "S00_AXIS_ARESETN_1": {
            "ports": [
              "S00_AXIS_ARESETN",
              "s00_couplers/S_AXIS_ARESETN"
            ]
          },
          "S01_AXIS_ACLK_1": {
            "ports": [
              "S01_AXIS_ACLK",
              "s01_couplers/S_AXIS_ACLK"
            ]
          },
          "S01_AXIS_ARESETN_1": {
            "ports": [
              "S01_AXIS_ARESETN",
              "s01_couplers/S_AXIS_ARESETN"
            ]
          },
          "S02_AXIS_ACLK_1": {
            "ports": [
              "S02_AXIS_ACLK",
              "s02_couplers/S_AXIS_ACLK"
            ]
          },
          "S02_AXIS_ARESETN_1": {
            "ports": [
              "S02_AXIS_ARESETN",
              "s02_couplers/S_AXIS_ARESETN"
            ]
          },
          "S03_AXIS_ACLK_1": {
            "ports": [
              "S03_AXIS_ACLK",
              "s03_couplers/S_AXIS_ACLK"
            ]
          },
          "S03_AXIS_ARESETN_1": {
            "ports": [
              "S03_AXIS_ARESETN",
              "s03_couplers/S_AXIS_ARESETN"
            ]
          },
          "S04_AXIS_ACLK_1": {
            "ports": [
              "S04_AXIS_ACLK",
              "s04_couplers/S_AXIS_ACLK"
            ]
          },
          "S04_AXIS_ARESETN_1": {
            "ports": [
              "S04_AXIS_ARESETN",
              "s04_couplers/S_AXIS_ARESETN"
            ]
          },
          "S05_AXIS_ACLK_1": {
            "ports": [
              "S05_AXIS_ACLK",
              "s05_couplers/S_AXIS_ACLK"
            ]
          },
          "S05_AXIS_ARESETN_1": {
            "ports": [
              "S05_AXIS_ARESETN",
              "s05_couplers/S_AXIS_ARESETN"
            ]
          },
          "S06_AXIS_ACLK_1": {
            "ports": [
              "S06_AXIS_ACLK",
              "s06_couplers/S_AXIS_ACLK"
            ]
          },
          "S06_AXIS_ARESETN_1": {
            "ports": [
              "S06_AXIS_ARESETN",
              "s06_couplers/S_AXIS_ARESETN"
            ]
          },
          "S07_AXIS_ACLK_1": {
            "ports": [
              "S07_AXIS_ACLK",
              "s07_couplers/S_AXIS_ACLK"
            ]
          },
          "S07_AXIS_ARESETN_1": {
            "ports": [
              "S07_AXIS_ARESETN",
              "s07_couplers/S_AXIS_ARESETN"
            ]
          },
          "S08_AXIS_ACLK_1": {
            "ports": [
              "S08_AXIS_ACLK",
              "s08_couplers/S_AXIS_ACLK"
            ]
          },
          "S08_AXIS_ARESETN_1": {
            "ports": [
              "S08_AXIS_ARESETN",
              "s08_couplers/S_AXIS_ARESETN"
            ]
          },
          "S09_AXIS_ACLK_1": {
            "ports": [
              "S09_AXIS_ACLK",
              "s09_couplers/S_AXIS_ACLK"
            ]
          },
          "S09_AXIS_ARESETN_1": {
            "ports": [
              "S09_AXIS_ARESETN",
              "s09_couplers/S_AXIS_ARESETN"
            ]
          },
          "M00_AXIS_ACLK_1": {
            "ports": [
              "M00_AXIS_ACLK",
              "m00_couplers/M_AXIS_ACLK"
            ]
          },
          "M00_AXIS_ARESETN_1": {
            "ports": [
              "M00_AXIS_ARESETN",
              "m00_couplers/M_AXIS_ARESETN"
            ]
          },
          "M01_AXIS_ACLK_1": {
            "ports": [
              "M01_AXIS_ACLK",
              "m01_couplers/M_AXIS_ACLK"
            ]
          },
          "M01_AXIS_ARESETN_1": {
            "ports": [
              "M01_AXIS_ARESETN",
              "m01_couplers/M_AXIS_ARESETN"
            ]
          },
          "M02_AXIS_ACLK_1": {
            "ports": [
              "M02_AXIS_ACLK",
              "m02_couplers/M_AXIS_ACLK"
            ]
          },
          "M02_AXIS_ARESETN_1": {
            "ports": [
              "M02_AXIS_ARESETN",
              "m02_couplers/M_AXIS_ARESETN"
            ]
          },
          "M03_AXIS_ACLK_1": {
            "ports": [
              "M03_AXIS_ACLK",
              "m03_couplers/M_AXIS_ACLK"
            ]
          },
          "M03_AXIS_ARESETN_1": {
            "ports": [
              "M03_AXIS_ARESETN",
              "m03_couplers/M_AXIS_ARESETN"
            ]
          },
          "M04_AXIS_ACLK_1": {
            "ports": [
              "M04_AXIS_ACLK",
              "m04_couplers/M_AXIS_ACLK"
            ]
          },
          "M04_AXIS_ARESETN_1": {
            "ports": [
              "M04_AXIS_ARESETN",
              "m04_couplers/M_AXIS_ARESETN"
            ]
          },
          "M05_AXIS_ACLK_1": {
            "ports": [
              "M05_AXIS_ACLK",
              "m05_couplers/M_AXIS_ACLK"
            ]
          },
          "M05_AXIS_ARESETN_1": {
            "ports": [
              "M05_AXIS_ARESETN",
              "m05_couplers/M_AXIS_ARESETN"
            ]
          },
          "M06_AXIS_ACLK_1": {
            "ports": [
              "M06_AXIS_ACLK",
              "m06_couplers/M_AXIS_ACLK"
            ]
          },
          "M06_AXIS_ARESETN_1": {
            "ports": [
              "M06_AXIS_ARESETN",
              "m06_couplers/M_AXIS_ARESETN"
            ]
          },
          "M07_AXIS_ACLK_1": {
            "ports": [
              "M07_AXIS_ACLK",
              "m07_couplers/M_AXIS_ACLK"
            ]
          },
          "M07_AXIS_ARESETN_1": {
            "ports": [
              "M07_AXIS_ARESETN",
              "m07_couplers/M_AXIS_ARESETN"
            ]
          },
          "M08_AXIS_ACLK_1": {
            "ports": [
              "M08_AXIS_ACLK",
              "m08_couplers/M_AXIS_ACLK"
            ]
          },
          "M08_AXIS_ARESETN_1": {
            "ports": [
              "M08_AXIS_ARESETN",
              "m08_couplers/M_AXIS_ARESETN"
            ]
          },
          "M09_AXIS_ACLK_1": {
            "ports": [
              "M09_AXIS_ACLK",
              "m09_couplers/M_AXIS_ACLK"
            ]
          },
          "M09_AXIS_ARESETN_1": {
            "ports": [
              "M09_AXIS_ARESETN",
              "m09_couplers/M_AXIS_ARESETN"
            ]
          }
        }
      },
      "reset_sel_axis": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bd_2d50_reset_sel_axis_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "2"
          }
        }
      },
      "rst_axis": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_2d50_rst_axis_0"
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "bd_2d50_axi_interconnect_1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          },
          "XBAR_DATA_WIDTH": {
            "value": "256"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_2d50_xbar_2",
            "parameters": {
              "DATA_WIDTH": {
                "value": "256"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "2"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd_2d50_auto_us_df_0",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              },
              "auto_us_df_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd_2d50_auto_us_df_1",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              },
              "auto_us_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd_2d50_auto_us_df_2",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_df/M_AXI"
                ]
              },
              "s02_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_1_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "vdma_pad": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "bd_2d50_vdma_pad_0",
        "parameters": {
          "M_TUSER_WIDTH": {
            "value": "6"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "6"
          }
        }
      },
      "vdma_trunc": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "bd_2d50_vdma_trunc_0",
        "parameters": {
          "M_TUSER_WIDTH": {
            "value": "6"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "6"
          }
        }
      },
      "axi_vdma": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "bd_2d50_axi_vdma_0",
        "parameters": {
          "c_m_axi_mm2s_data_width": {
            "value": "128"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "48"
          },
          "c_mm2s_genlock_mode": {
            "value": "1"
          },
          "c_mm2s_max_burst_length": {
            "value": "64"
          },
          "c_num_fstores": {
            "value": "4"
          },
          "c_s2mm_genlock_mode": {
            "value": "0"
          },
          "c_s2mm_max_burst_length": {
            "value": "64"
          }
        }
      },
      "reset_sel_axi_mm": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bd_2d50_reset_sel_axi_mm_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "rst_axi_mm": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_2d50_rst_axi_mm_0"
      },
      "dint": {
        "vlnv": "xilinx.com:ip:v_deinterlacer:5.0",
        "xci_name": "bd_2d50_dint_0",
        "parameters": {
          "AXIMM_ADDR_WIDTH": {
            "value": "32"
          },
          "AXIMM_BURST_LENGTH": {
            "value": "16"
          },
          "AXIMM_NUM_OUTSTANDING": {
            "value": "16"
          },
          "HAS_AXI4MM_INTF": {
            "value": "1"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "NUM_VIDEO_COMPONENTS": {
            "value": "3"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          },
          "USE_URAM": {
            "value": "0"
          }
        }
      },
      "deint_ss": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "bd_2d50_deint_ss_0",
        "parameters": {
          "M_TUSER_WIDTH": {
            "value": "1"
          }
        }
      },
      "deint_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_2d50_deint_concat_0"
      },
      "deint_cc": {
        "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
        "xci_name": "bd_2d50_deint_cc_0",
        "parameters": {
          "TUSER_WIDTH": {
            "value": "2"
          }
        }
      },
      "deint_tuser_tap": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bd_2d50_deint_tuser_tap_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "deint_fid_tap": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "bd_2d50_deint_fid_tap_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "vcr_i": {
        "vlnv": "xilinx.com:ip:v_vcresampler:1.0",
        "xci_name": "bd_2d50_vcr_i_0",
        "parameters": {
          "CONVERT_TYPE": {
            "value": "2"
          },
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_ROWS": {
            "value": "2160"
          },
          "NUM_V_TAPS": {
            "value": "4"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          },
          "USE_URAM": {
            "value": "0"
          }
        }
      },
      "vcr_o": {
        "vlnv": "xilinx.com:ip:v_vcresampler:1.0",
        "xci_name": "bd_2d50_vcr_o_0",
        "parameters": {
          "CONVERT_TYPE": {
            "value": "2"
          },
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_ROWS": {
            "value": "2160"
          },
          "NUM_V_TAPS": {
            "value": "4"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          },
          "USE_URAM": {
            "value": "0"
          }
        }
      },
      "hcr": {
        "vlnv": "xilinx.com:ip:v_hcresampler:1.0",
        "xci_name": "bd_2d50_hcr_0",
        "parameters": {
          "CONVERT_TYPE": {
            "value": "2"
          },
          "MAX_COLS": {
            "value": "3840"
          },
          "MAX_DATA_WIDTH": {
            "value": "8"
          },
          "MAX_ROWS": {
            "value": "2160"
          },
          "NUM_H_TAPS": {
            "value": "4"
          },
          "SAMPLES_PER_CLOCK": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "intf_net_hsc_m_axis_video": {
        "interface_ports": [
          "hsc/m_axis_video",
          "video_router/S02_AXIS"
        ]
      },
      "intf_net_dint_m_axis_video": {
        "interface_ports": [
          "dint/m_axis_video",
          "video_router/S09_AXIS"
        ]
      },
      "intf_net_axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "m_axi_mm",
          "axi_interconnect_1/M00_AXI"
        ]
      },
      "intf_net_vdma_pad_M_AXIS": {
        "interface_ports": [
          "vdma_pad/M_AXIS",
          "video_router/S03_AXIS"
        ]
      },
      "intf_net_hcr_m_axis_video": {
        "interface_ports": [
          "hcr/m_axis_video",
          "video_router/S05_AXIS"
        ]
      },
      "intf_net_axi_interconnect_0_M11_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M11_AXI",
          "reset_sel_axi_mm/S_AXI"
        ]
      },
      "intf_net_axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "vcr_o/s_axi_CTRL"
        ]
      },
      "intf_net_bdry_in_s_axis": {
        "interface_ports": [
          "s_axis",
          "input_size_set/S_AXIS"
        ]
      },
      "intf_net_deint_ss_M_AXIS": {
        "interface_ports": [
          "deint_ss/M_AXIS",
          "deint_cc/S_AXIS"
        ]
      },
      "intf_net_vdma_trunc_M_AXIS": {
        "interface_ports": [
          "vdma_trunc/M_AXIS",
          "axi_vdma/S_AXIS_S2MM"
        ]
      },
      "intf_net_axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M10_AXI",
          "dint/s_axi_CTRL"
        ]
      },
      "intf_net_axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "hcr/s_axi_CTRL"
        ]
      },
      "intf_net_video_router_M00_AXIS": {
        "interface_ports": [
          "m_axis",
          "video_router/M00_AXIS"
        ]
      },
      "intf_net_axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "reset_sel_axis/S_AXI"
        ]
      },
      "intf_net_axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "vcr_i/s_axi_CTRL"
        ]
      },
      "intf_net_input_size_set_M_AXIS": {
        "interface_ports": [
          "input_size_set/M_AXIS",
          "video_router/S00_AXIS"
        ]
      },
      "intf_net_axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "hsc/s_axi_CTRL"
        ]
      },
      "intf_net_axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "video_router/S_AXI_CTRL"
        ]
      },
      "intf_net_ltr_m_axis_video": {
        "interface_ports": [
          "ltr/m_axis_video",
          "video_router/S04_AXIS"
        ]
      },
      "intf_net_dint_m_axi_gmem": {
        "interface_ports": [
          "dint/m_axi_gmem",
          "axi_interconnect_1/S02_AXI"
        ]
      },
      "intf_net_video_router_M09_AXIS": {
        "interface_ports": [
          "video_router/M09_AXIS",
          "deint_ss/S_AXIS"
        ]
      },
      "intf_net_csc_m_axis_video": {
        "interface_ports": [
          "csc/m_axis_video",
          "video_router/S08_AXIS"
        ]
      },
      "intf_net_vsc_m_axis_video": {
        "interface_ports": [
          "vsc/m_axis_video",
          "video_router/S01_AXIS"
        ]
      },
      "intf_net_axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M09_AXI",
          "axi_vdma/S_AXI_LITE"
        ]
      },
      "intf_net_axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "vsc/s_axi_CTRL"
        ]
      },
      "intf_net_video_router_M07_AXIS": {
        "interface_ports": [
          "video_router/M07_AXIS",
          "vcr_o/s_axis_video"
        ]
      },
      "intf_net_axi_vdma_M_AXI_S2MM": {
        "interface_ports": [
          "axi_vdma/M_AXI_S2MM",
          "axi_interconnect_1/S01_AXI"
        ]
      },
      "intf_net_bdry_in_s_axi_ctrl": {
        "interface_ports": [
          "s_axi_ctrl",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "intf_net_axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "csc/s_axi_CTRL"
        ]
      },
      "intf_net_axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "ltr/s_axi_CTRL"
        ]
      },
      "intf_net_axi_vdma_M_AXI_MM2S": {
        "interface_ports": [
          "axi_vdma/M_AXI_MM2S",
          "axi_interconnect_1/S00_AXI"
        ]
      },
      "intf_net_video_router_M02_AXIS": {
        "interface_ports": [
          "video_router/M02_AXIS",
          "hsc/s_axis_video"
        ]
      },
      "intf_net_axi_vdma_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma/M_AXIS_MM2S",
          "vdma_pad/S_AXIS"
        ]
      },
      "intf_net_video_router_M01_AXIS": {
        "interface_ports": [
          "video_router/M01_AXIS",
          "vsc/s_axis_video"
        ]
      },
      "intf_net_vcr_i_m_axis_video": {
        "interface_ports": [
          "vcr_i/m_axis_video",
          "video_router/S06_AXIS"
        ]
      },
      "intf_net_video_router_M05_AXIS": {
        "interface_ports": [
          "video_router/M05_AXIS",
          "hcr/s_axis_video"
        ]
      },
      "intf_net_vcr_o_m_axis_video": {
        "interface_ports": [
          "vcr_o/m_axis_video",
          "video_router/S07_AXIS"
        ]
      },
      "intf_net_deint_cc_M_AXIS": {
        "interface_ports": [
          "deint_cc/M_AXIS",
          "dint/s_axis_video"
        ]
      },
      "intf_net_video_router_M08_AXIS": {
        "interface_ports": [
          "video_router/M08_AXIS",
          "csc/s_axis_video"
        ]
      },
      "intf_net_video_router_M03_AXIS": {
        "interface_ports": [
          "video_router/M03_AXIS",
          "vdma_trunc/S_AXIS"
        ]
      },
      "intf_net_video_router_M04_AXIS": {
        "interface_ports": [
          "video_router/M04_AXIS",
          "ltr/s_axis_video"
        ]
      },
      "intf_net_video_router_M06_AXIS": {
        "interface_ports": [
          "video_router/M06_AXIS",
          "vcr_i/s_axis_video"
        ]
      }
    },
    "nets": {
      "net_bdry_in_aclk_ctrl": {
        "ports": [
          "aclk_ctrl",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "video_router/S_AXI_CTRL_ACLK"
        ]
      },
      "net_bdry_in_aresetn_ctrl": {
        "ports": [
          "aresetn_ctrl",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "video_router/S_AXI_CTRL_ARESETN",
          "rst_axis/ext_reset_in",
          "rst_axi_mm/ext_reset_in"
        ]
      },
      "net_bdry_in_aclk_axis": {
        "ports": [
          "aclk_axis",
          "reset_sel_axis/s_axi_aclk",
          "hsc/ap_clk",
          "vsc/ap_clk",
          "ltr/ap_clk",
          "csc/ap_clk",
          "rst_axis/slowest_sync_clk",
          "video_router/ACLK",
          "video_router/S00_AXIS_ACLK",
          "video_router/S01_AXIS_ACLK",
          "video_router/S02_AXIS_ACLK",
          "video_router/S04_AXIS_ACLK",
          "video_router/S05_AXIS_ACLK",
          "video_router/S06_AXIS_ACLK",
          "video_router/S07_AXIS_ACLK",
          "video_router/S08_AXIS_ACLK",
          "video_router/M00_AXIS_ACLK",
          "video_router/M01_AXIS_ACLK",
          "video_router/M02_AXIS_ACLK",
          "video_router/M04_AXIS_ACLK",
          "video_router/M05_AXIS_ACLK",
          "video_router/M06_AXIS_ACLK",
          "video_router/M07_AXIS_ACLK",
          "video_router/M08_AXIS_ACLK",
          "video_router/M09_AXIS_ACLK",
          "input_size_set/aclk",
          "deint_ss/aclk",
          "deint_cc/s_axis_aclk",
          "vcr_i/ap_clk",
          "vcr_o/ap_clk",
          "hcr/ap_clk",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/M08_ACLK"
        ]
      },
      "net_bdry_in_aclk_axi_mm": {
        "ports": [
          "aclk_axi_mm",
          "reset_sel_axi_mm/s_axi_aclk",
          "axi_interconnect_0/M11_ACLK",
          "rst_axi_mm/slowest_sync_clk",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/M00_ACLK",
          "axi_interconnect_1/S02_ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_1/S01_ACLK",
          "vdma_trunc/aclk",
          "vdma_pad/aclk",
          "axi_vdma/s_axi_lite_aclk",
          "axi_vdma/m_axis_mm2s_aclk",
          "axi_vdma/s_axis_s2mm_aclk",
          "axi_vdma/m_axi_s2mm_aclk",
          "axi_vdma/m_axi_mm2s_aclk",
          "axi_interconnect_0/M09_ACLK",
          "video_router/M03_AXIS_ACLK",
          "video_router/S03_AXIS_ACLK",
          "dint/ap_clk",
          "deint_cc/m_axis_aclk",
          "axi_interconnect_0/M10_ACLK",
          "video_router/S09_AXIS_ACLK"
        ]
      },
      "net_bdry_in_deint_field_id": {
        "ports": [
          "deint_field_id",
          "deint_concat/In1"
        ]
      },
      "net_rst_axi_mm_peripheral_aresetn": {
        "ports": [
          "rst_axi_mm/peripheral_aresetn",
          "reset_sel_axi_mm/s_axi_aresetn",
          "axi_interconnect_0/M11_ARESETN",
          "axi_vdma/axi_resetn",
          "axi_interconnect_0/M09_ARESETN",
          "axi_interconnect_0/M10_ARESETN"
        ]
      },
      "net_rst_axis_peripheral_aresetn": {
        "ports": [
          "rst_axis/peripheral_aresetn",
          "reset_sel_axis/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_interconnect_0/M08_ARESETN"
        ]
      },
      "net_proc_ss_ip_aresetn_Dout": {
        "ports": [
          "proc_ss_ip_aresetn/Dout",
          "vsc/ap_rst_n",
          "hsc/ap_rst_n",
          "ltr/ap_rst_n",
          "csc/ap_rst_n",
          "video_router/ARESETN",
          "video_router/S00_AXIS_ARESETN",
          "video_router/S01_AXIS_ARESETN",
          "video_router/S02_AXIS_ARESETN",
          "video_router/S04_AXIS_ARESETN",
          "video_router/S05_AXIS_ARESETN",
          "video_router/S06_AXIS_ARESETN",
          "video_router/S07_AXIS_ARESETN",
          "video_router/S08_AXIS_ARESETN",
          "video_router/M00_AXIS_ARESETN",
          "video_router/M01_AXIS_ARESETN",
          "video_router/M02_AXIS_ARESETN",
          "video_router/M04_AXIS_ARESETN",
          "video_router/M05_AXIS_ARESETN",
          "video_router/M06_AXIS_ARESETN",
          "video_router/M07_AXIS_ARESETN",
          "video_router/M08_AXIS_ARESETN",
          "video_router/M09_AXIS_ARESETN",
          "input_size_set/aresetn",
          "deint_ss/aresetn",
          "deint_cc/s_axis_aresetn",
          "hcr/ap_rst_n",
          "vcr_i/ap_rst_n",
          "vcr_o/ap_rst_n"
        ]
      },
      "net_reset_sel_axi_mm_gpio_io_o": {
        "ports": [
          "reset_sel_axi_mm/gpio_io_o",
          "reset_sel_axi_mm/gpio_io_i",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_1/S02_ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/S01_ARESETN",
          "vdma_trunc/aresetn",
          "vdma_pad/aresetn",
          "video_router/M03_AXIS_ARESETN",
          "video_router/S03_AXIS_ARESETN",
          "video_router/S09_AXIS_ARESETN",
          "dint/ap_rst_n",
          "deint_cc/m_axis_aresetn"
        ]
      },
      "net_vid_in_aresetn_Dout": {
        "ports": [
          "vid_in_aresetn/Dout",
          "aresetn_io_axis"
        ]
      },
      "net_reset_sel_axis_gpio_io_o": {
        "ports": [
          "reset_sel_axis/gpio_io_o",
          "reset_sel_axis/gpio_io_i",
          "proc_ss_ip_aresetn/Din",
          "vid_in_aresetn/Din"
        ]
      },
      "net_deint_ss_m_axis_tuser": {
        "ports": [
          "deint_ss/m_axis_tuser",
          "deint_concat/In0"
        ]
      },
      "net_deint_concat_dout": {
        "ports": [
          "deint_concat/dout",
          "deint_cc/s_axis_tuser"
        ]
      },
      "net_deint_cc_m_axis_tuser": {
        "ports": [
          "deint_cc/m_axis_tuser",
          "deint_tuser_tap/Din",
          "deint_fid_tap/Din"
        ]
      },
      "net_deint_tuser_tap_Dout": {
        "ports": [
          "deint_tuser_tap/Dout",
          "dint/s_axis_video_TUSER"
        ]
      },
      "net_deint_fid_tap_Dout": {
        "ports": [
          "deint_fid_tap/Dout",
          "dint/even"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_ctrl": {
            "range": "1M",
            "width": "32",
            "segments": {
              "SEG_axi_vdma_Reg": {
                "address_block": "/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x00000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_csc_Reg": {
                "address_block": "/csc/s_axi_CTRL/Reg",
                "offset": "0x10000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_dint_Reg": {
                "address_block": "/dint/s_axi_CTRL/Reg",
                "offset": "0x20000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_hcr_Reg": {
                "address_block": "/hcr/s_axi_CTRL/Reg",
                "offset": "0x30000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_hsc_Reg": {
                "address_block": "/hsc/s_axi_CTRL/Reg",
                "offset": "0x40000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_ltr_Reg": {
                "address_block": "/ltr/s_axi_CTRL/Reg",
                "offset": "0x50000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_reset_sel_axi_mm_Reg": {
                "address_block": "/reset_sel_axi_mm/S_AXI/Reg",
                "offset": "0x60000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_reset_sel_axis_Reg": {
                "address_block": "/reset_sel_axis/S_AXI/Reg",
                "offset": "0x70000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_vcr_i_Reg": {
                "address_block": "/vcr_i/s_axi_CTRL/Reg",
                "offset": "0x80000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_vcr_o_Reg": {
                "address_block": "/vcr_o/s_axi_CTRL/Reg",
                "offset": "0x90000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_vsc_Reg": {
                "address_block": "/vsc/s_axi_CTRL/Reg",
                "offset": "0xB0000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              },
              "SEG_xbar_Reg": {
                "address_block": "/video_router/xbar/S_AXI_CTRL/Reg",
                "offset": "0xA0000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              }
            }
          }
        },
        "memory_maps": {
          "m_axi_mm": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vdma": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "Reg": {
                "address_block": "/m_axi_mm/Reg",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "Reg": {
                "address_block": "/m_axi_mm/Reg",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/dint": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "range": "4G",
            "width": "32",
            "segments": {
              "Reg": {
                "address_block": "/m_axi_mm/Reg",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}