
*** Running vivado
    with args -log design_1_my_rotary_en_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_rotary_en_0_0.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_my_rotary_en_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.879 ; gain = 5.719
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_my_rotary_en_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1053.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_rotary_en_0_0' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ip/design_1_my_rotary_en_0_0/synth/design_1_my_rotary_en_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_rotary_en_v1_0' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0.vhd:5' bound to instance 'U0' of component 'my_rotary_en_v1_0' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ip/design_1_my_rotary_en_0_0/synth/design_1_my_rotary_en_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'my_rotary_en_v1_0' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_rotary_en_v1_0_S00_AXI' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:5' bound to instance 'my_rotary_en_v1_0_S00_AXI_inst' of component 'my_rotary_en_v1_0_S00_AXI' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'my_rotary_en_v1_0_S00_AXI' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-226] default block is never used [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'cnt_i' is read in the process but is not in the sensitivity list [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-3491] module 'RotaryEncoderWithCounter' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:36' bound to instance 'rotaryEn' of component 'RotaryEncoderWithCounter' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'RotaryEncoderWithCounter' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:49]
	Parameter INITIAL_CNT_G bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'RotaryEncoder' declared at 'c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:91' bound to instance 'u0' of component 'RotaryEncoder' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:55]
INFO: [Synth 8-638] synthesizing module 'RotaryEncoder' [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'RotaryEncoder' (1#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'RotaryEncoderWithCounter' (2#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/src/encoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'my_rotary_en_v1_0_S00_AXI' (3#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'my_rotary_en_v1_0' (4#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ipshared/c67a/hdl/my_rotary_en_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_rotary_en_0_0' (5#1) [c:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.srcs/sources_1/bd/design_1/ip/design_1_my_rotary_en_0_0/synth/design_1_my_rotary_en_0_0.vhd:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1053.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1053.879 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1053.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1099.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1099.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 1099.020 ; gain = 45.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 1118.051 ; gain = 64.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     1|
|4     |LUT3   |    32|
|5     |LUT4   |    19|
|6     |LUT6   |    36|
|7     |FDRE   |   173|
|8     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:18 . Memory (MB): peak = 1123.871 ; gain = 69.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 1123.871 ; gain = 24.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 1123.871 ; gain = 69.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1123.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1130.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1130.730 ; gain = 76.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.runs/design_1_my_rotary_en_0_0_synth_1/design_1_my_rotary_en_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_rotary_en_0_0, cache-ID = c701b85b3a5809f9
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/EOS/Eindoefening/EOS/Game/Game_final/Game_final.runs/design_1_my_rotary_en_0_0_synth_1/design_1_my_rotary_en_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_rotary_en_0_0_utilization_synth.rpt -pb design_1_my_rotary_en_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 20:22:49 2021...
