vendor_name = ModelSim
source_file = 1, /home/tyler/verilib/ram_delay/ram_delay.v
source_file = 1, /home/tyler/verilib/gated_integrator/gated_integrator.v
source_file = 1, /home/tyler/verilib/true_dual_port_ram_dual_clock/true_dual_port_ram_dual_clock.v
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/tyler/verilib/gated_integrator/fpga/5cefa5f23i7/db/altsyncram_7mt1.tdf
source_file = 1, /home/tyler/verilib/gated_integrator/fpga/5cefa5f23i7/db/test.ram0_true_dual_port_ram_dual_clock_f471ef30.hdl.mif
design_name = gated_integrator
instance = comp, \sum[0]~output , sum[0]~output, gated_integrator, 1
instance = comp, \sum[1]~output , sum[1]~output, gated_integrator, 1
instance = comp, \sum[2]~output , sum[2]~output, gated_integrator, 1
instance = comp, \sum[3]~output , sum[3]~output, gated_integrator, 1
instance = comp, \sum[4]~output , sum[4]~output, gated_integrator, 1
instance = comp, \sum[5]~output , sum[5]~output, gated_integrator, 1
instance = comp, \sum[6]~output , sum[6]~output, gated_integrator, 1
instance = comp, \sum[7]~output , sum[7]~output, gated_integrator, 1
instance = comp, \sum[8]~output , sum[8]~output, gated_integrator, 1
instance = comp, \sum[9]~output , sum[9]~output, gated_integrator, 1
instance = comp, \sum[10]~output , sum[10]~output, gated_integrator, 1
instance = comp, \sum[11]~output , sum[11]~output, gated_integrator, 1
instance = comp, \sum[12]~output , sum[12]~output, gated_integrator, 1
instance = comp, \sum[13]~output , sum[13]~output, gated_integrator, 1
instance = comp, \sum[14]~output , sum[14]~output, gated_integrator, 1
instance = comp, \sum[15]~output , sum[15]~output, gated_integrator, 1
instance = comp, \sum[16]~output , sum[16]~output, gated_integrator, 1
instance = comp, \sum[17]~output , sum[17]~output, gated_integrator, 1
instance = comp, \sum[18]~output , sum[18]~output, gated_integrator, 1
instance = comp, \sum[19]~output , sum[19]~output, gated_integrator, 1
instance = comp, \valid~output , valid~output, gated_integrator, 1
instance = comp, \clk~input , clk~input, gated_integrator, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, gated_integrator, 1
instance = comp, \wr~input , wr~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_wr_0~0 , RAM_DELAY_0|i_wr_0~0, gated_integrator, 1
instance = comp, \rst~input , rst~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_wr_0 , RAM_DELAY_0|i_wr_0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|valid_qo~0 , RAM_DELAY_0|valid_qo~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|valid_qo , RAM_DELAY_0|valid_qo, gated_integrator, 1
instance = comp, \n[5]~input , n[5]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[5]~0 , RAM_DELAY_0|prime_cnt[5]~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[1]~4 , RAM_DELAY_0|prime_cnt[1]~4, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[1] , RAM_DELAY_0|prime_cnt[1], gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[2]~5 , RAM_DELAY_0|prime_cnt[2]~5, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[2] , RAM_DELAY_0|prime_cnt[2], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add0~1 , RAM_DELAY_0|Add0~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[3]~6 , RAM_DELAY_0|prime_cnt[3]~6, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[3] , RAM_DELAY_0|prime_cnt[3], gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[4]~7 , RAM_DELAY_0|prime_cnt[4]~7, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[4] , RAM_DELAY_0|prime_cnt[4], gated_integrator, 1
instance = comp, \n[3]~input , n[3]~input, gated_integrator, 1
instance = comp, \n[4]~input , n[4]~input, gated_integrator, 1
instance = comp, \n[2]~input , n[2]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~1 , RAM_DELAY_0|state~1, gated_integrator, 1
instance = comp, \n[1]~input , n[1]~input, gated_integrator, 1
instance = comp, \n[0]~input , n[0]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~0 , RAM_DELAY_0|state~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[5]~1 , RAM_DELAY_0|prime_cnt[5]~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[0]~3 , RAM_DELAY_0|prime_cnt[0]~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[0] , RAM_DELAY_0|prime_cnt[0], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add0~0 , RAM_DELAY_0|Add0~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[5]~2 , RAM_DELAY_0|prime_cnt[5]~2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|prime_cnt[5] , RAM_DELAY_0|prime_cnt[5], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add3~1 , RAM_DELAY_0|Add3~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~4 , RAM_DELAY_0|state~4, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~3 , RAM_DELAY_0|state~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~5 , RAM_DELAY_0|state~5, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add3~0 , RAM_DELAY_0|Add3~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~2 , RAM_DELAY_0|state~2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state~6 , RAM_DELAY_0|state~6, gated_integrator, 1
instance = comp, \RAM_DELAY_0|state , RAM_DELAY_0|state, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_state , RAM_DELAY_0|i_state, gated_integrator, 1
instance = comp, \RAM_DELAY_0|valid_qn~0 , RAM_DELAY_0|valid_qn~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|valid_qn , RAM_DELAY_0|valid_qn, gated_integrator, 1
instance = comp, \d[0]~input , d[0]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[13]~0 , RAM_DELAY_0|i_d_0[13]~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[0] , RAM_DELAY_0|i_d_0[0], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[0]~feeder , RAM_DELAY_0|i_d_1[0]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[0] , RAM_DELAY_0|i_d_1[0], gated_integrator, 1
instance = comp, \Add0~81 , Add0~81, gated_integrator, 1
instance = comp, \Add0~1 , Add0~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_wr_1 , RAM_DELAY_0|i_wr_1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_wr_2 , RAM_DELAY_0|i_wr_2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[0] , RAM_DELAY_0|i_d_2[0], gated_integrator, 1
instance = comp, \addr[0]~input , addr[0]~input, gated_integrator, 1
instance = comp, \addr_en~input , addr_en~input, gated_integrator, 1
instance = comp, \addr[2]~input , addr[2]~input, gated_integrator, 1
instance = comp, \addr[4]~input , addr[4]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in~3 , RAM_DELAY_0|i_addr_in~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in[3] , RAM_DELAY_0|i_addr_in[3], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add1~0 , RAM_DELAY_0|Add1~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in~4 , RAM_DELAY_0|i_addr_in~4, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in[4] , RAM_DELAY_0|i_addr_in[4], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in_0[4]~4 , RAM_DELAY_0|i_addr_in_0[4]~4, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add3~2 , RAM_DELAY_0|Add3~2, gated_integrator, 1
instance = comp, \addr[3]~input , addr[3]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in_0[3]~3 , RAM_DELAY_0|i_addr_in_0[3]~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal2~4 , RAM_DELAY_0|Equal2~4, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in~1 , RAM_DELAY_0|i_addr_in~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in[1] , RAM_DELAY_0|i_addr_in[1], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in~2 , RAM_DELAY_0|i_addr_in~2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in[2] , RAM_DELAY_0|i_addr_in[2], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal2~2 , RAM_DELAY_0|Equal2~2, gated_integrator, 1
instance = comp, \addr[1]~input , addr[1]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal2~1 , RAM_DELAY_0|Equal2~1, gated_integrator, 1
instance = comp, \addr[5]~input , addr[5]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in~5 , RAM_DELAY_0|i_addr_in~5, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in[5] , RAM_DELAY_0|i_addr_in[5], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in_0[5]~5 , RAM_DELAY_0|i_addr_in_0[5]~5, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal2~0 , RAM_DELAY_0|Equal2~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal2~3 , RAM_DELAY_0|Equal2~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in~0 , RAM_DELAY_0|i_addr_in~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in[0] , RAM_DELAY_0|i_addr_in[0], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in_0[0]~0 , RAM_DELAY_0|i_addr_in_0[0]~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in_0[1]~1 , RAM_DELAY_0|i_addr_in_0[1]~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_in_0[2]~2 , RAM_DELAY_0|i_addr_in_0[2]~2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out~1 , RAM_DELAY_0|i_addr_out~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[1] , RAM_DELAY_0|i_addr_out[1], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out~2 , RAM_DELAY_0|i_addr_out~2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[2] , RAM_DELAY_0|i_addr_out[2], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal3~2 , RAM_DELAY_0|Equal3~2, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add2~0 , RAM_DELAY_0|Add2~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out~3 , RAM_DELAY_0|i_addr_out~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[3] , RAM_DELAY_0|i_addr_out[3], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Add2~1 , RAM_DELAY_0|Add2~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out~4 , RAM_DELAY_0|i_addr_out~4, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[4] , RAM_DELAY_0|i_addr_out[4], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out~5 , RAM_DELAY_0|i_addr_out~5, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[5] , RAM_DELAY_0|i_addr_out[5], gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal3~0 , RAM_DELAY_0|Equal3~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal3~1 , RAM_DELAY_0|Equal3~1, gated_integrator, 1
instance = comp, \RAM_DELAY_0|Equal3~3 , RAM_DELAY_0|Equal3~3, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out~0 , RAM_DELAY_0|i_addr_out~0, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[0] , RAM_DELAY_0|i_addr_out[0], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_addr_out[1]~_wirecell , RAM_DELAY_0|i_addr_out[1]~_wirecell, gated_integrator, 1
instance = comp, \d[1]~input , d[1]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[1] , RAM_DELAY_0|i_d_0[1], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[1]~feeder , RAM_DELAY_0|i_d_1[1]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[1] , RAM_DELAY_0|i_d_1[1], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[1] , RAM_DELAY_0|i_d_2[1], gated_integrator, 1
instance = comp, \d[2]~input , d[2]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[2]~feeder , RAM_DELAY_0|i_d_0[2]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[2] , RAM_DELAY_0|i_d_0[2], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[2] , RAM_DELAY_0|i_d_1[2], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[2] , RAM_DELAY_0|i_d_2[2], gated_integrator, 1
instance = comp, \d[3]~input , d[3]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[3] , RAM_DELAY_0|i_d_0[3], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[3] , RAM_DELAY_0|i_d_1[3], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[3] , RAM_DELAY_0|i_d_2[3], gated_integrator, 1
instance = comp, \d[4]~input , d[4]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[4]~feeder , RAM_DELAY_0|i_d_0[4]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[4] , RAM_DELAY_0|i_d_0[4], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[4]~feeder , RAM_DELAY_0|i_d_1[4]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[4] , RAM_DELAY_0|i_d_1[4], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[4] , RAM_DELAY_0|i_d_2[4], gated_integrator, 1
instance = comp, \d[5]~input , d[5]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[5]~feeder , RAM_DELAY_0|i_d_0[5]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[5] , RAM_DELAY_0|i_d_0[5], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[5]~feeder , RAM_DELAY_0|i_d_1[5]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[5] , RAM_DELAY_0|i_d_1[5], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[5] , RAM_DELAY_0|i_d_2[5], gated_integrator, 1
instance = comp, \d[6]~input , d[6]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[6] , RAM_DELAY_0|i_d_0[6], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[6]~feeder , RAM_DELAY_0|i_d_1[6]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[6] , RAM_DELAY_0|i_d_1[6], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[6] , RAM_DELAY_0|i_d_2[6], gated_integrator, 1
instance = comp, \d[7]~input , d[7]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[7] , RAM_DELAY_0|i_d_0[7], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[7] , RAM_DELAY_0|i_d_1[7], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[7] , RAM_DELAY_0|i_d_2[7], gated_integrator, 1
instance = comp, \d[8]~input , d[8]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[8] , RAM_DELAY_0|i_d_0[8], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[8]~feeder , RAM_DELAY_0|i_d_1[8]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[8] , RAM_DELAY_0|i_d_1[8], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[8] , RAM_DELAY_0|i_d_2[8], gated_integrator, 1
instance = comp, \d[9]~input , d[9]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[9] , RAM_DELAY_0|i_d_0[9], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[9] , RAM_DELAY_0|i_d_1[9], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[9] , RAM_DELAY_0|i_d_2[9], gated_integrator, 1
instance = comp, \d[10]~input , d[10]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[10] , RAM_DELAY_0|i_d_0[10], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[10] , RAM_DELAY_0|i_d_1[10], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[10] , RAM_DELAY_0|i_d_2[10], gated_integrator, 1
instance = comp, \d[11]~input , d[11]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[11]~feeder , RAM_DELAY_0|i_d_0[11]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[11] , RAM_DELAY_0|i_d_0[11], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[11] , RAM_DELAY_0|i_d_1[11], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[11] , RAM_DELAY_0|i_d_2[11], gated_integrator, 1
instance = comp, \d[12]~input , d[12]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[12] , RAM_DELAY_0|i_d_0[12], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[12]~feeder , RAM_DELAY_0|i_d_1[12]~feeder, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[12] , RAM_DELAY_0|i_d_1[12], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[12] , RAM_DELAY_0|i_d_2[12], gated_integrator, 1
instance = comp, \d[13]~input , d[13]~input, gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_0[13] , RAM_DELAY_0|i_d_0[13], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_1[13] , RAM_DELAY_0|i_d_1[13], gated_integrator, 1
instance = comp, \RAM_DELAY_0|i_d_2[13] , RAM_DELAY_0|i_d_2[13], gated_integrator, 1
instance = comp, \RAM_DELAY_0|TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 , RAM_DELAY_0|TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0, gated_integrator, 1
instance = comp, \Add1~82 , Add1~82, gated_integrator, 1
instance = comp, \Add1~1 , Add1~1, gated_integrator, 1
instance = comp, \sum~0 , sum~0, gated_integrator, 1
instance = comp, \sum[0]~1 , sum[0]~1, gated_integrator, 1
instance = comp, \sum[0]~reg0 , sum[0]~reg0, gated_integrator, 1
instance = comp, \Add0~5 , Add0~5, gated_integrator, 1
instance = comp, \Add1~5 , Add1~5, gated_integrator, 1
instance = comp, \sum~2 , sum~2, gated_integrator, 1
instance = comp, \sum[1]~reg0 , sum[1]~reg0, gated_integrator, 1
instance = comp, \Add0~9 , Add0~9, gated_integrator, 1
instance = comp, \Add1~9 , Add1~9, gated_integrator, 1
instance = comp, \sum~3 , sum~3, gated_integrator, 1
instance = comp, \sum[2]~reg0 , sum[2]~reg0, gated_integrator, 1
instance = comp, \Add0~13 , Add0~13, gated_integrator, 1
instance = comp, \Add1~13 , Add1~13, gated_integrator, 1
instance = comp, \sum~4 , sum~4, gated_integrator, 1
instance = comp, \sum[3]~reg0 , sum[3]~reg0, gated_integrator, 1
instance = comp, \Add0~17 , Add0~17, gated_integrator, 1
instance = comp, \Add1~17 , Add1~17, gated_integrator, 1
instance = comp, \sum~5 , sum~5, gated_integrator, 1
instance = comp, \sum[4]~reg0 , sum[4]~reg0, gated_integrator, 1
instance = comp, \Add0~21 , Add0~21, gated_integrator, 1
instance = comp, \Add1~21 , Add1~21, gated_integrator, 1
instance = comp, \sum~6 , sum~6, gated_integrator, 1
instance = comp, \sum[5]~reg0 , sum[5]~reg0, gated_integrator, 1
instance = comp, \Add0~25 , Add0~25, gated_integrator, 1
instance = comp, \Add1~25 , Add1~25, gated_integrator, 1
instance = comp, \sum~7 , sum~7, gated_integrator, 1
instance = comp, \sum[6]~reg0 , sum[6]~reg0, gated_integrator, 1
instance = comp, \Add0~29 , Add0~29, gated_integrator, 1
instance = comp, \Add1~29 , Add1~29, gated_integrator, 1
instance = comp, \sum~8 , sum~8, gated_integrator, 1
instance = comp, \sum[7]~reg0 , sum[7]~reg0, gated_integrator, 1
instance = comp, \Add0~33 , Add0~33, gated_integrator, 1
instance = comp, \Add1~33 , Add1~33, gated_integrator, 1
instance = comp, \sum~9 , sum~9, gated_integrator, 1
instance = comp, \sum[8]~reg0 , sum[8]~reg0, gated_integrator, 1
instance = comp, \Add0~37 , Add0~37, gated_integrator, 1
instance = comp, \Add1~37 , Add1~37, gated_integrator, 1
instance = comp, \sum~10 , sum~10, gated_integrator, 1
instance = comp, \sum[9]~reg0 , sum[9]~reg0, gated_integrator, 1
instance = comp, \Add0~41 , Add0~41, gated_integrator, 1
instance = comp, \Add1~41 , Add1~41, gated_integrator, 1
instance = comp, \sum~11 , sum~11, gated_integrator, 1
instance = comp, \sum[10]~reg0 , sum[10]~reg0, gated_integrator, 1
instance = comp, \Add0~45 , Add0~45, gated_integrator, 1
instance = comp, \Add1~45 , Add1~45, gated_integrator, 1
instance = comp, \sum~12 , sum~12, gated_integrator, 1
instance = comp, \sum[11]~reg0 , sum[11]~reg0, gated_integrator, 1
instance = comp, \Add0~49 , Add0~49, gated_integrator, 1
instance = comp, \Add1~49 , Add1~49, gated_integrator, 1
instance = comp, \sum~13 , sum~13, gated_integrator, 1
instance = comp, \sum[12]~reg0 , sum[12]~reg0, gated_integrator, 1
instance = comp, \Add0~53 , Add0~53, gated_integrator, 1
instance = comp, \Add1~53 , Add1~53, gated_integrator, 1
instance = comp, \sum~14 , sum~14, gated_integrator, 1
instance = comp, \sum[13]~reg0 , sum[13]~reg0, gated_integrator, 1
instance = comp, \Add0~57 , Add0~57, gated_integrator, 1
instance = comp, \Add1~57 , Add1~57, gated_integrator, 1
instance = comp, \sum~15 , sum~15, gated_integrator, 1
instance = comp, \sum[14]~reg0 , sum[14]~reg0, gated_integrator, 1
instance = comp, \Add0~61 , Add0~61, gated_integrator, 1
instance = comp, \Add1~61 , Add1~61, gated_integrator, 1
instance = comp, \sum~16 , sum~16, gated_integrator, 1
instance = comp, \sum[15]~reg0 , sum[15]~reg0, gated_integrator, 1
instance = comp, \Add0~65 , Add0~65, gated_integrator, 1
instance = comp, \Add1~65 , Add1~65, gated_integrator, 1
instance = comp, \sum~17 , sum~17, gated_integrator, 1
instance = comp, \sum[16]~reg0 , sum[16]~reg0, gated_integrator, 1
instance = comp, \Add0~69 , Add0~69, gated_integrator, 1
instance = comp, \Add1~69 , Add1~69, gated_integrator, 1
instance = comp, \sum~18 , sum~18, gated_integrator, 1
instance = comp, \sum[17]~reg0 , sum[17]~reg0, gated_integrator, 1
instance = comp, \Add0~73 , Add0~73, gated_integrator, 1
instance = comp, \Add1~73 , Add1~73, gated_integrator, 1
instance = comp, \sum~19 , sum~19, gated_integrator, 1
instance = comp, \sum[18]~reg0 , sum[18]~reg0, gated_integrator, 1
instance = comp, \Add0~77 , Add0~77, gated_integrator, 1
instance = comp, \Add1~77 , Add1~77, gated_integrator, 1
instance = comp, \sum~20 , sum~20, gated_integrator, 1
instance = comp, \sum[19]~reg0 , sum[19]~reg0, gated_integrator, 1
instance = comp, \valid~reg0 , valid~reg0, gated_integrator, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, gated_integrator, 1
