-- Extesor de Sinal de 3 para 8 bits 
LIBRARY ieee; 
USE ieee.std_logic_1164.all; 
USE ieee.numeric_std.all;  
USE ieee.std_logic_unsigned.all;

ENTITY Extensor IS
	PORT(
		ENTRADA : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		ENTRADA2: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		SAIDA   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		ESTENDER : IN STD_LOGIC
	);
	
END Extensor;

ARCHITECTURE BEHAVIOR OF Extensor  IS

BEGIN
 process(ENTRADA, ENTRADA2)
  begin
	if(ESTENDER = '1') then
			SAIDA <= ("00000") & ENTRADA;		
	end if;
	if(ESTENDER = '0') then
			SAIDA <= ("0000") & ENTRADA2;		
	end if;
 end process;
END BEHAVIOR;
