Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu May  9 12:51:24 2019
| Host         : caplab12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLKDIV/tick_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.897        0.000                      0                   85        0.232        0.000                      0                   85        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.897        0.000                      0                   85        0.232        0.000                      0                   85        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.828ns (20.111%)  route 3.289ns (79.889%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.725     5.328    SSB/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  SSB/clk_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  SSB/clk_cnt_reg[29]/Q
                         net (fo=2, routed)           0.828     6.612    SSB/clk_cnt[29]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  SSB/FSM_sequential_an[2]_i_8/O
                         net (fo=2, routed)           0.304     7.040    SSB/FSM_sequential_an[2]_i_8_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  SSB/FSM_sequential_an[2]_i_4/O
                         net (fo=33, routed)          2.157     9.321    SSB/FSM_sequential_an[2]_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.445 r  SSB/clk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.445    SSB/clk_cnt_0[16]
    SLICE_X2Y90          FDRE                                         r  SSB/clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.603    15.026    SSB/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SSB/clk_cnt_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.077    15.342    SSB/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/FSM_sequential_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.828ns (20.175%)  route 3.276ns (79.825%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.722     5.325    SSB/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.592    SSB/clk_cnt[5]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           0.416     7.132    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=34, routed)          2.048     9.305    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.429 r  SSB/FSM_sequential_an[1]_i_1/O
                         net (fo=1, routed)           0.000     9.429    SSB/FSM_sequential_an[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.605    15.028    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.081    15.348    SSB/FSM_sequential_an_reg[1]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 CLKDIV/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/clk_div_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.828ns (20.758%)  route 3.161ns (79.242%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.720     5.323    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CLKDIV/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CLKDIV/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.859     6.638    CLKDIV/clk_div_counter[5]
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 r  CLKDIV/clk_div_counter[31]_i_8/O
                         net (fo=1, routed)           0.403     7.165    CLKDIV/clk_div_counter[31]_i_8_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.289 r  CLKDIV/clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.899     9.188    CLKDIV/clk_div_counter[31]_i_4_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.312 r  CLKDIV/clk_div_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.312    CLKDIV/clk_div_counter_0[30]
    SLICE_X5Y93          FDRE                                         r  CLKDIV/clk_div_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.603    15.026    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  CLKDIV/clk_div_counter_reg[30]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.031    15.297    CLKDIV/clk_div_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 CLKDIV/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/clk_div_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.828ns (20.768%)  route 3.159ns (79.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.720     5.323    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CLKDIV/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CLKDIV/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.859     6.638    CLKDIV/clk_div_counter[5]
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 r  CLKDIV/clk_div_counter[31]_i_8/O
                         net (fo=1, routed)           0.403     7.165    CLKDIV/clk_div_counter[31]_i_8_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.289 r  CLKDIV/clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.897     9.186    CLKDIV/clk_div_counter[31]_i_4_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.310 r  CLKDIV/clk_div_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.310    CLKDIV/clk_div_counter_0[29]
    SLICE_X5Y93          FDRE                                         r  CLKDIV/clk_div_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.603    15.026    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  CLKDIV/clk_div_counter_reg[29]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.029    15.295    CLKDIV/clk_div_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 CLKDIV/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/tick_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.856ns (21.310%)  route 3.161ns (78.690%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.720     5.323    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CLKDIV/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CLKDIV/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.859     6.638    CLKDIV/clk_div_counter[5]
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 f  CLKDIV/clk_div_counter[31]_i_8/O
                         net (fo=1, routed)           0.403     7.165    CLKDIV/clk_div_counter[31]_i_8_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.289 f  CLKDIV/clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.899     9.188    CLKDIV/clk_div_counter[31]_i_4_n_0
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.152     9.340 r  CLKDIV/tick_out_i_1/O
                         net (fo=1, routed)           0.000     9.340    CLKDIV/tick_out
    SLICE_X5Y93          FDRE                                         r  CLKDIV/tick_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.603    15.026    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  CLKDIV/tick_out_reg/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.075    15.341    CLKDIV/tick_out_reg
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 CLKDIV/clk_div_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.828ns (20.950%)  route 3.124ns (79.050%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.720     5.323    CLKDIV/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CLKDIV/clk_div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  CLKDIV/clk_div_counter_reg[5]/Q
                         net (fo=2, routed)           0.859     6.638    CLKDIV/clk_div_counter[5]
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.762 r  CLKDIV/clk_div_counter[31]_i_8/O
                         net (fo=1, routed)           0.403     7.165    CLKDIV/clk_div_counter[31]_i_8_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.289 r  CLKDIV/clk_div_counter[31]_i_4/O
                         net (fo=32, routed)          1.862     9.151    CLKDIV/clk_div_counter[31]_i_4_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.275 r  CLKDIV/clk_div_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.275    CLKDIV/clk_div_counter_0[14]
    SLICE_X3Y89          FDRE                                         r  CLKDIV/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.603    15.026    CLKDIV/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  CLKDIV/clk_div_counter_reg[14]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.031    15.280    CLKDIV/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.828ns (20.876%)  route 3.138ns (79.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.725     5.328    SSB/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  SSB/clk_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  SSB/clk_cnt_reg[29]/Q
                         net (fo=2, routed)           0.828     6.612    SSB/clk_cnt[29]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     6.736 r  SSB/FSM_sequential_an[2]_i_8/O
                         net (fo=2, routed)           0.304     7.040    SSB/FSM_sequential_an[2]_i_8_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  SSB/FSM_sequential_an[2]_i_4/O
                         net (fo=33, routed)          2.006     9.170    SSB/FSM_sequential_an[2]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     9.294 r  SSB/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.294    SSB/clk_cnt_0[4]
    SLICE_X2Y87          FDRE                                         r  SSB/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.601    15.024    SSB/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SSB/clk_cnt_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.081    15.344    SSB/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.947%)  route 3.125ns (79.053%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.722     5.325    SSB/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.592    SSB/clk_cnt[5]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           0.416     7.132    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=34, routed)          1.897     9.154    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.278 r  SSB/clk_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     9.278    SSB/clk_cnt_0[27]
    SLICE_X2Y93          FDRE                                         r  SSB/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.605    15.028    SSB/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  SSB/clk_cnt_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    15.344    SSB/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/FSM_sequential_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.828ns (21.214%)  route 3.075ns (78.786%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.722     5.325    SSB/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.812     6.592    SSB/clk_cnt[5]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           0.416     7.132    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=34, routed)          1.847     9.104    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.228 r  SSB/FSM_sequential_an[0]_i_1/O
                         net (fo=1, routed)           0.000     9.228    SSB/FSM_sequential_an[0]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.605    15.028    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.077    15.344    SSB/FSM_sequential_an_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.828ns (21.574%)  route 3.010ns (78.426%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.724     5.327    SSB/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  SSB/clk_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  SSB/clk_cnt_reg[20]/Q
                         net (fo=2, routed)           0.874     6.657    SSB/clk_cnt[20]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.781 r  SSB/FSM_sequential_an[2]_i_7/O
                         net (fo=2, routed)           0.451     7.232    SSB/FSM_sequential_an[2]_i_7_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.356 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=33, routed)          1.685     9.041    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124     9.165 r  SSB/clk_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     9.165    SSB/clk_cnt_0[31]
    SLICE_X0Y94          FDRE                                         r  SSB/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.605    15.028    SSB/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  SSB/clk_cnt_reg[31]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.298    SSB/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.603     1.522    SSB/Digit0/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  SSB/Digit0/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SSB/Digit0/seg_reg[2]/Q
                         net (fo=1, routed)           0.153     1.816    SSB/seg__0[2]
    SLICE_X4Y96          LUT3 (Prop_lut3_I1_O)        0.045     1.861 r  SSB/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    SSB/seg[2]_i_1_n_0
    SLICE_X4Y96          FDSE                                         r  SSB/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    SSB/clk_IBUF_BUFG
    SLICE_X4Y96          FDSE                                         r  SSB/seg_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y96          FDSE (Hold_fdse_C_D)         0.091     1.629    SSB/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLKDIV/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.599     1.518    CLKDIV/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  CLKDIV/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  CLKDIV/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.858    CLKDIV/clk_div_counter[0]
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  CLKDIV/clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    CLKDIV/clk_div_counter_0[0]
    SLICE_X6Y86          FDRE                                         r  CLKDIV/clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.869     2.034    CLKDIV/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  CLKDIV/clk_div_counter_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120     1.638    CLKDIV/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SSB/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.601     1.520    SSB/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SSB/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  SSB/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.860    SSB/clk_cnt[0]
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.905 r  SSB/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    SSB/clk_cnt_0[0]
    SLICE_X2Y87          FDRE                                         r  SSB/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.873     2.038    SSB/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  SSB/clk_cnt_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.640    SSB/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/FSM_sequential_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.651%)  route 0.196ns (48.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.604     1.523    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SSB/FSM_sequential_an_reg[1]/Q
                         net (fo=18, routed)          0.196     1.883    SSB/an__0[1]
    SLICE_X2Y94          LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  SSB/FSM_sequential_an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    SSB/FSM_sequential_an[1]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.877     2.042    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121     1.644    SSB/FSM_sequential_an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.676%)  route 0.203ns (49.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.604     1.523    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SSB/FSM_sequential_an_reg[0]/Q
                         net (fo=19, routed)          0.203     1.891    SSB/an__0[0]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  SSB/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.936    SSB/seg[4]_i_1_n_0
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    SSB/clk_IBUF_BUFG
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[4]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X4Y94          FDSE (Hold_fdse_C_D)         0.092     1.651    SSB/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.572%)  route 0.204ns (49.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.604     1.523    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SSB/FSM_sequential_an_reg[0]/Q
                         net (fo=19, routed)          0.204     1.892    SSB/an__0[0]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  SSB/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.937    SSB/seg[5]_i_1_n_0
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    SSB/clk_IBUF_BUFG
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[5]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X4Y94          FDSE (Hold_fdse_C_D)         0.092     1.651    SSB/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.553%)  route 0.204ns (49.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.604     1.523    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SSB/FSM_sequential_an_reg[0]/Q
                         net (fo=19, routed)          0.204     1.892    SSB/an__0[0]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  SSB/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    SSB/seg[1]_i_1_n_0
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    SSB/clk_IBUF_BUFG
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[1]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X4Y94          FDSE (Hold_fdse_C_D)         0.091     1.650    SSB/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.431%)  route 0.205ns (49.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.604     1.523    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SSB/FSM_sequential_an_reg[0]/Q
                         net (fo=19, routed)          0.205     1.893    SSB/an__0[0]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.938 r  SSB/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.938    SSB/seg[6]_i_1_n_0
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    SSB/clk_IBUF_BUFG
    SLICE_X4Y94          FDSE                                         r  SSB/seg_reg[6]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X4Y94          FDSE (Hold_fdse_C_D)         0.092     1.651    SSB/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.381%)  route 0.215ns (53.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.603     1.522    SSB/Digit0/clk_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  SSB/Digit0/seg_reg[3]/Q
                         net (fo=1, routed)           0.215     1.878    SSB/seg__0[3]
    SLICE_X4Y96          LUT3 (Prop_lut3_I1_O)        0.045     1.923 r  SSB/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.923    SSB/seg[3]_i_1_n_0
    SLICE_X4Y96          FDSE                                         r  SSB/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.874     2.039    SSB/clk_IBUF_BUFG
    SLICE_X4Y96          FDSE                                         r  SSB/seg_reg[3]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y96          FDSE (Hold_fdse_C_D)         0.092     1.630    SSB/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 SSB/FSM_sequential_an_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/FSM_sequential_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.604     1.523    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  SSB/FSM_sequential_an_reg[0]/Q
                         net (fo=19, routed)          0.209     1.896    SSB/an__0[0]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  SSB/FSM_sequential_an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.941    SSB/FSM_sequential_an[0]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.877     2.042    SSB/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  SSB/FSM_sequential_an_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.120     1.643    SSB/FSM_sequential_an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     CLKDIV/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     CLKDIV/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     CLKDIV/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     CLKDIV/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     CLKDIV/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     CLKDIV/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLKDIV/clk_div_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLKDIV/clk_div_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLKDIV/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     CLKDIV/clk_div_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     CLKDIV/clk_div_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     CLKDIV/clk_div_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     CLKDIV/tick_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     SSB/Digit0/seg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     SSB/Digit0/seg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     SSB/Digit0/seg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     CLKDIV/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     CLKDIV/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     CLKDIV/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     CLKDIV/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     CLKDIV/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLKDIV/clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLKDIV/clk_div_counter_reg[13]/C



