# fmu-opcua-test-platform



# dev notes


1) universal clock
2) zero order hold, signals hold their value constant until changed
3) state machines
4) add to value








# test definition


    tests:
        test_name:
            test_type: 

            test_description: "a description of the test"

            initial_system_state:

            start_readings_conditions:

            system_loop:

    



simply loop after first fmu inputs

loop:
    first inputs = defaults

    first outputs = second input

    second out = first in



alllow multiple of the same fmu by adding id's to the end

# system

System Diagram

<img src="./readme_resources/LOC.drawio.svg"/>

FMU architecture and IOs

<img src="./readme_resources/system_diagram.png"  />


