Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_pfb_fir_real_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "pfb_fir_real_core.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : pfb_fir_real_core
Top Module Name                    : pfb_fir_real_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" into library work
Parsing entity <bmg_72_967630e6b2a5c300>.
Parsing architecture <bmg_72_967630e6b2a5c300_a> of entity <bmg_72_967630e6b2a5c300>.
Parsing entity <addsb_11_0_f65c3b4ad8785c13>.
Parsing architecture <addsb_11_0_f65c3b4ad8785c13_a> of entity <addsb_11_0_f65c3b4ad8785c13>.
Parsing entity <bmg_72_2eec44623d367658>.
Parsing architecture <bmg_72_2eec44623d367658_a> of entity <bmg_72_2eec44623d367658>.
Parsing entity <bmg_72_e0b3efafc42ce43e>.
Parsing architecture <bmg_72_e0b3efafc42ce43e_a> of entity <bmg_72_e0b3efafc42ce43e>.
Parsing entity <bmg_72_48aecbcc669a19be>.
Parsing architecture <bmg_72_48aecbcc669a19be_a> of entity <bmg_72_48aecbcc669a19be>.
Parsing entity <bmg_72_246e222abe66c216>.
Parsing architecture <bmg_72_246e222abe66c216_a> of entity <bmg_72_246e222abe66c216>.
Parsing entity <bmg_72_3e05483b044fa88c>.
Parsing architecture <bmg_72_3e05483b044fa88c_a> of entity <bmg_72_3e05483b044fa88c>.
Parsing entity <bmg_72_0982e05b26d41eef>.
Parsing architecture <bmg_72_0982e05b26d41eef_a> of entity <bmg_72_0982e05b26d41eef>.
Parsing entity <bmg_72_9628accf375c9240>.
Parsing architecture <bmg_72_9628accf375c9240_a> of entity <bmg_72_9628accf375c9240>.
Parsing entity <cntr_11_0_9f2a2f53426c6ba5>.
Parsing architecture <cntr_11_0_9f2a2f53426c6ba5_a> of entity <cntr_11_0_9f2a2f53426c6ba5>.
Parsing entity <bmg_72_654583903c8e8194>.
Parsing architecture <bmg_72_654583903c8e8194_a> of entity <bmg_72_654583903c8e8194>.
Parsing entity <bmg_72_912f853d170eb76f>.
Parsing architecture <bmg_72_912f853d170eb76f_a> of entity <bmg_72_912f853d170eb76f>.
Parsing entity <cntr_11_0_bf568bdf3cd9f9c7>.
Parsing architecture <cntr_11_0_bf568bdf3cd9f9c7_a> of entity <cntr_11_0_bf568bdf3cd9f9c7>.
Parsing entity <bmg_72_9be7d465d5eaaba3>.
Parsing architecture <bmg_72_9be7d465d5eaaba3_a> of entity <bmg_72_9be7d465d5eaaba3>.
Parsing entity <bmg_72_3fc848ca6f2fb3e5>.
Parsing architecture <bmg_72_3fc848ca6f2fb3e5_a> of entity <bmg_72_3fc848ca6f2fb3e5>.
Parsing entity <bmg_72_b69451ed038a8d73>.
Parsing architecture <bmg_72_b69451ed038a8d73_a> of entity <bmg_72_b69451ed038a8d73>.
Parsing entity <bmg_72_0ebe52f0796e6018>.
Parsing architecture <bmg_72_0ebe52f0796e6018_a> of entity <bmg_72_0ebe52f0796e6018>.
Parsing entity <bmg_72_c7aab016f93a6382>.
Parsing architecture <bmg_72_c7aab016f93a6382_a> of entity <bmg_72_c7aab016f93a6382>.
Parsing entity <bmg_72_95650c95bb98bfbd>.
Parsing architecture <bmg_72_95650c95bb98bfbd_a> of entity <bmg_72_95650c95bb98bfbd>.
Parsing entity <bmg_72_2e28d8b7ce374e24>.
Parsing architecture <bmg_72_2e28d8b7ce374e24_a> of entity <bmg_72_2e28d8b7ce374e24>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <addsub_ebc1a52e8a>.
Parsing architecture <behavior> of entity <addsub_ebc1a52e8a>.
Parsing entity <delay_c53de546ea>.
Parsing architecture <behavior> of entity <delay_c53de546ea>.
Parsing entity <xladdsub_pfb_fir_real_core>.
Parsing architecture <behavior> of entity <xladdsub_pfb_fir_real_core>.
Parsing entity <concat_a1e126f11c>.
Parsing architecture <behavior> of entity <concat_a1e126f11c>.
Parsing entity <xlcounter_free_pfb_fir_real_core>.
Parsing architecture <behavior> of entity <xlcounter_free_pfb_fir_real_core>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <xlsprom_pfb_fir_real_core>.
Parsing architecture <behavior> of entity <xlsprom_pfb_fir_real_core>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <reinterpret_d51df7ac30>.
Parsing architecture <behavior> of entity <reinterpret_d51df7ac30>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xlcounter_limit_pfb_fir_real_core>.
Parsing architecture <behavior> of entity <xlcounter_limit_pfb_fir_real_core>.
Parsing entity <xlspram_pfb_fir_real_core>.
Parsing architecture <behavior> of entity <xlspram_pfb_fir_real_core>.
Parsing entity <constant_7c91b1b314>.
Parsing architecture <behavior> of entity <constant_7c91b1b314>.
Parsing entity <constant_fd28b32bf8>.
Parsing architecture <behavior> of entity <constant_fd28b32bf8>.
Parsing entity <constant_e054d850c5>.
Parsing architecture <behavior> of entity <constant_e054d850c5>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <mux_1bef4ba0e4>.
Parsing architecture <behavior> of entity <mux_1bef4ba0e4>.
Parsing entity <relational_d36fe12c1c>.
Parsing architecture <behavior> of entity <relational_d36fe12c1c>.
Parsing entity <relational_acb3c05dd0>.
Parsing architecture <behavior> of entity <relational_acb3c05dd0>.
Parsing entity <mult_1f4d330bcc>.
Parsing architecture <behavior> of entity <mult_1f4d330bcc>.
Parsing entity <reinterpret_4389dc89bf>.
Parsing architecture <behavior> of entity <reinterpret_4389dc89bf>.
Parsing entity <reinterpret_d9988e3d87>.
Parsing architecture <behavior> of entity <reinterpret_d9988e3d87>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <convert_pipeline>.
Parsing architecture <behavior> of entity <convert_pipeline>.
Parsing entity <xlconvert_pipeline>.
Parsing architecture <behavior> of entity <xlconvert_pipeline>.
Parsing entity <scale_fa7c2ab9f6>.
Parsing architecture <behavior> of entity <scale_fa7c2ab9f6>.
Parsing entity <adder_1_1_entity_0c43e56af3>.
Parsing architecture <structural> of entity <adder_1_1_entity_0c43e56af3>.
Parsing entity <adder_1_2_entity_22508bb0bb>.
Parsing architecture <structural> of entity <adder_1_2_entity_22508bb0bb>.
Parsing entity <pol1_in1_coeffs_entity_21987cdbbd>.
Parsing architecture <structural> of entity <pol1_in1_coeffs_entity_21987cdbbd>.
Parsing entity <delay_bram_entity_97267907c1>.
Parsing architecture <structural> of entity <delay_bram_entity_97267907c1>.
Parsing entity <sync_delay_entity_20a0faa6ba>.
Parsing architecture <structural> of entity <sync_delay_entity_20a0faa6ba>.
Parsing entity <pol1_in1_first_tap_entity_48bba19602>.
Parsing architecture <structural> of entity <pol1_in1_first_tap_entity_48bba19602>.
Parsing entity <pol1_in1_last_tap_entity_12a21b52a5>.
Parsing architecture <structural> of entity <pol1_in1_last_tap_entity_12a21b52a5>.
Parsing entity <pol1_in1_tap2_entity_514e98c1c4>.
Parsing architecture <structural> of entity <pol1_in1_tap2_entity_514e98c1c4>.
Parsing entity <pol1_in1_tap3_entity_092eff0612>.
Parsing architecture <structural> of entity <pol1_in1_tap3_entity_092eff0612>.
Parsing entity <pol1_in2_coeffs_entity_b1fc7b5c0c>.
Parsing architecture <structural> of entity <pol1_in2_coeffs_entity_b1fc7b5c0c>.
Parsing entity <pol1_in2_first_tap_entity_9b3cc2de14>.
Parsing architecture <structural> of entity <pol1_in2_first_tap_entity_9b3cc2de14>.
Parsing entity <pol1_in2_last_tap_entity_84112ff003>.
Parsing architecture <structural> of entity <pol1_in2_last_tap_entity_84112ff003>.
Parsing entity <pol1_in2_tap2_entity_f7d5ed298b>.
Parsing architecture <structural> of entity <pol1_in2_tap2_entity_f7d5ed298b>.
Parsing entity <pol1_in2_tap3_entity_9a81e295a6>.
Parsing architecture <structural> of entity <pol1_in2_tap3_entity_9a81e295a6>.
Parsing entity <pol1_in3_coeffs_entity_74ec9b1e1c>.
Parsing architecture <structural> of entity <pol1_in3_coeffs_entity_74ec9b1e1c>.
Parsing entity <pol1_in4_coeffs_entity_3a53e1398e>.
Parsing architecture <structural> of entity <pol1_in4_coeffs_entity_3a53e1398e>.
Parsing entity <pfb_fir_real_entity_3a8ee1fb73>.
Parsing architecture <structural> of entity <pfb_fir_real_entity_3a8ee1fb73>.
Parsing entity <pfb_fir_real_core>.
Parsing architecture <structural> of entity <pfb_fir_real_core>.
Parsing VHDL file "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_pfb_fir_real_core>.
Parsing architecture <structural> of entity <default_clock_driver_pfb_fir_real_core>.
Parsing entity <pfb_fir_real_core_cw>.
Parsing architecture <structural> of entity <pfb_fir_real_core_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pfb_fir_real_core> (architecture <structural>) from library <work>.

Elaborating entity <pfb_fir_real_entity_3a8ee1fb73> (architecture <structural>) from library <work>.

Elaborating entity <adder_1_1_entity_0c43e56af3> (architecture <structural>) from library <work>.

Elaborating entity <addsub_ebc1a52e8a> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 4566: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 4581: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 4395: <fdre> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 4406: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <xladdsub_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_f65c3b4ad8785c13> (architecture <addsb_11_0_f65c3b4ad8785c13_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 4170: <fde> remains a black-box since it has no binding entity.

Elaborating entity <delay_c53de546ea> (architecture <behavior>) from library <work>.

Elaborating entity <adder_1_2_entity_22508bb0bb> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_pipeline> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 4158: <srl16e> remains a black-box since it has no binding entity.

Elaborating entity <pol1_in1_coeffs_entity_21987cdbbd> (architecture <structural>) from library <work>.

Elaborating entity <concat_a1e126f11c> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_bf568bdf3cd9f9c7> (architecture <>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <reinterpret_d51df7ac30> (architecture <behavior>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 5454: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_72_0982e05b26d41eef> (architecture <>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_967630e6b2a5c300> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_2eec44623d367658> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_3e05483b044fa88c> (architecture <>) from library <work>.

Elaborating entity <pol1_in1_first_tap_entity_48bba19602> (architecture <structural>) from library <work>.

Elaborating entity <delay_bram_entity_97267907c1> (architecture <structural>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_limit_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_bf568bdf3cd9f9c7> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 1644: Replacing existing netlist cntr_11_0_bf568bdf3cd9f9c7()

Elaborating entity <xlspram_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" Line 5982: Assignment to sinit ignored, since the identifier is never used

Elaborating entity <bmg_72_9628accf375c9240> (architecture <>) from library <work>.

Elaborating entity <mult_1f4d330bcc> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_4389dc89bf> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d9988e3d87> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <sync_delay_entity_20a0faa6ba> (architecture <structural>) from library <work>.

Elaborating entity <constant_fd28b32bf8> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e054d850c5> (architecture <behavior>) from library <work>.

Elaborating entity <constant_7c91b1b314> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_9f2a2f53426c6ba5> (architecture <>) from library <work>.

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <mux_1bef4ba0e4> (architecture <behavior>) from library <work>.

Elaborating entity <relational_d36fe12c1c> (architecture <behavior>) from library <work>.

Elaborating entity <relational_acb3c05dd0> (architecture <behavior>) from library <work>.

Elaborating entity <pol1_in1_last_tap_entity_12a21b52a5> (architecture <structural>) from library <work>.

Elaborating entity <pol1_in1_tap2_entity_514e98c1c4> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in1_tap3_entity_092eff0612> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pol1_in2_coeffs_entity_b1fc7b5c0c> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_9be7d465d5eaaba3> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_48aecbcc669a19be> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_b69451ed038a8d73> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_654583903c8e8194> (architecture <>) from library <work>.

Elaborating entity <pol1_in2_first_tap_entity_9b3cc2de14> (architecture <structural>) from library <work>.

Elaborating entity <pol1_in2_last_tap_entity_84112ff003> (architecture <structural>) from library <work>.

Elaborating entity <pol1_in2_tap2_entity_f7d5ed298b> (architecture <structural>) from library <work>.

Elaborating entity <pol1_in2_tap3_entity_9a81e295a6> (architecture <structural>) from library <work>.

Elaborating entity <pol1_in3_coeffs_entity_74ec9b1e1c> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_c7aab016f93a6382> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_2e28d8b7ce374e24> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_0ebe52f0796e6018> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_246e222abe66c216> (architecture <>) from library <work>.

Elaborating entity <pol1_in4_coeffs_entity_3a53e1398e> (architecture <structural>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_95650c95bb98bfbd> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_912f853d170eb76f> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_3fc848ca6f2fb3e5> (architecture <>) from library <work>.

Elaborating entity <xlsprom_pfb_fir_real_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bmg_72_e0b3efafc42ce43e> (architecture <>) from library <work>.

Elaborating entity <scale_fa7c2ab9f6> (architecture <behavior>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pfb_fir_real_core>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pfb_fir_real_core> synthesized.

Synthesizing Unit <pfb_fir_real_entity_3a8ee1fb73>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pfb_fir_real_entity_3a8ee1fb73> synthesized.

Synthesizing Unit <adder_1_1_entity_0c43e56af3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6692: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_1_1_entity_0c43e56af3> synthesized.

Synthesizing Unit <addsub_ebc1a52e8a>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 4582: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <op_mem_91_20(1)>.
    Found 16-bit register for signal <op_mem_91_20(0)>.
    Found 17-bit adder for signal <internal_s_69_5_addsub> created at line 4596.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <addsub_ebc1a52e8a> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xladdsub_pfb_fir_real_core>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "addsb_11_0_f65c3b4ad8785c13"
        a_width = 16
        a_bin_pt = 14
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 16
        b_bin_pt = 14
        b_arith = 2
        s_width = 16
        s_bin_pt = 14
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 17
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 17
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_pfb_fir_real_core> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 16
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 16
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <delay_c53de546ea>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delay_c53de546ea> synthesized.

Synthesizing Unit <adder_1_2_entity_22508bb0bb>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
INFO:Xst:3210 - "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd" line 6792: Output port <c_out> of the instance <addr3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_1_2_entity_22508bb0bb> synthesized.

Synthesizing Unit <xlconvert_pipeline>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        din_width = 16
        din_bin_pt = 15
        din_arith = 2
        dout_width = 18
        dout_bin_pt = 17
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 3
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_pipeline> synthesized.

Synthesizing Unit <convert_pipeline>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        old_width = 16
        old_bin_pt = 15
        old_arith = 2
        new_width = 18
        new_bin_pt = 17
        new_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        latency = 3
    Summary:
	no macro.
Unit <convert_pipeline> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 18
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 18
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 20
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 20
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 1
        latency = 3
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 1
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_4> synthesized.

Synthesizing Unit <srl17e_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 1
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_4> synthesized.

Synthesizing Unit <pol1_in1_coeffs_entity_21987cdbbd>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in1_coeffs_entity_21987cdbbd> synthesized.

Synthesizing Unit <concat_a1e126f11c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_a1e126f11c> synthesized.

Synthesizing Unit <xlcounter_free_pfb_fir_real_core_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "cntr_11_0_bf568bdf3cd9f9c7"
        op_width = 11
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_pfb_fir_real_core_1> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 1
        latency = 5
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 1
        latency = 5
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_5> synthesized.

Synthesizing Unit <srl17e_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 1
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_5> synthesized.

Synthesizing Unit <xldelay_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 8
        latency = 5
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_3> synthesized.

Synthesizing Unit <synth_reg_6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 8
        latency = 5
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_6> synthesized.

Synthesizing Unit <srl17e_6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 8
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_6> synthesized.

Synthesizing Unit <xldelay_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 11
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_4> synthesized.

Synthesizing Unit <synth_reg_7>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 11
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_7> synthesized.

Synthesizing Unit <srl17e_7>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 11
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_7> synthesized.

Synthesizing Unit <xlregister>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        d_width = 32
        init_value = "00000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 32
        init_index = 2
        init_value = "00000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 32
        init_index = 2
        init_value = "00000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d51df7ac30> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_0982e05b26d41eef"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_1> synthesized.

Synthesizing Unit <synth_reg_8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 8
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_8> synthesized.

Synthesizing Unit <srl17e_8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        width = 8
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_8> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_967630e6b2a5c300"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_2> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_2eec44623d367658"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_3> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_3e05483b044fa88c"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_4> synthesized.

Synthesizing Unit <pol1_in1_first_tap_entity_48bba19602>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in1_first_tap_entity_48bba19602> synthesized.

Synthesizing Unit <delay_bram_entity_97267907c1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <delay_bram_entity_97267907c1> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <xlcounter_limit_pfb_fir_real_core>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "cntr_11_0_bf568bdf3cd9f9c7"
        op_width = 11
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 2044
        count_limited = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_pfb_fir_real_core> synthesized.

Synthesizing Unit <xlspram_pfb_fir_real_core>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_9628accf375c9240"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlspram_pfb_fir_real_core> synthesized.

Synthesizing Unit <mult_1f4d330bcc>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_65_20(1)>.
    Found 16-bit register for signal <op_mem_65_20(2)>.
    Found 16-bit register for signal <op_mem_65_20(0)>.
    Found 8x8-bit multiplier for signal <mult_46_56> created at line 6234.
    Summary:
	inferred   1 Multiplier(s).
	inferred  48 D-type flip-flop(s).
Unit <mult_1f4d330bcc> synthesized.

Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4389dc89bf> synthesized.

Synthesizing Unit <reinterpret_d9988e3d87>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d9988e3d87> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 32
        y_width = 8
WARNING:Xst:647 - Input <x<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        new_msb = 31
        new_lsb = 8
        x_width = 32
        y_width = 24
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <sync_delay_entity_20a0faa6ba>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <sync_delay_entity_20a0faa6ba> synthesized.

Synthesizing Unit <constant_fd28b32bf8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_fd28b32bf8> synthesized.

Synthesizing Unit <constant_e054d850c5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e054d850c5> synthesized.

Synthesizing Unit <constant_7c91b1b314>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_7c91b1b314> synthesized.

Synthesizing Unit <xlcounter_free_pfb_fir_real_core_2>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "cntr_11_0_9f2a2f53426c6ba5"
        op_width = 12
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_pfb_fir_real_core_2> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_1bef4ba0e4> synthesized.

Synthesizing Unit <relational_d36fe12c1c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator equal for signal <result_12_3_rel> created at line 6158
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d36fe12c1c> synthesized.

Synthesizing Unit <relational_acb3c05dd0>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit comparator not equal for signal <n0002> created at line 6185
    Summary:
	inferred   1 Comparator(s).
Unit <relational_acb3c05dd0> synthesized.

Synthesizing Unit <pol1_in1_last_tap_entity_12a21b52a5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in1_last_tap_entity_12a21b52a5> synthesized.

Synthesizing Unit <pol1_in1_tap2_entity_514e98c1c4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap2_entity_514e98c1c4> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 24
        y_width = 8
WARNING:Xst:647 - Input <x<23:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        new_msb = 23
        new_lsb = 8
        x_width = 24
        y_width = 16
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <pol1_in1_tap3_entity_092eff0612>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in1_tap3_entity_092eff0612> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        new_msb = 7
        new_lsb = 0
        x_width = 16
        y_width = 8
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        new_msb = 15
        new_lsb = 8
        x_width = 16
        y_width = 8
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <pol1_in2_coeffs_entity_b1fc7b5c0c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in2_coeffs_entity_b1fc7b5c0c> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_5>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_9be7d465d5eaaba3"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp4.core_instance4>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_5> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_48aecbcc669a19be"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp5.core_instance5>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_6> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_7>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_b69451ed038a8d73"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp6.core_instance6>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_7> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_8>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_654583903c8e8194"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp7.core_instance7>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_8> synthesized.

Synthesizing Unit <pol1_in2_first_tap_entity_9b3cc2de14>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in2_first_tap_entity_9b3cc2de14> synthesized.

Synthesizing Unit <pol1_in2_last_tap_entity_84112ff003>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in2_last_tap_entity_84112ff003> synthesized.

Synthesizing Unit <pol1_in2_tap2_entity_f7d5ed298b>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in2_tap2_entity_f7d5ed298b> synthesized.

Synthesizing Unit <pol1_in2_tap3_entity_9a81e295a6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in2_tap3_entity_9a81e295a6> synthesized.

Synthesizing Unit <pol1_in3_coeffs_entity_74ec9b1e1c>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in3_coeffs_entity_74ec9b1e1c> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_9>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_c7aab016f93a6382"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp8.core_instance8>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_9> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_10>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_2e28d8b7ce374e24"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp9.core_instance9>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_10> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_11>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_0ebe52f0796e6018"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp10.core_instance10>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_11> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_12>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_246e222abe66c216"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp11.core_instance11>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_12> synthesized.

Synthesizing Unit <pol1_in4_coeffs_entity_3a53e1398e>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
    Summary:
	no macro.
Unit <pol1_in4_coeffs_entity_3a53e1398e> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_13>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_95650c95bb98bfbd"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp12.core_instance12>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_13> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_14>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_912f853d170eb76f"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp13.core_instance13>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_14> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_15>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_3fc848ca6f2fb3e5"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp14.core_instance14>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_15> synthesized.

Synthesizing Unit <xlsprom_pfb_fir_real_core_16>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
        core_name0 = "bmg_72_e0b3efafc42ce43e"
        c_width = 8
        c_address_width = 11
        latency = 2
    Set property "syn_black_box = true" for instance <comp15.core_instance15>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlsprom_pfb_fir_real_core_16> synthesized.

Synthesizing Unit <scale_fa7c2ab9f6>.
    Related source file is "/home/observer/projects/eovsa-corr/src/pfb_fir_real_core/synth_model/pfb_fir_real_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scale_fa7c2ab9f6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 8x8-bit multiplier                                    : 16
# Adders/Subtractors                                   : 8
 17-bit adder                                          : 8
# Registers                                            : 65
 16-bit register                                       : 64
 4-bit register                                        : 1
# Comparators                                          : 6
 12-bit comparator equal                               : 3
 12-bit comparator not equal                           : 3
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <cntr_11_0_bf568bdf3cd9f9c7.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_0982e05b26d41eef.ngc>.
Reading core <bmg_72_967630e6b2a5c300.ngc>.
Reading core <bmg_72_2eec44623d367658.ngc>.
Reading core <bmg_72_3e05483b044fa88c.ngc>.
Reading core <bmg_72_9be7d465d5eaaba3.ngc>.
Reading core <bmg_72_48aecbcc669a19be.ngc>.
Reading core <bmg_72_b69451ed038a8d73.ngc>.
Reading core <bmg_72_654583903c8e8194.ngc>.
Reading core <bmg_72_c7aab016f93a6382.ngc>.
Reading core <bmg_72_2e28d8b7ce374e24.ngc>.
Reading core <bmg_72_0ebe52f0796e6018.ngc>.
Reading core <bmg_72_246e222abe66c216.ngc>.
Reading core <bmg_72_95650c95bb98bfbd.ngc>.
Reading core <bmg_72_912f853d170eb76f.ngc>.
Reading core <bmg_72_3fc848ca6f2fb3e5.ngc>.
Reading core <bmg_72_e0b3efafc42ce43e.ngc>.
Reading core <addsb_11_0_f65c3b4ad8785c13.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_9628accf375c9240.ngc>.
Reading core <cntr_11_0_9f2a2f53426c6ba5.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <cntr_11_0_bf568bdf3cd9f9c7> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_0982e05b26d41eef> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_967630e6b2a5c300> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_72_2eec44623d367658> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_72_3e05483b044fa88c> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_72_9be7d465d5eaaba3> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_72_48aecbcc669a19be> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_72_b69451ed038a8d73> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_72_654583903c8e8194> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_72_c7aab016f93a6382> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_72_2e28d8b7ce374e24> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_72_0ebe52f0796e6018> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_72_246e222abe66c216> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_72_95650c95bb98bfbd> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_72_912f853d170eb76f> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_72_3fc848ca6f2fb3e5> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_72_e0b3efafc42ce43e> for timing and area information for instance <comp15.core_instance15>.
Loading core <addsb_11_0_f65c3b4ad8785c13> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_9628accf375c9240> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_bf568bdf3cd9f9c7> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_9f2a2f53426c6ba5> for timing and area information for instance <comp1.core_instance1>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

Synthesizing (advanced) Unit <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in1_first_tap_48bba19602/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_1_0c43e56af3/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in1_first_tap_48bba19602/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in1_first_tap_48bba19602/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_1_0c43e56af3/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in1_tap2_514e98c1c4/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in1_last_tap_12a21b52a5/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_1_0c43e56af3/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in1_last_tap_12a21b52a5/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in1_last_tap_12a21b52a5/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_1_0c43e56af3/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in1_tap3_092eff0612/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in4_last_tap_762e2033f7/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_4_73ded2543f/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in4_last_tap_762e2033f7/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in4_last_tap_762e2033f7/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_4_73ded2543f/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in4_tap3_a20148fea6/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in3_last_tap_c53272e6ca/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_3_4e899902ba/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in3_last_tap_c53272e6ca/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in3_last_tap_c53272e6ca/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_3_4e899902ba/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in3_tap3_22f54c23bf/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in2_last_tap_84112ff003/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_2_22508bb0bb/addr2/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in2_last_tap_84112ff003/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in2_last_tap_84112ff003/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_2_22508bb0bb/addr2/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in2_tap3_9a81e295a6/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in4_tap2_3f86bd6d7b/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_4_73ded2543f/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in4_tap2_3f86bd6d7b/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in4_tap2_3f86bd6d7b/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_4_73ded2543f/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in4_first_tap_98624d1168/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in3_tap2_201722c1cc/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_3_4e899902ba/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in3_tap2_201722c1cc/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in3_tap2_201722c1cc/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_3_4e899902ba/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in3_first_tap_8f34d19142/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Multiplier <pol1_in2_tap2_f7d5ed298b/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_3a8ee1fb73> and adder/subtractor <adder_1_2_22508bb0bb/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_3a8ee1fb73> are combined into a MAC<pol1_in2_tap2_f7d5ed298b/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in2_tap2_f7d5ed298b/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>, <adder_1_2_22508bb0bb/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_3a8ee1fb73>, <pol1_in2_first_tap_9b3cc2de14/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_3a8ee1fb73>.
	Found pipelined multiplier on signal <pol1_in1_tap3_092eff0612/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in4_tap3_a20148fea6/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in3_tap3_22f54c23bf/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in2_tap3_9a81e295a6/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in4_first_tap_98624d1168/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in3_first_tap_8f34d19142/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in2_first_tap_9b3cc2de14/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pfb_fir_real_entity_3a8ee1fb73> synthesized (advanced).

Synthesizing (advanced) Unit <pol1_in1_tap2_entity_514e98c1c4>.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pol1_in1_tap2_entity_514e98c1c4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 8
 8x8-to-16-bit MAC                                     : 8
# Multipliers                                          : 8
 8x8-bit registered multiplier                         : 8
# Registers                                            : 1007
 Flip-Flops                                            : 1007
# Comparators                                          : 6
 12-bit comparator equal                               : 3
 12-bit comparator not equal                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pfb_fir_real_core> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <pfb_fir_real_entity_3a8ee1fb73> ...

Optimizing unit <pol1_in1_coeffs_entity_21987cdbbd> ...

Optimizing unit <pol1_in2_coeffs_entity_b1fc7b5c0c> ...

Optimizing unit <pol1_in3_coeffs_entity_74ec9b1e1c> ...

Optimizing unit <pol1_in4_coeffs_entity_3a53e1398e> ...
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block pfb_fir_real_core, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 7 FFs/Latches : <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 2 FFs/Latches : <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 2 FFs/Latches : <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 2 FFs/Latches : <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 2 FFs/Latches : <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <pfb_fir_real_core> is equivalent to the following 3 FFs/Latches : <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/fan_delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <pfb_fir_real_core> :
	Found 4-bit shift register for signal <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/sync_delay/op_mem_20_24_3>.
Unit <pfb_fir_real_core> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1003
 Flip-Flops                                            : 1003
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_4/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_3/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_1_0c43e56af3/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_4_73ded2543f/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_3_4e899902ba/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr2/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pfb_fir_real_3a8ee1fb73/adder_1_2_22508bb0bb/addr1/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <pfb_fir_real_core>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pfb_fir_real_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 85
#      GND                         : 29
#      LUT2                        : 16
#      LUT5                        : 4
#      LUT6                        : 35
#      VCC                         : 1
# FlipFlops/Latches                : 1004
#      FDE                         : 852
#      FDRE                        : 144
#      FDSE                        : 8
# RAMS                             : 28
#      RAMB18E1                    : 28
# Shift Registers                  : 36
#      SRL16E                      : 35
#      SRLC16E                     : 1
# DSPs                             : 16
#      DSP48E1                     : 16

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1004  out of  595200     0%  
 Number of Slice LUTs:                   91  out of  297600     0%  
    Number used as Logic:                55  out of  297600     0%  
    Number used as Memory:               36  out of  122240     0%  
       Number used as SRL:               36

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1059
   Number with an unused Flip Flop:      55  out of   1059     5%  
   Number with an unused LUT:           968  out of   1059    91%  
   Number of fully used LUT-FF pairs:    36  out of   1059     3%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of   1064     1%  
    Number using Block RAM only:         14
 Number of DSP48E1s:                     16  out of   2016     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                               | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
clk_1                              | NONE(pfb_fir_real_3a8ee1fb73/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1)| 1300  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                         | Buffer(FF name)                                                                                                                                                                                                                           | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom1/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom1/comp0.core_instance0/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom1/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom2/comp1.core_instance1/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom2/comp1.core_instance1/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom2/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom3/comp2.core_instance2/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom3/comp2.core_instance2/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom3/comp2.core_instance2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom4/comp3.core_instance3/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom4/comp3.core_instance3/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_coeffs_21987cdbbd/rom4/comp3.core_instance3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/delay_bram_97267907c1/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/delay_bram_97267907c1/ram/comp0.core_instance0/XST_GND:G)| NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_first_tap_48bba19602/delay_bram_97267907c1/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 4     |
pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in1_tap3_092eff0612/delay_bram_edb4b47b7b/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in1_tap3_092eff0612/delay_bram_edb4b47b7b/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in1_tap3_092eff0612/delay_bram_edb4b47b7b/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom1/comp4.core_instance4/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom1/comp4.core_instance4/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom1/comp4.core_instance4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom2/comp5.core_instance5/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom2/comp5.core_instance5/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom2/comp5.core_instance5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom3/comp6.core_instance6/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom3/comp6.core_instance6/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom3/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom4/comp7.core_instance7/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom4/comp7.core_instance7/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_coeffs_b1fc7b5c0c/rom4/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_first_tap_9b3cc2de14/delay_bram_7dfda029e5/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_first_tap_9b3cc2de14/delay_bram_7dfda029e5/ram/comp0.core_instance0/XST_GND:G)| NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_first_tap_9b3cc2de14/delay_bram_7dfda029e5/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_tap2_f7d5ed298b/delay_bram_1a846491d3/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_tap2_f7d5ed298b/delay_bram_1a846491d3/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_tap2_f7d5ed298b/delay_bram_1a846491d3/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in2_tap3_9a81e295a6/delay_bram_4fc0909b9d/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in2_tap3_9a81e295a6/delay_bram_4fc0909b9d/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in2_tap3_9a81e295a6/delay_bram_4fc0909b9d/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom1/comp8.core_instance8/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom1/comp8.core_instance8/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom1/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom2/comp9.core_instance9/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom2/comp9.core_instance9/XST_GND:G)                                                | NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom2/comp9.core_instance9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                        | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom3/comp10.core_instance10/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom3/comp10.core_instance10/XST_GND:G)                                            | NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom3/comp10.core_instance10/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                      | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom4/comp11.core_instance11/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom4/comp11.core_instance11/XST_GND:G)                                            | NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_coeffs_74ec9b1e1c/rom4/comp11.core_instance11/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                      | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_first_tap_8f34d19142/delay_bram_7dfda029e5/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_first_tap_8f34d19142/delay_bram_7dfda029e5/ram/comp0.core_instance0/XST_GND:G)| NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_first_tap_8f34d19142/delay_bram_7dfda029e5/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_tap2_201722c1cc/delay_bram_1a846491d3/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_tap2_201722c1cc/delay_bram_1a846491d3/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_tap2_201722c1cc/delay_bram_1a846491d3/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in3_tap3_22f54c23bf/delay_bram_4fc0909b9d/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in3_tap3_22f54c23bf/delay_bram_4fc0909b9d/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in3_tap3_22f54c23bf/delay_bram_4fc0909b9d/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom1/comp12.core_instance12/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom1/comp12.core_instance12/XST_GND:G)                                            | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom1/comp12.core_instance12/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                      | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom2/comp13.core_instance13/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom2/comp13.core_instance13/XST_GND:G)                                            | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom2/comp13.core_instance13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                      | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom3/comp14.core_instance14/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom3/comp14.core_instance14/XST_GND:G)                                            | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom3/comp14.core_instance14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                      | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom4/comp15.core_instance15/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom4/comp15.core_instance15/XST_GND:G)                                            | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_coeffs_3a53e1398e/rom4/comp15.core_instance15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                      | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_first_tap_98624d1168/delay_bram_7dfda029e5/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_first_tap_98624d1168/delay_bram_7dfda029e5/ram/comp0.core_instance0/XST_GND:G)| NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_first_tap_98624d1168/delay_bram_7dfda029e5/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_tap2_3f86bd6d7b/delay_bram_1a846491d3/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_tap2_3f86bd6d7b/delay_bram_1a846491d3/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_tap2_3f86bd6d7b/delay_bram_1a846491d3/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/ram/comp0.core_instance0/N1(pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/ram/comp0.core_instance0/XST_GND:G)          | NONE(pfb_fir_real_3a8ee1fb73/pol1_in4_tap3_a20148fea6/delay_bram_4fc0909b9d/ram/comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)     | 4     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.166ns (Maximum Frequency: 315.856MHz)
   Minimum input arrival time before clock: 1.470ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 3.166ns (frequency: 315.856MHz)
  Total number of paths / destination ports: 8417 / 3087
-------------------------------------------------------------------------
Delay:               3.166ns (Levels of Logic = 17)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            3   0.375   0.792  sec_inst (sec_net)
     end scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/counter/comp1.core_instance1/blk00000001:Q(11)'
     end scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/counter/comp1.core_instance1:q(11)'
     LUT6:I0->O            2   0.068   0.497  pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/mux_y_net_x01 (pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/mux_y_net_x0)
     LUT2:I0->O           12   0.068   0.563  pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/sync_delay_0fc48c9e48/mux_y_net_x03 (pfb_fir_real_3a8ee1fb73/mux_y_net_x6)
     begin scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap3_092eff0612/sync_delay_250a05d6bc/counter/comp1.core_instance1:load'
     begin scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap3_092eff0612/sync_delay_250a05d6bc/counter/comp1.core_instance1/blk00000001:LOAD'
     SEC:in->out           1   0.068   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.290   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.239   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      3.166ns (1.314ns logic, 1.852ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 1661 / 1617
-------------------------------------------------------------------------
Offset:              1.470ns (Levels of Logic = 3)
  Source:            ce_1 (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: clk_1 rising

  Data Path: ce_1 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I5->O            1   0.068   0.417  pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/counter/core_sinit2 (pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/counter/core_sinit2)
     LUT2:I1->O           11   0.068   0.465  pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/counter/core_sinit3 (pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/counter/core_sinit)
     begin scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/counter/comp0.core_instance0:sinit'
     begin scope: 'pfb_fir_real_3a8ee1fb73/pol1_in1_tap2_514e98c1c4/delay_bram_aa47eca94d/counter/comp0.core_instance0/blk00000001:SINIT'
     SEC:in                    0.434          sec_inst
    ----------------------------------------
    Total                      1.470ns (0.588ns logic, 0.882ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[17].fde_used.u2 (FF)
  Destination:       pol1_out1(17) (PAD)
  Source Clock:      clk_1 rising

  Data Path: pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[17].fde_used.u2 to pol1_out1(17)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  pfb_fir_real_3a8ee1fb73/convert_1_1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[17].fde_used.u2 (pol1_out1(17))
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    3.166|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.47 secs
 
--> 


Total memory usage is 476140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  592 (   0 filtered)
Number of infos    :   54 (   0 filtered)

