Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Dec  8 22:18:20 2022
| Host         : EECS-DIGITAL-36 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.uAHy9c/obj/routerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (135)
--------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[32]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[33]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: agg/data_buffer_reg[34]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: parse/nextShapeData_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.165        0.000                      0                  747        0.021        0.000                      0                  747        3.000        0.000                       0                   473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clkfbout_divider  {0.000 5.000}      10.000          100.000         
  ethclk_divider    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               5.165        0.000                      0                  261        0.045        0.000                      0                  261        3.000        0.000                       0                   153  
  clkfbout_divider                                                                                                                                                    7.845        0.000                       0                     3  
  ethclk_divider         14.658        0.000                      0                  461        0.078        0.000                      0                  461        8.750        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ethclk_divider  sys_clk_pin           7.304        0.000                      0                   25        0.021        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 exec/mem_bank/sysclk_pc_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.342ns (33.952%)  route 2.611ns (66.048%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           2.025     3.506    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         1.713     5.316    exec/mem_bank/buf_clk_100mhz_BUFG
    SLICE_X6Y81          FDRE                                         r  exec/mem_bank/sysclk_pc_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  exec/mem_bank/sysclk_pc_2_reg[1]/Q
                         net (fo=8, routed)           0.498     6.331    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2_0[0]
    SLICE_X7Y81          LUT1 (Prop_lut1_I0_O)        0.124     6.455 r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_5/O
                         net (fo=1, routed)           0.000     6.455    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.005 f  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2/CO[3]
                         net (fo=2, routed)           0.990     7.995    exec/mem_bank/genblk1[1].camera_ram/CO[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.150     8.145 r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_1__0/O
                         net (fo=8, routed)           1.123     9.268    exec/mem_bank/genblk1[1].camera_ram/wea019_out
    RAMB36_X0Y14         RAMB36E1                                     r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.920    13.331    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         1.544    14.966    exec/mem_bank/genblk1[1].camera_ram/buf_clk_100mhz_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4/CLKARDCLK
                         clock pessimism              0.259    15.225    
                         clock uncertainty           -0.035    15.190    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756    14.434    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 exec/mem_bank/write_camera_4_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.495%)  route 0.118ns (45.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.644     0.894    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         0.563     1.482    exec/mem_bank/buf_clk_100mhz_BUFG
    SLICE_X9Y76          FDRE                                         r  exec/mem_bank/write_camera_4_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  exec/mem_bank/write_camera_4_reg[206]/Q
                         net (fo=2, routed)           0.118     1.741    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5_0[62]
    RAMB36_X0Y15         RAMB36E1                                     r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.699     1.136    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         0.876     2.041    exec/mem_bank/genblk1[1].camera_ram/buf_clk_100mhz_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.696    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_5
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divider
  To Clock:  clkfbout_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    eth_clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  ethclk_divider

Setup :            0  Failing Endpoints,  Worst Slack       14.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 ssc/segment_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ssc/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ethclk_divider rise@20.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.828ns (16.819%)  route 4.095ns (83.181%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           2.025     3.506    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         1.809     5.412    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, routed)         1.719     5.324    ssc/ethclk
    SLICE_X3Y87          FDRE                                         r  ssc/segment_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ssc/segment_counter_reg[19]/Q
                         net (fo=2, routed)           0.871     6.651    ssc/segment_counter[19]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.775 f  ssc/segment_counter[31]_i_6/O
                         net (fo=1, routed)           0.788     7.563    ssc/segment_counter[31]_i_6_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.687 f  ssc/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.305     8.992    ssc/segment_counter[31]_i_2_n_0
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.116 r  ssc/segment_state[7]_i_1/O
                         net (fo=8, routed)           1.131    10.247    ssc/segment_state_1
    SLICE_X9Y77          FDRE                                         r  ssc/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.920    23.331    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         1.683    25.105    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    21.411 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    23.334    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.425 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, routed)         1.507    24.933    ssc/ethclk
    SLICE_X9Y77          FDRE                                         r  ssc/segment_state_reg[3]/C
                         clock pessimism              0.259    25.192    
                         clock uncertainty           -0.082    25.110    
    SLICE_X9Y77          FDRE (Setup_fdre_C_CE)      -0.205    24.905    ssc/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 14.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 parse/dInst_reg[data2][0]/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethclk_divider rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.644     0.894    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         0.624     1.544    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, routed)         0.594     1.515    parse/ethclk
    SLICE_X1Y80          FDRE                                         r  parse/dInst_reg[data2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  parse/dInst_reg[data2][0]/Q
                         net (fo=1, routed)           0.099     1.756    exec/instruction_buffer/BRAM_reg_0_1_0_5/DIA0
    SLICE_X2Y81          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.699     1.136    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         0.898     2.063    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, routed)         0.866     2.033    exec/instruction_buffer/BRAM_reg_0_1_0_5/WCLK
    SLICE_X2Y81          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.677    exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    eth_clk_gen/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y81      exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y81      exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/ram_data_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.344ns (63.004%)  route 0.789ns (36.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           2.025     3.506    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         1.809     5.412    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, routed)         1.712     5.317    exec/instruction_buffer/BRAM_reg_0_1_0_5/WCLK
    SLICE_X2Y81          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.661 r  exec/instruction_buffer/BRAM_reg_0_1_0_5/RAMA/O
                         net (fo=1, routed)           0.789     7.450    exec/instruction_buffer/ram_data_a0[0]
    SLICE_X6Y81          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.920    13.331    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         1.593    15.016    exec/instruction_buffer/buf_clk_100mhz_BUFG
    SLICE_X6Y81          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[0]/C
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.180    15.015    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.262    14.753    exec/instruction_buffer/ram_data_b_reg[0]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  7.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 exec/instruction_buffer/BRAM_reg_0_1_30_35/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            exec/instruction_buffer/ram_data_b_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.386ns (72.705%)  route 0.145ns (27.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.644     0.894    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         0.624     1.544    eth_clk_gen/buf_clk_100mhz_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  eth_clk_gen/clkout1_buf/O
                         net (fo=316, routed)         0.591     1.512    exec/instruction_buffer/BRAM_reg_0_1_30_35/WCLK
    SLICE_X6Y77          RAMD32                                       r  exec/instruction_buffer/BRAM_reg_0_1_30_35/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.898 r  exec/instruction_buffer/BRAM_reg_0_1_30_35/RAMC_D1/O
                         net (fo=1, routed)           0.145     2.043    exec/instruction_buffer/ram_data_a0[35]
    SLICE_X6Y76          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.699     1.136    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, routed)         0.859     2.024    exec/instruction_buffer/buf_clk_100mhz_BUFG
    SLICE_X6Y76          FDRE                                         r  exec/instruction_buffer/ram_data_b_reg[35]/C
                         clock pessimism             -0.245     1.778    
                         clock uncertainty            0.180     1.959    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.064     2.023    exec/instruction_buffer/ram_data_b_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.021    





