// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xunusual_mm2s_hls.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XUnusual_mm2s_hls_CfgInitialize(XUnusual_mm2s_hls *InstancePtr, XUnusual_mm2s_hls_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cpucontrol_BaseAddress = ConfigPtr->Cpucontrol_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XUnusual_mm2s_hls_Start(XUnusual_mm2s_hls *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL) & 0x80;
    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XUnusual_mm2s_hls_IsDone(XUnusual_mm2s_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XUnusual_mm2s_hls_IsIdle(XUnusual_mm2s_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XUnusual_mm2s_hls_IsReady(XUnusual_mm2s_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XUnusual_mm2s_hls_EnableAutoRestart(XUnusual_mm2s_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL, 0x80);
}

void XUnusual_mm2s_hls_DisableAutoRestart(XUnusual_mm2s_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_AP_CTRL, 0);
}

void XUnusual_mm2s_hls_Set_iteration(XUnusual_mm2s_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_ITERATION_DATA, Data);
}

u32 XUnusual_mm2s_hls_Get_iteration(XUnusual_mm2s_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_ITERATION_DATA);
    return Data;
}

void XUnusual_mm2s_hls_InterruptGlobalEnable(XUnusual_mm2s_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_GIE, 1);
}

void XUnusual_mm2s_hls_InterruptGlobalDisable(XUnusual_mm2s_hls *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_GIE, 0);
}

void XUnusual_mm2s_hls_InterruptEnable(XUnusual_mm2s_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_IER);
    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_IER, Register | Mask);
}

void XUnusual_mm2s_hls_InterruptDisable(XUnusual_mm2s_hls *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_IER);
    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_IER, Register & (~Mask));
}

void XUnusual_mm2s_hls_InterruptClear(XUnusual_mm2s_hls *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XUnusual_mm2s_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_ISR, Mask);
}

u32 XUnusual_mm2s_hls_InterruptGetEnabled(XUnusual_mm2s_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_IER);
}

u32 XUnusual_mm2s_hls_InterruptGetStatus(XUnusual_mm2s_hls *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XUnusual_mm2s_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XUNUSUAL_MM2S_HLS_CPUCONTROL_ADDR_ISR);
}

