// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/08/2025 22:32:17"

// 
// Device: Altera EP2C15AF484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mMPU (
	inCLK,
	inRST,
	inData,
	OutReg,
	oWbus,
	oPC,
	oMemory,
	oInst,
	oTMPREG,
	oBReg,
	oCReg,
	oAcc,
	oFlag,
	oTstate,
	oMDRout,
	oMARout,
	oEp,
	oCp,
	oLi,
	oHLT,
	oCLK,
	oLmar,
	oLmarc,
	oLmdr,
	oLa,
	oLb,
	oLc,
	oLtmp,
	oLo,
	oLpcl,
	oLpcu,
	oEi,
	oEmdr,
	oCE,
	oEa,
	oEb,
	oEc,
	oEtmp,
	oEu,
	oL1,
	oL2,
	oEpcu,
	oEpcl,
	oRST,
	oRDWR,
	oCLK_RST,
	Su);
input 	inCLK;
input 	inRST;
input 	[7:0] inData;
output 	[7:0] OutReg;
output 	[15:0] oWbus;
output 	[15:0] oPC;
output 	[7:0] oMemory;
output 	[7:0] oInst;
output 	[7:0] oTMPREG;
output 	[7:0] oBReg;
output 	[7:0] oCReg;
output 	[7:0] oAcc;
output 	[1:0] oFlag;
output 	[17:0] oTstate;
output 	[7:0] oMDRout;
output 	[15:0] oMARout;
output 	oEp;
output 	oCp;
output 	oLi;
output 	oHLT;
output 	oCLK;
output 	oLmar;
output 	oLmarc;
output 	oLmdr;
output 	oLa;
output 	oLb;
output 	oLc;
output 	oLtmp;
output 	oLo;
output 	oLpcl;
output 	oLpcu;
output 	oEi;
output 	oEmdr;
output 	oCE;
output 	oEa;
output 	oEb;
output 	oEc;
output 	oEtmp;
output 	oEu;
output 	oL1;
output 	oL2;
output 	oEpcu;
output 	oEpcl;
output 	oRST;
output 	oRDWR;
output 	oCLK_RST;
output 	Su;

// Design Ports Information
// oWbus[0]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[2]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[4]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[5]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[7]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[8]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[9]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[10]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[11]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[12]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[13]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[14]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oWbus[15]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[1]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[2]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[4]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[5]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[6]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMemory[7]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[0]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[2]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[3]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[4]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[5]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[6]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutReg[7]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[6]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[7]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[8]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[9]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[10]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[11]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[12]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[13]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[14]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oPC[15]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[0]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[3]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[4]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[5]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[6]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oInst[7]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[2]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTMPREG[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[0]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[1]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[5]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[6]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oBReg[7]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[0]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[2]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[3]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[4]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[5]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCReg[7]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[0]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAcc[7]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFlag[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFlag[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[1]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[3]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[4]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[5]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[7]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[8]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[9]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[11]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[12]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[13]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[14]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[15]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[16]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oTstate[17]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[0]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[2]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[3]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[4]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[5]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[6]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMDRout[7]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[0]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[1]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[2]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[3]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[4]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[5]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[6]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[7]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[8]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[9]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[10]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[12]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[13]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[14]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oMARout[15]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEp	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCp	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLi	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHLT	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCLK	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLmar	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLmarc	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLmdr	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLa	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLb	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLc	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLtmp	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLo	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLpcl	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLpcu	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEi	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEmdr	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCE	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEa	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEb	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEc	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEtmp	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEu	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oL1	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oL2	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEpcu	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oEpcl	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oRST	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oRDWR	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oCLK_RST	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Su	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inRST	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inCLK	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[2]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[3]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[5]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inData[7]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ControllerSequencer|ControlMatrix|oLmdr~2_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~1_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~8_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~9_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~10_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~11_combout ;
wire \ProgramCounter|ProgramCounter_0|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_2|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_6|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~1_combout ;
wire \Bus|outData[15]~71_combout ;
wire \Bus|outData[15]~72_combout ;
wire \Bus|always0~3_combout ;
wire \Bus|outData[15]~73_combout ;
wire \Bus|outData[15]~74_combout ;
wire \Bus|outData[15]~75_combout ;
wire \Bus|outData[15]~76_combout ;
wire \Bus|outData[15]~77_combout ;
wire \ProgramCounter|tWbus[6]~38_combout ;
wire \ProgramCounter|tWbus[6]~39_combout ;
wire \Bus|outData[8]~80_combout ;
wire \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ;
wire \ALU|outQ~33_combout ;
wire \ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ[0]~45_combout ;
wire \ALU|outQ[0]~46_combout ;
wire \ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ[6]~60_combout ;
wire \ALU|outQ[7]~70_combout ;
wire \Bus|outData[8]~96_combout ;
wire \ALU|outQ[7]~75_combout ;
wire \ALU|outQ[0]~79_combout ;
wire \ALU|outQ[0]~80_combout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQ~regout ;
wire \ControllerSequencer|ControlMatrix|oLpcu~3_combout ;
wire \ControllerSequencer|ControlMatrix|oLpcl~4_combout ;
wire \noLp~combout ;
wire \Bus|outData[0]~52_combout ;
wire \inRST~combout ;
wire \inRST~clkctrl_outclk ;
wire \InstructionRegister|InstructionRegister_0|outData~regout ;
wire \ProgramCounter|ProgramCounter_11|outQ~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLmarc~combout ;
wire \ControllerSequencer|InstructionDecoder|Equal16~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal5~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal11~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal9~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEp~3_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~7_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~8_combout ;
wire \noLm~combout ;
wire \noLm~_wirecell_combout ;
wire \MAR|Reg_10|outData~regout ;
wire \Bus|outData[11]~64_combout ;
wire \MAR|Reg_11|outData~regout ;
wire \ControllerSequencer|ControlMatrix|oCE~4_combout ;
wire \ControllerSequencer|ControlMatrix|oRDWR~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRDWR~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal10~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~10_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal14~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal22~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal22~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal1~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal21~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal0~0_combout ;
wire \ALU|outQ[7]~76_combout ;
wire \ALU|outQ[7]~11_combout ;
wire \ALU|outQ[7]~78_combout ;
wire \ALU|outQ[7]~31_combout ;
wire \ALU|outQ[7]~31clkctrl_outclk ;
wire \ControllerSequencer|ControlMatrix|oLa~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLtmp~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal10~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLtmp~combout ;
wire \TMP|Reg_7|outData~regout ;
wire \ALU|outQ[0]~74_combout ;
wire \ALU|outQ[7]~67_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal5~1_combout ;
wire \ALU|outQ[0]~24_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal5~2_combout ;
wire \Acc|Acc_6|outData~feeder_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal4~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal12~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal13~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal12~1_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~2_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~2_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal16~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLa~3_combout ;
wire \Acc|Acc_6|outData~regout ;
wire \Acc|Acc_4|outData~feeder_combout ;
wire \Acc|Acc_4|outData~regout ;
wire \Acc|Acc_0|outData~regout ;
wire \Acc|Acc_1|outData~regout ;
wire \ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ;
wire \ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ;
wire \ALU|outQ[7]~68_combout ;
wire \ALU|outQ[0]~25_combout ;
wire \ALU|outQ[7]~69_combout ;
wire \ALU|outQ[7]~71_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal25~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal25~1_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal26~0_combout ;
wire \ControllerSequencer|ControlMatrix|Su~0_combout ;
wire \TMP|Reg_6|outData~regout ;
wire \Acc|Acc_5|outData~feeder_combout ;
wire \Acc|Acc_5|outData~regout ;
wire \TMP|Reg_4|outData~regout ;
wire \Acc|Acc_3|outData~regout ;
wire \TMP|Reg_2|outData~regout ;
wire \TMP|Reg_0|outData~regout ;
wire \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ;
wire \TMP|Reg_1|outData~regout ;
wire \ALU|nBinput1~combout ;
wire \ALU|Full_Adder_1|OR_O~0_combout ;
wire \ALU|Full_Adder_2|OR_O~0_combout ;
wire \ALU|Full_Adder_3|OR_O~0_combout ;
wire \ALU|Full_Adder_4|OR_O~0_combout ;
wire \ALU|Full_Adder_5|OR_O~0_combout ;
wire \ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ;
wire \ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout ;
wire \ALU|outQ[7]~72_combout ;
wire \ALU|outQ[7]~73_combout ;
wire \ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ;
wire \Acc|Acc_2|outData~feeder_combout ;
wire \Acc|Acc_2|outData~regout ;
wire \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ;
wire \ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ;
wire \ALU|outQ[6]~62_combout ;
wire \ALU|outQ[6]~63_combout ;
wire \ALU|outQ[6]~61_combout ;
wire \ALU|outQ[6]~64_combout ;
wire \ALU|outQ[6]~65_combout ;
wire \ALU|outQ[6]~66_combout ;
wire \ALU|outQ~53_combout ;
wire \ALU|outQ~54_combout ;
wire \ALU|outQ~56_combout ;
wire \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout ;
wire \ALU|outQ[4]~55_combout ;
wire \ALU|outQ[4]~57_combout ;
wire \ALU|outQ[4]~58_combout ;
wire \ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ[4]~59_combout ;
wire \ALU|Equal16~1_combout ;
wire \ALU|outQ[1]~77_combout ;
wire \ALU|outQ[1]~42_combout ;
wire \ALU|outQ[1]~43_combout ;
wire \ALU|outQ[1]~40_combout ;
wire \ALU|outQ[1]~39_combout ;
wire \ALU|outQ[1]~41_combout ;
wire \ALU|outQ[1]~44_combout ;
wire \TMP|Reg_3|outData~feeder_combout ;
wire \TMP|Reg_3|outData~regout ;
wire \ALU|outQ[3]~23_combout ;
wire \ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ;
wire \ALU|outQ[3]~26_combout ;
wire \ALU|outQ[3]~27_combout ;
wire \ALU|outQ[3]~28_combout ;
wire \ALU|outQ[3]~29_combout ;
wire \ALU|outQ[3]~30_combout ;
wire \ALU|Equal16~0_combout ;
wire \ALU|Equal16~2_combout ;
wire \ALU|outZeroFlag~regout ;
wire \ControllerSequencer|ControlMatrix|oLmar~4_combout ;
wire \ControllerSequencer|ControlMatrix|oCE~2_combout ;
wire \ControllerSequencer|ControlMatrix|oCE~3_combout ;
wire \MDR|InSelectMUX|outQ[7]~8_combout ;
wire \MDR|InSelectMUX|outQ[6]~7_combout ;
wire \ControllerSequencer|ControlMatrix|oLpcu~4_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~5_combout ;
wire \ControllerSequencer|ControlMatrix|oEp~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEp~1_combout ;
wire \ControllerSequencer|ControlMatrix|oEp~2_combout ;
wire \noEpc~combout ;
wire \ControllerSequencer|ControlMatrix|oLpcl~6_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~2_combout ;
wire \ControllerSequencer|ControlMatrix|oEmdr~3_combout ;
wire \Bus|always0~0_combout ;
wire \ProgramCounter|tWbus[6]~37_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal7~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEi~combout ;
wire \ProgramCounter|tWbus[6]~40_combout ;
wire \ProgramCounter|tWbus[6]~41_combout ;
wire \ProgramCounter|tWbus[6]~42_combout ;
wire \Bus|outData[14]~86_combout ;
wire \Bus|outData[14]~104_combout ;
wire \Bus|outData[14]$latch~combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_14|outQ~regout ;
wire \ProgramCounter|ProgramCounter_15|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_15|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_15|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_15|outQ~regout ;
wire \Acc|Acc_7|outData~regout ;
wire \ProgramCounter|tWbus[7]~46_combout ;
wire \ControllerSequencer|ControlMatrix|oLc~combout ;
wire \C|Reg_7|outData~regout ;
wire \ControllerSequencer|ControlMatrix|oEb~0_combout ;
wire \ControllerSequencer|ControlMatrix|oEb~1_combout ;
wire \ProgramCounter|tWbus[7]~44_combout ;
wire \ControllerSequencer|ControlMatrix|oEtmp~combout ;
wire \ProgramCounter|tWbus[7]~45_combout ;
wire \ProgramCounter|tWbus[7]~47_combout ;
wire \ProgramCounter|tWbus[7]~43_combout ;
wire \ProgramCounter|tWbus[7]~48_combout ;
wire \Bus|outData[15]~87_combout ;
wire \Bus|outData[15]~105_combout ;
wire \Bus|outData[15]$latch~combout ;
wire \Bus|outData[15]~67_combout ;
wire \MAR|Reg_15|outData~regout ;
wire \MDR|InSelectMUX|outQ[5]~6_combout ;
wire \TMP|Reg_5|outData~regout ;
wire \ALU|outQ[5]~47_combout ;
wire \ALU|outQ[5]~48_combout ;
wire \ALU|outQ[5]~49_combout ;
wire \ALU|outQ[5]~50_combout ;
wire \ALU|outQ[5]~51_combout ;
wire \ALU|outQ[5]~52_combout ;
wire \ControllerSequencer|ControlMatrix|oEu~combout ;
wire \ProgramCounter|tWbus[5]~34_combout ;
wire \C|Reg_5|outData~regout ;
wire \ProgramCounter|tWbus[5]~32_combout ;
wire \ProgramCounter|tWbus[5]~33_combout ;
wire \ProgramCounter|tWbus[5]~35_combout ;
wire \ProgramCounter|tWbus[5]~31_combout ;
wire \ProgramCounter|tWbus[5]~36_combout ;
wire \Bus|outData[13]~85_combout ;
wire \Bus|outData[13]~103_combout ;
wire \Bus|outData[13]$latch~combout ;
wire \Bus|outData[13]~61_combout ;
wire \MAR|Reg_13|outData~feeder_combout ;
wire \MAR|Reg_13|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal14~1_combout ;
wire \ControllerSequencer|ControlMatrix|oLb~combout ;
wire \B|Reg_4|outData~regout ;
wire \ProgramCounter|tWbus[4]~26_combout ;
wire \ProgramCounter|tWbus[4]~27_combout ;
wire \ProgramCounter|tWbus[4]~28_combout ;
wire \ProgramCounter|tWbus[4]~29_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal18~0_combout ;
wire \inCLK~combout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~1_combout ;
wire \nCLK~combout ;
wire \nCLK~clkctrl_outclk ;
wire \MDR|InSelectMUX|outQ[0]~1_combout ;
wire \MAR|Reg_0|outData~regout ;
wire \MAR|Reg_1|outData~feeder_combout ;
wire \MAR|Reg_1|outData~regout ;
wire \MAR|Reg_2|outData~feeder_combout ;
wire \MAR|Reg_2|outData~regout ;
wire \MAR|Reg_3|outData~regout ;
wire \MAR|Reg_4|outData~regout ;
wire \MAR|Reg_5|outData~feeder_combout ;
wire \MAR|Reg_5|outData~regout ;
wire \MAR|Reg_6|outData~regout ;
wire \MAR|Reg_7|outData~regout ;
wire \MDR|InSelectMUX|outQ[2]~3_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \Memory|aMemory~2_combout ;
wire \Memory|outData[4]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[4]~5_combout ;
wire \ProgramCounter|tWbus[4]~25_combout ;
wire \ProgramCounter|tWbus[4]~30_combout ;
wire \Bus|outData[12]~84_combout ;
wire \Bus|outData[12]~102_combout ;
wire \Bus|outData[12]$latch~combout ;
wire \Bus|outData[12]~65_combout ;
wire \MAR|Reg_12|outData~regout ;
wire \Memory|aMemory~1_combout ;
wire \Memory|aMemory~3_combout ;
wire \Memory|outData[0]~en_regout ;
wire \MDR|InSelectMUX|outQ[0]~0_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \Memory|outData[1]~reg0feeder_combout ;
wire \Memory|outData[1]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[1]~2_combout ;
wire \Bus|outData[9]~81_combout ;
wire \Bus|outData[9]~99_combout ;
wire \Bus|outData[9]$latch~combout ;
wire \Bus|outData[9]~63_combout ;
wire \MAR|Reg_9|outData~regout ;
wire \Memory|aMemory~0_combout ;
wire \Memory|aMemory~4_combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \Memory|outData[3]~reg0feeder_combout ;
wire \Memory|outData[3]~reg0_regout ;
wire \MDR|InSelectMUX|outQ[3]~4_combout ;
wire \Bus|outData[11]~83_combout ;
wire \Bus|outData[11]~101_combout ;
wire \Bus|outData[11]$latch~combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_11|outQ~regout ;
wire \Bus|outData[8]$latch~combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_8|outQ~regout ;
wire \ProgramCounter|ProgramCounter_2|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_2|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_2|outQ~regout ;
wire \ProgramCounter|ProgramCounter_0|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_0|outQ~regout ;
wire \ControllerSequencer|ControlMatrix|oCp~0_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~2_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal4~1_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~3_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~1_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~4_combout ;
wire \ControllerSequencer|ControlMatrix|oCp~combout ;
wire \ProgramCounter|ProgramCounter_1|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_1|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_1|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_1|outQ~regout ;
wire \ProgramCounter|ProgramCounter_4|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_4|always0~1_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_4|outQ~regout ;
wire \ProgramCounter|ProgramCounter_6|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_6|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_6|outQ~regout ;
wire \ProgramCounter|ProgramCounter_15|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_7|outQ~regout ;
wire \ProgramCounter|ProgramCounter_10|always0~0_combout ;
wire \ProgramCounter|ProgramCounter_15|always0~1_combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_13|outQ~regout ;
wire \Bus|outData[5]~93_combout ;
wire \Bus|outData[5]$latch~combout ;
wire \Bus|outData[5]~57_combout ;
wire \InstructionRegister|InstructionRegister_5|outData~regout ;
wire \ControllerSequencer|ControlMatrix|oEc~15_combout ;
wire \ControllerSequencer|ControlMatrix|oEc~16_combout ;
wire \ControllerSequencer|ControlMatrix|oEc~14_combout ;
wire \Bus|always0~1_combout ;
wire \Bus|always0~2_combout ;
wire \ProgramCounter|tWbus[1]~10_combout ;
wire \B|Reg_1|outData~feeder_combout ;
wire \B|Reg_1|outData~regout ;
wire \ProgramCounter|tWbus[1]~8_combout ;
wire \ProgramCounter|tWbus[1]~9_combout ;
wire \ProgramCounter|tWbus[1]~11_combout ;
wire \ProgramCounter|tWbus[1]~7_combout ;
wire \ProgramCounter|tWbus[1]~12_combout ;
wire \Bus|outData[1]~89_combout ;
wire \Bus|outData[1]$latch~combout ;
wire \Bus|outData[1]~53_combout ;
wire \InstructionRegister|InstructionRegister_1|outData~regout ;
wire \ControllerSequencer|ControlMatrix|oRST~0_combout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLmarc~0_combout ;
wire \Bus|outData[15]~97_combout ;
wire \Bus|outData[15]~97clkctrl_outclk ;
wire \ProgramCounter|tWbus[2]~13_combout ;
wire \ALU|outQ~32_combout ;
wire \ALU|outQ~35_combout ;
wire \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ;
wire \ALU|outQ[2]~34_combout ;
wire \ALU|outQ[2]~36_combout ;
wire \ALU|outQ[2]~37_combout ;
wire \ALU|outQ[2]~38_combout ;
wire \ProgramCounter|tWbus[2]~16_combout ;
wire \B|Reg_2|outData~regout ;
wire \ProgramCounter|tWbus[2]~14_combout ;
wire \ProgramCounter|tWbus[2]~15_combout ;
wire \ProgramCounter|tWbus[2]~17_combout ;
wire \ProgramCounter|tWbus[2]~18_combout ;
wire \Bus|outData[10]~82_combout ;
wire \Bus|outData[10]~100_combout ;
wire \Bus|outData[10]$latch~combout ;
wire \Bus|outData[10]~60_combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_10|outQ~regout ;
wire \Bus|outData[2]~90_combout ;
wire \Bus|outData[2]$latch~combout ;
wire \Bus|outData[2]~54_combout ;
wire \InstructionRegister|InstructionRegister_2|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal24~0_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~3_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~4_combout ;
wire \ControllerSequencer|ControlMatrix|oEa~0_combout ;
wire \ProgramCounter|tWbus[0]~5_combout ;
wire \B|Reg_3|outData~regout ;
wire \ProgramCounter|tWbus[3]~20_combout ;
wire \ProgramCounter|tWbus[3]~21_combout ;
wire \ProgramCounter|tWbus[3]~22_combout ;
wire \ProgramCounter|tWbus[3]~23_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_3|outQ~regout ;
wire \ProgramCounter|tWbus[3]~19_combout ;
wire \ProgramCounter|tWbus[3]~24_combout ;
wire \Bus|outData[3]~91_combout ;
wire \Bus|outData[3]$latch~combout ;
wire \Bus|outData[3]~55_combout ;
wire \InstructionRegister|InstructionRegister_3|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal1~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLpcl~5_combout ;
wire \Bus|outData[7]~69_combout ;
wire \Bus|outData[7]~70_combout ;
wire \Bus|outData[15]~98_combout ;
wire \Bus|outData[14]_468~combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_12|outQ~regout ;
wire \Bus|outData[4]~92_combout ;
wire \Bus|outData[4]$latch~combout ;
wire \Bus|outData[4]~56_combout ;
wire \InstructionRegister|InstructionRegister_4|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal23~0_combout ;
wire \Bus|comb~1_combout ;
wire \Bus|outData[6]~94_combout ;
wire \Bus|outData[6]$latch~combout ;
wire \Bus|outData[6]~58_combout ;
wire \InstructionRegister|InstructionRegister_6|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal9~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~11_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~6_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~0_combout ;
wire \ControllerSequencer|ControlMatrix|oLmdr~3_combout ;
wire \Bus|outData[15]~78_combout ;
wire \Bus|outData[7]~79_combout ;
wire \Bus|outData[7]_307~combout ;
wire \Bus|outData[7]~95_combout ;
wire \Bus|outData[7]$latch~combout ;
wire \Bus|outData[7]~59_combout ;
wire \InstructionRegister|InstructionRegister_7|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal4~2_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~6_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~7_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~5_combout ;
wire \ControllerSequencer|ControlMatrix|oRST~12_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_10|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_11|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_12|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_13|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_14|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_15|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_16|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_17|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_0|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_1|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_2|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_3|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_4|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_5|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_6|outQB~regout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_7|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_8|outQ~regout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout ;
wire \ControllerSequencer|RingCounter|RingCount_9|outQ~regout ;
wire \ControllerSequencer|ControlMatrix|oLpcu~2_combout ;
wire \Bus|outData[7]~68_combout ;
wire \Bus|outData[7]~68clkctrl_outclk ;
wire \ProgramCounter|tWbus[0]~0_combout ;
wire \ProgramCounter|tWbus[0]~3_combout ;
wire \C|Reg_0|outData~feeder_combout ;
wire \C|Reg_0|outData~regout ;
wire \ProgramCounter|tWbus[0]~1_combout ;
wire \ProgramCounter|tWbus[0]~2_combout ;
wire \ProgramCounter|tWbus[0]~4_combout ;
wire \ProgramCounter|tWbus[0]~6_combout ;
wire \Bus|outData[0]~88_combout ;
wire \Bus|outData[0]$latch~0_combout ;
wire \Bus|comb~0_combout ;
wire \ControllerSequencer|ControlMatrix|oL1~combout ;
wire \Bus|outData[0]$latch~combout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \Memory|outData[0]~reg0_regout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \Memory|outData[2]~reg0_regout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \Memory|outData[5]~reg0feeder_combout ;
wire \Memory|outData[5]~reg0_regout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \Memory|outData[6]~reg0feeder_combout ;
wire \Memory|outData[6]~reg0_regout ;
wire \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \Memory|outData[7]~reg0feeder_combout ;
wire \Memory|outData[7]~reg0_regout ;
wire \Output_Register|Reg|outData[0]~feeder_combout ;
wire \ControllerSequencer|ControlMatrix|oLo~combout ;
wire \Output_Register|Reg|outData[7]~feeder_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_5|outQ~regout ;
wire \ProgramCounter|ProgramCounter_9|outQ~1_combout ;
wire \ProgramCounter|ProgramCounter_9|outQ~0_combout ;
wire \ProgramCounter|ProgramCounter_9|outQ~2_combout ;
wire \ProgramCounter|ProgramCounter_9|outQ~regout ;
wire \B|Reg_0|outData~feeder_combout ;
wire \B|Reg_0|outData~regout ;
wire \B|Reg_5|outData~feeder_combout ;
wire \B|Reg_5|outData~regout ;
wire \B|Reg_6|outData~feeder_combout ;
wire \B|Reg_6|outData~regout ;
wire \B|Reg_7|outData~feeder_combout ;
wire \B|Reg_7|outData~regout ;
wire \C|Reg_1|outData~regout ;
wire \C|Reg_2|outData~feeder_combout ;
wire \C|Reg_2|outData~regout ;
wire \C|Reg_3|outData~feeder_combout ;
wire \C|Reg_3|outData~regout ;
wire \C|Reg_4|outData~regout ;
wire \C|Reg_6|outData~regout ;
wire \ALU|outSignFlag~feeder_combout ;
wire \ALU|outSignFlag~regout ;
wire \Bus|outData[8]~62_combout ;
wire \MAR|Reg_8|outData~regout ;
wire \Bus|outData[14]~66_combout ;
wire \MAR|Reg_14|outData~regout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~2_combout ;
wire \ControllerSequencer|ControlMatrix|oLmar~9_combout ;
wire \ControllerSequencer|ControlMatrix|oLpcl~combout ;
wire \ControllerSequencer|ControlMatrix|oCE~5_combout ;
wire \ControllerSequencer|ControlMatrix|oL2~combout ;
wire \ControllerSequencer|ControlMatrix|oEpcu~combout ;
wire \ControllerSequencer|ControlMatrix|oEpcl~combout ;
wire \ControllerSequencer|InstructionDecoder|Equal6~3_combout ;
wire \ControllerSequencer|ControlMatrix|oCLK_RST~combout ;
wire [7:0] \Input_Register|Input_Register|outData ;
wire [7:0] \MDR|Reg|outData ;
wire [7:0] \ALU|outQ ;
wire [7:0] \inData~combout ;
wire [7:0] \Output_Register|Reg|outData ;

wire [7:0] \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;

assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X39_Y18_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~2_combout  = ((!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & \ControllerSequencer|RingCounter|RingCount_9|outQ~regout )) # (!\ControllerSequencer|ControlMatrix|oLmdr~1_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oLmdr~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~2 .lut_mask = 16'h3F33;
defparam \ControllerSequencer|ControlMatrix|oLmdr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~1_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & !\ControllerSequencer|ControlMatrix|oLmarc~0_combout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~1 .lut_mask = 16'hFF0C;
defparam \ControllerSequencer|ControlMatrix|oEmdr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~8 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~8_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal16~1_combout ) # ((!\ALU|outZeroFlag~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal10~1_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datab(\ALU|outZeroFlag~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~8_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~8 .lut_mask = 16'hA2A0;
defparam \ControllerSequencer|ControlMatrix|oRST~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~9 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~9_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_1|outData~regout  & 
// !\InstructionRegister|InstructionRegister_2|outData~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~9_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~9 .lut_mask = 16'h0002;
defparam \ControllerSequencer|ControlMatrix|oRST~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~10 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~10_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & (\ControllerSequencer|ControlMatrix|oRST~9_combout  & 
// \ControllerSequencer|ControlMatrix|oRST~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~9_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~10_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~10 .lut_mask = 16'h1000;
defparam \ControllerSequencer|ControlMatrix|oRST~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~11 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~11_combout  = (\ControllerSequencer|ControlMatrix|oRST~8_combout ) # ((\ControllerSequencer|ControlMatrix|oRST~10_combout ) # ((!\ControllerSequencer|ControlMatrix|oLpcl~5_combout  & 
// \ControllerSequencer|RingCounter|RingCount_10|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcl~5_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~8_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~10_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~11_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~11 .lut_mask = 16'hFFF4;
defparam \ControllerSequencer|ControlMatrix|oRST~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_0|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_0|outQ~0_combout  = (!\noLp~combout  & (\ProgramCounter|ProgramCounter_0|outQ~regout  $ (((\ControllerSequencer|ControlMatrix|oCp~combout  & !\ControllerSequencer|ControlMatrix|oRST~12_combout )))))

	.dataa(\ControllerSequencer|ControlMatrix|oCp~combout ),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\noLp~combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_0|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_0|outQ~0 .lut_mask = 16'h0C06;
defparam \ProgramCounter|ProgramCounter_0|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_2|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_2|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_1|outQ~regout  & \ProgramCounter|ProgramCounter_1|always0~0_combout ))

	.dataa(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_1|always0~0_combout ),
	.datac(\noLp~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_2|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_2|outQ~1 .lut_mask = 16'hF8F8;
defparam \ProgramCounter|ProgramCounter_2|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_5|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_5|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[5]$latch~combout ) # (!\Bus|outData[7]_307~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_5|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datab(\Bus|outData[7]_307~combout ),
	.datac(\Bus|outData[5]$latch~combout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_5|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_5|outQ~0 .lut_mask = 16'hF355;
defparam \ProgramCounter|ProgramCounter_5|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_6|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_6|outQ~0_combout  = (\noLp~combout  & ((\Bus|outData[6]$latch~combout ) # ((!\Bus|outData[7]_307~combout )))) # (!\noLp~combout  & (((!\ProgramCounter|ProgramCounter_6|outQ~regout ))))

	.dataa(\noLp~combout ),
	.datab(\Bus|outData[6]$latch~combout ),
	.datac(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datad(\Bus|outData[7]_307~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_6|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_6|outQ~0 .lut_mask = 16'h8DAF;
defparam \ProgramCounter|ProgramCounter_6|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_8|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_8|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_15|always0~0_combout  & \ProgramCounter|ProgramCounter_7|outQ~regout ))

	.dataa(vcc),
	.datab(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_8|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_8|outQ~1 .lut_mask = 16'hFFC0;
defparam \ProgramCounter|ProgramCounter_8|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_12|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_12|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_10|always0~0_combout  & (\ProgramCounter|ProgramCounter_10|outQ~regout  & \ProgramCounter|ProgramCounter_11|outQ~regout )))

	.dataa(\ProgramCounter|ProgramCounter_10|always0~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_12|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_12|outQ~1 .lut_mask = 16'hFF80;
defparam \ProgramCounter|ProgramCounter_12|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_14|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_14|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_13|outQ~regout  & \ProgramCounter|ProgramCounter_15|always0~1_combout ))

	.dataa(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datab(vcc),
	.datac(\noLp~combout ),
	.datad(\ProgramCounter|ProgramCounter_15|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_14|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_14|outQ~1 .lut_mask = 16'hFAF0;
defparam \ProgramCounter|ProgramCounter_14|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneii_lcell_comb \Bus|outData[15]~71 (
// Equation(s):
// \Bus|outData[15]~71_combout  = (!\ControllerSequencer|ControlMatrix|oLc~combout  & (((!\ControllerSequencer|ControlMatrix|oLa~0_combout  & \ControllerSequencer|ControlMatrix|oRST~4_combout )) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout 
// )))

	.dataa(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLa~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~4_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~71 .lut_mask = 16'h1055;
defparam \Bus|outData[15]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \Bus|outData[15]~72 (
// Equation(s):
// \Bus|outData[15]~72_combout  = (\Bus|outData[15]~71_combout  & (((!\ControllerSequencer|InstructionDecoder|Equal10~1_combout  & \ControllerSequencer|ControlMatrix|oLmar~11_combout )) # (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datad(\Bus|outData[15]~71_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~72 .lut_mask = 16'h7500;
defparam \Bus|outData[15]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneii_lcell_comb \Bus|always0~3 (
// Equation(s):
// \Bus|always0~3_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ) # (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.cin(gnd),
	.combout(\Bus|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~3 .lut_mask = 16'hFFCC;
defparam \Bus|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneii_lcell_comb \Bus|outData[15]~73 (
// Equation(s):
// \Bus|outData[15]~73_combout  = ((!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & !\Bus|always0~3_combout ))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\Bus|always0~3_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~73 .lut_mask = 16'h01FF;
defparam \Bus|outData[15]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \Bus|outData[15]~74 (
// Equation(s):
// \Bus|outData[15]~74_combout  = (\Bus|outData[15]~73_combout  & (((\ControllerSequencer|ControlMatrix|oLmar~11_combout  & !\ControllerSequencer|ControlMatrix|oLmar~4_combout )) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.datad(\Bus|outData[15]~73_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~74 .lut_mask = 16'h5D00;
defparam \Bus|outData[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \Bus|outData[15]~75 (
// Equation(s):
// \Bus|outData[15]~75_combout  = (!\ControllerSequencer|ControlMatrix|oLpcl~6_combout  & (!\ControllerSequencer|ControlMatrix|oLa~3_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal24~0_combout ) # 
// (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcl~6_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~75 .lut_mask = 16'h0105;
defparam \Bus|outData[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneii_lcell_comb \Bus|outData[15]~76 (
// Equation(s):
// \Bus|outData[15]~76_combout  = (!\ControllerSequencer|ControlMatrix|oLo~combout  & (!\ControllerSequencer|ControlMatrix|oLb~combout  & ((\ControllerSequencer|ControlMatrix|oRST~1_combout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~76 .lut_mask = 16'h0023;
defparam \Bus|outData[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \Bus|outData[15]~77 (
// Equation(s):
// \Bus|outData[15]~77_combout  = (\Bus|outData[15]~76_combout  & (\Bus|outData[15]~72_combout  & (\Bus|outData[15]~74_combout  & \Bus|outData[15]~75_combout )))

	.dataa(\Bus|outData[15]~76_combout ),
	.datab(\Bus|outData[15]~72_combout ),
	.datac(\Bus|outData[15]~74_combout ),
	.datad(\Bus|outData[15]~75_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~77 .lut_mask = 16'h8000;
defparam \Bus|outData[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~38 (
// Equation(s):
// \ProgramCounter|tWbus[6]~38_combout  = (\ControllerSequencer|ControlMatrix|oEc~14_combout  & (\C|Reg_6|outData~regout  & ((\B|Reg_6|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout )))) # 
// (!\ControllerSequencer|ControlMatrix|oEc~14_combout  & ((\B|Reg_6|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datab(\B|Reg_6|outData~regout ),
	.datac(\C|Reg_6|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~38 .lut_mask = 16'hC4F5;
defparam \ProgramCounter|tWbus[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~39 (
// Equation(s):
// \ProgramCounter|tWbus[6]~39_combout  = (\ProgramCounter|tWbus[6]~38_combout  & ((\TMP|Reg_6|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\ProgramCounter|tWbus[6]~38_combout ),
	.datab(vcc),
	.datac(\TMP|Reg_6|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~39 .lut_mask = 16'hA0AA;
defparam \ProgramCounter|tWbus[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \Bus|outData[8]~80 (
// Equation(s):
// \Bus|outData[8]~80_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[0]~6_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_8|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datab(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datad(\ProgramCounter|tWbus[0]~6_combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]~80 .lut_mask = 16'h0E04;
defparam \Bus|outData[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0 (
// Equation(s):
// \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout  = (\TMP|Reg_0|outData~regout  & \Acc|Acc_0|outData~regout )

	.dataa(\TMP|Reg_0|outData~regout ),
	.datab(vcc),
	.datac(\Acc|Acc_0|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0 .lut_mask = 16'hA0A0;
defparam \ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \ALU|outQ~33 (
// Equation(s):
// \ALU|outQ~33_combout  = (\TMP|Reg_2|outData~regout  & \Acc|Acc_2|outData~regout )

	.dataa(vcc),
	.datab(\TMP|Reg_2|outData~regout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|outQ~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~33 .lut_mask = 16'hC0C0;
defparam \ALU|outQ~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \ALU|Full_Adder_2|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout  = \ALU|Full_Adder_1|OR_O~0_combout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\Acc|Acc_2|outData~regout  $ (\TMP|Reg_2|outData~regout )))

	.dataa(\ALU|Full_Adder_1|OR_O~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(\TMP|Reg_2|outData~regout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_2|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_2|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \ALU|outQ[0]~45 (
// Equation(s):
// \ALU|outQ[0]~45_combout  = (\ALU|outQ[0]~74_combout  & (((!\ALU|outQ[7]~78_combout )))) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~78_combout  & ((\ALU|outQ[0]~80_combout ))) # (!\ALU|outQ[7]~78_combout  & 
// (\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ))))

	.dataa(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.datab(\ALU|outQ[0]~74_combout ),
	.datac(\ALU|outQ[7]~78_combout ),
	.datad(\ALU|outQ[0]~80_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~45 .lut_mask = 16'h3E0E;
defparam \ALU|outQ[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \ALU|outQ[0]~46 (
// Equation(s):
// \ALU|outQ[0]~46_combout  = (\ALU|outQ[0]~74_combout  & ((\Acc|Acc_0|outData~regout  & ((!\ALU|outQ[0]~45_combout ) # (!\TMP|Reg_0|outData~regout ))) # (!\Acc|Acc_0|outData~regout  & (\TMP|Reg_0|outData~regout )))) # (!\ALU|outQ[0]~74_combout  & 
// (((\ALU|outQ[0]~45_combout ))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\ALU|outQ[0]~74_combout ),
	.datac(\TMP|Reg_0|outData~regout ),
	.datad(\ALU|outQ[0]~45_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~46 .lut_mask = 16'h7BC8;
defparam \ALU|outQ[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneii_lcell_comb \ALU|Full_Adder_5|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout  = \TMP|Reg_5|outData~regout  $ (\Acc|Acc_5|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\ALU|Full_Adder_4|OR_O~0_combout )))

	.dataa(\TMP|Reg_5|outData~regout ),
	.datab(\Acc|Acc_5|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datad(\ALU|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_5|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_5|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneii_lcell_comb \ALU|outQ[6]~60 (
// Equation(s):
// \ALU|outQ[6]~60_combout  = (\Acc|Acc_6|outData~regout  & ((\TMP|Reg_6|outData~regout ) # (\ALU|outQ[0]~74_combout ))) # (!\Acc|Acc_6|outData~regout  & (\TMP|Reg_6|outData~regout  & \ALU|outQ[0]~74_combout ))

	.dataa(vcc),
	.datab(\Acc|Acc_6|outData~regout ),
	.datac(\TMP|Reg_6|outData~regout ),
	.datad(\ALU|outQ[0]~74_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~60 .lut_mask = 16'hFCC0;
defparam \ALU|outQ[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneii_lcell_comb \ALU|outQ[7]~70 (
// Equation(s):
// \ALU|outQ[7]~70_combout  = \Acc|Acc_7|outData~regout  $ (((\TMP|Reg_7|outData~regout  & \ALU|outQ[7]~69_combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_7|outData~regout ),
	.datac(\Acc|Acc_7|outData~regout ),
	.datad(\ALU|outQ[7]~69_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~70 .lut_mask = 16'h3CF0;
defparam \ALU|outQ[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \Bus|outData[8]~96 (
// Equation(s):
// \Bus|outData[8]~96_combout  = (\Bus|outData[8]~80_combout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & \MDR|Reg|outData [0])))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\MDR|Reg|outData [0]),
	.datad(\Bus|outData[8]~80_combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]~96 .lut_mask = 16'hFF20;
defparam \Bus|outData[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneii_lcell_comb \ALU|outQ[7]~75 (
// Equation(s):
// \ALU|outQ[7]~75_combout  = ((\InstructionRegister|InstructionRegister_4|outData~regout ) # ((!\InstructionRegister|InstructionRegister_3|outData~regout ) # (!\ControllerSequencer|InstructionDecoder|Equal0~0_combout ))) # 
// (!\InstructionRegister|InstructionRegister_5|outData~regout )

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~75 .lut_mask = 16'hDFFF;
defparam \ALU|outQ[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \ALU|outQ[0]~79 (
// Equation(s):
// \ALU|outQ[0]~79_combout  = (\ALU|outQ[0]~25_combout  & (\Acc|Acc_7|outData~regout  & (!\ALU|outQ[0]~24_combout ))) # (!\ALU|outQ[0]~25_combout  & (((\ALU|outQ[0]~24_combout ) # (\Acc|Acc_1|outData~regout ))))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(\ALU|outQ[0]~25_combout ),
	.datac(\ALU|outQ[0]~24_combout ),
	.datad(\Acc|Acc_1|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~79 .lut_mask = 16'h3B38;
defparam \ALU|outQ[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneii_lcell_comb \ALU|outQ[0]~80 (
// Equation(s):
// \ALU|outQ[0]~80_combout  = (\ALU|outQ[0]~24_combout  & (\Acc|Acc_0|outData~regout  $ (((\TMP|Reg_0|outData~regout ) # (\ALU|outQ[0]~79_combout ))))) # (!\ALU|outQ[0]~24_combout  & (((\ALU|outQ[0]~79_combout ))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\TMP|Reg_0|outData~regout ),
	.datac(\ALU|outQ[0]~24_combout ),
	.datad(\ALU|outQ[0]~79_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~80 .lut_mask = 16'h5F60;
defparam \ALU|outQ[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_8|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_8|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_7|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_8|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_8|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_6|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_5|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_6|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_6|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_2|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_2|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_1|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_2|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_2|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_1|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_0|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_1|outQ~0 .lut_mask = 16'h055F;
defparam \ControllerSequencer|RingCounter|RingCount_1|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_16|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_16|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_16|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_16|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_16|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_12|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_12|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_12|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_11|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_12|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_12|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_10|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_10|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_10|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_10|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_10|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_9|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_10|always0~0 .lut_mask = 16'hCCFF;
defparam \ControllerSequencer|RingCounter|RingCount_10|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N21
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_10|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_10|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ));

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_11|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_10|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_11|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_11|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_11|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_11|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_10|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_11|always0~0 .lut_mask = 16'hAAFF;
defparam \ControllerSequencer|RingCounter|RingCount_11|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_11|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_11|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ));

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_12|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_12|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_11|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_12|always0~0 .lut_mask = 16'hF5F5;
defparam \ControllerSequencer|RingCounter|RingCount_12|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N19
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_12|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_12|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ));

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_13|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_12|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_13|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_13|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_13|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_13|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_12|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_13|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_13|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_13|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_13|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ));

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_14|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_14|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_14|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_13|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_14|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_14|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_14|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_14|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_13|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_14|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_14|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N21
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_14|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_14|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ));

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_15|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_14|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_15|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_15|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_15|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_15|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_14|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_15|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_15|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_15|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_15|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ));

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_16|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_16|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_16|always0~0 .lut_mask = 16'hFF0F;
defparam \ControllerSequencer|RingCounter|RingCount_16|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_16|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_16|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ));

// Location: LCCOMB_X42_Y18_N2
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_17|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_16|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_17|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_17|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_17|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_17|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_16|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_17|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_17|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N3
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_17|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_17|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ));

// Location: LCCOMB_X42_Y18_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_0|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & !\ControllerSequencer|RingCounter|RingCount_17|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_0|outQB~0 .lut_mask = 16'h033F;
defparam \ControllerSequencer|RingCounter|RingCount_0|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_0|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_0|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_0|always0~0 .lut_mask = 16'hFF33;
defparam \ControllerSequencer|RingCounter|RingCount_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_0|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_0|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ));

// Location: LCCOMB_X39_Y18_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_1|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_1|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_1|always0~0 .lut_mask = 16'hFF0F;
defparam \ControllerSequencer|RingCounter|RingCount_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y18_N21
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_1|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_1|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ));

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_2|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_2|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_1|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_2|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N9
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_2|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ));

// Location: LCCOMB_X37_Y15_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_3|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_3|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_2|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_3|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_3|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_3|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_3|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_3|always0~0 .lut_mask = 16'hAAFF;
defparam \ControllerSequencer|RingCounter|RingCount_3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N7
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_3|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_3|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ));

// Location: LCCOMB_X39_Y17_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_4|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_3|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_4|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_4|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_4|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_4|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_4|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y17_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_4|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_4|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ));

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_5|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_4|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_5|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_5|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_5|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_5|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_5|always0~0 .lut_mask = 16'hFF0F;
defparam \ControllerSequencer|RingCounter|RingCount_5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_5|outQ (
	.clk(!\nCLK~combout ),
	.datain(gnd),
	.sdata(\ControllerSequencer|RingCounter|RingCount_5|outQ~0_combout ),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ));

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_6|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_6|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_6|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_6|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_6|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_6|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ));

// Location: LCCOMB_X38_Y18_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcu~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcu~3_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & 
// \ControllerSequencer|RingCounter|RingCount_15|outQ~regout )))) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & \ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcu~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcu~3 .lut_mask = 16'hF888;
defparam \ControllerSequencer|ControlMatrix|oLpcu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcl~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcl~4_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & \ControllerSequencer|RingCounter|RingCount_14|outQ~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcl~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcl~4 .lut_mask = 16'hF000;
defparam \ControllerSequencer|ControlMatrix|oLpcl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneii_lcell_comb noLp(
// Equation(s):
// \noLp~combout  = (\ControllerSequencer|ControlMatrix|oLpcl~6_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcu~2_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcu~3_combout ) # (\ControllerSequencer|ControlMatrix|oLpcl~4_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcl~6_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~2_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~3_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcl~4_combout ),
	.cin(gnd),
	.combout(\noLp~combout ),
	.cout());
// synopsys translate_off
defparam noLp.lut_mask = 16'hFFFE;
defparam noLp.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneii_lcell_comb \Bus|outData[0]~52 (
// Equation(s):
// \Bus|outData[0]~52_combout  = (\Bus|outData[0]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(\Bus|outData[7]_307~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[0]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]~52 .lut_mask = 16'hFF55;
defparam \Bus|outData[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inRST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inRST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inRST));
// synopsys translate_off
defparam \inRST~I .input_async_reset = "none";
defparam \inRST~I .input_power_up = "low";
defparam \inRST~I .input_register_mode = "none";
defparam \inRST~I .input_sync_reset = "none";
defparam \inRST~I .oe_async_reset = "none";
defparam \inRST~I .oe_power_up = "low";
defparam \inRST~I .oe_register_mode = "none";
defparam \inRST~I .oe_sync_reset = "none";
defparam \inRST~I .operation_mode = "input";
defparam \inRST~I .output_async_reset = "none";
defparam \inRST~I .output_power_up = "low";
defparam \inRST~I .output_register_mode = "none";
defparam \inRST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inRST~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inRST~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inRST~clkctrl_outclk ));
// synopsys translate_off
defparam \inRST~clkctrl .clock_type = "global clock";
defparam \inRST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X37_Y17_N11
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_0|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~52_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_0|outData~regout ));

// Location: LCCOMB_X39_Y17_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_11|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_11|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_10|always0~0_combout  & \ProgramCounter|ProgramCounter_10|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_10|always0~0_combout ),
	.datab(vcc),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_11|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_11|outQ~1 .lut_mask = 16'hFFA0;
defparam \ProgramCounter|ProgramCounter_11|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmarc (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmarc~combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmarc .lut_mask = 16'h0A0A;
defparam \ControllerSequencer|ControlMatrix|oLmarc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal16~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal16~0_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & !\InstructionRegister|InstructionRegister_0|outData~regout )

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal16~0 .lut_mask = 16'h0A0A;
defparam \ControllerSequencer|InstructionDecoder|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal5~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal5~0_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & (!\InstructionRegister|InstructionRegister_7|outData~regout  & (\InstructionRegister|InstructionRegister_5|outData~regout  & 
// \InstructionRegister|InstructionRegister_3|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal5~0 .lut_mask = 16'h2000;
defparam \ControllerSequencer|InstructionDecoder|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal11~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal11~0_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal16~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal16~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal11~0 .lut_mask = 16'h1000;
defparam \ControllerSequencer|InstructionDecoder|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal9~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal9~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal1~0_combout  & \ControllerSequencer|InstructionDecoder|Equal9~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal9~1 .lut_mask = 16'hC0C0;
defparam \ControllerSequencer|InstructionDecoder|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~3_combout  = (!\ControllerSequencer|ControlMatrix|oLmar~4_combout  & (!\ControllerSequencer|InstructionDecoder|Equal11~0_combout  & (!\ControllerSequencer|InstructionDecoder|Equal9~1_combout  & 
// !\ControllerSequencer|InstructionDecoder|Equal24~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal24~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~3 .lut_mask = 16'h0001;
defparam \ControllerSequencer|ControlMatrix|oEp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~7 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~7_combout  = (\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # (\ControllerSequencer|InstructionDecoder|Equal4~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~7_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~7 .lut_mask = 16'hFFF0;
defparam \ControllerSequencer|ControlMatrix|oLmar~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~8 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~8_combout  = (\ControllerSequencer|ControlMatrix|oLmar~5_combout  & (((\ControllerSequencer|ControlMatrix|oEp~3_combout  & !\ControllerSequencer|ControlMatrix|oLmar~7_combout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~5_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEp~3_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~7_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~8_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~8 .lut_mask = 16'h22A2;
defparam \ControllerSequencer|ControlMatrix|oLmar~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneii_lcell_comb noLm(
// Equation(s):
// \noLm~combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & (\ControllerSequencer|ControlMatrix|oLmar~8_combout  & ((!\ControllerSequencer|ControlMatrix|oLmar~6_combout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~8_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~6_combout ),
	.cin(gnd),
	.combout(\noLm~combout ),
	.cout());
// synopsys translate_off
defparam noLm.lut_mask = 16'h1030;
defparam noLm.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneii_lcell_comb \noLm~_wirecell (
// Equation(s):
// \noLm~_wirecell_combout  = !\noLm~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\noLm~combout ),
	.cin(gnd),
	.combout(\noLm~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \noLm~_wirecell .lut_mask = 16'h00FF;
defparam \noLm~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N7
cycloneii_lcell_ff \MAR|Reg_10|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[10]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_10|outData~regout ));

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \Bus|outData[11]~64 (
// Equation(s):
// \Bus|outData[11]~64_combout  = (\Bus|outData[11]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[11]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]~64 .lut_mask = 16'hFF0F;
defparam \Bus|outData[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N17
cycloneii_lcell_ff \MAR|Reg_11|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[11]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_11|outData~regout ));

// Location: LCCOMB_X38_Y16_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~4_combout  = (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_7|outQ~regout )

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~4 .lut_mask = 16'h0033;
defparam \ControllerSequencer|ControlMatrix|oCE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRDWR~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRDWR~0_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # 
// (!\ControllerSequencer|ControlMatrix|oCE~4_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oCE~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRDWR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRDWR~0 .lut_mask = 16'hE0F0;
defparam \ControllerSequencer|ControlMatrix|oRDWR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRDWR~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRDWR~1_combout  = (!\ControllerSequencer|ControlMatrix|oRDWR~0_combout  & (((!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_9|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal24~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal24~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRDWR~1 .lut_mask = 16'h0037;
defparam \ControllerSequencer|ControlMatrix|oRDWR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~1_combout  = (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & (((!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_13|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~1 .lut_mask = 16'h010F;
defparam \ControllerSequencer|ControlMatrix|oLmdr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal10~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal10~0_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\InstructionRegister|InstructionRegister_3|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & 
// !\InstructionRegister|InstructionRegister_0|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal10~0 .lut_mask = 16'h0004;
defparam \ControllerSequencer|InstructionDecoder|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~10 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~10_combout  = (!\ControllerSequencer|InstructionDecoder|Equal16~1_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal10~0_combout ) # (!\ControllerSequencer|InstructionDecoder|Equal9~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~10_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~10 .lut_mask = 16'h1155;
defparam \ControllerSequencer|ControlMatrix|oLmar~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal14~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal14~0_combout  = (!\InstructionRegister|InstructionRegister_7|outData~regout  & (\InstructionRegister|InstructionRegister_1|outData~regout  & \InstructionRegister|InstructionRegister_2|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal14~0 .lut_mask = 16'h4400;
defparam \ControllerSequencer|InstructionDecoder|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal22~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal22~0_combout  = (\InstructionRegister|InstructionRegister_3|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & \InstructionRegister|InstructionRegister_0|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal22~0 .lut_mask = 16'h2020;
defparam \ControllerSequencer|InstructionDecoder|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal22~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal22~1_combout  = (!\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal14~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal22~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal22~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal22~1 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal1~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal1~1_combout  = (!\InstructionRegister|InstructionRegister_5|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & !\InstructionRegister|InstructionRegister_3|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(vcc),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal1~1 .lut_mask = 16'h0044;
defparam \ControllerSequencer|InstructionDecoder|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal21~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal21~0_combout  = (!\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal1~1_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal14~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal1~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal21~0 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~1_combout  = (!\ControllerSequencer|InstructionDecoder|Equal5~1_combout  & (!\ControllerSequencer|InstructionDecoder|Equal22~1_combout  & !\ControllerSequencer|InstructionDecoder|Equal21~0_combout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal22~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal21~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~1 .lut_mask = 16'h0005;
defparam \ControllerSequencer|ControlMatrix|oRST~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal0~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal0~0_combout  = (!\InstructionRegister|InstructionRegister_1|outData~regout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & 
// \InstructionRegister|InstructionRegister_7|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal0~0 .lut_mask = 16'h0100;
defparam \ControllerSequencer|InstructionDecoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \ALU|outQ[7]~76 (
// Equation(s):
// \ALU|outQ[7]~76_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_5|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal0~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~76 .lut_mask = 16'h2000;
defparam \ALU|outQ[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \ALU|outQ[7]~11 (
// Equation(s):
// \ALU|outQ[7]~11_combout  = (\InstructionRegister|InstructionRegister_3|outData~regout ) # ((\InstructionRegister|InstructionRegister_6|outData~regout ) # ((\InstructionRegister|InstructionRegister_4|outData~regout  & 
// \InstructionRegister|InstructionRegister_5|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~11 .lut_mask = 16'hFEFA;
defparam \ALU|outQ[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \ALU|outQ[7]~78 (
// Equation(s):
// \ALU|outQ[7]~78_combout  = ((\InstructionRegister|InstructionRegister_2|outData~regout ) # ((\InstructionRegister|InstructionRegister_1|outData~regout ) # (\ALU|outQ[7]~11_combout ))) # (!\InstructionRegister|InstructionRegister_7|outData~regout )

	.dataa(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\ALU|outQ[7]~11_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~78 .lut_mask = 16'hFFFD;
defparam \ALU|outQ[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \ALU|outQ[7]~31 (
// Equation(s):
// \ALU|outQ[7]~31_combout  = (((\ALU|outQ[7]~76_combout ) # (!\ALU|outQ[7]~78_combout )) # (!\ControllerSequencer|ControlMatrix|oRST~1_combout )) # (!\ALU|outQ[7]~75_combout )

	.dataa(\ALU|outQ[7]~75_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.datac(\ALU|outQ[7]~76_combout ),
	.datad(\ALU|outQ[7]~78_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~31 .lut_mask = 16'hF7FF;
defparam \ALU|outQ[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \ALU|outQ[7]~31clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ALU|outQ[7]~31_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALU|outQ[7]~31clkctrl_outclk ));
// synopsys translate_off
defparam \ALU|outQ[7]~31clkctrl .clock_type = "global clock";
defparam \ALU|outQ[7]~31clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~0_combout  = (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & (((!\InstructionRegister|InstructionRegister_4|outData~regout  & \InstructionRegister|InstructionRegister_5|outData~regout )) # 
// (!\InstructionRegister|InstructionRegister_3|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~0 .lut_mask = 16'h40F0;
defparam \ControllerSequencer|ControlMatrix|oLa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLtmp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLtmp~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLa~0_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & 
// \ControllerSequencer|RingCounter|RingCount_11|outQ~regout )))) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLa~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLtmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLtmp~0 .lut_mask = 16'hECA0;
defparam \ControllerSequencer|ControlMatrix|oLtmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal10~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal10~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & \ControllerSequencer|InstructionDecoder|Equal10~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal10~1 .lut_mask = 16'hF000;
defparam \ControllerSequencer|InstructionDecoder|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLtmp (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLtmp~combout  = (\ControllerSequencer|ControlMatrix|oLtmp~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal10~1_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~11_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLtmp~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLtmp .lut_mask = 16'hEECE;
defparam \ControllerSequencer|ControlMatrix|oLtmp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N25
cycloneii_lcell_ff \TMP|Reg_7|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_7|outData~regout ));

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \ALU|outQ[0]~74 (
// Equation(s):
// \ALU|outQ[0]~74_combout  = (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & ((\InstructionRegister|InstructionRegister_4|outData~regout ) # 
// (!\InstructionRegister|InstructionRegister_5|outData~regout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~74 .lut_mask = 16'h2022;
defparam \ALU|outQ[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneii_lcell_comb \ALU|outQ[7]~67 (
// Equation(s):
// \ALU|outQ[7]~67_combout  = (\Acc|Acc_7|outData~regout  & ((\TMP|Reg_7|outData~regout ) # (\ALU|outQ[0]~74_combout ))) # (!\Acc|Acc_7|outData~regout  & (\TMP|Reg_7|outData~regout  & \ALU|outQ[0]~74_combout ))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(\TMP|Reg_7|outData~regout ),
	.datac(vcc),
	.datad(\ALU|outQ[0]~74_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~67 .lut_mask = 16'hEE88;
defparam \ALU|outQ[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal5~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal5~1_combout  = (!\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_2|outData~regout  & (!\InstructionRegister|InstructionRegister_1|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal5~1 .lut_mask = 16'h0400;
defparam \ControllerSequencer|InstructionDecoder|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneii_lcell_comb \ALU|outQ[0]~24 (
// Equation(s):
// \ALU|outQ[0]~24_combout  = (\ControllerSequencer|InstructionDecoder|Equal5~1_combout ) # (!\ALU|outQ[7]~75_combout )

	.dataa(\ALU|outQ[7]~75_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~24 .lut_mask = 16'hFF55;
defparam \ALU|outQ[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal5~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal5~2_combout  = (\InstructionRegister|InstructionRegister_0|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal5~2 .lut_mask = 16'hF000;
defparam \ControllerSequencer|InstructionDecoder|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \Acc|Acc_6|outData~feeder (
// Equation(s):
// \Acc|Acc_6|outData~feeder_combout  = \Bus|outData[6]~58_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[6]~58_combout ),
	.cin(gnd),
	.combout(\Acc|Acc_6|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc|Acc_6|outData~feeder .lut_mask = 16'hFF00;
defparam \Acc|Acc_6|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal4~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal4~0_combout  = (\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & 
// \InstructionRegister|InstructionRegister_3|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal4~0 .lut_mask = 16'h0800;
defparam \ControllerSequencer|InstructionDecoder|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal12~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal12~0_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & !\InstructionRegister|InstructionRegister_1|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal12~0 .lut_mask = 16'h000F;
defparam \ControllerSequencer|InstructionDecoder|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal13~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal13~0_combout  = (\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal12~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal12~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal13~0 .lut_mask = 16'h8000;
defparam \ControllerSequencer|InstructionDecoder|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal12~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal12~1_combout  = (\InstructionRegister|InstructionRegister_6|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal12~0_combout  & (!\InstructionRegister|InstructionRegister_0|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal12~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal12~1 .lut_mask = 16'h0800;
defparam \ControllerSequencer|InstructionDecoder|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~2_combout  = (!\ControllerSequencer|InstructionDecoder|Equal13~0_combout  & (!\ControllerSequencer|InstructionDecoder|Equal12~1_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal4~0_combout ) # 
// (!\ControllerSequencer|InstructionDecoder|Equal7~0_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal13~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal12~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~2 .lut_mask = 16'h0007;
defparam \ControllerSequencer|ControlMatrix|oRST~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~2_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((!\ControllerSequencer|ControlMatrix|oRST~1_combout ) # (!\ControllerSequencer|ControlMatrix|oRST~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~2 .lut_mask = 16'h22AA;
defparam \ControllerSequencer|ControlMatrix|oLa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal16~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal16~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal5~0_combout  & (!\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_2|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal16~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal5~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal16~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal16~1 .lut_mask = 16'h2000;
defparam \ControllerSequencer|InstructionDecoder|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~1_combout  = (\ControllerSequencer|ControlMatrix|oLa~0_combout  & (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ) # 
// (!\ControllerSequencer|InstructionDecoder|Equal11~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oLa~0_combout  & (((!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout )) # (!\ControllerSequencer|InstructionDecoder|Equal11~0_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLa~0_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~1 .lut_mask = 16'h135F;
defparam \ControllerSequencer|ControlMatrix|oLa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLa~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLa~3_combout  = (\ControllerSequencer|ControlMatrix|oLa~2_combout ) # (((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal16~1_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oLa~1_combout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLa~2_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLa~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLa~3 .lut_mask = 16'hECFF;
defparam \ControllerSequencer|ControlMatrix|oLa~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \Acc|Acc_6|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Acc|Acc_6|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_6|outData~regout ));

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \Acc|Acc_4|outData~feeder (
// Equation(s):
// \Acc|Acc_4|outData~feeder_combout  = \Bus|outData[4]~56_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[4]~56_combout ),
	.cin(gnd),
	.combout(\Acc|Acc_4|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc|Acc_4|outData~feeder .lut_mask = 16'hFF00;
defparam \Acc|Acc_4|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N17
cycloneii_lcell_ff \Acc|Acc_4|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Acc|Acc_4|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_4|outData~regout ));

// Location: LCFF_X35_Y17_N21
cycloneii_lcell_ff \Acc|Acc_0|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_0|outData~regout ));

// Location: LCFF_X35_Y17_N3
cycloneii_lcell_ff \Acc|Acc_1|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_1|outData~regout ));

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_2|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout  = (\Acc|Acc_2|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout ) # ((\Acc|Acc_0|outData~regout  & \Acc|Acc_1|outData~regout )))) # (!\Acc|Acc_2|outData~regout  & 
// (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & ((\Acc|Acc_0|outData~regout ) # (\Acc|Acc_1|outData~regout ))))

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(\Acc|Acc_0|outData~regout ),
	.datac(\Acc|Acc_1|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_2|OR_O~0 .lut_mask = 16'hFE80;
defparam \ALU|IncrementDecrement|Full_Adder_2|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_4|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout  = (\Acc|Acc_3|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout ) # ((\Acc|Acc_4|outData~regout  & \ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout )))) # 
// (!\Acc|Acc_3|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & ((\Acc|Acc_4|outData~regout ) # (\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\Acc|Acc_4|outData~regout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_4|OR_O~0 .lut_mask = 16'hECC8;
defparam \ALU|IncrementDecrement|Full_Adder_4|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \ALU|outQ[7]~68 (
// Equation(s):
// \ALU|outQ[7]~68_combout  = (\Acc|Acc_5|outData~regout  & (!\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (\Acc|Acc_6|outData~regout  & \ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ))) # (!\Acc|Acc_5|outData~regout  & 
// (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (!\Acc|Acc_6|outData~regout  & !\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout )))

	.dataa(\Acc|Acc_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\Acc|Acc_6|outData~regout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~68 .lut_mask = 16'h2004;
defparam \ALU|outQ[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneii_lcell_comb \ALU|outQ[0]~25 (
// Equation(s):
// \ALU|outQ[0]~25_combout  = ((\ControllerSequencer|InstructionDecoder|Equal21~0_combout  & !\ControllerSequencer|InstructionDecoder|Equal5~1_combout )) # (!\ALU|outQ[7]~75_combout )

	.dataa(\ALU|outQ[7]~75_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal21~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0]~25 .lut_mask = 16'h55F5;
defparam \ALU|outQ[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneii_lcell_comb \ALU|outQ[7]~69 (
// Equation(s):
// \ALU|outQ[7]~69_combout  = (\ALU|outQ[0]~24_combout  & (\ALU|outQ[0]~25_combout )) # (!\ALU|outQ[0]~24_combout  & ((\ALU|outQ[0]~25_combout  & (\Acc|Acc_6|outData~regout )) # (!\ALU|outQ[0]~25_combout  & ((\Acc|Acc_0|outData~regout )))))

	.dataa(\ALU|outQ[0]~24_combout ),
	.datab(\ALU|outQ[0]~25_combout ),
	.datac(\Acc|Acc_6|outData~regout ),
	.datad(\Acc|Acc_0|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~69 .lut_mask = 16'hD9C8;
defparam \ALU|outQ[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneii_lcell_comb \ALU|outQ[7]~71 (
// Equation(s):
// \ALU|outQ[7]~71_combout  = (\ALU|outQ[0]~24_combout  & (\ALU|outQ[7]~70_combout  $ (((\ALU|outQ[7]~68_combout  & !\ALU|outQ[7]~69_combout ))))) # (!\ALU|outQ[0]~24_combout  & (((\ALU|outQ[7]~69_combout ))))

	.dataa(\ALU|outQ[7]~70_combout ),
	.datab(\ALU|outQ[0]~24_combout ),
	.datac(\ALU|outQ[7]~68_combout ),
	.datad(\ALU|outQ[7]~69_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~71 .lut_mask = 16'hBB48;
defparam \ALU|outQ[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal25~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal25~0_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & !\InstructionRegister|InstructionRegister_5|outData~regout )

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal25~0 .lut_mask = 16'h0A0A;
defparam \ControllerSequencer|InstructionDecoder|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal25~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal25~1_combout  = (!\InstructionRegister|InstructionRegister_0|outData~regout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal25~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal25~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal25~1 .lut_mask = 16'h1000;
defparam \ControllerSequencer|InstructionDecoder|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal26~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal26~0_combout  = (\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & \ControllerSequencer|InstructionDecoder|Equal1~1_combout ))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal26~0 .lut_mask = 16'hA000;
defparam \ControllerSequencer|InstructionDecoder|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|Su~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|Su~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal25~1_combout ) # (\ControllerSequencer|InstructionDecoder|Equal26~0_combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal25~1_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal26~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|Su~0 .lut_mask = 16'hCCC0;
defparam \ControllerSequencer|ControlMatrix|Su~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \TMP|Reg_6|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_6|outData~regout ));

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \Acc|Acc_5|outData~feeder (
// Equation(s):
// \Acc|Acc_5|outData~feeder_combout  = \Bus|outData[5]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[5]~57_combout ),
	.cin(gnd),
	.combout(\Acc|Acc_5|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc|Acc_5|outData~feeder .lut_mask = 16'hFF00;
defparam \Acc|Acc_5|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N25
cycloneii_lcell_ff \Acc|Acc_5|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Acc|Acc_5|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_5|outData~regout ));

// Location: LCFF_X35_Y17_N7
cycloneii_lcell_ff \TMP|Reg_4|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_4|outData~regout ));

// Location: LCFF_X35_Y17_N25
cycloneii_lcell_ff \Acc|Acc_3|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_3|outData~regout ));

// Location: LCFF_X35_Y17_N1
cycloneii_lcell_ff \TMP|Reg_2|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_2|outData~regout ));

// Location: LCFF_X35_Y17_N29
cycloneii_lcell_ff \TMP|Reg_0|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_0|outData~regout ));

// Location: LCCOMB_X35_Y17_N28
cycloneii_lcell_comb \ALU|Full_Adder_0|Half_Adder_0|outCarryOut (
// Equation(s):
// \ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (!\TMP|Reg_0|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal25~1_combout ) # 
// (\ControllerSequencer|InstructionDecoder|Equal26~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal25~1_combout ),
	.datac(\TMP|Reg_0|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal26~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_0|Half_Adder_0|outCarryOut .lut_mask = 16'h0A08;
defparam \ALU|Full_Adder_0|Half_Adder_0|outCarryOut .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N19
cycloneii_lcell_ff \TMP|Reg_1|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_1|outData~regout ));

// Location: LCCOMB_X35_Y17_N18
cycloneii_lcell_comb \ALU|nBinput1 (
// Equation(s):
// \ALU|nBinput1~combout  = \TMP|Reg_1|outData~regout  $ (((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal25~1_combout ) # (\ControllerSequencer|InstructionDecoder|Equal26~0_combout )))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal25~1_combout ),
	.datac(\TMP|Reg_1|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal26~0_combout ),
	.cin(gnd),
	.combout(\ALU|nBinput1~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|nBinput1 .lut_mask = 16'h5A78;
defparam \ALU|nBinput1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneii_lcell_comb \ALU|Full_Adder_1|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_1|OR_O~0_combout  = (\Acc|Acc_1|outData~regout  & ((\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ) # ((\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ) # (\ALU|nBinput1~combout )))) # (!\Acc|Acc_1|outData~regout  & 
// (\ALU|nBinput1~combout  & ((\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ) # (\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ))))

	.dataa(\ALU|Full_Adder_0|Half_Adder_1|outCarryOut~0_combout ),
	.datab(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ),
	.datac(\Acc|Acc_1|outData~regout ),
	.datad(\ALU|nBinput1~combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_1|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_1|OR_O~0 .lut_mask = 16'hFEE0;
defparam \ALU|Full_Adder_1|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \ALU|Full_Adder_2|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_2|OR_O~0_combout  = (\Acc|Acc_2|outData~regout  & ((\ALU|Full_Adder_1|OR_O~0_combout ) # (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\TMP|Reg_2|outData~regout )))) # (!\Acc|Acc_2|outData~regout  & (\ALU|Full_Adder_1|OR_O~0_combout 
//  & (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\TMP|Reg_2|outData~regout ))))

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\TMP|Reg_2|outData~regout ),
	.datad(\ALU|Full_Adder_1|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_2|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_2|OR_O~0 .lut_mask = 16'hBE28;
defparam \ALU|Full_Adder_2|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneii_lcell_comb \ALU|Full_Adder_3|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_3|OR_O~0_combout  = (\Acc|Acc_3|outData~regout  & ((\ALU|Full_Adder_2|OR_O~0_combout ) # (\TMP|Reg_3|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout )))) # (!\Acc|Acc_3|outData~regout  & (\ALU|Full_Adder_2|OR_O~0_combout 
//  & (\TMP|Reg_3|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout ))))

	.dataa(\TMP|Reg_3|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\Acc|Acc_3|outData~regout ),
	.datad(\ALU|Full_Adder_2|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_3|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_3|OR_O~0 .lut_mask = 16'hF660;
defparam \ALU|Full_Adder_3|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneii_lcell_comb \ALU|Full_Adder_4|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_4|OR_O~0_combout  = (\Acc|Acc_4|outData~regout  & ((\ALU|Full_Adder_3|OR_O~0_combout ) # (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\TMP|Reg_4|outData~regout )))) # (!\Acc|Acc_4|outData~regout  & (\ALU|Full_Adder_3|OR_O~0_combout 
//  & (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\TMP|Reg_4|outData~regout ))))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\TMP|Reg_4|outData~regout ),
	.datad(\ALU|Full_Adder_3|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_4|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_4|OR_O~0 .lut_mask = 16'hBE28;
defparam \ALU|Full_Adder_4|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneii_lcell_comb \ALU|Full_Adder_5|OR_O~0 (
// Equation(s):
// \ALU|Full_Adder_5|OR_O~0_combout  = (\Acc|Acc_5|outData~regout  & ((\ALU|Full_Adder_4|OR_O~0_combout ) # (\TMP|Reg_5|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout )))) # (!\Acc|Acc_5|outData~regout  & (\ALU|Full_Adder_4|OR_O~0_combout 
//  & (\TMP|Reg_5|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout ))))

	.dataa(\TMP|Reg_5|outData~regout ),
	.datab(\Acc|Acc_5|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datad(\ALU|Full_Adder_4|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_5|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_5|OR_O~0 .lut_mask = 16'hDE48;
defparam \ALU|Full_Adder_5|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \ALU|Full_Adder_7|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout  = (\Acc|Acc_6|outData~regout  & ((\ALU|Full_Adder_5|OR_O~0_combout  & (!\ControllerSequencer|ControlMatrix|Su~0_combout )) # (!\ALU|Full_Adder_5|OR_O~0_combout  & ((\TMP|Reg_6|outData~regout ))))) # 
// (!\Acc|Acc_6|outData~regout  & ((\ALU|Full_Adder_5|OR_O~0_combout  & ((\TMP|Reg_6|outData~regout ))) # (!\ALU|Full_Adder_5|OR_O~0_combout  & (\ControllerSequencer|ControlMatrix|Su~0_combout ))))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\TMP|Reg_6|outData~regout ),
	.datad(\ALU|Full_Adder_5|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~0 .lut_mask = 16'h72E4;
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneii_lcell_comb \ALU|Full_Adder_7|Half_Adder_1|outSum~1 (
// Equation(s):
// \ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout  = \Acc|Acc_7|outData~regout  $ (\TMP|Reg_7|outData~regout  $ (\ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(\TMP|Reg_7|outData~regout ),
	.datac(vcc),
	.datad(\ALU|Full_Adder_7|Half_Adder_1|outSum~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~1 .lut_mask = 16'h9966;
defparam \ALU|Full_Adder_7|Half_Adder_1|outSum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneii_lcell_comb \ALU|outQ[7]~72 (
// Equation(s):
// \ALU|outQ[7]~72_combout  = (\ALU|outQ[7]~78_combout  & (\ALU|outQ[7]~71_combout )) # (!\ALU|outQ[7]~78_combout  & ((\ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout )))

	.dataa(\ALU|outQ[7]~78_combout ),
	.datab(vcc),
	.datac(\ALU|outQ[7]~71_combout ),
	.datad(\ALU|Full_Adder_7|Half_Adder_1|outSum~1_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~72 .lut_mask = 16'hF5A0;
defparam \ALU|outQ[7]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneii_lcell_comb \ALU|outQ[7]~73 (
// Equation(s):
// \ALU|outQ[7]~73_combout  = (\ALU|outQ[7]~78_combout  & ((\ALU|outQ[0]~74_combout  & (\ALU|outQ[7]~67_combout )) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~72_combout ))))) # (!\ALU|outQ[7]~78_combout  & ((\ALU|outQ[0]~74_combout  & 
// ((\ALU|outQ[7]~72_combout ))) # (!\ALU|outQ[0]~74_combout  & (\ALU|outQ[7]~67_combout ))))

	.dataa(\ALU|outQ[7]~78_combout ),
	.datab(\ALU|outQ[7]~67_combout ),
	.datac(\ALU|outQ[0]~74_combout ),
	.datad(\ALU|outQ[7]~72_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7]~73 .lut_mask = 16'hDE84;
defparam \ALU|outQ[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \ALU|outQ[7] (
// Equation(s):
// \ALU|outQ [7] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ[7]~73_combout ))) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ [7]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [7]),
	.datac(\ALU|outQ[7]~31clkctrl_outclk ),
	.datad(\ALU|outQ[7]~73_combout ),
	.cin(gnd),
	.combout(\ALU|outQ [7]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[7] .lut_mask = 16'h5404;
defparam \ALU|outQ[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneii_lcell_comb \ALU|Full_Adder_6|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout  = \Acc|Acc_6|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\TMP|Reg_6|outData~regout  $ (\ALU|Full_Adder_5|OR_O~0_combout )))

	.dataa(\Acc|Acc_6|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\TMP|Reg_6|outData~regout ),
	.datad(\ALU|Full_Adder_5|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_6|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_6|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \Acc|Acc_2|outData~feeder (
// Equation(s):
// \Acc|Acc_2|outData~feeder_combout  = \Bus|outData[2]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[2]~54_combout ),
	.cin(gnd),
	.combout(\Acc|Acc_2|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Acc|Acc_2|outData~feeder .lut_mask = 16'hFF00;
defparam \Acc|Acc_2|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N17
cycloneii_lcell_ff \Acc|Acc_2|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Acc|Acc_2|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_2|outData~regout ));

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_1|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout  = (\Acc|Acc_0|outData~regout  & ((\Acc|Acc_1|outData~regout ) # ((\InstructionRegister|InstructionRegister_0|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal5~1_combout )))) # 
// (!\Acc|Acc_0|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (\Acc|Acc_1|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal5~1_combout )))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\Acc|Acc_0|outData~regout ),
	.datac(\Acc|Acc_1|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_1|OR_O~0 .lut_mask = 16'hE8C0;
defparam \ALU|IncrementDecrement|Full_Adder_1|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_3|OR_O~0 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout  = (\Acc|Acc_3|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~2_combout ) # ((\Acc|Acc_2|outData~regout  & \ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout )))) # 
// (!\Acc|Acc_3|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & ((\Acc|Acc_2|outData~regout ) # (\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_3|OR_O~0 .lut_mask = 16'hECC8;
defparam \ALU|IncrementDecrement|Full_Adder_3|OR_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \ALU|outQ[6]~62 (
// Equation(s):
// \ALU|outQ[6]~62_combout  = (\Acc|Acc_5|outData~regout  & (!\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (\Acc|Acc_4|outData~regout  & \ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ))) # (!\Acc|Acc_5|outData~regout  & 
// (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  & (!\Acc|Acc_4|outData~regout  & !\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout )))

	.dataa(\Acc|Acc_5|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datac(\Acc|Acc_4|outData~regout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~62 .lut_mask = 16'h2004;
defparam \ALU|outQ[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \ALU|outQ[6]~63 (
// Equation(s):
// \ALU|outQ[6]~63_combout  = (\ALU|outQ[0]~25_combout  & (\TMP|Reg_6|outData~regout )) # (!\ALU|outQ[0]~25_combout  & ((\ALU|outQ[6]~62_combout )))

	.dataa(vcc),
	.datab(\ALU|outQ[0]~25_combout ),
	.datac(\TMP|Reg_6|outData~regout ),
	.datad(\ALU|outQ[6]~62_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~63 .lut_mask = 16'hF3C0;
defparam \ALU|outQ[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \ALU|outQ[6]~61 (
// Equation(s):
// \ALU|outQ[6]~61_combout  = (\ALU|outQ[0]~25_combout  & ((\Acc|Acc_5|outData~regout ))) # (!\ALU|outQ[0]~25_combout  & (\Acc|Acc_7|outData~regout ))

	.dataa(\Acc|Acc_7|outData~regout ),
	.datab(vcc),
	.datac(\ALU|outQ[0]~25_combout ),
	.datad(\Acc|Acc_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~61 .lut_mask = 16'hFA0A;
defparam \ALU|outQ[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneii_lcell_comb \ALU|outQ[6]~64 (
// Equation(s):
// \ALU|outQ[6]~64_combout  = (\ALU|outQ[0]~24_combout  & (\Acc|Acc_6|outData~regout  $ ((\ALU|outQ[6]~63_combout )))) # (!\ALU|outQ[0]~24_combout  & (((\ALU|outQ[6]~61_combout ))))

	.dataa(\ALU|outQ[0]~24_combout ),
	.datab(\Acc|Acc_6|outData~regout ),
	.datac(\ALU|outQ[6]~63_combout ),
	.datad(\ALU|outQ[6]~61_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~64 .lut_mask = 16'h7D28;
defparam \ALU|outQ[6]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \ALU|outQ[6]~65 (
// Equation(s):
// \ALU|outQ[6]~65_combout  = (\ALU|outQ[0]~74_combout  & (\ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout )) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[6]~64_combout )))

	.dataa(vcc),
	.datab(\ALU|outQ[0]~74_combout ),
	.datac(\ALU|Full_Adder_6|Half_Adder_1|outSum~0_combout ),
	.datad(\ALU|outQ[6]~64_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~65 .lut_mask = 16'hF3C0;
defparam \ALU|outQ[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \ALU|outQ[6]~66 (
// Equation(s):
// \ALU|outQ[6]~66_combout  = (\ALU|outQ[6]~60_combout  & ((\ALU|outQ[6]~65_combout ) # (\ALU|outQ[0]~74_combout  $ (!\ALU|outQ[7]~78_combout )))) # (!\ALU|outQ[6]~60_combout  & (\ALU|outQ[6]~65_combout  & (\ALU|outQ[0]~74_combout  $ (\ALU|outQ[7]~78_combout 
// ))))

	.dataa(\ALU|outQ[6]~60_combout ),
	.datab(\ALU|outQ[0]~74_combout ),
	.datac(\ALU|outQ[7]~78_combout ),
	.datad(\ALU|outQ[6]~65_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6]~66 .lut_mask = 16'hBE82;
defparam \ALU|outQ[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \ALU|outQ[6] (
// Equation(s):
// \ALU|outQ [6] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ[6]~66_combout ))) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ [6]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [6]),
	.datac(\ALU|outQ[6]~66_combout ),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [6]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[6] .lut_mask = 16'h5044;
defparam \ALU|outQ[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \ALU|outQ~53 (
// Equation(s):
// \ALU|outQ~53_combout  = (\Acc|Acc_4|outData~regout ) # (\TMP|Reg_4|outData~regout )

	.dataa(vcc),
	.datab(\Acc|Acc_4|outData~regout ),
	.datac(vcc),
	.datad(\TMP|Reg_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~53 .lut_mask = 16'hFFCC;
defparam \ALU|outQ~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \ALU|outQ~54 (
// Equation(s):
// \ALU|outQ~54_combout  = (\TMP|Reg_4|outData~regout  & \Acc|Acc_4|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\TMP|Reg_4|outData~regout ),
	.datad(\Acc|Acc_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~54 .lut_mask = 16'hF000;
defparam \ALU|outQ~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \ALU|outQ~56 (
// Equation(s):
// \ALU|outQ~56_combout  = \TMP|Reg_4|outData~regout  $ (\Acc|Acc_4|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\TMP|Reg_4|outData~regout ),
	.datad(\Acc|Acc_4|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~56 .lut_mask = 16'h0FF0;
defparam \ALU|outQ~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout  = \Acc|Acc_4|outData~regout  $ (\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout  $ (((\InstructionRegister|InstructionRegister_0|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~1_combout ))))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_3|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum .lut_mask = 16'h956A;
defparam \ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \ALU|outQ[4]~55 (
// Equation(s):
// \ALU|outQ[4]~55_combout  = (\ALU|outQ[0]~24_combout  & ((\ALU|outQ[0]~25_combout ) # ((\ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout )))) # (!\ALU|outQ[0]~24_combout  & (!\ALU|outQ[0]~25_combout  & ((\Acc|Acc_5|outData~regout ))))

	.dataa(\ALU|outQ[0]~24_combout ),
	.datab(\ALU|outQ[0]~25_combout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_4|Half_Adder_1|outSum~combout ),
	.datad(\Acc|Acc_5|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~55 .lut_mask = 16'hB9A8;
defparam \ALU|outQ[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \ALU|outQ[4]~57 (
// Equation(s):
// \ALU|outQ[4]~57_combout  = (\ALU|outQ[0]~25_combout  & ((\ALU|outQ[4]~55_combout  & ((\ALU|outQ~56_combout ))) # (!\ALU|outQ[4]~55_combout  & (\Acc|Acc_3|outData~regout )))) # (!\ALU|outQ[0]~25_combout  & (((\ALU|outQ[4]~55_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ALU|outQ[0]~25_combout ),
	.datac(\ALU|outQ~56_combout ),
	.datad(\ALU|outQ[4]~55_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~57 .lut_mask = 16'hF388;
defparam \ALU|outQ[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \ALU|outQ[4]~58 (
// Equation(s):
// \ALU|outQ[4]~58_combout  = (\ALU|outQ[0]~74_combout  & (((!\ALU|outQ[7]~78_combout )))) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~78_combout  & ((\ALU|outQ[4]~57_combout ))) # (!\ALU|outQ[7]~78_combout  & (\ALU|outQ~54_combout ))))

	.dataa(\ALU|outQ[0]~74_combout ),
	.datab(\ALU|outQ~54_combout ),
	.datac(\ALU|outQ[7]~78_combout ),
	.datad(\ALU|outQ[4]~57_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~58 .lut_mask = 16'h5E0E;
defparam \ALU|outQ[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \ALU|Full_Adder_4|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout  = \Acc|Acc_4|outData~regout  $ (\TMP|Reg_4|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\ALU|Full_Adder_3|OR_O~0_combout )))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\TMP|Reg_4|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datad(\ALU|Full_Adder_3|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_4|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_4|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \ALU|outQ[4]~59 (
// Equation(s):
// \ALU|outQ[4]~59_combout  = (\ALU|outQ[0]~74_combout  & ((\ALU|outQ[4]~58_combout  & ((\ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ))) # (!\ALU|outQ[4]~58_combout  & (\ALU|outQ~53_combout )))) # (!\ALU|outQ[0]~74_combout  & (((\ALU|outQ[4]~58_combout 
// ))))

	.dataa(\ALU|outQ[0]~74_combout ),
	.datab(\ALU|outQ~53_combout ),
	.datac(\ALU|outQ[4]~58_combout ),
	.datad(\ALU|Full_Adder_4|Half_Adder_1|outSum~0_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4]~59 .lut_mask = 16'hF858;
defparam \ALU|outQ[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \ALU|outQ[4] (
// Equation(s):
// \ALU|outQ [4] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ[4]~59_combout ))) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ [4]))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ [4]),
	.datac(\ALU|outQ[4]~59_combout ),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [4]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[4] .lut_mask = 16'h5044;
defparam \ALU|outQ[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \ALU|Equal16~1 (
// Equation(s):
// \ALU|Equal16~1_combout  = (!\ALU|outQ [5] & (!\ALU|outQ [7] & (!\ALU|outQ [6] & !\ALU|outQ [4])))

	.dataa(\ALU|outQ [5]),
	.datab(\ALU|outQ [7]),
	.datac(\ALU|outQ [6]),
	.datad(\ALU|outQ [4]),
	.cin(gnd),
	.combout(\ALU|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal16~1 .lut_mask = 16'h0001;
defparam \ALU|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \ALU|outQ[0] (
// Equation(s):
// \ALU|outQ [0] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ[0]~46_combout )) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ [0])))))

	.dataa(\ALU|outQ[0]~46_combout ),
	.datab(\inRST~combout ),
	.datac(\ALU|outQ [0]),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [0]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[0] .lut_mask = 16'h2230;
defparam \ALU|outQ[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneii_lcell_comb \ALU|outQ[1]~77 (
// Equation(s):
// \ALU|outQ[1]~77_combout  = \ALU|nBinput1~combout  $ (((\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ) # ((\Acc|Acc_0|outData~regout  & \TMP|Reg_0|outData~regout ))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\TMP|Reg_0|outData~regout ),
	.datac(\ALU|Full_Adder_0|Half_Adder_0|outCarryOut~combout ),
	.datad(\ALU|nBinput1~combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~77 .lut_mask = 16'h07F8;
defparam \ALU|outQ[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \ALU|outQ[1]~42 (
// Equation(s):
// \ALU|outQ[1]~42_combout  = (\ALU|outQ[7]~78_combout  & (((\ALU|outQ[0]~74_combout )))) # (!\ALU|outQ[7]~78_combout  & (\Acc|Acc_1|outData~regout  $ (((\ALU|outQ[1]~77_combout  & \ALU|outQ[0]~74_combout )))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ[7]~78_combout ),
	.datac(\ALU|outQ[1]~77_combout ),
	.datad(\ALU|outQ[0]~74_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~42 .lut_mask = 16'hDE22;
defparam \ALU|outQ[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \ALU|outQ[1]~43 (
// Equation(s):
// \ALU|outQ[1]~43_combout  = (\ALU|outQ[0]~74_combout  & (\Acc|Acc_1|outData~regout  $ (((!\ALU|outQ[7]~78_combout  & \ALU|outQ[1]~77_combout ))))) # (!\ALU|outQ[0]~74_combout  & (((\ALU|outQ[7]~78_combout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ[7]~78_combout ),
	.datac(\ALU|outQ[1]~77_combout ),
	.datad(\ALU|outQ[0]~74_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~43 .lut_mask = 16'h9ACC;
defparam \ALU|outQ[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \ALU|outQ[1]~40 (
// Equation(s):
// \ALU|outQ[1]~40_combout  = (\ALU|outQ[0]~25_combout  & (\Acc|Acc_0|outData~regout  & ((!\ALU|outQ[0]~24_combout )))) # (!\ALU|outQ[0]~25_combout  & ((\ALU|outQ[0]~24_combout  & (\Acc|Acc_0|outData~regout )) # (!\ALU|outQ[0]~24_combout  & 
// ((\Acc|Acc_2|outData~regout )))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\ALU|outQ[0]~25_combout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(\ALU|outQ[0]~24_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~40 .lut_mask = 16'h22B8;
defparam \ALU|outQ[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneii_lcell_comb \ALU|outQ[1]~39 (
// Equation(s):
// \ALU|outQ[1]~39_combout  = (\ALU|outQ[0]~25_combout  & (((\TMP|Reg_1|outData~regout )))) # (!\ALU|outQ[0]~25_combout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & ((\ControllerSequencer|InstructionDecoder|Equal5~1_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\TMP|Reg_1|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datad(\ALU|outQ[0]~25_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~39 .lut_mask = 16'hCCA0;
defparam \ALU|outQ[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \ALU|outQ[1]~41 (
// Equation(s):
// \ALU|outQ[1]~41_combout  = \ALU|outQ[1]~40_combout  $ (((\ALU|outQ[0]~24_combout  & (\Acc|Acc_1|outData~regout  $ (\ALU|outQ[1]~39_combout )))))

	.dataa(\ALU|outQ[0]~24_combout ),
	.datab(\Acc|Acc_1|outData~regout ),
	.datac(\ALU|outQ[1]~40_combout ),
	.datad(\ALU|outQ[1]~39_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~41 .lut_mask = 16'hD278;
defparam \ALU|outQ[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \ALU|outQ[1]~44 (
// Equation(s):
// \ALU|outQ[1]~44_combout  = (\ALU|outQ[1]~42_combout  & ((\TMP|Reg_1|outData~regout ) # ((\ALU|outQ[1]~43_combout )))) # (!\ALU|outQ[1]~42_combout  & (((\ALU|outQ[1]~43_combout  & \ALU|outQ[1]~41_combout ))))

	.dataa(\TMP|Reg_1|outData~regout ),
	.datab(\ALU|outQ[1]~42_combout ),
	.datac(\ALU|outQ[1]~43_combout ),
	.datad(\ALU|outQ[1]~41_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1]~44 .lut_mask = 16'hF8C8;
defparam \ALU|outQ[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \ALU|outQ[1] (
// Equation(s):
// \ALU|outQ [1] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ[1]~44_combout )) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ [1])))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ[1]~44_combout ),
	.datac(\ALU|outQ [1]),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [1]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[1] .lut_mask = 16'h4450;
defparam \ALU|outQ[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \TMP|Reg_3|outData~feeder (
// Equation(s):
// \TMP|Reg_3|outData~feeder_combout  = \Bus|outData[3]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[3]~55_combout ),
	.cin(gnd),
	.combout(\TMP|Reg_3|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TMP|Reg_3|outData~feeder .lut_mask = 16'hFF00;
defparam \TMP|Reg_3|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N21
cycloneii_lcell_ff \TMP|Reg_3|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\TMP|Reg_3|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_3|outData~regout ));

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \ALU|outQ[3]~23 (
// Equation(s):
// \ALU|outQ[3]~23_combout  = (\Acc|Acc_3|outData~regout  & ((\TMP|Reg_3|outData~regout ) # (\ALU|outQ[0]~74_combout ))) # (!\Acc|Acc_3|outData~regout  & (\TMP|Reg_3|outData~regout  & \ALU|outQ[0]~74_combout ))

	.dataa(vcc),
	.datab(\Acc|Acc_3|outData~regout ),
	.datac(\TMP|Reg_3|outData~regout ),
	.datad(\ALU|outQ[0]~74_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~23 .lut_mask = 16'hFCC0;
defparam \ALU|outQ[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneii_lcell_comb \ALU|Full_Adder_3|Half_Adder_1|outSum~0 (
// Equation(s):
// \ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout  = \TMP|Reg_3|outData~regout  $ (\ControllerSequencer|ControlMatrix|Su~0_combout  $ (\Acc|Acc_3|outData~regout  $ (\ALU|Full_Adder_2|OR_O~0_combout )))

	.dataa(\TMP|Reg_3|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.datac(\Acc|Acc_3|outData~regout ),
	.datad(\ALU|Full_Adder_2|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Full_Adder_3|Half_Adder_1|outSum~0 .lut_mask = 16'h6996;
defparam \ALU|Full_Adder_3|Half_Adder_1|outSum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \ALU|outQ[3]~26 (
// Equation(s):
// \ALU|outQ[3]~26_combout  = (\ALU|outQ[0]~24_combout  & (((\ALU|outQ[0]~25_combout )))) # (!\ALU|outQ[0]~24_combout  & ((\ALU|outQ[0]~25_combout  & ((\Acc|Acc_2|outData~regout ))) # (!\ALU|outQ[0]~25_combout  & (\Acc|Acc_4|outData~regout ))))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\ALU|outQ[0]~24_combout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(\ALU|outQ[0]~25_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~26 .lut_mask = 16'hFC22;
defparam \ALU|outQ[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \ALU|outQ[3]~27 (
// Equation(s):
// \ALU|outQ[3]~27_combout  = (\ALU|outQ[3]~26_combout  & (((\TMP|Reg_3|outData~regout )))) # (!\ALU|outQ[3]~26_combout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  $ ((\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datab(\ALU|IncrementDecrement|Full_Adder_2|OR_O~0_combout ),
	.datac(\ALU|outQ[3]~26_combout ),
	.datad(\TMP|Reg_3|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~27 .lut_mask = 16'hF606;
defparam \ALU|outQ[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \ALU|outQ[3]~28 (
// Equation(s):
// \ALU|outQ[3]~28_combout  = (\ALU|outQ[0]~24_combout  & (\Acc|Acc_3|outData~regout  $ (((\ALU|outQ[3]~27_combout ))))) # (!\ALU|outQ[0]~24_combout  & (((\ALU|outQ[3]~26_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ALU|outQ[0]~24_combout ),
	.datac(\ALU|outQ[3]~26_combout ),
	.datad(\ALU|outQ[3]~27_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~28 .lut_mask = 16'h74B8;
defparam \ALU|outQ[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \ALU|outQ[3]~29 (
// Equation(s):
// \ALU|outQ[3]~29_combout  = (\ALU|outQ[0]~74_combout  & (\ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout )) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[3]~28_combout )))

	.dataa(vcc),
	.datab(\ALU|Full_Adder_3|Half_Adder_1|outSum~0_combout ),
	.datac(\ALU|outQ[0]~74_combout ),
	.datad(\ALU|outQ[3]~28_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~29 .lut_mask = 16'hCFC0;
defparam \ALU|outQ[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \ALU|outQ[3]~30 (
// Equation(s):
// \ALU|outQ[3]~30_combout  = (\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~78_combout  & (\ALU|outQ[3]~23_combout )) # (!\ALU|outQ[7]~78_combout  & ((\ALU|outQ[3]~29_combout ))))) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~78_combout  & 
// ((\ALU|outQ[3]~29_combout ))) # (!\ALU|outQ[7]~78_combout  & (\ALU|outQ[3]~23_combout ))))

	.dataa(\ALU|outQ[0]~74_combout ),
	.datab(\ALU|outQ[3]~23_combout ),
	.datac(\ALU|outQ[7]~78_combout ),
	.datad(\ALU|outQ[3]~29_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3]~30 .lut_mask = 16'hDE84;
defparam \ALU|outQ[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \ALU|outQ[3] (
// Equation(s):
// \ALU|outQ [3] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ[3]~30_combout ))) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ [3]))))

	.dataa(\ALU|outQ [3]),
	.datab(\ALU|outQ[3]~30_combout ),
	.datac(\inRST~combout ),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [3]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[3] .lut_mask = 16'h0C0A;
defparam \ALU|outQ[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \ALU|Equal16~0 (
// Equation(s):
// \ALU|Equal16~0_combout  = (!\ALU|outQ [2] & (!\ALU|outQ [0] & (!\ALU|outQ [1] & !\ALU|outQ [3])))

	.dataa(\ALU|outQ [2]),
	.datab(\ALU|outQ [0]),
	.datac(\ALU|outQ [1]),
	.datad(\ALU|outQ [3]),
	.cin(gnd),
	.combout(\ALU|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal16~0 .lut_mask = 16'h0001;
defparam \ALU|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \ALU|Equal16~2 (
// Equation(s):
// \ALU|Equal16~2_combout  = (\ALU|Equal16~1_combout  & \ALU|Equal16~0_combout )

	.dataa(vcc),
	.datab(\ALU|Equal16~1_combout ),
	.datac(vcc),
	.datad(\ALU|Equal16~0_combout ),
	.cin(gnd),
	.combout(\ALU|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal16~2 .lut_mask = 16'hCC00;
defparam \ALU|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N17
cycloneii_lcell_ff \ALU|outZeroFlag (
	.clk(!\nCLK~combout ),
	.datain(\ALU|Equal16~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|outZeroFlag~regout ));

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~4_combout  = (\ALU|outZeroFlag~regout  & (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & \ControllerSequencer|InstructionDecoder|Equal10~0_combout ))

	.dataa(vcc),
	.datab(\ALU|outZeroFlag~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~4 .lut_mask = 16'hC000;
defparam \ControllerSequencer|ControlMatrix|oLmar~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~2_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~4_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmar~10_combout  & 
// \ControllerSequencer|RingCounter|RingCount_4|outQ~regout )))) # (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & (!\ControllerSequencer|ControlMatrix|oLmar~10_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~10_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~2 .lut_mask = 16'hB3A0;
defparam \ControllerSequencer|ControlMatrix|oCE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~3_combout  = ((\ControllerSequencer|ControlMatrix|oCE~2_combout ) # ((\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal11~0_combout ))) # 
// (!\ControllerSequencer|ControlMatrix|oLmdr~1_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmdr~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oCE~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~3 .lut_mask = 16'hFBF3;
defparam \ControllerSequencer|ControlMatrix|oCE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[7]~8 (
// Equation(s):
// \MDR|InSelectMUX|outQ[7]~8_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & ((\Memory|outData[7]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (((\Bus|outData[7]~59_combout ))))

	.dataa(\Memory|outData[7]~reg0_regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.datad(\Bus|outData[7]~59_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[7]~8 .lut_mask = 16'hBF8C;
defparam \MDR|InSelectMUX|outQ[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N19
cycloneii_lcell_ff \MDR|Reg|outData[7] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[7]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [7]));

// Location: LCCOMB_X42_Y17_N0
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[6]~7 (
// Equation(s):
// \MDR|InSelectMUX|outQ[6]~7_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & ((\Memory|outData[6]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (((\Bus|outData[6]~58_combout ))))

	.dataa(\Memory|outData[6]~reg0_regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.datad(\Bus|outData[6]~58_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[6]~7 .lut_mask = 16'hBF8C;
defparam \MDR|InSelectMUX|outQ[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N1
cycloneii_lcell_ff \MDR|Reg|outData[6] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[6]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [6]));

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcu~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcu~4_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~3_combout ) # ((\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & !\ControllerSequencer|ControlMatrix|oLpcl~5_combout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLpcl~5_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcu~3_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcu~4 .lut_mask = 16'hFF0A;
defparam \ControllerSequencer|ControlMatrix|oLpcu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~5 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~5_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & (((!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_12|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~5 .lut_mask = 16'h1F00;
defparam \ControllerSequencer|ControlMatrix|oLmar~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~4_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~0 .lut_mask = 16'hA8AA;
defparam \ControllerSequencer|ControlMatrix|oEp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~1_combout  = (\ControllerSequencer|InstructionDecoder|Equal16~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal10~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal9~1_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal16~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal10~1_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~1 .lut_mask = 16'hFEFF;
defparam \ControllerSequencer|ControlMatrix|oEp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEp~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEp~2_combout  = ((\ControllerSequencer|ControlMatrix|oEp~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|ControlMatrix|oEp~1_combout ))) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~5_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~5_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEp~2 .lut_mask = 16'hFBF3;
defparam \ControllerSequencer|ControlMatrix|oEp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneii_lcell_comb noEpc(
// Equation(s):
// \noEpc~combout  = (\ControllerSequencer|ControlMatrix|oEp~2_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ) # (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout 
// ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~2_combout ),
	.cin(gnd),
	.combout(\noEpc~combout ),
	.cout());
// synopsys translate_off
defparam noEpc.lut_mask = 16'hFFA8;
defparam noEpc.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcl~6 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcl~6_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # (!\ControllerSequencer|ControlMatrix|oLpcl~5_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcl~5_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcl~6_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcl~6 .lut_mask = 16'hA0AA;
defparam \ControllerSequencer|ControlMatrix|oLpcl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmar~11_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~10_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~10_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~0 .lut_mask = 16'h8AAA;
defparam \ControllerSequencer|ControlMatrix|oEmdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~2_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # ((\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ) # 
// (\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~2 .lut_mask = 16'hF0E0;
defparam \ControllerSequencer|ControlMatrix|oEmdr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEmdr~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEmdr~3_combout  = (\ControllerSequencer|ControlMatrix|oEmdr~1_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcl~6_combout ) # ((\ControllerSequencer|ControlMatrix|oEmdr~0_combout ) # 
// (\ControllerSequencer|ControlMatrix|oEmdr~2_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEmdr~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcl~6_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEmdr~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEmdr~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEmdr~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEmdr~3 .lut_mask = 16'hFFFE;
defparam \ControllerSequencer|ControlMatrix|oEmdr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \Bus|always0~0 (
// Equation(s):
// \Bus|always0~0_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & \ControllerSequencer|ControlMatrix|oEmdr~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEmdr~3_combout ),
	.cin(gnd),
	.combout(\Bus|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~0 .lut_mask = 16'hF000;
defparam \Bus|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~37 (
// Equation(s):
// \ProgramCounter|tWbus[6]~37_combout  = (\ProgramCounter|ProgramCounter_6|outQ~regout  & ((\MDR|Reg|outData [6]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_6|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [6]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datab(\MDR|Reg|outData [6]),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~37 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal7~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal7~0_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & (\InstructionRegister|InstructionRegister_7|outData~regout  & (\InstructionRegister|InstructionRegister_1|outData~regout  & 
// \InstructionRegister|InstructionRegister_4|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal7~0 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEi (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEi~combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & \ControllerSequencer|InstructionDecoder|Equal7~0_combout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEi .lut_mask = 16'hA000;
defparam \ControllerSequencer|ControlMatrix|oEi .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[6]));
// synopsys translate_off
defparam \inData[6]~I .input_async_reset = "none";
defparam \inData[6]~I .input_power_up = "low";
defparam \inData[6]~I .input_register_mode = "none";
defparam \inData[6]~I .input_sync_reset = "none";
defparam \inData[6]~I .oe_async_reset = "none";
defparam \inData[6]~I .oe_power_up = "low";
defparam \inData[6]~I .oe_register_mode = "none";
defparam \inData[6]~I .oe_sync_reset = "none";
defparam \inData[6]~I .operation_mode = "input";
defparam \inData[6]~I .output_async_reset = "none";
defparam \inData[6]~I .output_power_up = "low";
defparam \inData[6]~I .output_register_mode = "none";
defparam \inData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y19_N11
cycloneii_lcell_ff \Input_Register|Input_Register|outData[6] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [6]));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~40 (
// Equation(s):
// \ProgramCounter|tWbus[6]~40_combout  = (\ControllerSequencer|ControlMatrix|oEu~combout  & (\ALU|outQ [6] & ((\Acc|Acc_6|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEa~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oEu~combout  & 
// ((\Acc|Acc_6|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEa~0_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datab(\Acc|Acc_6|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ALU|outQ [6]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~40 .lut_mask = 16'hCF45;
defparam \ProgramCounter|tWbus[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~41 (
// Equation(s):
// \ProgramCounter|tWbus[6]~41_combout  = (\ProgramCounter|tWbus[6]~39_combout  & (\ProgramCounter|tWbus[6]~40_combout  & ((\Input_Register|Input_Register|outData [6]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ProgramCounter|tWbus[6]~39_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datac(\Input_Register|Input_Register|outData [6]),
	.datad(\ProgramCounter|tWbus[6]~40_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~41 .lut_mask = 16'hA200;
defparam \ProgramCounter|tWbus[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[6]~42 (
// Equation(s):
// \ProgramCounter|tWbus[6]~42_combout  = (\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[6]~37_combout  & \ProgramCounter|tWbus[6]~41_combout )) # (!\ProgramCounter|tWbus[0]~5_combout ))) # (!\Bus|always0~2_combout  & 
// (((\ProgramCounter|tWbus[6]~37_combout  & \ProgramCounter|tWbus[6]~41_combout ))))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~5_combout ),
	.datac(\ProgramCounter|tWbus[6]~37_combout ),
	.datad(\ProgramCounter|tWbus[6]~41_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[6]~42 .lut_mask = 16'hF222;
defparam \ProgramCounter|tWbus[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \Bus|outData[14]~86 (
// Equation(s):
// \Bus|outData[14]~86_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[6]~42_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_14|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datab(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datad(\ProgramCounter|tWbus[6]~42_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]~86 .lut_mask = 16'h5404;
defparam \Bus|outData[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \Bus|outData[14]~104 (
// Equation(s):
// \Bus|outData[14]~104_combout  = (\Bus|outData[14]~86_combout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (\MDR|Reg|outData [6] & !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\MDR|Reg|outData [6]),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\Bus|outData[14]~86_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]~104 .lut_mask = 16'hFF08;
defparam \Bus|outData[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \Bus|outData[14]$latch (
// Equation(s):
// \Bus|outData[14]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[14]~104_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[14]$latch~combout ))))

	.dataa(\Bus|outData[14]$latch~combout ),
	.datab(\Bus|outData[15]~97clkctrl_outclk ),
	.datac(\Bus|outData[14]~104_combout ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]$latch .lut_mask = 16'h00E2;
defparam \Bus|outData[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_14|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_14|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[14]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_14|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datab(\Bus|outData[14]$latch~combout ),
	.datac(\noLp~combout ),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_14|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_14|outQ~0 .lut_mask = 16'hC5F5;
defparam \ProgramCounter|ProgramCounter_14|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_14|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_14|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_14|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_14|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_14|outQ~1_combout  & (\ProgramCounter|ProgramCounter_14|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_14|outQ~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_14|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_14|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_14|outQ~2 .lut_mask = 16'h3210;
defparam \ProgramCounter|ProgramCounter_14|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N27
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_14|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_14|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_14|outQ~regout ));

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_13|outQ~regout  & (\ProgramCounter|ProgramCounter_14|outQ~regout  & \ProgramCounter|ProgramCounter_15|always0~1_combout )))

	.dataa(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datac(\noLp~combout ),
	.datad(\ProgramCounter|ProgramCounter_15|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|outQ~1 .lut_mask = 16'hF8F0;
defparam \ProgramCounter|ProgramCounter_15|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[15]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_15|outQ~regout ))

	.dataa(\noLp~combout ),
	.datab(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datac(\Bus|outData[15]$latch~combout ),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|outQ~0 .lut_mask = 16'hB1BB;
defparam \ProgramCounter|ProgramCounter_15|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_15|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_15|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_15|outQ~1_combout  & (\ProgramCounter|ProgramCounter_15|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datab(\ProgramCounter|ProgramCounter_15|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_15|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_15|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N31
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_15|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_15|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_15|outQ~regout ));

// Location: LCFF_X36_Y21_N31
cycloneii_lcell_ff \Acc|Acc_7|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Acc|Acc_7|outData~regout ));

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~46 (
// Equation(s):
// \ProgramCounter|tWbus[7]~46_combout  = (\ControllerSequencer|ControlMatrix|oEu~combout  & (\ALU|outQ [7] & ((\Acc|Acc_7|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEa~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oEu~combout  & 
// ((\Acc|Acc_7|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEa~0_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datab(\Acc|Acc_7|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ALU|outQ [7]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~46 .lut_mask = 16'hCF45;
defparam \ProgramCounter|tWbus[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[7]));
// synopsys translate_off
defparam \inData[7]~I .input_async_reset = "none";
defparam \inData[7]~I .input_power_up = "low";
defparam \inData[7]~I .input_register_mode = "none";
defparam \inData[7]~I .input_sync_reset = "none";
defparam \inData[7]~I .oe_async_reset = "none";
defparam \inData[7]~I .oe_power_up = "low";
defparam \inData[7]~I .oe_register_mode = "none";
defparam \inData[7]~I .oe_sync_reset = "none";
defparam \inData[7]~I .operation_mode = "input";
defparam \inData[7]~I .output_async_reset = "none";
defparam \inData[7]~I .output_power_up = "low";
defparam \inData[7]~I .output_register_mode = "none";
defparam \inData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \Input_Register|Input_Register|outData[7] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [7]));

// Location: LCCOMB_X38_Y17_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLc (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLc~combout  = (\ControllerSequencer|InstructionDecoder|Equal14~0_combout  & (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|RingCounter|RingCount_3|outQ~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLc .lut_mask = 16'h2000;
defparam \ControllerSequencer|ControlMatrix|oLc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N27
cycloneii_lcell_ff \C|Reg_7|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_7|outData~regout ));

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEb~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEb~0_combout  = (!\InstructionRegister|InstructionRegister_0|outData~regout  & (((\InstructionRegister|InstructionRegister_5|outData~regout  & !\InstructionRegister|InstructionRegister_4|outData~regout )) # 
// (!\InstructionRegister|InstructionRegister_3|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEb~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEb~0 .lut_mask = 16'h0323;
defparam \ControllerSequencer|ControlMatrix|oEb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEb~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEb~1_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal12~1_combout ) # ((\ControllerSequencer|InstructionDecoder|Equal0~0_combout  & 
// \ControllerSequencer|ControlMatrix|oEb~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal0~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal12~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEb~1 .lut_mask = 16'hA8A0;
defparam \ControllerSequencer|ControlMatrix|oEb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~44 (
// Equation(s):
// \ProgramCounter|tWbus[7]~44_combout  = (\B|Reg_7|outData~regout  & ((\C|Reg_7|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEc~14_combout )))) # (!\B|Reg_7|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & 
// ((\C|Reg_7|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~14_combout ))))

	.dataa(\B|Reg_7|outData~regout ),
	.datab(\C|Reg_7|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~44 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEtmp (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEtmp~combout  = (\ControllerSequencer|ControlMatrix|oLpcl~4_combout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~4_combout ) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~11_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcl~4_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEtmp .lut_mask = 16'hEAEE;
defparam \ControllerSequencer|ControlMatrix|oEtmp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~45 (
// Equation(s):
// \ProgramCounter|tWbus[7]~45_combout  = (\ProgramCounter|tWbus[7]~44_combout  & ((\TMP|Reg_7|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\ProgramCounter|tWbus[7]~44_combout ),
	.datac(\TMP|Reg_7|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~45 .lut_mask = 16'hC0CC;
defparam \ProgramCounter|tWbus[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~47 (
// Equation(s):
// \ProgramCounter|tWbus[7]~47_combout  = (\ProgramCounter|tWbus[7]~46_combout  & (\ProgramCounter|tWbus[7]~45_combout  & ((\Input_Register|Input_Register|outData [7]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[7]~46_combout ),
	.datac(\Input_Register|Input_Register|outData [7]),
	.datad(\ProgramCounter|tWbus[7]~45_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~47 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~43 (
// Equation(s):
// \ProgramCounter|tWbus[7]~43_combout  = (\ProgramCounter|ProgramCounter_7|outQ~regout  & (((\MDR|Reg|outData [7]) # (!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_7|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [7]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datab(\noEpc~combout ),
	.datac(\MDR|Reg|outData [7]),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~43 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \ProgramCounter|tWbus[7]~48 (
// Equation(s):
// \ProgramCounter|tWbus[7]~48_combout  = (\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[7]~47_combout  & \ProgramCounter|tWbus[7]~43_combout )) # (!\ProgramCounter|tWbus[0]~5_combout ))) # (!\Bus|always0~2_combout  & 
// (((\ProgramCounter|tWbus[7]~47_combout  & \ProgramCounter|tWbus[7]~43_combout ))))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~5_combout ),
	.datac(\ProgramCounter|tWbus[7]~47_combout ),
	.datad(\ProgramCounter|tWbus[7]~43_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[7]~48 .lut_mask = 16'hF222;
defparam \ProgramCounter|tWbus[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \Bus|outData[15]~87 (
// Equation(s):
// \Bus|outData[15]~87_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[7]~48_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_15|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datab(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datad(\ProgramCounter|tWbus[7]~48_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~87 .lut_mask = 16'h0E04;
defparam \Bus|outData[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \Bus|outData[15]~105 (
// Equation(s):
// \Bus|outData[15]~105_combout  = (\Bus|outData[15]~87_combout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (\MDR|Reg|outData [7] & !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\MDR|Reg|outData [7]),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\Bus|outData[15]~87_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~105_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~105 .lut_mask = 16'hFF08;
defparam \Bus|outData[15]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \Bus|outData[15]$latch (
// Equation(s):
// \Bus|outData[15]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[15]~105_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[15]$latch~combout ))))

	.dataa(\Bus|outData[15]$latch~combout ),
	.datab(\Bus|outData[15]~97clkctrl_outclk ),
	.datac(\Bus|outData[15]~105_combout ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]$latch .lut_mask = 16'h00E2;
defparam \Bus|outData[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneii_lcell_comb \Bus|outData[15]~67 (
// Equation(s):
// \Bus|outData[15]~67_combout  = (\Bus|outData[15]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[15]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~67 .lut_mask = 16'hFF0F;
defparam \Bus|outData[15]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N29
cycloneii_lcell_ff \MAR|Reg_15|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[15]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_15|outData~regout ));

// Location: LCCOMB_X42_Y17_N10
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[5]~6 (
// Equation(s):
// \MDR|InSelectMUX|outQ[5]~6_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & ((\Memory|outData[5]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (((\Bus|outData[5]~57_combout ))))

	.dataa(\Memory|outData[5]~reg0_regout ),
	.datab(\Bus|outData[5]~57_combout ),
	.datac(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[5]~6 .lut_mask = 16'hAFCC;
defparam \MDR|InSelectMUX|outQ[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N11
cycloneii_lcell_ff \MDR|Reg|outData[5] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [5]));

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \TMP|Reg_5|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\TMP|Reg_5|outData~regout ));

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \ALU|outQ[5]~47 (
// Equation(s):
// \ALU|outQ[5]~47_combout  = (\Acc|Acc_5|outData~regout  & ((\TMP|Reg_5|outData~regout ) # (\ALU|outQ[0]~74_combout ))) # (!\Acc|Acc_5|outData~regout  & (\TMP|Reg_5|outData~regout  & \ALU|outQ[0]~74_combout ))

	.dataa(\Acc|Acc_5|outData~regout ),
	.datab(\TMP|Reg_5|outData~regout ),
	.datac(vcc),
	.datad(\ALU|outQ[0]~74_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~47 .lut_mask = 16'hEE88;
defparam \ALU|outQ[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \ALU|outQ[5]~48 (
// Equation(s):
// \ALU|outQ[5]~48_combout  = (\ALU|outQ[0]~24_combout  & (((\ALU|outQ[0]~25_combout )))) # (!\ALU|outQ[0]~24_combout  & ((\ALU|outQ[0]~25_combout  & (\Acc|Acc_4|outData~regout )) # (!\ALU|outQ[0]~25_combout  & ((\Acc|Acc_6|outData~regout )))))

	.dataa(\Acc|Acc_4|outData~regout ),
	.datab(\ALU|outQ[0]~24_combout ),
	.datac(\Acc|Acc_6|outData~regout ),
	.datad(\ALU|outQ[0]~25_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~48 .lut_mask = 16'hEE30;
defparam \ALU|outQ[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \ALU|outQ[5]~49 (
// Equation(s):
// \ALU|outQ[5]~49_combout  = (\ALU|outQ[5]~48_combout  & (((\TMP|Reg_5|outData~regout )))) # (!\ALU|outQ[5]~48_combout  & (\ControllerSequencer|InstructionDecoder|Equal5~2_combout  $ (((\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout )))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal5~2_combout ),
	.datab(\TMP|Reg_5|outData~regout ),
	.datac(\ALU|IncrementDecrement|Full_Adder_4|OR_O~0_combout ),
	.datad(\ALU|outQ[5]~48_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~49 .lut_mask = 16'hCC5A;
defparam \ALU|outQ[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \ALU|outQ[5]~50 (
// Equation(s):
// \ALU|outQ[5]~50_combout  = (\ALU|outQ[0]~24_combout  & (\Acc|Acc_5|outData~regout  $ ((\ALU|outQ[5]~49_combout )))) # (!\ALU|outQ[0]~24_combout  & (((\ALU|outQ[5]~48_combout ))))

	.dataa(\ALU|outQ[0]~24_combout ),
	.datab(\Acc|Acc_5|outData~regout ),
	.datac(\ALU|outQ[5]~49_combout ),
	.datad(\ALU|outQ[5]~48_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~50 .lut_mask = 16'h7D28;
defparam \ALU|outQ[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \ALU|outQ[5]~51 (
// Equation(s):
// \ALU|outQ[5]~51_combout  = (\ALU|outQ[0]~74_combout  & (\ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout )) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[5]~50_combout )))

	.dataa(\ALU|Full_Adder_5|Half_Adder_1|outSum~0_combout ),
	.datab(\ALU|outQ[0]~74_combout ),
	.datac(vcc),
	.datad(\ALU|outQ[5]~50_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~51 .lut_mask = 16'hBB88;
defparam \ALU|outQ[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \ALU|outQ[5]~52 (
// Equation(s):
// \ALU|outQ[5]~52_combout  = (\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~78_combout  & (\ALU|outQ[5]~47_combout )) # (!\ALU|outQ[7]~78_combout  & ((\ALU|outQ[5]~51_combout ))))) # (!\ALU|outQ[0]~74_combout  & ((\ALU|outQ[7]~78_combout  & 
// ((\ALU|outQ[5]~51_combout ))) # (!\ALU|outQ[7]~78_combout  & (\ALU|outQ[5]~47_combout ))))

	.dataa(\ALU|outQ[0]~74_combout ),
	.datab(\ALU|outQ[5]~47_combout ),
	.datac(\ALU|outQ[5]~51_combout ),
	.datad(\ALU|outQ[7]~78_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5]~52 .lut_mask = 16'hD8E4;
defparam \ALU|outQ[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \ALU|outQ[5] (
// Equation(s):
// \ALU|outQ [5] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ[5]~52_combout )) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ [5])))))

	.dataa(\inRST~combout ),
	.datab(\ALU|outQ[5]~52_combout ),
	.datac(\ALU|outQ [5]),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [5]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[5] .lut_mask = 16'h4450;
defparam \ALU|outQ[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEu (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEu~combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (((\ControllerSequencer|ControlMatrix|oLa~0_combout  & \ControllerSequencer|RingCounter|RingCount_4|outQ~regout )) # 
// (!\ControllerSequencer|ControlMatrix|oRST~1_combout ))) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (((\ControllerSequencer|ControlMatrix|oLa~0_combout  & \ControllerSequencer|RingCounter|RingCount_4|outQ~regout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLa~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEu .lut_mask = 16'hF222;
defparam \ControllerSequencer|ControlMatrix|oEu .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~34 (
// Equation(s):
// \ProgramCounter|tWbus[5]~34_combout  = (\Acc|Acc_5|outData~regout  & (((\ALU|outQ [5]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_5|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [5]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_5|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\ALU|outQ [5]),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~34 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[5]));
// synopsys translate_off
defparam \inData[5]~I .input_async_reset = "none";
defparam \inData[5]~I .input_power_up = "low";
defparam \inData[5]~I .input_register_mode = "none";
defparam \inData[5]~I .input_sync_reset = "none";
defparam \inData[5]~I .oe_async_reset = "none";
defparam \inData[5]~I .oe_power_up = "low";
defparam \inData[5]~I .oe_register_mode = "none";
defparam \inData[5]~I .oe_sync_reset = "none";
defparam \inData[5]~I .operation_mode = "input";
defparam \inData[5]~I .output_async_reset = "none";
defparam \inData[5]~I .output_power_up = "low";
defparam \inData[5]~I .output_register_mode = "none";
defparam \inData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y20_N5
cycloneii_lcell_ff \Input_Register|Input_Register|outData[5] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [5]));

// Location: LCFF_X35_Y19_N15
cycloneii_lcell_ff \C|Reg_5|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_5|outData~regout ));

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~32 (
// Equation(s):
// \ProgramCounter|tWbus[5]~32_combout  = (\B|Reg_5|outData~regout  & (((\C|Reg_5|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~14_combout )))) # (!\B|Reg_5|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & 
// ((\C|Reg_5|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~14_combout ))))

	.dataa(\B|Reg_5|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\C|Reg_5|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~32 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~33 (
// Equation(s):
// \ProgramCounter|tWbus[5]~33_combout  = (\ProgramCounter|tWbus[5]~32_combout  & ((\TMP|Reg_5|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_5|outData~regout ),
	.datac(\ProgramCounter|tWbus[5]~32_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~33 .lut_mask = 16'hC0F0;
defparam \ProgramCounter|tWbus[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~35 (
// Equation(s):
// \ProgramCounter|tWbus[5]~35_combout  = (\ProgramCounter|tWbus[5]~34_combout  & (\ProgramCounter|tWbus[5]~33_combout  & ((\Input_Register|Input_Register|outData [5]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[5]~34_combout ),
	.datac(\Input_Register|Input_Register|outData [5]),
	.datad(\ProgramCounter|tWbus[5]~33_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~35 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~31 (
// Equation(s):
// \ProgramCounter|tWbus[5]~31_combout  = (\ProgramCounter|ProgramCounter_5|outQ~regout  & ((\MDR|Reg|outData [5]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_5|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [5]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datab(\MDR|Reg|outData [5]),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~31 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[5]~36 (
// Equation(s):
// \ProgramCounter|tWbus[5]~36_combout  = (\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[5]~35_combout  & \ProgramCounter|tWbus[5]~31_combout )) # (!\ProgramCounter|tWbus[0]~5_combout ))) # (!\Bus|always0~2_combout  & 
// (((\ProgramCounter|tWbus[5]~35_combout  & \ProgramCounter|tWbus[5]~31_combout ))))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~5_combout ),
	.datac(\ProgramCounter|tWbus[5]~35_combout ),
	.datad(\ProgramCounter|tWbus[5]~31_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[5]~36 .lut_mask = 16'hF222;
defparam \ProgramCounter|tWbus[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \Bus|outData[13]~85 (
// Equation(s):
// \Bus|outData[13]~85_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[5]~36_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_13|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datab(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datad(\ProgramCounter|tWbus[5]~36_combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]~85 .lut_mask = 16'h5404;
defparam \Bus|outData[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneii_lcell_comb \Bus|outData[13]~103 (
// Equation(s):
// \Bus|outData[13]~103_combout  = (\Bus|outData[13]~85_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (\MDR|Reg|outData [5] & \ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datab(\MDR|Reg|outData [5]),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\Bus|outData[13]~85_combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]~103_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]~103 .lut_mask = 16'hFF40;
defparam \Bus|outData[13]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneii_lcell_comb \Bus|outData[13]$latch (
// Equation(s):
// \Bus|outData[13]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[13]~103_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[13]$latch~combout ))))

	.dataa(\Bus|outData[13]$latch~combout ),
	.datab(\Bus|outData[15]~97clkctrl_outclk ),
	.datac(\Bus|comb~1_combout ),
	.datad(\Bus|outData[13]~103_combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]$latch .lut_mask = 16'h0E02;
defparam \Bus|outData[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \Bus|outData[13]~61 (
// Equation(s):
// \Bus|outData[13]~61_combout  = (\Bus|outData[13]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[13]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[13]~61 .lut_mask = 16'hFF0F;
defparam \Bus|outData[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneii_lcell_comb \MAR|Reg_13|outData~feeder (
// Equation(s):
// \MAR|Reg_13|outData~feeder_combout  = \Bus|outData[13]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[13]~61_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_13|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_13|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_13|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N21
cycloneii_lcell_ff \MAR|Reg_13|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_13|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_13|outData~regout ));

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal14~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal14~1_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & (\InstructionRegister|InstructionRegister_6|outData~regout  & (\InstructionRegister|InstructionRegister_2|outData~regout  & 
// !\InstructionRegister|InstructionRegister_7|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal14~1 .lut_mask = 16'h0080;
defparam \ControllerSequencer|InstructionDecoder|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLb (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLb~combout  = (\ControllerSequencer|InstructionDecoder|Equal14~1_combout  & (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal1~0_combout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLb .lut_mask = 16'hC000;
defparam \ControllerSequencer|ControlMatrix|oLb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N15
cycloneii_lcell_ff \B|Reg_4|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_4|outData~regout ));

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~26 (
// Equation(s):
// \ProgramCounter|tWbus[4]~26_combout  = (\C|Reg_4|outData~regout  & ((\B|Reg_4|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEb~1_combout )))) # (!\C|Reg_4|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~14_combout  & 
// ((\B|Reg_4|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_4|outData~regout ),
	.datab(\B|Reg_4|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~26 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~27 (
// Equation(s):
// \ProgramCounter|tWbus[4]~27_combout  = (\ProgramCounter|tWbus[4]~26_combout  & ((\TMP|Reg_4|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(vcc),
	.datab(\TMP|Reg_4|outData~regout ),
	.datac(\ProgramCounter|tWbus[4]~26_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~27 .lut_mask = 16'hC0F0;
defparam \ProgramCounter|tWbus[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[4]));
// synopsys translate_off
defparam \inData[4]~I .input_async_reset = "none";
defparam \inData[4]~I .input_power_up = "low";
defparam \inData[4]~I .input_register_mode = "none";
defparam \inData[4]~I .input_sync_reset = "none";
defparam \inData[4]~I .oe_async_reset = "none";
defparam \inData[4]~I .oe_power_up = "low";
defparam \inData[4]~I .oe_register_mode = "none";
defparam \inData[4]~I .oe_sync_reset = "none";
defparam \inData[4]~I .operation_mode = "input";
defparam \inData[4]~I .output_async_reset = "none";
defparam \inData[4]~I .output_power_up = "low";
defparam \inData[4]~I .output_register_mode = "none";
defparam \inData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X37_Y21_N25
cycloneii_lcell_ff \Input_Register|Input_Register|outData[4] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [4]));

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~28 (
// Equation(s):
// \ProgramCounter|tWbus[4]~28_combout  = (\ControllerSequencer|ControlMatrix|oEa~0_combout  & (\Acc|Acc_4|outData~regout  & ((\ALU|outQ [4]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & 
// (((\ALU|outQ [4]) # (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datab(\Acc|Acc_4|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datad(\ALU|outQ [4]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~28 .lut_mask = 16'hDD0D;
defparam \ProgramCounter|tWbus[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~29 (
// Equation(s):
// \ProgramCounter|tWbus[4]~29_combout  = (\ProgramCounter|tWbus[4]~27_combout  & (\ProgramCounter|tWbus[4]~28_combout  & ((\Input_Register|Input_Register|outData [4]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[4]~27_combout ),
	.datac(\Input_Register|Input_Register|outData [4]),
	.datad(\ProgramCounter|tWbus[4]~28_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~29 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal18~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal18~0_combout  = (\InstructionRegister|InstructionRegister_5|outData~regout  & \InstructionRegister|InstructionRegister_4|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal18~0 .lut_mask = 16'hF000;
defparam \ControllerSequencer|InstructionDecoder|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inCLK));
// synopsys translate_off
defparam \inCLK~I .input_async_reset = "none";
defparam \inCLK~I .input_power_up = "low";
defparam \inCLK~I .input_register_mode = "none";
defparam \inCLK~I .input_sync_reset = "none";
defparam \inCLK~I .oe_async_reset = "none";
defparam \inCLK~I .oe_power_up = "low";
defparam \inCLK~I .oe_register_mode = "none";
defparam \inCLK~I .oe_sync_reset = "none";
defparam \inCLK~I .operation_mode = "input";
defparam \inCLK~I .output_async_reset = "none";
defparam \inCLK~I .output_power_up = "low";
defparam \inCLK~I .output_register_mode = "none";
defparam \inCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~1_combout  = (!\InstructionRegister|InstructionRegister_7|outData~regout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_1|outData~regout  & 
// !\InstructionRegister|InstructionRegister_0|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~1 .lut_mask = 16'h0010;
defparam \ControllerSequencer|InstructionDecoder|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneii_lcell_comb nCLK(
// Equation(s):
// \nCLK~combout  = LCELL(((\ControllerSequencer|InstructionDecoder|Equal6~3_combout  & (\ControllerSequencer|InstructionDecoder|Equal18~0_combout  & \ControllerSequencer|InstructionDecoder|Equal6~1_combout ))) # (!\inCLK~combout ))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal6~3_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.datac(\inCLK~combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal6~1_combout ),
	.cin(gnd),
	.combout(\nCLK~combout ),
	.cout());
// synopsys translate_off
defparam nCLK.lut_mask = 16'h8F0F;
defparam nCLK.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \nCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\nCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \nCLK~clkctrl .clock_type = "global clock";
defparam \nCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[0]~1 (
// Equation(s):
// \MDR|InSelectMUX|outQ[0]~1_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & ((\Memory|outData[0]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (((\Bus|outData[0]~52_combout ))))

	.dataa(\Memory|outData[0]~reg0_regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.datad(\Bus|outData[0]~52_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[0]~1 .lut_mask = 16'hBF8C;
defparam \MDR|InSelectMUX|outQ[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N5
cycloneii_lcell_ff \MDR|Reg|outData[0] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [0]));

// Location: LCFF_X38_Y17_N23
cycloneii_lcell_ff \MAR|Reg_0|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[0]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_0|outData~regout ));

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \MAR|Reg_1|outData~feeder (
// Equation(s):
// \MAR|Reg_1|outData~feeder_combout  = \Bus|outData[1]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[1]~53_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_1|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_1|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_1|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N17
cycloneii_lcell_ff \MAR|Reg_1|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_1|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_1|outData~regout ));

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \MAR|Reg_2|outData~feeder (
// Equation(s):
// \MAR|Reg_2|outData~feeder_combout  = \Bus|outData[2]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[2]~54_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_2|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_2|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_2|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N19
cycloneii_lcell_ff \MAR|Reg_2|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_2|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_2|outData~regout ));

// Location: LCFF_X40_Y19_N25
cycloneii_lcell_ff \MAR|Reg_3|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_3|outData~regout ));

// Location: LCFF_X38_Y17_N25
cycloneii_lcell_ff \MAR|Reg_4|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_4|outData~regout ));

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \MAR|Reg_5|outData~feeder (
// Equation(s):
// \MAR|Reg_5|outData~feeder_combout  = \Bus|outData[5]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[5]~57_combout ),
	.cin(gnd),
	.combout(\MAR|Reg_5|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MAR|Reg_5|outData~feeder .lut_mask = 16'hFF00;
defparam \MAR|Reg_5|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N23
cycloneii_lcell_ff \MAR|Reg_5|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MAR|Reg_5|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_5|outData~regout ));

// Location: LCFF_X40_Y19_N29
cycloneii_lcell_ff \MAR|Reg_6|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_6|outData~regout ));

// Location: LCFF_X37_Y17_N7
cycloneii_lcell_ff \MAR|Reg_7|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_7|outData~regout ));

// Location: LCCOMB_X43_Y17_N16
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[2]~3 (
// Equation(s):
// \MDR|InSelectMUX|outQ[2]~3_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & ((\Memory|outData[2]~reg0_regout ) # ((!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (((\Bus|outData[2]~54_combout ))))

	.dataa(\Memory|outData[2]~reg0_regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\Bus|outData[2]~54_combout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[2]~3 .lut_mask = 16'hB8FC;
defparam \MDR|InSelectMUX|outQ[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N17
cycloneii_lcell_ff \MDR|Reg|outData[2] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [2]));

// Location: M4K_X41_Y17
cycloneii_ram_block \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(!\noLm~_wirecell_combout ),
	.portbrewe(\Memory|aMemory~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\nCLK~clkctrl_outclk ),
	.clk1(\nCLK~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\Memory|aMemory~4_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\Bus|outData[7]~59_combout ,\Bus|outData[6]~58_combout ,\Bus|outData[5]~57_combout ,\Bus|outData[4]~56_combout ,\Bus|outData[3]~55_combout ,\Bus|outData[2]~54_combout ,\Bus|outData[1]~53_combout ,\Bus|outData[0]~52_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MDR|Reg|outData [7],\MDR|Reg|outData [6],\MDR|Reg|outData [5],\MDR|Reg|outData [4],\MDR|Reg|outData [3],\MDR|Reg|outData [2],\MDR|Reg|outData [1],\MDR|Reg|outData [0]}),
	.portbaddr({\MAR|Reg_7|outData~regout ,\MAR|Reg_6|outData~regout ,\MAR|Reg_5|outData~regout ,\MAR|Reg_4|outData~regout ,\MAR|Reg_3|outData~regout ,\MAR|Reg_2|outData~regout ,\MAR|Reg_1|outData~regout ,\MAR|Reg_0|outData~regout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/mMPU.ram0_mMemory_cbdbbe2c.hdl.mif";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "mMemory:Memory|altsyncram:aMemory_rtl_0|altsyncram_6si1:auto_generated|altsyncram_8fm1:altsyncram1|ALTSYNCRAM";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017813CB14F3DDB1F8047073E;
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneii_lcell_comb \Memory|aMemory~2 (
// Equation(s):
// \Memory|aMemory~2_combout  = ((\ControllerSequencer|ControlMatrix|oRDWR~1_combout ) # (!\Memory|aMemory~1_combout )) # (!\Memory|aMemory~0_combout )

	.dataa(\Memory|aMemory~0_combout ),
	.datab(\Memory|aMemory~1_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cin(gnd),
	.combout(\Memory|aMemory~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~2 .lut_mask = 16'hFF77;
defparam \Memory|aMemory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N31
cycloneii_lcell_ff \Memory|outData[4]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[4]~reg0_regout ));

// Location: LCCOMB_X43_Y17_N10
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[4]~5 (
// Equation(s):
// \MDR|InSelectMUX|outQ[4]~5_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & (((\Memory|outData[4]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (\Bus|outData[4]~56_combout ))

	.dataa(\Bus|outData[4]~56_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\Memory|outData[4]~reg0_regout ),
	.datad(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[4]~5 .lut_mask = 16'hE2EE;
defparam \MDR|InSelectMUX|outQ[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N11
cycloneii_lcell_ff \MDR|Reg|outData[4] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[4]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [4]));

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~25 (
// Equation(s):
// \ProgramCounter|tWbus[4]~25_combout  = (\ProgramCounter|ProgramCounter_4|outQ~regout  & ((\MDR|Reg|outData [4]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_4|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [4]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datab(\MDR|Reg|outData [4]),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~25 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \ProgramCounter|tWbus[4]~30 (
// Equation(s):
// \ProgramCounter|tWbus[4]~30_combout  = (\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[4]~29_combout  & \ProgramCounter|tWbus[4]~25_combout )) # (!\ProgramCounter|tWbus[0]~5_combout ))) # (!\Bus|always0~2_combout  & 
// (((\ProgramCounter|tWbus[4]~29_combout  & \ProgramCounter|tWbus[4]~25_combout ))))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~5_combout ),
	.datac(\ProgramCounter|tWbus[4]~29_combout ),
	.datad(\ProgramCounter|tWbus[4]~25_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[4]~30 .lut_mask = 16'hF222;
defparam \ProgramCounter|tWbus[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \Bus|outData[12]~84 (
// Equation(s):
// \Bus|outData[12]~84_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[4]~30_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_12|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datad(\ProgramCounter|tWbus[4]~30_combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]~84 .lut_mask = 16'h0E04;
defparam \Bus|outData[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \Bus|outData[12]~102 (
// Equation(s):
// \Bus|outData[12]~102_combout  = (\Bus|outData[12]~84_combout ) # ((\MDR|Reg|outData [4] & (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & \ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))

	.dataa(\MDR|Reg|outData [4]),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\Bus|outData[12]~84_combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]~102 .lut_mask = 16'hFF20;
defparam \Bus|outData[12]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \Bus|outData[12]$latch (
// Equation(s):
// \Bus|outData[12]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[12]~102_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[12]$latch~combout ))))

	.dataa(\Bus|outData[12]$latch~combout ),
	.datab(\Bus|outData[15]~97clkctrl_outclk ),
	.datac(\Bus|outData[12]~102_combout ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]$latch .lut_mask = 16'h00E2;
defparam \Bus|outData[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \Bus|outData[12]~65 (
// Equation(s):
// \Bus|outData[12]~65_combout  = (\Bus|outData[12]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[12]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[12]~65 .lut_mask = 16'hFF0F;
defparam \Bus|outData[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N27
cycloneii_lcell_ff \MAR|Reg_12|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[12]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_12|outData~regout ));

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \Memory|aMemory~1 (
// Equation(s):
// \Memory|aMemory~1_combout  = (!\MAR|Reg_14|outData~regout  & (!\MAR|Reg_15|outData~regout  & (!\MAR|Reg_13|outData~regout  & !\MAR|Reg_12|outData~regout )))

	.dataa(\MAR|Reg_14|outData~regout ),
	.datab(\MAR|Reg_15|outData~regout ),
	.datac(\MAR|Reg_13|outData~regout ),
	.datad(\MAR|Reg_12|outData~regout ),
	.cin(gnd),
	.combout(\Memory|aMemory~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~1 .lut_mask = 16'h0001;
defparam \Memory|aMemory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneii_lcell_comb \Memory|aMemory~3 (
// Equation(s):
// \Memory|aMemory~3_combout  = (\Memory|aMemory~1_combout  & \Memory|aMemory~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Memory|aMemory~1_combout ),
	.datad(\Memory|aMemory~0_combout ),
	.cin(gnd),
	.combout(\Memory|aMemory~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~3 .lut_mask = 16'hF000;
defparam \Memory|aMemory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N27
cycloneii_lcell_ff \Memory|outData[0]~en (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Memory|aMemory~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[0]~en_regout ));

// Location: LCCOMB_X42_Y17_N14
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[0]~0 (
// Equation(s):
// \MDR|InSelectMUX|outQ[0]~0_combout  = (\Memory|outData[0]~en_regout  & ((\ControllerSequencer|ControlMatrix|oCE~3_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmar~11_combout  & !\ControllerSequencer|ControlMatrix|oCE~4_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oCE~4_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oCE~3_combout ),
	.datad(\Memory|outData[0]~en_regout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[0]~0 .lut_mask = 16'hF100;
defparam \MDR|InSelectMUX|outQ[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneii_lcell_comb \Memory|outData[1]~reg0feeder (
// Equation(s):
// \Memory|outData[1]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\Memory|outData[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N13
cycloneii_lcell_ff \Memory|outData[1]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[1]~reg0_regout ));

// Location: LCCOMB_X42_Y17_N22
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[1]~2 (
// Equation(s):
// \MDR|InSelectMUX|outQ[1]~2_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & (((\Memory|outData[1]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (\Bus|outData[1]~53_combout ))

	.dataa(\Bus|outData[1]~53_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datac(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.datad(\Memory|outData[1]~reg0_regout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[1]~2 .lut_mask = 16'hEE2E;
defparam \MDR|InSelectMUX|outQ[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N23
cycloneii_lcell_ff \MDR|Reg|outData[1] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [1]));

// Location: LCCOMB_X36_Y20_N2
cycloneii_lcell_comb \Bus|outData[9]~81 (
// Equation(s):
// \Bus|outData[9]~81_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[1]~12_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_9|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datad(\ProgramCounter|tWbus[1]~12_combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]~81 .lut_mask = 16'h3202;
defparam \Bus|outData[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \Bus|outData[9]~99 (
// Equation(s):
// \Bus|outData[9]~99_combout  = (\Bus|outData[9]~81_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (\MDR|Reg|outData [1] & \ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datab(\MDR|Reg|outData [1]),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\Bus|outData[9]~81_combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]~99 .lut_mask = 16'hFF40;
defparam \Bus|outData[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \Bus|outData[9]$latch (
// Equation(s):
// \Bus|outData[9]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[9]~99_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[9]$latch~combout ))))

	.dataa(\Bus|outData[9]$latch~combout ),
	.datab(\Bus|outData[9]~99_combout ),
	.datac(\Bus|outData[15]~97clkctrl_outclk ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]$latch .lut_mask = 16'h00CA;
defparam \Bus|outData[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \Bus|outData[9]~63 (
// Equation(s):
// \Bus|outData[9]~63_combout  = (\Bus|outData[9]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[9]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[9]~63 .lut_mask = 16'hFF0F;
defparam \Bus|outData[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N23
cycloneii_lcell_ff \MAR|Reg_9|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[9]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_9|outData~regout ));

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \Memory|aMemory~0 (
// Equation(s):
// \Memory|aMemory~0_combout  = (!\MAR|Reg_8|outData~regout  & (!\MAR|Reg_10|outData~regout  & (!\MAR|Reg_11|outData~regout  & !\MAR|Reg_9|outData~regout )))

	.dataa(\MAR|Reg_8|outData~regout ),
	.datab(\MAR|Reg_10|outData~regout ),
	.datac(\MAR|Reg_11|outData~regout ),
	.datad(\MAR|Reg_9|outData~regout ),
	.cin(gnd),
	.combout(\Memory|aMemory~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~0 .lut_mask = 16'h0001;
defparam \Memory|aMemory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \Memory|aMemory~4 (
// Equation(s):
// \Memory|aMemory~4_combout  = (\Memory|aMemory~1_combout  & (\Memory|aMemory~0_combout  & (\MAR|Reg_7|outData~regout  & !\ControllerSequencer|ControlMatrix|oRDWR~1_combout )))

	.dataa(\Memory|aMemory~1_combout ),
	.datab(\Memory|aMemory~0_combout ),
	.datac(\MAR|Reg_7|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cin(gnd),
	.combout(\Memory|aMemory~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|aMemory~4 .lut_mask = 16'h0080;
defparam \Memory|aMemory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneii_lcell_comb \Memory|outData[3]~reg0feeder (
// Equation(s):
// \Memory|outData[3]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\Memory|outData[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N29
cycloneii_lcell_ff \Memory|outData[3]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[3]~reg0_regout ));

// Location: LCCOMB_X42_Y17_N20
cycloneii_lcell_comb \MDR|InSelectMUX|outQ[3]~4 (
// Equation(s):
// \MDR|InSelectMUX|outQ[3]~4_combout  = (\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & (((\Memory|outData[3]~reg0_regout ) # (!\MDR|InSelectMUX|outQ[0]~0_combout )))) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout  & 
// (\Bus|outData[3]~55_combout ))

	.dataa(\Bus|outData[3]~55_combout ),
	.datab(\Memory|outData[3]~reg0_regout ),
	.datac(\MDR|InSelectMUX|outQ[0]~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cin(gnd),
	.combout(\MDR|InSelectMUX|outQ[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|InSelectMUX|outQ[3]~4 .lut_mask = 16'hCFAA;
defparam \MDR|InSelectMUX|outQ[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N21
cycloneii_lcell_ff \MDR|Reg|outData[3] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\MDR|InSelectMUX|outQ[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MDR|Reg|outData [3]));

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \Bus|outData[11]~83 (
// Equation(s):
// \Bus|outData[11]~83_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[3]~24_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_11|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datac(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datad(\ProgramCounter|tWbus[3]~24_combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]~83 .lut_mask = 16'h3210;
defparam \Bus|outData[11]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \Bus|outData[11]~101 (
// Equation(s):
// \Bus|outData[11]~101_combout  = (\Bus|outData[11]~83_combout ) # ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & \MDR|Reg|outData [3])))

	.dataa(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\MDR|Reg|outData [3]),
	.datad(\Bus|outData[11]~83_combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]~101 .lut_mask = 16'hFF20;
defparam \Bus|outData[11]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \Bus|outData[11]$latch (
// Equation(s):
// \Bus|outData[11]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[11]~101_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[11]$latch~combout ))))

	.dataa(\Bus|outData[11]$latch~combout ),
	.datab(\Bus|outData[11]~101_combout ),
	.datac(\Bus|outData[15]~97clkctrl_outclk ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[11]$latch .lut_mask = 16'h00CA;
defparam \Bus|outData[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_11|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_11|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[11]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_11|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datab(\noLp~combout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[11]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_11|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_11|outQ~0 .lut_mask = 16'hDD1D;
defparam \ProgramCounter|ProgramCounter_11|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_11|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_11|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_11|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_11|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_11|outQ~1_combout  & (\ProgramCounter|ProgramCounter_11|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datab(\ProgramCounter|ProgramCounter_11|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_11|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_11|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_11|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_11|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N27
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_11|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_11|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_11|outQ~regout ));

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \Bus|outData[8]$latch (
// Equation(s):
// \Bus|outData[8]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[8]~96_combout )) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[8]$latch~combout )))))

	.dataa(\Bus|outData[8]~96_combout ),
	.datab(\Bus|outData[15]~97clkctrl_outclk ),
	.datac(\Bus|outData[8]$latch~combout ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]$latch .lut_mask = 16'h00B8;
defparam \Bus|outData[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_8|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_8|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[8]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_8|outQ~regout ))

	.dataa(\noLp~combout ),
	.datab(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[8]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_8|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_8|outQ~0 .lut_mask = 16'hBB1B;
defparam \ProgramCounter|ProgramCounter_8|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_8|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_8|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_8|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_8|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_8|outQ~1_combout  & (\ProgramCounter|ProgramCounter_8|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_8|outQ~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_8|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_8|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_8|outQ~2 .lut_mask = 16'h3210;
defparam \ProgramCounter|ProgramCounter_8|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N15
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_8|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_8|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_8|outQ~regout ));

// Location: LCCOMB_X39_Y19_N18
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_2|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_2|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[2]$latch~combout ) # (!\Bus|outData[7]_307~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_2|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datab(\Bus|outData[7]_307~combout ),
	.datac(\Bus|outData[2]$latch~combout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_2|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_2|outQ~0 .lut_mask = 16'hF355;
defparam \ProgramCounter|ProgramCounter_2|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_2|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_2|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_2|outQ~1_combout  & (\ProgramCounter|ProgramCounter_2|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_2|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_2|outQ~regout )))))

	.dataa(\ProgramCounter|ProgramCounter_2|outQ~1_combout ),
	.datab(\ProgramCounter|ProgramCounter_2|outQ~0_combout ),
	.datac(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_2|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_2|outQ~2 .lut_mask = 16'h00D8;
defparam \ProgramCounter|ProgramCounter_2|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N11
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_2|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_2|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_2|outQ~regout ));

// Location: LCCOMB_X40_Y17_N20
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_0|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_0|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_0|outQ~0_combout ) # ((\noLp~combout  & \Bus|outData[0]~52_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_0|outQ~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(\noLp~combout ),
	.datad(\Bus|outData[0]~52_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_0|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_0|outQ~1 .lut_mask = 16'h3222;
defparam \ProgramCounter|ProgramCounter_0|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N21
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_0|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_0|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_0|outQ~regout ));

// Location: LCCOMB_X39_Y18_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # (\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))) # 
// (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal23~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~0 .lut_mask = 16'hECE0;
defparam \ControllerSequencer|ControlMatrix|oCp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~2_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & (!\InstructionRegister|InstructionRegister_4|outData~regout  & \InstructionRegister|InstructionRegister_7|outData~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~2 .lut_mask = 16'h0C00;
defparam \ControllerSequencer|ControlMatrix|oCp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal4~1 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal4~1_combout  = (!\InstructionRegister|InstructionRegister_1|outData~regout  & \InstructionRegister|InstructionRegister_2|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal4~1 .lut_mask = 16'h0F00;
defparam \ControllerSequencer|InstructionDecoder|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~3_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ) # ((\ControllerSequencer|ControlMatrix|oCp~2_combout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal4~1_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oCp~2_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~3 .lut_mask = 16'hEAAA;
defparam \ControllerSequencer|ControlMatrix|oCp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~1_combout  = (!\ALU|outZeroFlag~regout  & (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal10~0_combout )))

	.dataa(\ALU|outZeroFlag~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~1 .lut_mask = 16'h4000;
defparam \ControllerSequencer|ControlMatrix|oCp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~4_combout  = (\ControllerSequencer|ControlMatrix|oCp~3_combout ) # ((\ControllerSequencer|ControlMatrix|oCp~1_combout ) # ((\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & 
// !\ControllerSequencer|ControlMatrix|oLmarc~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oCp~3_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oCp~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp~4 .lut_mask = 16'hFFCE;
defparam \ControllerSequencer|ControlMatrix|oCp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCp (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCp~combout  = (\ControllerSequencer|ControlMatrix|oCp~0_combout ) # ((\ControllerSequencer|ControlMatrix|oCp~4_combout ) # ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & 
// \ControllerSequencer|ControlMatrix|oEp~1_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oCp~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oCp~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCp~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCp .lut_mask = 16'hFFF8;
defparam \ControllerSequencer|ControlMatrix|oCp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_1|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_1|always0~0_combout  = (!\noLp~combout  & (\ProgramCounter|ProgramCounter_0|outQ~regout  & (\ControllerSequencer|ControlMatrix|oCp~combout  & !\ControllerSequencer|ControlMatrix|oRST~12_combout )))

	.dataa(\noLp~combout ),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oCp~combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_1|always0~0 .lut_mask = 16'h0040;
defparam \ProgramCounter|ProgramCounter_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_1|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_1|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[1]~53_combout )))) # (!\noLp~combout  & (\ProgramCounter|ProgramCounter_1|outQ~regout  $ ((\ProgramCounter|ProgramCounter_1|always0~0_combout ))))

	.dataa(\noLp~combout ),
	.datab(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_1|always0~0_combout ),
	.datad(\Bus|outData[1]~53_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_1|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_1|outQ~0 .lut_mask = 16'hBE14;
defparam \ProgramCounter|ProgramCounter_1|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_1|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_1|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & \ProgramCounter|ProgramCounter_1|outQ~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(vcc),
	.datad(\ProgramCounter|ProgramCounter_1|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_1|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_1|outQ~1 .lut_mask = 16'h3300;
defparam \ProgramCounter|ProgramCounter_1|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N1
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_1|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_1|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_1|outQ~regout ));

// Location: LCCOMB_X39_Y19_N8
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|always0~0_combout  = (\ProgramCounter|ProgramCounter_3|outQ~regout  & (\ProgramCounter|ProgramCounter_2|outQ~regout  & (\ProgramCounter|ProgramCounter_1|outQ~regout  & \ProgramCounter|ProgramCounter_0|outQ~regout )))

	.dataa(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|always0~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|always0~1_combout  = (\ControllerSequencer|ControlMatrix|oCp~combout  & (\ProgramCounter|ProgramCounter_4|always0~0_combout  & (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & !\noLp~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oCp~combout ),
	.datab(\ProgramCounter|ProgramCounter_4|always0~0_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|always0~1 .lut_mask = 16'h0008;
defparam \ProgramCounter|ProgramCounter_4|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|outQ~0_combout  = (\noLp~combout  & (\Bus|outData[4]~56_combout )) # (!\noLp~combout  & ((\ProgramCounter|ProgramCounter_4|outQ~regout  $ (\ProgramCounter|ProgramCounter_4|always0~1_combout ))))

	.dataa(\Bus|outData[4]~56_combout ),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_4|always0~1_combout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|outQ~0 .lut_mask = 16'hAA3C;
defparam \ProgramCounter|ProgramCounter_4|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_4|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_4|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & \ProgramCounter|ProgramCounter_4|outQ~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(vcc),
	.datad(\ProgramCounter|ProgramCounter_4|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_4|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_4|outQ~1 .lut_mask = 16'h3300;
defparam \ProgramCounter|ProgramCounter_4|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N27
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_4|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_4|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_4|outQ~regout ));

// Location: LCCOMB_X39_Y19_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_6|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_6|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_5|outQ~regout  & (\ProgramCounter|ProgramCounter_4|outQ~regout  & \ProgramCounter|ProgramCounter_4|always0~1_combout )))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_4|always0~1_combout ),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_6|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_6|outQ~1 .lut_mask = 16'hFF80;
defparam \ProgramCounter|ProgramCounter_6|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_6|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_6|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_6|outQ~1_combout  & (\ProgramCounter|ProgramCounter_6|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_6|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_6|outQ~regout )))))

	.dataa(\ProgramCounter|ProgramCounter_6|outQ~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_6|outQ~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_6|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_6|outQ~2 .lut_mask = 16'h2230;
defparam \ProgramCounter|ProgramCounter_6|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N1
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_6|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_6|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_6|outQ~regout ));

// Location: LCCOMB_X39_Y17_N28
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|always0~0_combout  = (\ProgramCounter|ProgramCounter_5|outQ~regout  & (\ProgramCounter|ProgramCounter_4|outQ~regout  & (\ProgramCounter|ProgramCounter_6|outQ~regout  & \ProgramCounter|ProgramCounter_4|always0~1_combout 
// )))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_4|always0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_15|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[7]~59_combout )))) # (!\noLp~combout  & (\ProgramCounter|ProgramCounter_7|outQ~regout  $ ((\ProgramCounter|ProgramCounter_15|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datab(\noLp~combout ),
	.datac(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.datad(\Bus|outData[7]~59_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|outQ~0 .lut_mask = 16'hDE12;
defparam \ProgramCounter|ProgramCounter_7|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_7|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_7|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & \ProgramCounter|ProgramCounter_7|outQ~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datad(\ProgramCounter|ProgramCounter_7|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_7|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_7|outQ~1 .lut_mask = 16'h0F00;
defparam \ProgramCounter|ProgramCounter_7|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N5
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_7|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_7|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_7|outQ~regout ));

// Location: LCCOMB_X39_Y17_N10
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_10|always0~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_10|always0~0_combout  = (\ProgramCounter|ProgramCounter_9|outQ~regout  & (\ProgramCounter|ProgramCounter_8|outQ~regout  & (\ProgramCounter|ProgramCounter_7|outQ~regout  & \ProgramCounter|ProgramCounter_15|always0~0_combout 
// )))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_10|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_10|always0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_10|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_15|always0~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_15|always0~1_combout  = (\ProgramCounter|ProgramCounter_10|outQ~regout  & (\ProgramCounter|ProgramCounter_12|outQ~regout  & (\ProgramCounter|ProgramCounter_11|outQ~regout  & 
// \ProgramCounter|ProgramCounter_10|always0~0_combout )))

	.dataa(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_10|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_15|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_15|always0~1 .lut_mask = 16'h8000;
defparam \ProgramCounter|ProgramCounter_15|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_13|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_13|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[13]~61_combout )))) # (!\noLp~combout  & (\ProgramCounter|ProgramCounter_13|outQ~regout  $ ((\ProgramCounter|ProgramCounter_15|always0~1_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datab(\noLp~combout ),
	.datac(\ProgramCounter|ProgramCounter_15|always0~1_combout ),
	.datad(\Bus|outData[13]~61_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_13|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_13|outQ~0 .lut_mask = 16'hDE12;
defparam \ProgramCounter|ProgramCounter_13|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_13|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_13|outQ~1_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & \ProgramCounter|ProgramCounter_13|outQ~0_combout )

	.dataa(vcc),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(vcc),
	.datad(\ProgramCounter|ProgramCounter_13|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_13|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_13|outQ~1 .lut_mask = 16'h3300;
defparam \ProgramCounter|ProgramCounter_13|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N27
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_13|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_13|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_13|outQ~regout ));

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \Bus|outData[5]~93 (
// Equation(s):
// \Bus|outData[5]~93_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_13|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[5]~36_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[5]~36_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.datad(\ProgramCounter|tWbus[5]~36_combout ),
	.cin(gnd),
	.combout(\Bus|outData[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[5]~93 .lut_mask = 16'hF780;
defparam \Bus|outData[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \Bus|outData[5]$latch (
// Equation(s):
// \Bus|outData[5]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[5]~93_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[5]$latch~combout )))

	.dataa(\Bus|outData[7]~68clkctrl_outclk ),
	.datab(\Bus|outData[5]$latch~combout ),
	.datac(\Bus|outData[5]~93_combout ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[5]$latch .lut_mask = 16'hFFE4;
defparam \Bus|outData[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneii_lcell_comb \Bus|outData[5]~57 (
// Equation(s):
// \Bus|outData[5]~57_combout  = (\Bus|outData[5]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[5]$latch~combout ),
	.datad(\Bus|outData[7]_307~combout ),
	.cin(gnd),
	.combout(\Bus|outData[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[5]~57 .lut_mask = 16'hF0FF;
defparam \Bus|outData[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N15
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_5|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[5]~57_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_5|outData~regout ));

// Location: LCCOMB_X37_Y15_N2
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEc~15 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEc~15_combout  = (\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_5|outData~regout  & (\InstructionRegister|InstructionRegister_7|outData~regout  $ 
// (\InstructionRegister|InstructionRegister_4|outData~regout )))) # (!\InstructionRegister|InstructionRegister_3|outData~regout  & (\InstructionRegister|InstructionRegister_7|outData~regout ))

	.dataa(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEc~15_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEc~15 .lut_mask = 16'h4A8A;
defparam \ControllerSequencer|ControlMatrix|oEc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEc~16 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEc~16_combout  = (!\InstructionRegister|InstructionRegister_2|outData~regout  & (\ControllerSequencer|ControlMatrix|oEc~15_combout  & (\InstructionRegister|InstructionRegister_6|outData~regout  $ 
// (\InstructionRegister|InstructionRegister_7|outData~regout ))))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~15_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEc~16_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEc~16 .lut_mask = 16'h1400;
defparam \ControllerSequencer|ControlMatrix|oEc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEc~14 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEc~14_combout  = (!\InstructionRegister|InstructionRegister_1|outData~regout  & (\InstructionRegister|InstructionRegister_0|outData~regout  & (\ControllerSequencer|ControlMatrix|oEc~16_combout  & 
// \ControllerSequencer|RingCounter|RingCount_3|outQ~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~16_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEc~14 .lut_mask = 16'h4000;
defparam \ControllerSequencer|ControlMatrix|oEc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \Bus|always0~1 (
// Equation(s):
// \Bus|always0~1_combout  = (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & (((!\ControllerSequencer|InstructionDecoder|Equal4~0_combout ) # (!\ControllerSequencer|InstructionDecoder|Equal7~0_combout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal7~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\Bus|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~1 .lut_mask = 16'h007F;
defparam \Bus|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \Bus|always0~2 (
// Equation(s):
// \Bus|always0~2_combout  = (!\ControllerSequencer|ControlMatrix|oEc~14_combout  & (\Bus|always0~1_combout  & ((!\ControllerSequencer|ControlMatrix|oEmdr~3_combout ) # (!\ControllerSequencer|ControlMatrix|oRDWR~1_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datac(\Bus|always0~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEmdr~3_combout ),
	.cin(gnd),
	.combout(\Bus|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|always0~2 .lut_mask = 16'h1030;
defparam \Bus|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~10 (
// Equation(s):
// \ProgramCounter|tWbus[1]~10_combout  = (\Acc|Acc_1|outData~regout  & (((\ALU|outQ [1]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\Acc|Acc_1|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [1]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\ALU|outQ [1]),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~10 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[1]));
// synopsys translate_off
defparam \inData[1]~I .input_async_reset = "none";
defparam \inData[1]~I .input_power_up = "low";
defparam \inData[1]~I .input_register_mode = "none";
defparam \inData[1]~I .input_sync_reset = "none";
defparam \inData[1]~I .oe_async_reset = "none";
defparam \inData[1]~I .oe_power_up = "low";
defparam \inData[1]~I .oe_register_mode = "none";
defparam \inData[1]~I .oe_sync_reset = "none";
defparam \inData[1]~I .operation_mode = "input";
defparam \inData[1]~I .output_async_reset = "none";
defparam \inData[1]~I .output_power_up = "low";
defparam \inData[1]~I .output_register_mode = "none";
defparam \inData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y20_N15
cycloneii_lcell_ff \Input_Register|Input_Register|outData[1] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [1]));

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \B|Reg_1|outData~feeder (
// Equation(s):
// \B|Reg_1|outData~feeder_combout  = \Bus|outData[1]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[1]~53_combout ),
	.cin(gnd),
	.combout(\B|Reg_1|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|Reg_1|outData~feeder .lut_mask = 16'hFF00;
defparam \B|Reg_1|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N23
cycloneii_lcell_ff \B|Reg_1|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\B|Reg_1|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_1|outData~regout ));

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~8 (
// Equation(s):
// \ProgramCounter|tWbus[1]~8_combout  = (\C|Reg_1|outData~regout  & ((\B|Reg_1|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEb~1_combout )))) # (!\C|Reg_1|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~14_combout  & 
// ((\B|Reg_1|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_1|outData~regout ),
	.datab(\B|Reg_1|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~8 .lut_mask = 16'h8CAF;
defparam \ProgramCounter|tWbus[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~9 (
// Equation(s):
// \ProgramCounter|tWbus[1]~9_combout  = (\ProgramCounter|tWbus[1]~8_combout  & ((\TMP|Reg_1|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datab(vcc),
	.datac(\TMP|Reg_1|outData~regout ),
	.datad(\ProgramCounter|tWbus[1]~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~9 .lut_mask = 16'hF500;
defparam \ProgramCounter|tWbus[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~11 (
// Equation(s):
// \ProgramCounter|tWbus[1]~11_combout  = (\ProgramCounter|tWbus[1]~10_combout  & (\ProgramCounter|tWbus[1]~9_combout  & ((\Input_Register|Input_Register|outData [1]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[1]~10_combout ),
	.datac(\Input_Register|Input_Register|outData [1]),
	.datad(\ProgramCounter|tWbus[1]~9_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~11 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~7 (
// Equation(s):
// \ProgramCounter|tWbus[1]~7_combout  = (\ProgramCounter|ProgramCounter_1|outQ~regout  & (((\MDR|Reg|outData [1]) # (!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_1|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [1]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datab(\noEpc~combout ),
	.datac(\Bus|always0~0_combout ),
	.datad(\MDR|Reg|outData [1]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~7 .lut_mask = 16'hBB0B;
defparam \ProgramCounter|tWbus[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \ProgramCounter|tWbus[1]~12 (
// Equation(s):
// \ProgramCounter|tWbus[1]~12_combout  = (\ProgramCounter|tWbus[0]~5_combout  & (((\ProgramCounter|tWbus[1]~11_combout  & \ProgramCounter|tWbus[1]~7_combout )))) # (!\ProgramCounter|tWbus[0]~5_combout  & ((\Bus|always0~2_combout ) # 
// ((\ProgramCounter|tWbus[1]~11_combout  & \ProgramCounter|tWbus[1]~7_combout ))))

	.dataa(\ProgramCounter|tWbus[0]~5_combout ),
	.datab(\Bus|always0~2_combout ),
	.datac(\ProgramCounter|tWbus[1]~11_combout ),
	.datad(\ProgramCounter|tWbus[1]~7_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[1]~12 .lut_mask = 16'hF444;
defparam \ProgramCounter|tWbus[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \Bus|outData[1]~89 (
// Equation(s):
// \Bus|outData[1]~89_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ProgramCounter|ProgramCounter_9|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ProgramCounter|tWbus[1]~12_combout ))))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ProgramCounter|tWbus[1]~12_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ProgramCounter|tWbus[1]~12_combout ),
	.cin(gnd),
	.combout(\Bus|outData[1]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[1]~89 .lut_mask = 16'hBF80;
defparam \Bus|outData[1]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \Bus|outData[1]$latch (
// Equation(s):
// \Bus|outData[1]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[1]~89_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[1]$latch~combout )))

	.dataa(\Bus|outData[1]$latch~combout ),
	.datab(\Bus|comb~1_combout ),
	.datac(\Bus|outData[7]~68clkctrl_outclk ),
	.datad(\Bus|outData[1]~89_combout ),
	.cin(gnd),
	.combout(\Bus|outData[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[1]$latch .lut_mask = 16'hFECE;
defparam \Bus|outData[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneii_lcell_comb \Bus|outData[1]~53 (
// Equation(s):
// \Bus|outData[1]~53_combout  = (\Bus|outData[1]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[1]$latch~combout ),
	.datad(\Bus|outData[7]_307~combout ),
	.cin(gnd),
	.combout(\Bus|outData[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[1]~53 .lut_mask = 16'hF0FF;
defparam \Bus|outData[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N7
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_1|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~53_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_1|outData~regout ));

// Location: LCCOMB_X37_Y17_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~0_combout  = (!\InstructionRegister|InstructionRegister_7|outData~regout  & (!\InstructionRegister|InstructionRegister_0|outData~regout  & !\InstructionRegister|InstructionRegister_3|outData~regout ))

	.dataa(vcc),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~0 .lut_mask = 16'h0003;
defparam \ControllerSequencer|ControlMatrix|oRST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~0_combout  = (\InstructionRegister|InstructionRegister_5|outData~regout  & (\InstructionRegister|InstructionRegister_4|outData~regout  & (\InstructionRegister|InstructionRegister_1|outData~regout  & 
// \ControllerSequencer|ControlMatrix|oRST~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~0 .lut_mask = 16'h8000;
defparam \ControllerSequencer|InstructionDecoder|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmarc~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmarc~0_combout  = (!\ControllerSequencer|InstructionDecoder|Equal11~0_combout  & ((\InstructionRegister|InstructionRegister_2|outData~regout ) # ((\InstructionRegister|InstructionRegister_6|outData~regout ) # 
// (!\ControllerSequencer|InstructionDecoder|Equal6~0_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal6~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal11~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmarc~0 .lut_mask = 16'h00EF;
defparam \ControllerSequencer|ControlMatrix|oLmarc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \Bus|outData[15]~97 (
// Equation(s):
// \Bus|outData[15]~97_combout  = (\Bus|outData[15]~78_combout ) # ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & \ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))

	.dataa(\Bus|outData[15]~78_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~97 .lut_mask = 16'hFFBA;
defparam \Bus|outData[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \Bus|outData[15]~97clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Bus|outData[15]~97_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Bus|outData[15]~97clkctrl_outclk ));
// synopsys translate_off
defparam \Bus|outData[15]~97clkctrl .clock_type = "global clock";
defparam \Bus|outData[15]~97clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~13 (
// Equation(s):
// \ProgramCounter|tWbus[2]~13_combout  = (\ProgramCounter|ProgramCounter_2|outQ~regout  & ((\MDR|Reg|outData [2]) # ((!\Bus|always0~0_combout )))) # (!\ProgramCounter|ProgramCounter_2|outQ~regout  & (!\noEpc~combout  & ((\MDR|Reg|outData [2]) # 
// (!\Bus|always0~0_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.datab(\MDR|Reg|outData [2]),
	.datac(\Bus|always0~0_combout ),
	.datad(\noEpc~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~13 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \ALU|outQ~32 (
// Equation(s):
// \ALU|outQ~32_combout  = (\Acc|Acc_2|outData~regout ) # (\TMP|Reg_2|outData~regout )

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\TMP|Reg_2|outData~regout ),
	.cin(gnd),
	.combout(\ALU|outQ~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~32 .lut_mask = 16'hFFAA;
defparam \ALU|outQ~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \ALU|outQ~35 (
// Equation(s):
// \ALU|outQ~35_combout  = \TMP|Reg_2|outData~regout  $ (\Acc|Acc_2|outData~regout )

	.dataa(vcc),
	.datab(\TMP|Reg_2|outData~regout ),
	.datac(\Acc|Acc_2|outData~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|outQ~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ~35 .lut_mask = 16'h3C3C;
defparam \ALU|outQ~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2 (
// Equation(s):
// \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout  = \Acc|Acc_2|outData~regout  $ (\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout  $ (((\InstructionRegister|InstructionRegister_0|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal5~1_combout ))))

	.dataa(\Acc|Acc_2|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal5~1_combout ),
	.datad(\ALU|IncrementDecrement|Full_Adder_1|OR_O~0_combout ),
	.cin(gnd),
	.combout(\ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2 .lut_mask = 16'h956A;
defparam \ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \ALU|outQ[2]~34 (
// Equation(s):
// \ALU|outQ[2]~34_combout  = (\ALU|outQ[0]~24_combout  & (((\ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ) # (\ALU|outQ[0]~25_combout )))) # (!\ALU|outQ[0]~24_combout  & (\Acc|Acc_3|outData~regout  & ((!\ALU|outQ[0]~25_combout ))))

	.dataa(\Acc|Acc_3|outData~regout ),
	.datab(\ALU|IncrementDecrement|Full_Adder_2|Half_Adder_1|outSum~2_combout ),
	.datac(\ALU|outQ[0]~24_combout ),
	.datad(\ALU|outQ[0]~25_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~34 .lut_mask = 16'hF0CA;
defparam \ALU|outQ[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \ALU|outQ[2]~36 (
// Equation(s):
// \ALU|outQ[2]~36_combout  = (\ALU|outQ[0]~25_combout  & ((\ALU|outQ[2]~34_combout  & ((\ALU|outQ~35_combout ))) # (!\ALU|outQ[2]~34_combout  & (\Acc|Acc_1|outData~regout )))) # (!\ALU|outQ[0]~25_combout  & (((\ALU|outQ[2]~34_combout ))))

	.dataa(\Acc|Acc_1|outData~regout ),
	.datab(\ALU|outQ~35_combout ),
	.datac(\ALU|outQ[0]~25_combout ),
	.datad(\ALU|outQ[2]~34_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~36 .lut_mask = 16'hCFA0;
defparam \ALU|outQ[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \ALU|outQ[2]~37 (
// Equation(s):
// \ALU|outQ[2]~37_combout  = (\ALU|outQ[7]~78_combout  & (((!\ALU|outQ[0]~74_combout  & \ALU|outQ[2]~36_combout )))) # (!\ALU|outQ[7]~78_combout  & ((\ALU|outQ~33_combout ) # ((\ALU|outQ[0]~74_combout ))))

	.dataa(\ALU|outQ~33_combout ),
	.datab(\ALU|outQ[7]~78_combout ),
	.datac(\ALU|outQ[0]~74_combout ),
	.datad(\ALU|outQ[2]~36_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~37 .lut_mask = 16'h3E32;
defparam \ALU|outQ[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \ALU|outQ[2]~38 (
// Equation(s):
// \ALU|outQ[2]~38_combout  = (\ALU|outQ[0]~74_combout  & ((\ALU|outQ[2]~37_combout  & (\ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout )) # (!\ALU|outQ[2]~37_combout  & ((\ALU|outQ~32_combout ))))) # (!\ALU|outQ[0]~74_combout  & (((\ALU|outQ[2]~37_combout 
// ))))

	.dataa(\ALU|Full_Adder_2|Half_Adder_1|outSum~0_combout ),
	.datab(\ALU|outQ[0]~74_combout ),
	.datac(\ALU|outQ~32_combout ),
	.datad(\ALU|outQ[2]~37_combout ),
	.cin(gnd),
	.combout(\ALU|outQ[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2]~38 .lut_mask = 16'hBBC0;
defparam \ALU|outQ[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \ALU|outQ[2] (
// Equation(s):
// \ALU|outQ [2] = (!\inRST~combout  & ((GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & ((\ALU|outQ[2]~38_combout ))) # (!GLOBAL(\ALU|outQ[7]~31clkctrl_outclk ) & (\ALU|outQ [2]))))

	.dataa(\ALU|outQ [2]),
	.datab(\inRST~combout ),
	.datac(\ALU|outQ[2]~38_combout ),
	.datad(\ALU|outQ[7]~31clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|outQ [2]),
	.cout());
// synopsys translate_off
defparam \ALU|outQ[2] .lut_mask = 16'h3022;
defparam \ALU|outQ[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~16 (
// Equation(s):
// \ProgramCounter|tWbus[2]~16_combout  = (\ControllerSequencer|ControlMatrix|oEa~0_combout  & (\Acc|Acc_2|outData~regout  & ((\ALU|outQ [2]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & 
// (((\ALU|outQ [2]) # (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datab(\Acc|Acc_2|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datad(\ALU|outQ [2]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~16 .lut_mask = 16'hDD0D;
defparam \ProgramCounter|tWbus[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[2]));
// synopsys translate_off
defparam \inData[2]~I .input_async_reset = "none";
defparam \inData[2]~I .input_power_up = "low";
defparam \inData[2]~I .input_register_mode = "none";
defparam \inData[2]~I .input_sync_reset = "none";
defparam \inData[2]~I .oe_async_reset = "none";
defparam \inData[2]~I .oe_power_up = "low";
defparam \inData[2]~I .oe_register_mode = "none";
defparam \inData[2]~I .oe_sync_reset = "none";
defparam \inData[2]~I .operation_mode = "input";
defparam \inData[2]~I .output_async_reset = "none";
defparam \inData[2]~I .output_power_up = "low";
defparam \inData[2]~I .output_register_mode = "none";
defparam \inData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y19_N13
cycloneii_lcell_ff \Input_Register|Input_Register|outData[2] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [2]));

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \B|Reg_2|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_2|outData~regout ));

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~14 (
// Equation(s):
// \ProgramCounter|tWbus[2]~14_combout  = (\C|Reg_2|outData~regout  & (((\B|Reg_2|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout )))) # (!\C|Reg_2|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~14_combout  & 
// ((\B|Reg_2|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_2|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datac(\B|Reg_2|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~14 .lut_mask = 16'hB0BB;
defparam \ProgramCounter|tWbus[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~15 (
// Equation(s):
// \ProgramCounter|tWbus[2]~15_combout  = (\ProgramCounter|tWbus[2]~14_combout  & ((\TMP|Reg_2|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\TMP|Reg_2|outData~regout ),
	.datab(\ProgramCounter|tWbus[2]~14_combout ),
	.datac(vcc),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~15 .lut_mask = 16'h88CC;
defparam \ProgramCounter|tWbus[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~17 (
// Equation(s):
// \ProgramCounter|tWbus[2]~17_combout  = (\ProgramCounter|tWbus[2]~16_combout  & (\ProgramCounter|tWbus[2]~15_combout  & ((\Input_Register|Input_Register|outData [2]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[2]~16_combout ),
	.datac(\Input_Register|Input_Register|outData [2]),
	.datad(\ProgramCounter|tWbus[2]~15_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~17 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneii_lcell_comb \ProgramCounter|tWbus[2]~18 (
// Equation(s):
// \ProgramCounter|tWbus[2]~18_combout  = (\ProgramCounter|tWbus[0]~5_combout  & (((\ProgramCounter|tWbus[2]~13_combout  & \ProgramCounter|tWbus[2]~17_combout )))) # (!\ProgramCounter|tWbus[0]~5_combout  & ((\Bus|always0~2_combout ) # 
// ((\ProgramCounter|tWbus[2]~13_combout  & \ProgramCounter|tWbus[2]~17_combout ))))

	.dataa(\ProgramCounter|tWbus[0]~5_combout ),
	.datab(\Bus|always0~2_combout ),
	.datac(\ProgramCounter|tWbus[2]~13_combout ),
	.datad(\ProgramCounter|tWbus[2]~17_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[2]~18 .lut_mask = 16'hF444;
defparam \ProgramCounter|tWbus[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \Bus|outData[10]~82 (
// Equation(s):
// \Bus|outData[10]~82_combout  = (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & ((\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & ((\ProgramCounter|tWbus[2]~18_combout ))) # (!\ControllerSequencer|ControlMatrix|oLpcu~4_combout  & 
// (\ProgramCounter|ProgramCounter_10|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datad(\ProgramCounter|tWbus[2]~18_combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]~82 .lut_mask = 16'h0E02;
defparam \Bus|outData[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \Bus|outData[10]~100 (
// Equation(s):
// \Bus|outData[10]~100_combout  = (\Bus|outData[10]~82_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (\MDR|Reg|outData [2] & \ControllerSequencer|RingCounter|RingCount_8|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datab(\MDR|Reg|outData [2]),
	.datac(\Bus|outData[10]~82_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.cin(gnd),
	.combout(\Bus|outData[10]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]~100 .lut_mask = 16'hF4F0;
defparam \Bus|outData[10]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneii_lcell_comb \Bus|outData[10]$latch (
// Equation(s):
// \Bus|outData[10]$latch~combout  = (!\Bus|comb~1_combout  & ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[10]~100_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[10]$latch~combout ))))

	.dataa(\Bus|outData[10]$latch~combout ),
	.datab(\Bus|outData[15]~97clkctrl_outclk ),
	.datac(\Bus|comb~1_combout ),
	.datad(\Bus|outData[10]~100_combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]$latch .lut_mask = 16'h0E02;
defparam \Bus|outData[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneii_lcell_comb \Bus|outData[10]~60 (
// Equation(s):
// \Bus|outData[10]~60_combout  = (\Bus|outData[10]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[10]$latch~combout ),
	.datac(vcc),
	.datad(\Bus|outData[14]_468~combout ),
	.cin(gnd),
	.combout(\Bus|outData[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[10]~60 .lut_mask = 16'hCCFF;
defparam \Bus|outData[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_10|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_10|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[10]~60_combout )))) # (!\noLp~combout  & (\ProgramCounter|ProgramCounter_10|always0~0_combout  $ ((\ProgramCounter|ProgramCounter_10|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_10|always0~0_combout ),
	.datab(\noLp~combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\Bus|outData[10]~60_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_10|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_10|outQ~0 .lut_mask = 16'hDE12;
defparam \ProgramCounter|ProgramCounter_10|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_10|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_10|outQ~1_combout  = (\ProgramCounter|ProgramCounter_10|outQ~0_combout  & !\ControllerSequencer|ControlMatrix|oRST~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_10|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_10|outQ~1 .lut_mask = 16'h00F0;
defparam \ProgramCounter|ProgramCounter_10|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N5
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_10|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_10|outQ~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_10|outQ~regout ));

// Location: LCCOMB_X36_Y16_N0
cycloneii_lcell_comb \Bus|outData[2]~90 (
// Equation(s):
// \Bus|outData[2]~90_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_10|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[2]~18_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[2]~18_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.datad(\ProgramCounter|tWbus[2]~18_combout ),
	.cin(gnd),
	.combout(\Bus|outData[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[2]~90 .lut_mask = 16'hF780;
defparam \Bus|outData[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneii_lcell_comb \Bus|outData[2]$latch (
// Equation(s):
// \Bus|outData[2]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[2]~90_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[2]$latch~combout )))

	.dataa(\Bus|outData[2]$latch~combout ),
	.datab(\Bus|comb~1_combout ),
	.datac(\Bus|outData[7]~68clkctrl_outclk ),
	.datad(\Bus|outData[2]~90_combout ),
	.cin(gnd),
	.combout(\Bus|outData[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[2]$latch .lut_mask = 16'hFECE;
defparam \Bus|outData[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \Bus|outData[2]~54 (
// Equation(s):
// \Bus|outData[2]~54_combout  = (\Bus|outData[2]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(\Bus|outData[7]_307~combout ),
	.datac(\Bus|outData[2]$latch~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bus|outData[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[2]~54 .lut_mask = 16'hF3F3;
defparam \Bus|outData[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N25
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_2|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[2]~54_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_2|outData~regout ));

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal24~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal24~0_combout  = (!\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & \ControllerSequencer|InstructionDecoder|Equal6~0_combout ))

	.dataa(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datac(vcc),
	.datad(\ControllerSequencer|InstructionDecoder|Equal6~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal24~0 .lut_mask = 16'h1100;
defparam \ControllerSequencer|InstructionDecoder|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~3_combout  = ((\InstructionRegister|InstructionRegister_4|outData~regout  & ((!\ControllerSequencer|InstructionDecoder|Equal9~0_combout ))) # (!\InstructionRegister|InstructionRegister_4|outData~regout  & 
// (!\ControllerSequencer|InstructionDecoder|Equal14~1_combout ))) # (!\ControllerSequencer|InstructionDecoder|Equal1~1_combout )

	.dataa(\ControllerSequencer|InstructionDecoder|Equal14~1_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~3 .lut_mask = 16'h35FF;
defparam \ControllerSequencer|ControlMatrix|oRST~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~4 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~4_combout  = (\ControllerSequencer|ControlMatrix|oRST~3_combout  & ((\InstructionRegister|InstructionRegister_4|outData~regout ) # ((!\ControllerSequencer|InstructionDecoder|Equal14~0_combout ) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~0_combout ))))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal14~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~3_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~4_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~4 .lut_mask = 16'hBF00;
defparam \ControllerSequencer|ControlMatrix|oRST~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEa~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEa~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (((\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal24~0_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oRST~4_combout ))) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal24~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal24~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEa~0 .lut_mask = 16'hC0EA;
defparam \ControllerSequencer|ControlMatrix|oEa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~5 (
// Equation(s):
// \ProgramCounter|tWbus[0]~5_combout  = (\ControllerSequencer|ControlMatrix|oEtmp~combout ) # ((\ControllerSequencer|ControlMatrix|oEa~0_combout ) # ((\noEpc~combout ) # (\ControllerSequencer|ControlMatrix|oEu~combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datab(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datac(\noEpc~combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~5 .lut_mask = 16'hFFFE;
defparam \ProgramCounter|tWbus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \B|Reg_3|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_3|outData~regout ));

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~20 (
// Equation(s):
// \ProgramCounter|tWbus[3]~20_combout  = (\C|Reg_3|outData~regout  & (((\B|Reg_3|outData~regout )) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))) # (!\C|Reg_3|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEc~14_combout  & 
// ((\B|Reg_3|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEb~1_combout ))))

	.dataa(\C|Reg_3|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.datac(\B|Reg_3|outData~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~20 .lut_mask = 16'hA2F3;
defparam \ProgramCounter|tWbus[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~21 (
// Equation(s):
// \ProgramCounter|tWbus[3]~21_combout  = (\ProgramCounter|tWbus[3]~20_combout  & ((\TMP|Reg_3|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\TMP|Reg_3|outData~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.datad(\ProgramCounter|tWbus[3]~20_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~21 .lut_mask = 16'hAF00;
defparam \ProgramCounter|tWbus[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[3]));
// synopsys translate_off
defparam \inData[3]~I .input_async_reset = "none";
defparam \inData[3]~I .input_power_up = "low";
defparam \inData[3]~I .input_register_mode = "none";
defparam \inData[3]~I .input_sync_reset = "none";
defparam \inData[3]~I .oe_async_reset = "none";
defparam \inData[3]~I .oe_power_up = "low";
defparam \inData[3]~I .oe_register_mode = "none";
defparam \inData[3]~I .oe_sync_reset = "none";
defparam \inData[3]~I .operation_mode = "input";
defparam \inData[3]~I .output_async_reset = "none";
defparam \inData[3]~I .output_power_up = "low";
defparam \inData[3]~I .output_register_mode = "none";
defparam \inData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y20_N5
cycloneii_lcell_ff \Input_Register|Input_Register|outData[3] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [3]));

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~22 (
// Equation(s):
// \ProgramCounter|tWbus[3]~22_combout  = (\ControllerSequencer|ControlMatrix|oEa~0_combout  & (\Acc|Acc_3|outData~regout  & ((\ALU|outQ [3]) # (!\ControllerSequencer|ControlMatrix|oEu~combout )))) # (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & 
// (((\ALU|outQ [3]) # (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datab(\Acc|Acc_3|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datad(\ALU|outQ [3]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~22 .lut_mask = 16'hDD0D;
defparam \ProgramCounter|tWbus[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~23 (
// Equation(s):
// \ProgramCounter|tWbus[3]~23_combout  = (\ProgramCounter|tWbus[3]~21_combout  & (\ProgramCounter|tWbus[3]~22_combout  & ((\Input_Register|Input_Register|outData [3]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[3]~21_combout ),
	.datac(\Input_Register|Input_Register|outData [3]),
	.datad(\ProgramCounter|tWbus[3]~22_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~23 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_3|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_3|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_1|outQ~regout  & (\ProgramCounter|ProgramCounter_1|always0~0_combout  & \ProgramCounter|ProgramCounter_2|outQ~regout )))

	.dataa(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.datab(\noLp~combout ),
	.datac(\ProgramCounter|ProgramCounter_1|always0~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_3|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_3|outQ~1 .lut_mask = 16'hECCC;
defparam \ProgramCounter|ProgramCounter_3|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_3|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_3|outQ~0_combout  = (\noLp~combout  & ((\Bus|outData[3]$latch~combout ) # ((!\Bus|outData[7]_307~combout )))) # (!\noLp~combout  & (((!\ProgramCounter|ProgramCounter_3|outQ~regout ))))

	.dataa(\Bus|outData[3]$latch~combout ),
	.datab(\noLp~combout ),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_3|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_3|outQ~0 .lut_mask = 16'h8CBF;
defparam \ProgramCounter|ProgramCounter_3|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_3|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_3|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_3|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_3|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_3|outQ~1_combout  & (\ProgramCounter|ProgramCounter_3|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datab(\ProgramCounter|ProgramCounter_3|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_3|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_3|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_3|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_3|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N13
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_3|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_3|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_3|outQ~regout ));

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~19 (
// Equation(s):
// \ProgramCounter|tWbus[3]~19_combout  = (\MDR|Reg|outData [3] & ((\ProgramCounter|ProgramCounter_3|outQ~regout ) # ((!\noEpc~combout )))) # (!\MDR|Reg|outData [3] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_3|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [3]),
	.datab(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~19 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \ProgramCounter|tWbus[3]~24 (
// Equation(s):
// \ProgramCounter|tWbus[3]~24_combout  = (\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[3]~23_combout  & \ProgramCounter|tWbus[3]~19_combout )) # (!\ProgramCounter|tWbus[0]~5_combout ))) # (!\Bus|always0~2_combout  & 
// (((\ProgramCounter|tWbus[3]~23_combout  & \ProgramCounter|tWbus[3]~19_combout ))))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~5_combout ),
	.datac(\ProgramCounter|tWbus[3]~23_combout ),
	.datad(\ProgramCounter|tWbus[3]~19_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[3]~24 .lut_mask = 16'hF222;
defparam \ProgramCounter|tWbus[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \Bus|outData[3]~91 (
// Equation(s):
// \Bus|outData[3]~91_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_11|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[3]~24_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[3]~24_combout ))))

	.dataa(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ProgramCounter|tWbus[3]~24_combout ),
	.cin(gnd),
	.combout(\Bus|outData[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[3]~91 .lut_mask = 16'hBF80;
defparam \Bus|outData[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \Bus|outData[3]$latch (
// Equation(s):
// \Bus|outData[3]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[3]~91_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[3]$latch~combout )))

	.dataa(\Bus|outData[3]$latch~combout ),
	.datab(\Bus|comb~1_combout ),
	.datac(\Bus|outData[3]~91_combout ),
	.datad(\Bus|outData[7]~68clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bus|outData[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[3]$latch .lut_mask = 16'hFCEE;
defparam \Bus|outData[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneii_lcell_comb \Bus|outData[3]~55 (
// Equation(s):
// \Bus|outData[3]~55_combout  = (\Bus|outData[3]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[3]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[3]~55 .lut_mask = 16'hFF0F;
defparam \Bus|outData[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N13
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_3|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[3]~55_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_3|outData~regout ));

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal1~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal1~0_combout  = (\InstructionRegister|InstructionRegister_0|outData~regout  & (!\InstructionRegister|InstructionRegister_3|outData~regout  & (!\InstructionRegister|InstructionRegister_5|outData~regout  & 
// !\InstructionRegister|InstructionRegister_4|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal1~0 .lut_mask = 16'h0002;
defparam \ControllerSequencer|InstructionDecoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcl~5 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcl~5_combout  = ((!\ControllerSequencer|InstructionDecoder|Equal1~0_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal10~0_combout ) # (!\ALU|outZeroFlag~regout )))) # 
// (!\ControllerSequencer|InstructionDecoder|Equal9~0_combout )

	.dataa(\ALU|outZeroFlag~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal10~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcl~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcl~5 .lut_mask = 16'h1F3F;
defparam \ControllerSequencer|ControlMatrix|oLpcl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneii_lcell_comb \Bus|outData[7]~69 (
// Equation(s):
// \Bus|outData[7]~69_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|ControlMatrix|oLmar~6_combout ) # (\ControllerSequencer|ControlMatrix|oEp~1_combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~6_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEp~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~69 .lut_mask = 16'hCCC0;
defparam \Bus|outData[7]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneii_lcell_comb \Bus|outData[7]~70 (
// Equation(s):
// \Bus|outData[7]~70_combout  = (!\ControllerSequencer|ControlMatrix|oEp~0_combout  & (!\ControllerSequencer|ControlMatrix|oLmarc~combout  & (\ControllerSequencer|ControlMatrix|oLmar~8_combout  & !\Bus|outData[7]~69_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oEp~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~8_combout ),
	.datad(\Bus|outData[7]~69_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~70 .lut_mask = 16'h0010;
defparam \Bus|outData[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneii_lcell_comb \Bus|outData[15]~98 (
// Equation(s):
// \Bus|outData[15]~98_combout  = (\ControllerSequencer|ControlMatrix|oLpcu~3_combout ) # (((!\ControllerSequencer|ControlMatrix|oLpcl~5_combout  & \ControllerSequencer|RingCounter|RingCount_9|outQ~regout )) # (!\Bus|outData[7]~70_combout ))

	.dataa(\ControllerSequencer|ControlMatrix|oLpcu~3_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcl~5_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(\Bus|outData[7]~70_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~98 .lut_mask = 16'hBAFF;
defparam \Bus|outData[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \Bus|outData[14]_468 (
// Equation(s):
// \Bus|outData[14]_468~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & ((\Bus|outData[15]~98_combout ))) # (!GLOBAL(\Bus|outData[15]~97clkctrl_outclk ) & (\Bus|outData[14]_468~combout )))

	.dataa(\Bus|outData[14]_468~combout ),
	.datab(\Bus|outData[15]~98_combout ),
	.datac(\Bus|outData[15]~97clkctrl_outclk ),
	.datad(\Bus|comb~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]_468~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]_468 .lut_mask = 16'hFFCA;
defparam \Bus|outData[14]_468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_12|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_12|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[12]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_12|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datab(\noLp~combout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[12]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_12|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_12|outQ~0 .lut_mask = 16'hDD1D;
defparam \ProgramCounter|ProgramCounter_12|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_12|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_12|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_12|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_12|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_12|outQ~1_combout  & (\ProgramCounter|ProgramCounter_12|outQ~regout ))))

	.dataa(\ProgramCounter|ProgramCounter_12|outQ~1_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datac(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_12|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_12|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_12|outQ~2 .lut_mask = 16'h3210;
defparam \ProgramCounter|ProgramCounter_12|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N9
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_12|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_12|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_12|outQ~regout ));

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \Bus|outData[4]~92 (
// Equation(s):
// \Bus|outData[4]~92_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_12|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[4]~30_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[4]~30_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ProgramCounter|tWbus[4]~30_combout ),
	.cin(gnd),
	.combout(\Bus|outData[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[4]~92 .lut_mask = 16'hDF80;
defparam \Bus|outData[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \Bus|outData[4]$latch (
// Equation(s):
// \Bus|outData[4]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[4]~92_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[4]$latch~combout )))

	.dataa(\Bus|outData[4]$latch~combout ),
	.datab(\Bus|comb~1_combout ),
	.datac(\Bus|outData[7]~68clkctrl_outclk ),
	.datad(\Bus|outData[4]~92_combout ),
	.cin(gnd),
	.combout(\Bus|outData[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[4]$latch .lut_mask = 16'hFECE;
defparam \Bus|outData[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneii_lcell_comb \Bus|outData[4]~56 (
// Equation(s):
// \Bus|outData[4]~56_combout  = (\Bus|outData[4]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[4]$latch~combout ),
	.datad(\Bus|outData[7]_307~combout ),
	.cin(gnd),
	.combout(\Bus|outData[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[4]~56 .lut_mask = 16'hF0FF;
defparam \Bus|outData[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N29
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_4|outData (
	.clk(!\nCLK~combout ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~56_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_4|outData~regout ));

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal23~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal23~0_combout  = (\InstructionRegister|InstructionRegister_7|outData~regout  & (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal12~0_combout )))

	.dataa(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal23~0 .lut_mask = 16'h2000;
defparam \ControllerSequencer|InstructionDecoder|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \Bus|comb~1 (
// Equation(s):
// \Bus|comb~1_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (\ControllerSequencer|InstructionDecoder|Equal23~0_combout )))) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (\ControllerSequencer|InstructionDecoder|Equal23~0_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\Bus|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|comb~1 .lut_mask = 16'hEEE0;
defparam \Bus|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \Bus|outData[6]~94 (
// Equation(s):
// \Bus|outData[6]~94_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (\ProgramCounter|ProgramCounter_14|outQ~regout )) # 
// (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ProgramCounter|tWbus[6]~42_combout ))))) # (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((\ProgramCounter|tWbus[6]~42_combout ))))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datac(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.datad(\ProgramCounter|tWbus[6]~42_combout ),
	.cin(gnd),
	.combout(\Bus|outData[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[6]~94 .lut_mask = 16'hF780;
defparam \Bus|outData[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \Bus|outData[6]$latch (
// Equation(s):
// \Bus|outData[6]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[6]~94_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[6]$latch~combout )))

	.dataa(\Bus|outData[6]$latch~combout ),
	.datab(\Bus|comb~1_combout ),
	.datac(\Bus|outData[7]~68clkctrl_outclk ),
	.datad(\Bus|outData[6]~94_combout ),
	.cin(gnd),
	.combout(\Bus|outData[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[6]$latch .lut_mask = 16'hFECE;
defparam \Bus|outData[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \Bus|outData[6]~58 (
// Equation(s):
// \Bus|outData[6]~58_combout  = (\Bus|outData[6]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[6]$latch~combout ),
	.datad(\Bus|outData[7]_307~combout ),
	.cin(gnd),
	.combout(\Bus|outData[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[6]~58 .lut_mask = 16'hF0FF;
defparam \Bus|outData[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N3
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_6|outData (
	.clk(!\nCLK~combout ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~58_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_6|outData~regout ));

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal9~0 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal9~0_combout  = (\InstructionRegister|InstructionRegister_1|outData~regout  & (\InstructionRegister|InstructionRegister_6|outData~regout  & (!\InstructionRegister|InstructionRegister_2|outData~regout  & 
// \InstructionRegister|InstructionRegister_7|outData~regout )))

	.dataa(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datac(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal9~0 .lut_mask = 16'h0800;
defparam \ControllerSequencer|InstructionDecoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~11 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~11_combout  = (!\ControllerSequencer|InstructionDecoder|Equal23~0_combout  & (\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((!\ControllerSequencer|InstructionDecoder|Equal1~0_combout ) # 
// (!\ControllerSequencer|InstructionDecoder|Equal9~0_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal1~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~11 .lut_mask = 16'h1500;
defparam \ControllerSequencer|ControlMatrix|oLmar~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~6 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~6_combout  = ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (!\ControllerSequencer|ControlMatrix|oLmar~11_combout )) # (!\ControllerSequencer|ControlMatrix|oLmar~10_combout )

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~10_combout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~6_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~6 .lut_mask = 16'hFF5F;
defparam \ControllerSequencer|ControlMatrix|oLmar~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~0 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & (((\ControllerSequencer|ControlMatrix|oLmar~4_combout ) # (\ControllerSequencer|InstructionDecoder|Equal4~2_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oLmar~11_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~4_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~0 .lut_mask = 16'hF0D0;
defparam \ControllerSequencer|ControlMatrix|oLmdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmdr~3 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmdr~3_combout  = (\ControllerSequencer|ControlMatrix|oLmdr~2_combout ) # ((\ControllerSequencer|ControlMatrix|oLmdr~0_combout ) # ((\ControllerSequencer|ControlMatrix|oLmar~6_combout  & 
// \ControllerSequencer|RingCounter|RingCount_4|outQ~regout )))

	.dataa(\ControllerSequencer|ControlMatrix|oLmdr~2_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmar~6_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oLmdr~0_combout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmdr~3 .lut_mask = 16'hFEFA;
defparam \ControllerSequencer|ControlMatrix|oLmdr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \Bus|outData[15]~78 (
// Equation(s):
// \Bus|outData[15]~78_combout  = (\Bus|outData[15]~77_combout  & (\Bus|always0~2_combout  & ((\ControllerSequencer|ControlMatrix|oRDWR~1_combout ) # (!\ControllerSequencer|ControlMatrix|oLmdr~3_combout ))))

	.dataa(\Bus|outData[15]~77_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.datac(\Bus|always0~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.cin(gnd),
	.combout(\Bus|outData[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[15]~78 .lut_mask = 16'hA020;
defparam \Bus|outData[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneii_lcell_comb \Bus|outData[7]~79 (
// Equation(s):
// \Bus|outData[7]~79_combout  = (!\Bus|outData[7]~70_combout ) # (!\Bus|outData[15]~78_combout )

	.dataa(vcc),
	.datab(\Bus|outData[15]~78_combout ),
	.datac(\Bus|outData[7]~70_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Bus|outData[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~79 .lut_mask = 16'h3F3F;
defparam \Bus|outData[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \Bus|outData[7]_307 (
// Equation(s):
// \Bus|outData[7]_307~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[7]~79_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[7]_307~combout )))

	.dataa(\Bus|comb~1_combout ),
	.datab(\Bus|outData[7]_307~combout ),
	.datac(\Bus|outData[7]~79_combout ),
	.datad(\Bus|outData[7]~68clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bus|outData[7]_307~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]_307 .lut_mask = 16'hFAEE;
defparam \Bus|outData[7]_307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \Bus|outData[7]~95 (
// Equation(s):
// \Bus|outData[7]~95_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ProgramCounter|ProgramCounter_15|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ProgramCounter|tWbus[7]~48_combout ))))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ProgramCounter|tWbus[7]~48_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.datad(\ProgramCounter|tWbus[7]~48_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~95 .lut_mask = 16'hF780;
defparam \Bus|outData[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \Bus|outData[7]$latch (
// Equation(s):
// \Bus|outData[7]$latch~combout  = (\Bus|comb~1_combout ) # ((GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[7]~95_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[7]$latch~combout )))

	.dataa(\Bus|outData[7]$latch~combout ),
	.datab(\Bus|comb~1_combout ),
	.datac(\Bus|outData[7]~68clkctrl_outclk ),
	.datad(\Bus|outData[7]~95_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]$latch .lut_mask = 16'hFECE;
defparam \Bus|outData[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \Bus|outData[7]~59 (
// Equation(s):
// \Bus|outData[7]~59_combout  = (\Bus|outData[7]$latch~combout ) # (!\Bus|outData[7]_307~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[7]_307~combout ),
	.datad(\Bus|outData[7]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~59 .lut_mask = 16'hFF0F;
defparam \Bus|outData[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N31
cycloneii_lcell_ff \InstructionRegister|InstructionRegister_7|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[7]~59_combout ),
	.aclr(\inRST~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstructionRegister|InstructionRegister_7|outData~regout ));

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal4~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal4~2_combout  = (!\InstructionRegister|InstructionRegister_4|outData~regout  & (\InstructionRegister|InstructionRegister_7|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~0_combout  & 
// \ControllerSequencer|InstructionDecoder|Equal4~1_combout )))

	.dataa(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.datab(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal4~2 .lut_mask = 16'h4000;
defparam \ControllerSequencer|InstructionDecoder|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~6 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~6_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # ((\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal4~2_combout )))) # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~6_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~6 .lut_mask = 16'hEAC0;
defparam \ControllerSequencer|ControlMatrix|oRST~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~7 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~7_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (((\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & \ControllerSequencer|ControlMatrix|oLa~0_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout ))) # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & (\ControllerSequencer|ControlMatrix|oLa~0_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oLa~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~7_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~7 .lut_mask = 16'hC0EA;
defparam \ControllerSequencer|ControlMatrix|oRST~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~5 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~5_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (((!\ControllerSequencer|ControlMatrix|oRST~4_combout ) # (!\ControllerSequencer|ControlMatrix|oRST~2_combout )) # 
// (!\ControllerSequencer|ControlMatrix|oRST~1_combout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~1_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~2_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~4_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~5 .lut_mask = 16'h2AAA;
defparam \ControllerSequencer|ControlMatrix|oRST~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oRST~12 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oRST~12_combout  = (\ControllerSequencer|ControlMatrix|oRST~11_combout ) # ((\ControllerSequencer|ControlMatrix|oRST~6_combout ) # ((\ControllerSequencer|ControlMatrix|oRST~7_combout ) # 
// (\ControllerSequencer|ControlMatrix|oRST~5_combout )))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~11_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oRST~6_combout ),
	.datac(\ControllerSequencer|ControlMatrix|oRST~7_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~5_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oRST~12 .lut_mask = 16'hFFFE;
defparam \ControllerSequencer|ControlMatrix|oRST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_7|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_6|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_7|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_7|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_7|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_7|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_7|always0~0 .lut_mask = 16'hFF0F;
defparam \ControllerSequencer|RingCounter|RingCount_7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N11
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_7|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_7|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ));

// Location: LCCOMB_X39_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_8|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_8|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_8|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_8|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N7
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_8|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_8|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ));

// Location: LCCOMB_X38_Y15_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_9|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_9|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_8|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_9|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_9|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_9|always0~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_9|always0~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_9|always0~0 .lut_mask = 16'hF0FF;
defparam \ControllerSequencer|RingCounter|RingCount_9|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N31
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_9|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_9|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ));

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_10|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_9|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_10|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_10|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_10|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_10|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_10|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ));

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_11|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_11|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_10|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_11|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_10|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_10|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_11|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_11|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N9
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_11|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_11|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_11|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ));

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_12|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_11|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_11|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_11|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_12|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_12|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N15
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_12|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_12|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_12|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ));

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_13|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_12|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_12|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_12|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_13|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_13|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N31
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_13|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_13|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_13|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ));

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_14|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_13|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_13|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_13|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_14|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_14|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_14|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_14|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_14|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ));

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_15|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_15|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_14|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_14|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_15|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_15|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N13
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_15|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_15|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_15|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ));

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_16|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ))) 
// # (!\ControllerSequencer|RingCounter|RingCount_15|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_15|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_15|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_16|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_16|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N7
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_16|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_16|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_16|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ));

// Location: LCCOMB_X42_Y18_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_17|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout 
// ))) # (!\ControllerSequencer|RingCounter|RingCount_16|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_16|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_16|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_17|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_17|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_17|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_17|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_17|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ));

// Location: LCCOMB_X42_Y18_N20
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_0|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout  & !\ControllerSequencer|RingCounter|RingCount_17|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_17|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_17|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_0|outQ~0 .lut_mask = 16'h033F;
defparam \ControllerSequencer|RingCounter|RingCount_0|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N21
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_0|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_0|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ));

// Location: LCCOMB_X39_Y18_N10
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_1|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_1|outQB~regout  & !\ControllerSequencer|RingCounter|RingCount_0|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout  & ((!\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_1|outQB~regout )))

	.dataa(\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_0|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_1|outQB~0 .lut_mask = 16'h055F;
defparam \ControllerSequencer|RingCounter|RingCount_1|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y18_N11
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_1|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_1|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ));

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_2|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_1|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_1|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_1|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_2|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_2|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N23
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_2|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ));

// Location: LCCOMB_X37_Y15_N4
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_3|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_2|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_2|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_2|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_2|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_3|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_3|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N5
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_3|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_3|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ));

// Location: LCCOMB_X39_Y17_N24
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_4|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_3|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_3|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_4|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_4|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y17_N25
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_4|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_4|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ));

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_5|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_5|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_4|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_5|outQB~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_5|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N29
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_5|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_5|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ));

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_6|outQB~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout  = (\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_5|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout  & \ControllerSequencer|RingCounter|RingCount_5|outQB~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_5|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_6|outQB~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_6|outQB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N17
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_6|outQB (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ControllerSequencer|RingCounter|RingCount_6|outQB~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_6|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ));

// Location: LCCOMB_X38_Y16_N0
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_7|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_6|outQ~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQB~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_7|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_7|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N1
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_7|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_7|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_7|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ));

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_8|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQB~regout  & ((\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ) # (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_7|outQB~regout  & (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_7|outQ~regout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_7|outQB~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_8|outQ~0 .lut_mask = 16'hAF0A;
defparam \ControllerSequencer|RingCounter|RingCount_8|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N13
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_8|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_8|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_8|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ));

// Location: LCCOMB_X38_Y15_N14
cycloneii_lcell_comb \ControllerSequencer|RingCounter|RingCount_9|outQ~0 (
// Equation(s):
// \ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout  = (\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ) # (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_8|outQ~regout  & (!\ControllerSequencer|RingCounter|RingCount_9|outQ~regout  & \ControllerSequencer|RingCounter|RingCount_8|outQB~regout ))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.datad(\ControllerSequencer|RingCounter|RingCount_8|outQB~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|RingCounter|RingCount_9|outQ~0 .lut_mask = 16'hCF0C;
defparam \ControllerSequencer|RingCounter|RingCount_9|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N15
cycloneii_lcell_ff \ControllerSequencer|RingCounter|RingCount_9|outQ (
	.clk(!\nCLK~combout ),
	.datain(\ControllerSequencer|RingCounter|RingCount_9|outQ~0_combout ),
	.sdata(gnd),
	.aclr(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|RingCounter|RingCount_9|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ));

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcu~2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcu~2_combout  = (!\ControllerSequencer|ControlMatrix|oLpcl~5_combout  & \ControllerSequencer|RingCounter|RingCount_9|outQ~regout )

	.dataa(\ControllerSequencer|ControlMatrix|oLpcl~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcu~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcu~2 .lut_mask = 16'h5500;
defparam \ControllerSequencer|ControlMatrix|oLpcu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \Bus|outData[7]~68 (
// Equation(s):
// \Bus|outData[7]~68_combout  = (\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & (!\ControllerSequencer|ControlMatrix|oLpcu~2_combout  & ((!\ControllerSequencer|ControlMatrix|oLpcu~3_combout )))) # 
// (!\ControllerSequencer|ControlMatrix|oLmarc~0_combout  & ((\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ) # ((!\ControllerSequencer|ControlMatrix|oLpcu~2_combout  & !\ControllerSequencer|ControlMatrix|oLpcu~3_combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmarc~0_combout ),
	.datab(\ControllerSequencer|ControlMatrix|oLpcu~2_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oLpcu~3_combout ),
	.cin(gnd),
	.combout(\Bus|outData[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[7]~68 .lut_mask = 16'h5073;
defparam \Bus|outData[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \Bus|outData[7]~68clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Bus|outData[7]~68_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Bus|outData[7]~68clkctrl_outclk ));
// synopsys translate_off
defparam \Bus|outData[7]~68clkctrl .clock_type = "global clock";
defparam \Bus|outData[7]~68clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~0 (
// Equation(s):
// \ProgramCounter|tWbus[0]~0_combout  = (\MDR|Reg|outData [0] & ((\ProgramCounter|ProgramCounter_0|outQ~regout ) # ((!\noEpc~combout )))) # (!\MDR|Reg|outData [0] & (!\Bus|always0~0_combout  & ((\ProgramCounter|ProgramCounter_0|outQ~regout ) # 
// (!\noEpc~combout ))))

	.dataa(\MDR|Reg|outData [0]),
	.datab(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.datac(\noEpc~combout ),
	.datad(\Bus|always0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~0 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~3 (
// Equation(s):
// \ProgramCounter|tWbus[0]~3_combout  = (\Acc|Acc_0|outData~regout  & (((\ALU|outQ [0])) # (!\ControllerSequencer|ControlMatrix|oEu~combout ))) # (!\Acc|Acc_0|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEa~0_combout  & ((\ALU|outQ [0]) # 
// (!\ControllerSequencer|ControlMatrix|oEu~combout ))))

	.dataa(\Acc|Acc_0|outData~regout ),
	.datab(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.datac(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.datad(\ALU|outQ [0]),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~3 .lut_mask = 16'hAF23;
defparam \ProgramCounter|tWbus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inData[0]));
// synopsys translate_off
defparam \inData[0]~I .input_async_reset = "none";
defparam \inData[0]~I .input_power_up = "low";
defparam \inData[0]~I .input_register_mode = "none";
defparam \inData[0]~I .input_sync_reset = "none";
defparam \inData[0]~I .oe_async_reset = "none";
defparam \inData[0]~I .oe_power_up = "low";
defparam \inData[0]~I .oe_register_mode = "none";
defparam \inData[0]~I .oe_sync_reset = "none";
defparam \inData[0]~I .operation_mode = "input";
defparam \inData[0]~I .output_async_reset = "none";
defparam \inData[0]~I .output_power_up = "low";
defparam \inData[0]~I .output_register_mode = "none";
defparam \inData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X37_Y20_N31
cycloneii_lcell_ff \Input_Register|Input_Register|outData[0] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inData~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Input_Register|Input_Register|outData [0]));

// Location: LCCOMB_X40_Y17_N22
cycloneii_lcell_comb \C|Reg_0|outData~feeder (
// Equation(s):
// \C|Reg_0|outData~feeder_combout  = \Bus|outData[0]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[0]~52_combout ),
	.cin(gnd),
	.combout(\C|Reg_0|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C|Reg_0|outData~feeder .lut_mask = 16'hFF00;
defparam \C|Reg_0|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N23
cycloneii_lcell_ff \C|Reg_0|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\C|Reg_0|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_0|outData~regout ));

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~1 (
// Equation(s):
// \ProgramCounter|tWbus[0]~1_combout  = (\B|Reg_0|outData~regout  & ((\C|Reg_0|outData~regout ) # ((!\ControllerSequencer|ControlMatrix|oEc~14_combout )))) # (!\B|Reg_0|outData~regout  & (!\ControllerSequencer|ControlMatrix|oEb~1_combout  & 
// ((\C|Reg_0|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEc~14_combout ))))

	.dataa(\B|Reg_0|outData~regout ),
	.datab(\C|Reg_0|outData~regout ),
	.datac(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~1 .lut_mask = 16'h8ACF;
defparam \ProgramCounter|tWbus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~2 (
// Equation(s):
// \ProgramCounter|tWbus[0]~2_combout  = (\ProgramCounter|tWbus[0]~1_combout  & ((\TMP|Reg_0|outData~regout ) # (!\ControllerSequencer|ControlMatrix|oEtmp~combout )))

	.dataa(\TMP|Reg_0|outData~regout ),
	.datab(vcc),
	.datac(\ProgramCounter|tWbus[0]~1_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~2 .lut_mask = 16'hA0F0;
defparam \ProgramCounter|tWbus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~4 (
// Equation(s):
// \ProgramCounter|tWbus[0]~4_combout  = (\ProgramCounter|tWbus[0]~3_combout  & (\ProgramCounter|tWbus[0]~2_combout  & ((\Input_Register|Input_Register|outData [0]) # (!\ControllerSequencer|ControlMatrix|oEi~combout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.datab(\ProgramCounter|tWbus[0]~3_combout ),
	.datac(\Input_Register|Input_Register|outData [0]),
	.datad(\ProgramCounter|tWbus[0]~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~4 .lut_mask = 16'hC400;
defparam \ProgramCounter|tWbus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \ProgramCounter|tWbus[0]~6 (
// Equation(s):
// \ProgramCounter|tWbus[0]~6_combout  = (\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[0]~0_combout  & \ProgramCounter|tWbus[0]~4_combout )) # (!\ProgramCounter|tWbus[0]~5_combout ))) # (!\Bus|always0~2_combout  & (((\ProgramCounter|tWbus[0]~0_combout  
// & \ProgramCounter|tWbus[0]~4_combout ))))

	.dataa(\Bus|always0~2_combout ),
	.datab(\ProgramCounter|tWbus[0]~5_combout ),
	.datac(\ProgramCounter|tWbus[0]~0_combout ),
	.datad(\ProgramCounter|tWbus[0]~4_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|tWbus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|tWbus[0]~6 .lut_mask = 16'hF222;
defparam \ProgramCounter|tWbus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \Bus|outData[0]~88 (
// Equation(s):
// \Bus|outData[0]~88_combout  = (\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & (\ProgramCounter|ProgramCounter_8|outQ~regout )) # 
// (!\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & ((\ProgramCounter|tWbus[0]~6_combout ))))) # (!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & (((\ProgramCounter|tWbus[0]~6_combout ))))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datab(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datad(\ProgramCounter|tWbus[0]~6_combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]~88 .lut_mask = 16'hDF80;
defparam \Bus|outData[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \Bus|outData[0]$latch~0 (
// Equation(s):
// \Bus|outData[0]$latch~0_combout  = (GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & ((\Bus|outData[0]~88_combout ))) # (!GLOBAL(\Bus|outData[7]~68clkctrl_outclk ) & (\Bus|outData[0]$latch~combout ))

	.dataa(vcc),
	.datab(\Bus|outData[0]$latch~combout ),
	.datac(\Bus|outData[7]~68clkctrl_outclk ),
	.datad(\Bus|outData[0]~88_combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]$latch~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]$latch~0 .lut_mask = 16'hFC0C;
defparam \Bus|outData[0]$latch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneii_lcell_comb \Bus|comb~0 (
// Equation(s):
// \Bus|comb~0_combout  = ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ) # ((!\ControllerSequencer|InstructionDecoder|Equal4~2_combout  & !\ControllerSequencer|InstructionDecoder|Equal23~0_combout ))) # 
// (!\ControllerSequencer|RingCounter|RingCount_6|outQ~regout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\Bus|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|comb~0 .lut_mask = 16'hDDDF;
defparam \Bus|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oL1 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oL1~combout  = (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal4~2_combout ) # (\ControllerSequencer|InstructionDecoder|Equal23~0_combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oL1~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oL1 .lut_mask = 16'hCCC0;
defparam \ControllerSequencer|ControlMatrix|oL1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneii_lcell_comb \Bus|outData[0]$latch (
// Equation(s):
// \Bus|outData[0]$latch~combout  = (\Bus|comb~0_combout  & ((\Bus|outData[0]$latch~0_combout ) # (\ControllerSequencer|ControlMatrix|oL1~combout )))

	.dataa(\Bus|outData[0]$latch~0_combout ),
	.datab(vcc),
	.datac(\Bus|comb~0_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oL1~combout ),
	.cin(gnd),
	.combout(\Bus|outData[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[0]$latch .lut_mask = 16'hF0A0;
defparam \Bus|outData[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N9
cycloneii_lcell_ff \Memory|outData[0]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[0]~reg0_regout ));

// Location: LCFF_X42_Y17_N3
cycloneii_lcell_ff \Memory|outData[2]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[2]~reg0_regout ));

// Location: LCCOMB_X42_Y17_N24
cycloneii_lcell_comb \Memory|outData[5]~reg0feeder (
// Equation(s):
// \Memory|outData[5]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\Memory|outData[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N25
cycloneii_lcell_ff \Memory|outData[5]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[5]~reg0_regout ));

// Location: LCCOMB_X42_Y17_N6
cycloneii_lcell_comb \Memory|outData[6]~reg0feeder (
// Equation(s):
// \Memory|outData[6]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\Memory|outData[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N7
cycloneii_lcell_ff \Memory|outData[6]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[6]~reg0_regout ));

// Location: LCCOMB_X42_Y17_N16
cycloneii_lcell_comb \Memory|outData[7]~reg0feeder (
// Equation(s):
// \Memory|outData[7]~reg0feeder_combout  = \Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Memory|aMemory_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\Memory|outData[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Memory|outData[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \Memory|outData[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N17
cycloneii_lcell_ff \Memory|outData[7]~reg0 (
	.clk(\nCLK~clkctrl_outclk ),
	.datain(\Memory|outData[7]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Memory|aMemory~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Memory|outData[7]~reg0_regout ));

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \Output_Register|Reg|outData[0]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[0]~feeder_combout  = \Bus|outData[0]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[0]~52_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[0]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLo (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLo~combout  = (\ControllerSequencer|InstructionDecoder|Equal9~0_combout  & (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & (\ControllerSequencer|InstructionDecoder|Equal1~1_combout  & 
// \InstructionRegister|InstructionRegister_4|outData~regout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal9~0_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal1~1_combout ),
	.datad(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLo .lut_mask = 16'h8000;
defparam \ControllerSequencer|ControlMatrix|oLo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N13
cycloneii_lcell_ff \Output_Register|Reg|outData[0] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [0]));

// Location: LCFF_X39_Y19_N25
cycloneii_lcell_ff \Output_Register|Reg|outData[1] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[1]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [1]));

// Location: LCFF_X40_Y19_N27
cycloneii_lcell_ff \Output_Register|Reg|outData[2] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[2]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [2]));

// Location: LCFF_X39_Y19_N7
cycloneii_lcell_ff \Output_Register|Reg|outData[3] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[3]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [3]));

// Location: LCFF_X39_Y19_N5
cycloneii_lcell_ff \Output_Register|Reg|outData[4] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [4]));

// Location: LCFF_X39_Y19_N15
cycloneii_lcell_ff \Output_Register|Reg|outData[5] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[5]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [5]));

// Location: LCFF_X40_Y19_N21
cycloneii_lcell_ff \Output_Register|Reg|outData[6] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [6]));

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \Output_Register|Reg|outData[7]~feeder (
// Equation(s):
// \Output_Register|Reg|outData[7]~feeder_combout  = \Bus|outData[7]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[7]~59_combout ),
	.cin(gnd),
	.combout(\Output_Register|Reg|outData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Output_Register|Reg|outData[7]~feeder .lut_mask = 16'hFF00;
defparam \Output_Register|Reg|outData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N31
cycloneii_lcell_ff \Output_Register|Reg|outData[7] (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Output_Register|Reg|outData[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Output_Register|Reg|outData [7]));

// Location: LCCOMB_X39_Y19_N4
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_5|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_5|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_4|always0~1_combout  & \ProgramCounter|ProgramCounter_4|outQ~regout ))

	.dataa(\ProgramCounter|ProgramCounter_4|always0~1_combout ),
	.datab(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.datac(vcc),
	.datad(\noLp~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_5|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_5|outQ~1 .lut_mask = 16'hFF88;
defparam \ProgramCounter|ProgramCounter_5|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_5|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_5|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_5|outQ~1_combout  & (\ProgramCounter|ProgramCounter_5|outQ~0_combout )) # 
// (!\ProgramCounter|ProgramCounter_5|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_5|outQ~regout )))))

	.dataa(\ProgramCounter|ProgramCounter_5|outQ~0_combout ),
	.datab(\ProgramCounter|ProgramCounter_5|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_5|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_5|outQ~2 .lut_mask = 16'h00B8;
defparam \ProgramCounter|ProgramCounter_5|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y19_N17
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_5|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_5|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_5|outQ~regout ));

// Location: LCCOMB_X38_Y16_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_9|outQ~1 (
// Equation(s):
// \ProgramCounter|ProgramCounter_9|outQ~1_combout  = (\noLp~combout ) # ((\ProgramCounter|ProgramCounter_7|outQ~regout  & (\ProgramCounter|ProgramCounter_15|always0~0_combout  & \ProgramCounter|ProgramCounter_8|outQ~regout )))

	.dataa(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.datab(\noLp~combout ),
	.datac(\ProgramCounter|ProgramCounter_15|always0~0_combout ),
	.datad(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_9|outQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_9|outQ~1 .lut_mask = 16'hECCC;
defparam \ProgramCounter|ProgramCounter_9|outQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_9|outQ~0 (
// Equation(s):
// \ProgramCounter|ProgramCounter_9|outQ~0_combout  = (\noLp~combout  & (((\Bus|outData[9]$latch~combout ) # (!\Bus|outData[14]_468~combout )))) # (!\noLp~combout  & (!\ProgramCounter|ProgramCounter_9|outQ~regout ))

	.dataa(\noLp~combout ),
	.datab(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[9]$latch~combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_9|outQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_9|outQ~0 .lut_mask = 16'hBB1B;
defparam \ProgramCounter|ProgramCounter_9|outQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \ProgramCounter|ProgramCounter_9|outQ~2 (
// Equation(s):
// \ProgramCounter|ProgramCounter_9|outQ~2_combout  = (!\ControllerSequencer|ControlMatrix|oRST~12_combout  & ((\ProgramCounter|ProgramCounter_9|outQ~1_combout  & ((\ProgramCounter|ProgramCounter_9|outQ~0_combout ))) # 
// (!\ProgramCounter|ProgramCounter_9|outQ~1_combout  & (\ProgramCounter|ProgramCounter_9|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.datab(\ProgramCounter|ProgramCounter_9|outQ~1_combout ),
	.datac(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.datad(\ProgramCounter|ProgramCounter_9|outQ~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|ProgramCounter_9|outQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|ProgramCounter_9|outQ~2 .lut_mask = 16'h5410;
defparam \ProgramCounter|ProgramCounter_9|outQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N13
cycloneii_lcell_ff \ProgramCounter|ProgramCounter_9|outQ (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ProgramCounter|ProgramCounter_9|outQ~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ProgramCounter|ProgramCounter_9|outQ~regout ));

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \B|Reg_0|outData~feeder (
// Equation(s):
// \B|Reg_0|outData~feeder_combout  = \Bus|outData[0]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[0]~52_combout ),
	.cin(gnd),
	.combout(\B|Reg_0|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|Reg_0|outData~feeder .lut_mask = 16'hFF00;
defparam \B|Reg_0|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N11
cycloneii_lcell_ff \B|Reg_0|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\B|Reg_0|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_0|outData~regout ));

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \B|Reg_5|outData~feeder (
// Equation(s):
// \B|Reg_5|outData~feeder_combout  = \Bus|outData[5]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[5]~57_combout ),
	.cin(gnd),
	.combout(\B|Reg_5|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|Reg_5|outData~feeder .lut_mask = 16'hFF00;
defparam \B|Reg_5|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N3
cycloneii_lcell_ff \B|Reg_5|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\B|Reg_5|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_5|outData~regout ));

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \B|Reg_6|outData~feeder (
// Equation(s):
// \B|Reg_6|outData~feeder_combout  = \Bus|outData[6]~58_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[6]~58_combout ),
	.cin(gnd),
	.combout(\B|Reg_6|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|Reg_6|outData~feeder .lut_mask = 16'hFF00;
defparam \B|Reg_6|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \B|Reg_6|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\B|Reg_6|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_6|outData~regout ));

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \B|Reg_7|outData~feeder (
// Equation(s):
// \B|Reg_7|outData~feeder_combout  = \Bus|outData[7]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[7]~59_combout ),
	.cin(gnd),
	.combout(\B|Reg_7|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B|Reg_7|outData~feeder .lut_mask = 16'hFF00;
defparam \B|Reg_7|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \B|Reg_7|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\B|Reg_7|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\B|Reg_7|outData~regout ));

// Location: LCFF_X35_Y19_N11
cycloneii_lcell_ff \C|Reg_1|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[1]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_1|outData~regout ));

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \C|Reg_2|outData~feeder (
// Equation(s):
// \C|Reg_2|outData~feeder_combout  = \Bus|outData[2]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[2]~54_combout ),
	.cin(gnd),
	.combout(\C|Reg_2|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C|Reg_2|outData~feeder .lut_mask = 16'hFF00;
defparam \C|Reg_2|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \C|Reg_2|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\C|Reg_2|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_2|outData~regout ));

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \C|Reg_3|outData~feeder (
// Equation(s):
// \C|Reg_3|outData~feeder_combout  = \Bus|outData[3]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Bus|outData[3]~55_combout ),
	.cin(gnd),
	.combout(\C|Reg_3|outData~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C|Reg_3|outData~feeder .lut_mask = 16'hFF00;
defparam \C|Reg_3|outData~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \C|Reg_3|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\C|Reg_3|outData~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_3|outData~regout ));

// Location: LCFF_X35_Y19_N21
cycloneii_lcell_ff \C|Reg_4|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[4]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_4|outData~regout ));

// Location: LCFF_X35_Y19_N13
cycloneii_lcell_ff \C|Reg_6|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Bus|outData[6]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\C|Reg_6|outData~regout ));

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \ALU|outSignFlag~feeder (
// Equation(s):
// \ALU|outSignFlag~feeder_combout  = \ALU|outQ [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|outQ [7]),
	.cin(gnd),
	.combout(\ALU|outSignFlag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|outSignFlag~feeder .lut_mask = 16'hFF00;
defparam \ALU|outSignFlag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N9
cycloneii_lcell_ff \ALU|outSignFlag (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\ALU|outSignFlag~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|outSignFlag~regout ));

// Location: LCCOMB_X36_Y16_N8
cycloneii_lcell_comb \Bus|outData[8]~62 (
// Equation(s):
// \Bus|outData[8]~62_combout  = (\Bus|outData[8]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(\Bus|outData[14]_468~combout ),
	.datac(vcc),
	.datad(\Bus|outData[8]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[8]~62 .lut_mask = 16'hFF33;
defparam \Bus|outData[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N9
cycloneii_lcell_ff \MAR|Reg_8|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[8]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_8|outData~regout ));

// Location: LCCOMB_X37_Y16_N10
cycloneii_lcell_comb \Bus|outData[14]~66 (
// Equation(s):
// \Bus|outData[14]~66_combout  = (\Bus|outData[14]$latch~combout ) # (!\Bus|outData[14]_468~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Bus|outData[14]_468~combout ),
	.datad(\Bus|outData[14]$latch~combout ),
	.cin(gnd),
	.combout(\Bus|outData[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Bus|outData[14]~66 .lut_mask = 16'hFF0F;
defparam \Bus|outData[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N11
cycloneii_lcell_ff \MAR|Reg_14|outData (
	.clk(!\nCLK~clkctrl_outclk ),
	.datain(\Bus|outData[14]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\noLm~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MAR|Reg_14|outData~regout ));

// Location: LCCOMB_X37_Y15_N12
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~2 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~2_combout  = (\InstructionRegister|InstructionRegister_2|outData~regout  & (\ControllerSequencer|InstructionDecoder|Equal18~0_combout  & (\InstructionRegister|InstructionRegister_6|outData~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal6~1_combout )))

	.dataa(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.datac(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal6~1_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~2 .lut_mask = 16'h8000;
defparam \ControllerSequencer|InstructionDecoder|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLmar~9 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLmar~9_combout  = ((\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & \ControllerSequencer|ControlMatrix|oLmar~6_combout )) # (!\ControllerSequencer|ControlMatrix|oLmar~8_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLmar~8_combout ),
	.datad(\ControllerSequencer|ControlMatrix|oLmar~6_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLmar~9_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLmar~9 .lut_mask = 16'hAF0F;
defparam \ControllerSequencer|ControlMatrix|oLmar~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oLpcl (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oLpcl~combout  = (\ControllerSequencer|ControlMatrix|oLpcl~6_combout ) # ((\ControllerSequencer|RingCounter|RingCount_14|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal4~2_combout ))

	.dataa(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|ControlMatrix|oLpcl~6_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oLpcl~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oLpcl .lut_mask = 16'hFAF0;
defparam \ControllerSequencer|ControlMatrix|oLpcl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCE~5 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCE~5_combout  = (\ControllerSequencer|ControlMatrix|oCE~3_combout ) # ((!\ControllerSequencer|ControlMatrix|oLmar~11_combout  & ((\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ) # 
// (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ))))

	.dataa(\ControllerSequencer|ControlMatrix|oLmar~11_combout ),
	.datab(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|ControlMatrix|oCE~3_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCE~5_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCE~5 .lut_mask = 16'hFF54;
defparam \ControllerSequencer|ControlMatrix|oCE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oL2 (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oL2~combout  = (\ControllerSequencer|RingCounter|RingCount_6|outQ~regout  & ((\ControllerSequencer|InstructionDecoder|Equal23~0_combout ) # (\ControllerSequencer|InstructionDecoder|Equal4~2_combout )))

	.dataa(vcc),
	.datab(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.datac(\ControllerSequencer|InstructionDecoder|Equal23~0_combout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oL2~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oL2 .lut_mask = 16'hCCC0;
defparam \ControllerSequencer|ControlMatrix|oL2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEpcu (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEpcu~combout  = (\ControllerSequencer|RingCounter|RingCount_4|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal4~2_combout )

	.dataa(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.datab(vcc),
	.datac(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEpcu~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEpcu .lut_mask = 16'hA0A0;
defparam \ControllerSequencer|ControlMatrix|oEpcu .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oEpcl (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oEpcl~combout  = (\ControllerSequencer|RingCounter|RingCount_7|outQ~regout  & \ControllerSequencer|InstructionDecoder|Equal4~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal4~2_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oEpcl~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oEpcl .lut_mask = 16'hF000;
defparam \ControllerSequencer|ControlMatrix|oEpcl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \ControllerSequencer|InstructionDecoder|Equal6~3 (
// Equation(s):
// \ControllerSequencer|InstructionDecoder|Equal6~3_combout  = (\InstructionRegister|InstructionRegister_6|outData~regout  & \InstructionRegister|InstructionRegister_2|outData~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.datad(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.cin(gnd),
	.combout(\ControllerSequencer|InstructionDecoder|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|InstructionDecoder|Equal6~3 .lut_mask = 16'hF000;
defparam \ControllerSequencer|InstructionDecoder|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneii_lcell_comb \ControllerSequencer|ControlMatrix|oCLK_RST (
// Equation(s):
// \ControllerSequencer|ControlMatrix|oCLK_RST~combout  = (\ControllerSequencer|InstructionDecoder|Equal6~3_combout  & (\ControllerSequencer|InstructionDecoder|Equal6~1_combout  & (\ControllerSequencer|RingCounter|RingCount_3|outQ~regout  & 
// \ControllerSequencer|InstructionDecoder|Equal18~0_combout )))

	.dataa(\ControllerSequencer|InstructionDecoder|Equal6~3_combout ),
	.datab(\ControllerSequencer|InstructionDecoder|Equal6~1_combout ),
	.datac(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.datad(\ControllerSequencer|InstructionDecoder|Equal18~0_combout ),
	.cin(gnd),
	.combout(\ControllerSequencer|ControlMatrix|oCLK_RST~combout ),
	.cout());
// synopsys translate_off
defparam \ControllerSequencer|ControlMatrix|oCLK_RST .lut_mask = 16'h8000;
defparam \ControllerSequencer|ControlMatrix|oCLK_RST .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[0]~I (
	.datain(\Bus|outData[0]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[0]));
// synopsys translate_off
defparam \oWbus[0]~I .input_async_reset = "none";
defparam \oWbus[0]~I .input_power_up = "low";
defparam \oWbus[0]~I .input_register_mode = "none";
defparam \oWbus[0]~I .input_sync_reset = "none";
defparam \oWbus[0]~I .oe_async_reset = "none";
defparam \oWbus[0]~I .oe_power_up = "low";
defparam \oWbus[0]~I .oe_register_mode = "none";
defparam \oWbus[0]~I .oe_sync_reset = "none";
defparam \oWbus[0]~I .operation_mode = "output";
defparam \oWbus[0]~I .output_async_reset = "none";
defparam \oWbus[0]~I .output_power_up = "low";
defparam \oWbus[0]~I .output_register_mode = "none";
defparam \oWbus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[1]~I (
	.datain(\Bus|outData[1]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[1]));
// synopsys translate_off
defparam \oWbus[1]~I .input_async_reset = "none";
defparam \oWbus[1]~I .input_power_up = "low";
defparam \oWbus[1]~I .input_register_mode = "none";
defparam \oWbus[1]~I .input_sync_reset = "none";
defparam \oWbus[1]~I .oe_async_reset = "none";
defparam \oWbus[1]~I .oe_power_up = "low";
defparam \oWbus[1]~I .oe_register_mode = "none";
defparam \oWbus[1]~I .oe_sync_reset = "none";
defparam \oWbus[1]~I .operation_mode = "output";
defparam \oWbus[1]~I .output_async_reset = "none";
defparam \oWbus[1]~I .output_power_up = "low";
defparam \oWbus[1]~I .output_register_mode = "none";
defparam \oWbus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[2]~I (
	.datain(\Bus|outData[2]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[2]));
// synopsys translate_off
defparam \oWbus[2]~I .input_async_reset = "none";
defparam \oWbus[2]~I .input_power_up = "low";
defparam \oWbus[2]~I .input_register_mode = "none";
defparam \oWbus[2]~I .input_sync_reset = "none";
defparam \oWbus[2]~I .oe_async_reset = "none";
defparam \oWbus[2]~I .oe_power_up = "low";
defparam \oWbus[2]~I .oe_register_mode = "none";
defparam \oWbus[2]~I .oe_sync_reset = "none";
defparam \oWbus[2]~I .operation_mode = "output";
defparam \oWbus[2]~I .output_async_reset = "none";
defparam \oWbus[2]~I .output_power_up = "low";
defparam \oWbus[2]~I .output_register_mode = "none";
defparam \oWbus[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[3]~I (
	.datain(\Bus|outData[3]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[3]));
// synopsys translate_off
defparam \oWbus[3]~I .input_async_reset = "none";
defparam \oWbus[3]~I .input_power_up = "low";
defparam \oWbus[3]~I .input_register_mode = "none";
defparam \oWbus[3]~I .input_sync_reset = "none";
defparam \oWbus[3]~I .oe_async_reset = "none";
defparam \oWbus[3]~I .oe_power_up = "low";
defparam \oWbus[3]~I .oe_register_mode = "none";
defparam \oWbus[3]~I .oe_sync_reset = "none";
defparam \oWbus[3]~I .operation_mode = "output";
defparam \oWbus[3]~I .output_async_reset = "none";
defparam \oWbus[3]~I .output_power_up = "low";
defparam \oWbus[3]~I .output_register_mode = "none";
defparam \oWbus[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[4]~I (
	.datain(\Bus|outData[4]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[4]));
// synopsys translate_off
defparam \oWbus[4]~I .input_async_reset = "none";
defparam \oWbus[4]~I .input_power_up = "low";
defparam \oWbus[4]~I .input_register_mode = "none";
defparam \oWbus[4]~I .input_sync_reset = "none";
defparam \oWbus[4]~I .oe_async_reset = "none";
defparam \oWbus[4]~I .oe_power_up = "low";
defparam \oWbus[4]~I .oe_register_mode = "none";
defparam \oWbus[4]~I .oe_sync_reset = "none";
defparam \oWbus[4]~I .operation_mode = "output";
defparam \oWbus[4]~I .output_async_reset = "none";
defparam \oWbus[4]~I .output_power_up = "low";
defparam \oWbus[4]~I .output_register_mode = "none";
defparam \oWbus[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[5]~I (
	.datain(\Bus|outData[5]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[5]));
// synopsys translate_off
defparam \oWbus[5]~I .input_async_reset = "none";
defparam \oWbus[5]~I .input_power_up = "low";
defparam \oWbus[5]~I .input_register_mode = "none";
defparam \oWbus[5]~I .input_sync_reset = "none";
defparam \oWbus[5]~I .oe_async_reset = "none";
defparam \oWbus[5]~I .oe_power_up = "low";
defparam \oWbus[5]~I .oe_register_mode = "none";
defparam \oWbus[5]~I .oe_sync_reset = "none";
defparam \oWbus[5]~I .operation_mode = "output";
defparam \oWbus[5]~I .output_async_reset = "none";
defparam \oWbus[5]~I .output_power_up = "low";
defparam \oWbus[5]~I .output_register_mode = "none";
defparam \oWbus[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[6]~I (
	.datain(\Bus|outData[6]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[6]));
// synopsys translate_off
defparam \oWbus[6]~I .input_async_reset = "none";
defparam \oWbus[6]~I .input_power_up = "low";
defparam \oWbus[6]~I .input_register_mode = "none";
defparam \oWbus[6]~I .input_sync_reset = "none";
defparam \oWbus[6]~I .oe_async_reset = "none";
defparam \oWbus[6]~I .oe_power_up = "low";
defparam \oWbus[6]~I .oe_register_mode = "none";
defparam \oWbus[6]~I .oe_sync_reset = "none";
defparam \oWbus[6]~I .operation_mode = "output";
defparam \oWbus[6]~I .output_async_reset = "none";
defparam \oWbus[6]~I .output_power_up = "low";
defparam \oWbus[6]~I .output_register_mode = "none";
defparam \oWbus[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[7]~I (
	.datain(\Bus|outData[7]$latch~combout ),
	.oe(\Bus|outData[7]_307~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[7]));
// synopsys translate_off
defparam \oWbus[7]~I .input_async_reset = "none";
defparam \oWbus[7]~I .input_power_up = "low";
defparam \oWbus[7]~I .input_register_mode = "none";
defparam \oWbus[7]~I .input_sync_reset = "none";
defparam \oWbus[7]~I .oe_async_reset = "none";
defparam \oWbus[7]~I .oe_power_up = "low";
defparam \oWbus[7]~I .oe_register_mode = "none";
defparam \oWbus[7]~I .oe_sync_reset = "none";
defparam \oWbus[7]~I .operation_mode = "output";
defparam \oWbus[7]~I .output_async_reset = "none";
defparam \oWbus[7]~I .output_power_up = "low";
defparam \oWbus[7]~I .output_register_mode = "none";
defparam \oWbus[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[8]~I (
	.datain(\Bus|outData[8]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[8]));
// synopsys translate_off
defparam \oWbus[8]~I .input_async_reset = "none";
defparam \oWbus[8]~I .input_power_up = "low";
defparam \oWbus[8]~I .input_register_mode = "none";
defparam \oWbus[8]~I .input_sync_reset = "none";
defparam \oWbus[8]~I .oe_async_reset = "none";
defparam \oWbus[8]~I .oe_power_up = "low";
defparam \oWbus[8]~I .oe_register_mode = "none";
defparam \oWbus[8]~I .oe_sync_reset = "none";
defparam \oWbus[8]~I .operation_mode = "output";
defparam \oWbus[8]~I .output_async_reset = "none";
defparam \oWbus[8]~I .output_power_up = "low";
defparam \oWbus[8]~I .output_register_mode = "none";
defparam \oWbus[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[9]~I (
	.datain(\Bus|outData[9]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[9]));
// synopsys translate_off
defparam \oWbus[9]~I .input_async_reset = "none";
defparam \oWbus[9]~I .input_power_up = "low";
defparam \oWbus[9]~I .input_register_mode = "none";
defparam \oWbus[9]~I .input_sync_reset = "none";
defparam \oWbus[9]~I .oe_async_reset = "none";
defparam \oWbus[9]~I .oe_power_up = "low";
defparam \oWbus[9]~I .oe_register_mode = "none";
defparam \oWbus[9]~I .oe_sync_reset = "none";
defparam \oWbus[9]~I .operation_mode = "output";
defparam \oWbus[9]~I .output_async_reset = "none";
defparam \oWbus[9]~I .output_power_up = "low";
defparam \oWbus[9]~I .output_register_mode = "none";
defparam \oWbus[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[10]~I (
	.datain(\Bus|outData[10]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[10]));
// synopsys translate_off
defparam \oWbus[10]~I .input_async_reset = "none";
defparam \oWbus[10]~I .input_power_up = "low";
defparam \oWbus[10]~I .input_register_mode = "none";
defparam \oWbus[10]~I .input_sync_reset = "none";
defparam \oWbus[10]~I .oe_async_reset = "none";
defparam \oWbus[10]~I .oe_power_up = "low";
defparam \oWbus[10]~I .oe_register_mode = "none";
defparam \oWbus[10]~I .oe_sync_reset = "none";
defparam \oWbus[10]~I .operation_mode = "output";
defparam \oWbus[10]~I .output_async_reset = "none";
defparam \oWbus[10]~I .output_power_up = "low";
defparam \oWbus[10]~I .output_register_mode = "none";
defparam \oWbus[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[11]~I (
	.datain(\Bus|outData[11]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[11]));
// synopsys translate_off
defparam \oWbus[11]~I .input_async_reset = "none";
defparam \oWbus[11]~I .input_power_up = "low";
defparam \oWbus[11]~I .input_register_mode = "none";
defparam \oWbus[11]~I .input_sync_reset = "none";
defparam \oWbus[11]~I .oe_async_reset = "none";
defparam \oWbus[11]~I .oe_power_up = "low";
defparam \oWbus[11]~I .oe_register_mode = "none";
defparam \oWbus[11]~I .oe_sync_reset = "none";
defparam \oWbus[11]~I .operation_mode = "output";
defparam \oWbus[11]~I .output_async_reset = "none";
defparam \oWbus[11]~I .output_power_up = "low";
defparam \oWbus[11]~I .output_register_mode = "none";
defparam \oWbus[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[12]~I (
	.datain(\Bus|outData[12]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[12]));
// synopsys translate_off
defparam \oWbus[12]~I .input_async_reset = "none";
defparam \oWbus[12]~I .input_power_up = "low";
defparam \oWbus[12]~I .input_register_mode = "none";
defparam \oWbus[12]~I .input_sync_reset = "none";
defparam \oWbus[12]~I .oe_async_reset = "none";
defparam \oWbus[12]~I .oe_power_up = "low";
defparam \oWbus[12]~I .oe_register_mode = "none";
defparam \oWbus[12]~I .oe_sync_reset = "none";
defparam \oWbus[12]~I .operation_mode = "output";
defparam \oWbus[12]~I .output_async_reset = "none";
defparam \oWbus[12]~I .output_power_up = "low";
defparam \oWbus[12]~I .output_register_mode = "none";
defparam \oWbus[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[13]~I (
	.datain(\Bus|outData[13]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[13]));
// synopsys translate_off
defparam \oWbus[13]~I .input_async_reset = "none";
defparam \oWbus[13]~I .input_power_up = "low";
defparam \oWbus[13]~I .input_register_mode = "none";
defparam \oWbus[13]~I .input_sync_reset = "none";
defparam \oWbus[13]~I .oe_async_reset = "none";
defparam \oWbus[13]~I .oe_power_up = "low";
defparam \oWbus[13]~I .oe_register_mode = "none";
defparam \oWbus[13]~I .oe_sync_reset = "none";
defparam \oWbus[13]~I .operation_mode = "output";
defparam \oWbus[13]~I .output_async_reset = "none";
defparam \oWbus[13]~I .output_power_up = "low";
defparam \oWbus[13]~I .output_register_mode = "none";
defparam \oWbus[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[14]~I (
	.datain(\Bus|outData[14]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[14]));
// synopsys translate_off
defparam \oWbus[14]~I .input_async_reset = "none";
defparam \oWbus[14]~I .input_power_up = "low";
defparam \oWbus[14]~I .input_register_mode = "none";
defparam \oWbus[14]~I .input_sync_reset = "none";
defparam \oWbus[14]~I .oe_async_reset = "none";
defparam \oWbus[14]~I .oe_power_up = "low";
defparam \oWbus[14]~I .oe_register_mode = "none";
defparam \oWbus[14]~I .oe_sync_reset = "none";
defparam \oWbus[14]~I .operation_mode = "output";
defparam \oWbus[14]~I .output_async_reset = "none";
defparam \oWbus[14]~I .output_power_up = "low";
defparam \oWbus[14]~I .output_register_mode = "none";
defparam \oWbus[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oWbus[15]~I (
	.datain(\Bus|outData[15]$latch~combout ),
	.oe(\Bus|outData[14]_468~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oWbus[15]));
// synopsys translate_off
defparam \oWbus[15]~I .input_async_reset = "none";
defparam \oWbus[15]~I .input_power_up = "low";
defparam \oWbus[15]~I .input_register_mode = "none";
defparam \oWbus[15]~I .input_sync_reset = "none";
defparam \oWbus[15]~I .oe_async_reset = "none";
defparam \oWbus[15]~I .oe_power_up = "low";
defparam \oWbus[15]~I .oe_register_mode = "none";
defparam \oWbus[15]~I .oe_sync_reset = "none";
defparam \oWbus[15]~I .operation_mode = "output";
defparam \oWbus[15]~I .output_async_reset = "none";
defparam \oWbus[15]~I .output_power_up = "low";
defparam \oWbus[15]~I .output_register_mode = "none";
defparam \oWbus[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[0]~I (
	.datain(\Memory|outData[0]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[0]));
// synopsys translate_off
defparam \oMemory[0]~I .input_async_reset = "none";
defparam \oMemory[0]~I .input_power_up = "low";
defparam \oMemory[0]~I .input_register_mode = "none";
defparam \oMemory[0]~I .input_sync_reset = "none";
defparam \oMemory[0]~I .oe_async_reset = "none";
defparam \oMemory[0]~I .oe_power_up = "low";
defparam \oMemory[0]~I .oe_register_mode = "none";
defparam \oMemory[0]~I .oe_sync_reset = "none";
defparam \oMemory[0]~I .operation_mode = "output";
defparam \oMemory[0]~I .output_async_reset = "none";
defparam \oMemory[0]~I .output_power_up = "low";
defparam \oMemory[0]~I .output_register_mode = "none";
defparam \oMemory[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[1]~I (
	.datain(\Memory|outData[1]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[1]));
// synopsys translate_off
defparam \oMemory[1]~I .input_async_reset = "none";
defparam \oMemory[1]~I .input_power_up = "low";
defparam \oMemory[1]~I .input_register_mode = "none";
defparam \oMemory[1]~I .input_sync_reset = "none";
defparam \oMemory[1]~I .oe_async_reset = "none";
defparam \oMemory[1]~I .oe_power_up = "low";
defparam \oMemory[1]~I .oe_register_mode = "none";
defparam \oMemory[1]~I .oe_sync_reset = "none";
defparam \oMemory[1]~I .operation_mode = "output";
defparam \oMemory[1]~I .output_async_reset = "none";
defparam \oMemory[1]~I .output_power_up = "low";
defparam \oMemory[1]~I .output_register_mode = "none";
defparam \oMemory[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[2]~I (
	.datain(\Memory|outData[2]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[2]));
// synopsys translate_off
defparam \oMemory[2]~I .input_async_reset = "none";
defparam \oMemory[2]~I .input_power_up = "low";
defparam \oMemory[2]~I .input_register_mode = "none";
defparam \oMemory[2]~I .input_sync_reset = "none";
defparam \oMemory[2]~I .oe_async_reset = "none";
defparam \oMemory[2]~I .oe_power_up = "low";
defparam \oMemory[2]~I .oe_register_mode = "none";
defparam \oMemory[2]~I .oe_sync_reset = "none";
defparam \oMemory[2]~I .operation_mode = "output";
defparam \oMemory[2]~I .output_async_reset = "none";
defparam \oMemory[2]~I .output_power_up = "low";
defparam \oMemory[2]~I .output_register_mode = "none";
defparam \oMemory[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[3]~I (
	.datain(\Memory|outData[3]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[3]));
// synopsys translate_off
defparam \oMemory[3]~I .input_async_reset = "none";
defparam \oMemory[3]~I .input_power_up = "low";
defparam \oMemory[3]~I .input_register_mode = "none";
defparam \oMemory[3]~I .input_sync_reset = "none";
defparam \oMemory[3]~I .oe_async_reset = "none";
defparam \oMemory[3]~I .oe_power_up = "low";
defparam \oMemory[3]~I .oe_register_mode = "none";
defparam \oMemory[3]~I .oe_sync_reset = "none";
defparam \oMemory[3]~I .operation_mode = "output";
defparam \oMemory[3]~I .output_async_reset = "none";
defparam \oMemory[3]~I .output_power_up = "low";
defparam \oMemory[3]~I .output_register_mode = "none";
defparam \oMemory[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[4]~I (
	.datain(\Memory|outData[4]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[4]));
// synopsys translate_off
defparam \oMemory[4]~I .input_async_reset = "none";
defparam \oMemory[4]~I .input_power_up = "low";
defparam \oMemory[4]~I .input_register_mode = "none";
defparam \oMemory[4]~I .input_sync_reset = "none";
defparam \oMemory[4]~I .oe_async_reset = "none";
defparam \oMemory[4]~I .oe_power_up = "low";
defparam \oMemory[4]~I .oe_register_mode = "none";
defparam \oMemory[4]~I .oe_sync_reset = "none";
defparam \oMemory[4]~I .operation_mode = "output";
defparam \oMemory[4]~I .output_async_reset = "none";
defparam \oMemory[4]~I .output_power_up = "low";
defparam \oMemory[4]~I .output_register_mode = "none";
defparam \oMemory[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[5]~I (
	.datain(\Memory|outData[5]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[5]));
// synopsys translate_off
defparam \oMemory[5]~I .input_async_reset = "none";
defparam \oMemory[5]~I .input_power_up = "low";
defparam \oMemory[5]~I .input_register_mode = "none";
defparam \oMemory[5]~I .input_sync_reset = "none";
defparam \oMemory[5]~I .oe_async_reset = "none";
defparam \oMemory[5]~I .oe_power_up = "low";
defparam \oMemory[5]~I .oe_register_mode = "none";
defparam \oMemory[5]~I .oe_sync_reset = "none";
defparam \oMemory[5]~I .operation_mode = "output";
defparam \oMemory[5]~I .output_async_reset = "none";
defparam \oMemory[5]~I .output_power_up = "low";
defparam \oMemory[5]~I .output_register_mode = "none";
defparam \oMemory[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[6]~I (
	.datain(\Memory|outData[6]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[6]));
// synopsys translate_off
defparam \oMemory[6]~I .input_async_reset = "none";
defparam \oMemory[6]~I .input_power_up = "low";
defparam \oMemory[6]~I .input_register_mode = "none";
defparam \oMemory[6]~I .input_sync_reset = "none";
defparam \oMemory[6]~I .oe_async_reset = "none";
defparam \oMemory[6]~I .oe_power_up = "low";
defparam \oMemory[6]~I .oe_register_mode = "none";
defparam \oMemory[6]~I .oe_sync_reset = "none";
defparam \oMemory[6]~I .operation_mode = "output";
defparam \oMemory[6]~I .output_async_reset = "none";
defparam \oMemory[6]~I .output_power_up = "low";
defparam \oMemory[6]~I .output_register_mode = "none";
defparam \oMemory[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMemory[7]~I (
	.datain(\Memory|outData[7]~reg0_regout ),
	.oe(\Memory|outData[0]~en_regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMemory[7]));
// synopsys translate_off
defparam \oMemory[7]~I .input_async_reset = "none";
defparam \oMemory[7]~I .input_power_up = "low";
defparam \oMemory[7]~I .input_register_mode = "none";
defparam \oMemory[7]~I .input_sync_reset = "none";
defparam \oMemory[7]~I .oe_async_reset = "none";
defparam \oMemory[7]~I .oe_power_up = "low";
defparam \oMemory[7]~I .oe_register_mode = "none";
defparam \oMemory[7]~I .oe_sync_reset = "none";
defparam \oMemory[7]~I .operation_mode = "output";
defparam \oMemory[7]~I .output_async_reset = "none";
defparam \oMemory[7]~I .output_power_up = "low";
defparam \oMemory[7]~I .output_register_mode = "none";
defparam \oMemory[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[0]~I (
	.datain(\Output_Register|Reg|outData [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[0]));
// synopsys translate_off
defparam \OutReg[0]~I .input_async_reset = "none";
defparam \OutReg[0]~I .input_power_up = "low";
defparam \OutReg[0]~I .input_register_mode = "none";
defparam \OutReg[0]~I .input_sync_reset = "none";
defparam \OutReg[0]~I .oe_async_reset = "none";
defparam \OutReg[0]~I .oe_power_up = "low";
defparam \OutReg[0]~I .oe_register_mode = "none";
defparam \OutReg[0]~I .oe_sync_reset = "none";
defparam \OutReg[0]~I .operation_mode = "output";
defparam \OutReg[0]~I .output_async_reset = "none";
defparam \OutReg[0]~I .output_power_up = "low";
defparam \OutReg[0]~I .output_register_mode = "none";
defparam \OutReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[1]~I (
	.datain(\Output_Register|Reg|outData [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[1]));
// synopsys translate_off
defparam \OutReg[1]~I .input_async_reset = "none";
defparam \OutReg[1]~I .input_power_up = "low";
defparam \OutReg[1]~I .input_register_mode = "none";
defparam \OutReg[1]~I .input_sync_reset = "none";
defparam \OutReg[1]~I .oe_async_reset = "none";
defparam \OutReg[1]~I .oe_power_up = "low";
defparam \OutReg[1]~I .oe_register_mode = "none";
defparam \OutReg[1]~I .oe_sync_reset = "none";
defparam \OutReg[1]~I .operation_mode = "output";
defparam \OutReg[1]~I .output_async_reset = "none";
defparam \OutReg[1]~I .output_power_up = "low";
defparam \OutReg[1]~I .output_register_mode = "none";
defparam \OutReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[2]~I (
	.datain(\Output_Register|Reg|outData [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[2]));
// synopsys translate_off
defparam \OutReg[2]~I .input_async_reset = "none";
defparam \OutReg[2]~I .input_power_up = "low";
defparam \OutReg[2]~I .input_register_mode = "none";
defparam \OutReg[2]~I .input_sync_reset = "none";
defparam \OutReg[2]~I .oe_async_reset = "none";
defparam \OutReg[2]~I .oe_power_up = "low";
defparam \OutReg[2]~I .oe_register_mode = "none";
defparam \OutReg[2]~I .oe_sync_reset = "none";
defparam \OutReg[2]~I .operation_mode = "output";
defparam \OutReg[2]~I .output_async_reset = "none";
defparam \OutReg[2]~I .output_power_up = "low";
defparam \OutReg[2]~I .output_register_mode = "none";
defparam \OutReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[3]~I (
	.datain(\Output_Register|Reg|outData [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[3]));
// synopsys translate_off
defparam \OutReg[3]~I .input_async_reset = "none";
defparam \OutReg[3]~I .input_power_up = "low";
defparam \OutReg[3]~I .input_register_mode = "none";
defparam \OutReg[3]~I .input_sync_reset = "none";
defparam \OutReg[3]~I .oe_async_reset = "none";
defparam \OutReg[3]~I .oe_power_up = "low";
defparam \OutReg[3]~I .oe_register_mode = "none";
defparam \OutReg[3]~I .oe_sync_reset = "none";
defparam \OutReg[3]~I .operation_mode = "output";
defparam \OutReg[3]~I .output_async_reset = "none";
defparam \OutReg[3]~I .output_power_up = "low";
defparam \OutReg[3]~I .output_register_mode = "none";
defparam \OutReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[4]~I (
	.datain(\Output_Register|Reg|outData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[4]));
// synopsys translate_off
defparam \OutReg[4]~I .input_async_reset = "none";
defparam \OutReg[4]~I .input_power_up = "low";
defparam \OutReg[4]~I .input_register_mode = "none";
defparam \OutReg[4]~I .input_sync_reset = "none";
defparam \OutReg[4]~I .oe_async_reset = "none";
defparam \OutReg[4]~I .oe_power_up = "low";
defparam \OutReg[4]~I .oe_register_mode = "none";
defparam \OutReg[4]~I .oe_sync_reset = "none";
defparam \OutReg[4]~I .operation_mode = "output";
defparam \OutReg[4]~I .output_async_reset = "none";
defparam \OutReg[4]~I .output_power_up = "low";
defparam \OutReg[4]~I .output_register_mode = "none";
defparam \OutReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[5]~I (
	.datain(\Output_Register|Reg|outData [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[5]));
// synopsys translate_off
defparam \OutReg[5]~I .input_async_reset = "none";
defparam \OutReg[5]~I .input_power_up = "low";
defparam \OutReg[5]~I .input_register_mode = "none";
defparam \OutReg[5]~I .input_sync_reset = "none";
defparam \OutReg[5]~I .oe_async_reset = "none";
defparam \OutReg[5]~I .oe_power_up = "low";
defparam \OutReg[5]~I .oe_register_mode = "none";
defparam \OutReg[5]~I .oe_sync_reset = "none";
defparam \OutReg[5]~I .operation_mode = "output";
defparam \OutReg[5]~I .output_async_reset = "none";
defparam \OutReg[5]~I .output_power_up = "low";
defparam \OutReg[5]~I .output_register_mode = "none";
defparam \OutReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[6]~I (
	.datain(\Output_Register|Reg|outData [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[6]));
// synopsys translate_off
defparam \OutReg[6]~I .input_async_reset = "none";
defparam \OutReg[6]~I .input_power_up = "low";
defparam \OutReg[6]~I .input_register_mode = "none";
defparam \OutReg[6]~I .input_sync_reset = "none";
defparam \OutReg[6]~I .oe_async_reset = "none";
defparam \OutReg[6]~I .oe_power_up = "low";
defparam \OutReg[6]~I .oe_register_mode = "none";
defparam \OutReg[6]~I .oe_sync_reset = "none";
defparam \OutReg[6]~I .operation_mode = "output";
defparam \OutReg[6]~I .output_async_reset = "none";
defparam \OutReg[6]~I .output_power_up = "low";
defparam \OutReg[6]~I .output_register_mode = "none";
defparam \OutReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OutReg[7]~I (
	.datain(\Output_Register|Reg|outData [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutReg[7]));
// synopsys translate_off
defparam \OutReg[7]~I .input_async_reset = "none";
defparam \OutReg[7]~I .input_power_up = "low";
defparam \OutReg[7]~I .input_register_mode = "none";
defparam \OutReg[7]~I .input_sync_reset = "none";
defparam \OutReg[7]~I .oe_async_reset = "none";
defparam \OutReg[7]~I .oe_power_up = "low";
defparam \OutReg[7]~I .oe_register_mode = "none";
defparam \OutReg[7]~I .oe_sync_reset = "none";
defparam \OutReg[7]~I .operation_mode = "output";
defparam \OutReg[7]~I .output_async_reset = "none";
defparam \OutReg[7]~I .output_power_up = "low";
defparam \OutReg[7]~I .output_register_mode = "none";
defparam \OutReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[0]~I (
	.datain(\ProgramCounter|ProgramCounter_0|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[0]));
// synopsys translate_off
defparam \oPC[0]~I .input_async_reset = "none";
defparam \oPC[0]~I .input_power_up = "low";
defparam \oPC[0]~I .input_register_mode = "none";
defparam \oPC[0]~I .input_sync_reset = "none";
defparam \oPC[0]~I .oe_async_reset = "none";
defparam \oPC[0]~I .oe_power_up = "low";
defparam \oPC[0]~I .oe_register_mode = "none";
defparam \oPC[0]~I .oe_sync_reset = "none";
defparam \oPC[0]~I .operation_mode = "output";
defparam \oPC[0]~I .output_async_reset = "none";
defparam \oPC[0]~I .output_power_up = "low";
defparam \oPC[0]~I .output_register_mode = "none";
defparam \oPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[1]~I (
	.datain(\ProgramCounter|ProgramCounter_1|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[1]));
// synopsys translate_off
defparam \oPC[1]~I .input_async_reset = "none";
defparam \oPC[1]~I .input_power_up = "low";
defparam \oPC[1]~I .input_register_mode = "none";
defparam \oPC[1]~I .input_sync_reset = "none";
defparam \oPC[1]~I .oe_async_reset = "none";
defparam \oPC[1]~I .oe_power_up = "low";
defparam \oPC[1]~I .oe_register_mode = "none";
defparam \oPC[1]~I .oe_sync_reset = "none";
defparam \oPC[1]~I .operation_mode = "output";
defparam \oPC[1]~I .output_async_reset = "none";
defparam \oPC[1]~I .output_power_up = "low";
defparam \oPC[1]~I .output_register_mode = "none";
defparam \oPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[2]~I (
	.datain(\ProgramCounter|ProgramCounter_2|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[2]));
// synopsys translate_off
defparam \oPC[2]~I .input_async_reset = "none";
defparam \oPC[2]~I .input_power_up = "low";
defparam \oPC[2]~I .input_register_mode = "none";
defparam \oPC[2]~I .input_sync_reset = "none";
defparam \oPC[2]~I .oe_async_reset = "none";
defparam \oPC[2]~I .oe_power_up = "low";
defparam \oPC[2]~I .oe_register_mode = "none";
defparam \oPC[2]~I .oe_sync_reset = "none";
defparam \oPC[2]~I .operation_mode = "output";
defparam \oPC[2]~I .output_async_reset = "none";
defparam \oPC[2]~I .output_power_up = "low";
defparam \oPC[2]~I .output_register_mode = "none";
defparam \oPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[3]~I (
	.datain(\ProgramCounter|ProgramCounter_3|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[3]));
// synopsys translate_off
defparam \oPC[3]~I .input_async_reset = "none";
defparam \oPC[3]~I .input_power_up = "low";
defparam \oPC[3]~I .input_register_mode = "none";
defparam \oPC[3]~I .input_sync_reset = "none";
defparam \oPC[3]~I .oe_async_reset = "none";
defparam \oPC[3]~I .oe_power_up = "low";
defparam \oPC[3]~I .oe_register_mode = "none";
defparam \oPC[3]~I .oe_sync_reset = "none";
defparam \oPC[3]~I .operation_mode = "output";
defparam \oPC[3]~I .output_async_reset = "none";
defparam \oPC[3]~I .output_power_up = "low";
defparam \oPC[3]~I .output_register_mode = "none";
defparam \oPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[4]~I (
	.datain(\ProgramCounter|ProgramCounter_4|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[4]));
// synopsys translate_off
defparam \oPC[4]~I .input_async_reset = "none";
defparam \oPC[4]~I .input_power_up = "low";
defparam \oPC[4]~I .input_register_mode = "none";
defparam \oPC[4]~I .input_sync_reset = "none";
defparam \oPC[4]~I .oe_async_reset = "none";
defparam \oPC[4]~I .oe_power_up = "low";
defparam \oPC[4]~I .oe_register_mode = "none";
defparam \oPC[4]~I .oe_sync_reset = "none";
defparam \oPC[4]~I .operation_mode = "output";
defparam \oPC[4]~I .output_async_reset = "none";
defparam \oPC[4]~I .output_power_up = "low";
defparam \oPC[4]~I .output_register_mode = "none";
defparam \oPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[5]~I (
	.datain(\ProgramCounter|ProgramCounter_5|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[5]));
// synopsys translate_off
defparam \oPC[5]~I .input_async_reset = "none";
defparam \oPC[5]~I .input_power_up = "low";
defparam \oPC[5]~I .input_register_mode = "none";
defparam \oPC[5]~I .input_sync_reset = "none";
defparam \oPC[5]~I .oe_async_reset = "none";
defparam \oPC[5]~I .oe_power_up = "low";
defparam \oPC[5]~I .oe_register_mode = "none";
defparam \oPC[5]~I .oe_sync_reset = "none";
defparam \oPC[5]~I .operation_mode = "output";
defparam \oPC[5]~I .output_async_reset = "none";
defparam \oPC[5]~I .output_power_up = "low";
defparam \oPC[5]~I .output_register_mode = "none";
defparam \oPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[6]~I (
	.datain(\ProgramCounter|ProgramCounter_6|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[6]));
// synopsys translate_off
defparam \oPC[6]~I .input_async_reset = "none";
defparam \oPC[6]~I .input_power_up = "low";
defparam \oPC[6]~I .input_register_mode = "none";
defparam \oPC[6]~I .input_sync_reset = "none";
defparam \oPC[6]~I .oe_async_reset = "none";
defparam \oPC[6]~I .oe_power_up = "low";
defparam \oPC[6]~I .oe_register_mode = "none";
defparam \oPC[6]~I .oe_sync_reset = "none";
defparam \oPC[6]~I .operation_mode = "output";
defparam \oPC[6]~I .output_async_reset = "none";
defparam \oPC[6]~I .output_power_up = "low";
defparam \oPC[6]~I .output_register_mode = "none";
defparam \oPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[7]~I (
	.datain(\ProgramCounter|ProgramCounter_7|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[7]));
// synopsys translate_off
defparam \oPC[7]~I .input_async_reset = "none";
defparam \oPC[7]~I .input_power_up = "low";
defparam \oPC[7]~I .input_register_mode = "none";
defparam \oPC[7]~I .input_sync_reset = "none";
defparam \oPC[7]~I .oe_async_reset = "none";
defparam \oPC[7]~I .oe_power_up = "low";
defparam \oPC[7]~I .oe_register_mode = "none";
defparam \oPC[7]~I .oe_sync_reset = "none";
defparam \oPC[7]~I .operation_mode = "output";
defparam \oPC[7]~I .output_async_reset = "none";
defparam \oPC[7]~I .output_power_up = "low";
defparam \oPC[7]~I .output_register_mode = "none";
defparam \oPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[8]~I (
	.datain(\ProgramCounter|ProgramCounter_8|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[8]));
// synopsys translate_off
defparam \oPC[8]~I .input_async_reset = "none";
defparam \oPC[8]~I .input_power_up = "low";
defparam \oPC[8]~I .input_register_mode = "none";
defparam \oPC[8]~I .input_sync_reset = "none";
defparam \oPC[8]~I .oe_async_reset = "none";
defparam \oPC[8]~I .oe_power_up = "low";
defparam \oPC[8]~I .oe_register_mode = "none";
defparam \oPC[8]~I .oe_sync_reset = "none";
defparam \oPC[8]~I .operation_mode = "output";
defparam \oPC[8]~I .output_async_reset = "none";
defparam \oPC[8]~I .output_power_up = "low";
defparam \oPC[8]~I .output_register_mode = "none";
defparam \oPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[9]~I (
	.datain(\ProgramCounter|ProgramCounter_9|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[9]));
// synopsys translate_off
defparam \oPC[9]~I .input_async_reset = "none";
defparam \oPC[9]~I .input_power_up = "low";
defparam \oPC[9]~I .input_register_mode = "none";
defparam \oPC[9]~I .input_sync_reset = "none";
defparam \oPC[9]~I .oe_async_reset = "none";
defparam \oPC[9]~I .oe_power_up = "low";
defparam \oPC[9]~I .oe_register_mode = "none";
defparam \oPC[9]~I .oe_sync_reset = "none";
defparam \oPC[9]~I .operation_mode = "output";
defparam \oPC[9]~I .output_async_reset = "none";
defparam \oPC[9]~I .output_power_up = "low";
defparam \oPC[9]~I .output_register_mode = "none";
defparam \oPC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[10]~I (
	.datain(\ProgramCounter|ProgramCounter_10|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[10]));
// synopsys translate_off
defparam \oPC[10]~I .input_async_reset = "none";
defparam \oPC[10]~I .input_power_up = "low";
defparam \oPC[10]~I .input_register_mode = "none";
defparam \oPC[10]~I .input_sync_reset = "none";
defparam \oPC[10]~I .oe_async_reset = "none";
defparam \oPC[10]~I .oe_power_up = "low";
defparam \oPC[10]~I .oe_register_mode = "none";
defparam \oPC[10]~I .oe_sync_reset = "none";
defparam \oPC[10]~I .operation_mode = "output";
defparam \oPC[10]~I .output_async_reset = "none";
defparam \oPC[10]~I .output_power_up = "low";
defparam \oPC[10]~I .output_register_mode = "none";
defparam \oPC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[11]~I (
	.datain(\ProgramCounter|ProgramCounter_11|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[11]));
// synopsys translate_off
defparam \oPC[11]~I .input_async_reset = "none";
defparam \oPC[11]~I .input_power_up = "low";
defparam \oPC[11]~I .input_register_mode = "none";
defparam \oPC[11]~I .input_sync_reset = "none";
defparam \oPC[11]~I .oe_async_reset = "none";
defparam \oPC[11]~I .oe_power_up = "low";
defparam \oPC[11]~I .oe_register_mode = "none";
defparam \oPC[11]~I .oe_sync_reset = "none";
defparam \oPC[11]~I .operation_mode = "output";
defparam \oPC[11]~I .output_async_reset = "none";
defparam \oPC[11]~I .output_power_up = "low";
defparam \oPC[11]~I .output_register_mode = "none";
defparam \oPC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[12]~I (
	.datain(\ProgramCounter|ProgramCounter_12|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[12]));
// synopsys translate_off
defparam \oPC[12]~I .input_async_reset = "none";
defparam \oPC[12]~I .input_power_up = "low";
defparam \oPC[12]~I .input_register_mode = "none";
defparam \oPC[12]~I .input_sync_reset = "none";
defparam \oPC[12]~I .oe_async_reset = "none";
defparam \oPC[12]~I .oe_power_up = "low";
defparam \oPC[12]~I .oe_register_mode = "none";
defparam \oPC[12]~I .oe_sync_reset = "none";
defparam \oPC[12]~I .operation_mode = "output";
defparam \oPC[12]~I .output_async_reset = "none";
defparam \oPC[12]~I .output_power_up = "low";
defparam \oPC[12]~I .output_register_mode = "none";
defparam \oPC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[13]~I (
	.datain(\ProgramCounter|ProgramCounter_13|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[13]));
// synopsys translate_off
defparam \oPC[13]~I .input_async_reset = "none";
defparam \oPC[13]~I .input_power_up = "low";
defparam \oPC[13]~I .input_register_mode = "none";
defparam \oPC[13]~I .input_sync_reset = "none";
defparam \oPC[13]~I .oe_async_reset = "none";
defparam \oPC[13]~I .oe_power_up = "low";
defparam \oPC[13]~I .oe_register_mode = "none";
defparam \oPC[13]~I .oe_sync_reset = "none";
defparam \oPC[13]~I .operation_mode = "output";
defparam \oPC[13]~I .output_async_reset = "none";
defparam \oPC[13]~I .output_power_up = "low";
defparam \oPC[13]~I .output_register_mode = "none";
defparam \oPC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[14]~I (
	.datain(\ProgramCounter|ProgramCounter_14|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[14]));
// synopsys translate_off
defparam \oPC[14]~I .input_async_reset = "none";
defparam \oPC[14]~I .input_power_up = "low";
defparam \oPC[14]~I .input_register_mode = "none";
defparam \oPC[14]~I .input_sync_reset = "none";
defparam \oPC[14]~I .oe_async_reset = "none";
defparam \oPC[14]~I .oe_power_up = "low";
defparam \oPC[14]~I .oe_register_mode = "none";
defparam \oPC[14]~I .oe_sync_reset = "none";
defparam \oPC[14]~I .operation_mode = "output";
defparam \oPC[14]~I .output_async_reset = "none";
defparam \oPC[14]~I .output_power_up = "low";
defparam \oPC[14]~I .output_register_mode = "none";
defparam \oPC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oPC[15]~I (
	.datain(\ProgramCounter|ProgramCounter_15|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oPC[15]));
// synopsys translate_off
defparam \oPC[15]~I .input_async_reset = "none";
defparam \oPC[15]~I .input_power_up = "low";
defparam \oPC[15]~I .input_register_mode = "none";
defparam \oPC[15]~I .input_sync_reset = "none";
defparam \oPC[15]~I .oe_async_reset = "none";
defparam \oPC[15]~I .oe_power_up = "low";
defparam \oPC[15]~I .oe_register_mode = "none";
defparam \oPC[15]~I .oe_sync_reset = "none";
defparam \oPC[15]~I .operation_mode = "output";
defparam \oPC[15]~I .output_async_reset = "none";
defparam \oPC[15]~I .output_power_up = "low";
defparam \oPC[15]~I .output_register_mode = "none";
defparam \oPC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[0]~I (
	.datain(\InstructionRegister|InstructionRegister_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[0]));
// synopsys translate_off
defparam \oInst[0]~I .input_async_reset = "none";
defparam \oInst[0]~I .input_power_up = "low";
defparam \oInst[0]~I .input_register_mode = "none";
defparam \oInst[0]~I .input_sync_reset = "none";
defparam \oInst[0]~I .oe_async_reset = "none";
defparam \oInst[0]~I .oe_power_up = "low";
defparam \oInst[0]~I .oe_register_mode = "none";
defparam \oInst[0]~I .oe_sync_reset = "none";
defparam \oInst[0]~I .operation_mode = "output";
defparam \oInst[0]~I .output_async_reset = "none";
defparam \oInst[0]~I .output_power_up = "low";
defparam \oInst[0]~I .output_register_mode = "none";
defparam \oInst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[1]~I (
	.datain(\InstructionRegister|InstructionRegister_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[1]));
// synopsys translate_off
defparam \oInst[1]~I .input_async_reset = "none";
defparam \oInst[1]~I .input_power_up = "low";
defparam \oInst[1]~I .input_register_mode = "none";
defparam \oInst[1]~I .input_sync_reset = "none";
defparam \oInst[1]~I .oe_async_reset = "none";
defparam \oInst[1]~I .oe_power_up = "low";
defparam \oInst[1]~I .oe_register_mode = "none";
defparam \oInst[1]~I .oe_sync_reset = "none";
defparam \oInst[1]~I .operation_mode = "output";
defparam \oInst[1]~I .output_async_reset = "none";
defparam \oInst[1]~I .output_power_up = "low";
defparam \oInst[1]~I .output_register_mode = "none";
defparam \oInst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[2]~I (
	.datain(\InstructionRegister|InstructionRegister_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[2]));
// synopsys translate_off
defparam \oInst[2]~I .input_async_reset = "none";
defparam \oInst[2]~I .input_power_up = "low";
defparam \oInst[2]~I .input_register_mode = "none";
defparam \oInst[2]~I .input_sync_reset = "none";
defparam \oInst[2]~I .oe_async_reset = "none";
defparam \oInst[2]~I .oe_power_up = "low";
defparam \oInst[2]~I .oe_register_mode = "none";
defparam \oInst[2]~I .oe_sync_reset = "none";
defparam \oInst[2]~I .operation_mode = "output";
defparam \oInst[2]~I .output_async_reset = "none";
defparam \oInst[2]~I .output_power_up = "low";
defparam \oInst[2]~I .output_register_mode = "none";
defparam \oInst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[3]~I (
	.datain(\InstructionRegister|InstructionRegister_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[3]));
// synopsys translate_off
defparam \oInst[3]~I .input_async_reset = "none";
defparam \oInst[3]~I .input_power_up = "low";
defparam \oInst[3]~I .input_register_mode = "none";
defparam \oInst[3]~I .input_sync_reset = "none";
defparam \oInst[3]~I .oe_async_reset = "none";
defparam \oInst[3]~I .oe_power_up = "low";
defparam \oInst[3]~I .oe_register_mode = "none";
defparam \oInst[3]~I .oe_sync_reset = "none";
defparam \oInst[3]~I .operation_mode = "output";
defparam \oInst[3]~I .output_async_reset = "none";
defparam \oInst[3]~I .output_power_up = "low";
defparam \oInst[3]~I .output_register_mode = "none";
defparam \oInst[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[4]~I (
	.datain(\InstructionRegister|InstructionRegister_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[4]));
// synopsys translate_off
defparam \oInst[4]~I .input_async_reset = "none";
defparam \oInst[4]~I .input_power_up = "low";
defparam \oInst[4]~I .input_register_mode = "none";
defparam \oInst[4]~I .input_sync_reset = "none";
defparam \oInst[4]~I .oe_async_reset = "none";
defparam \oInst[4]~I .oe_power_up = "low";
defparam \oInst[4]~I .oe_register_mode = "none";
defparam \oInst[4]~I .oe_sync_reset = "none";
defparam \oInst[4]~I .operation_mode = "output";
defparam \oInst[4]~I .output_async_reset = "none";
defparam \oInst[4]~I .output_power_up = "low";
defparam \oInst[4]~I .output_register_mode = "none";
defparam \oInst[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[5]~I (
	.datain(\InstructionRegister|InstructionRegister_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[5]));
// synopsys translate_off
defparam \oInst[5]~I .input_async_reset = "none";
defparam \oInst[5]~I .input_power_up = "low";
defparam \oInst[5]~I .input_register_mode = "none";
defparam \oInst[5]~I .input_sync_reset = "none";
defparam \oInst[5]~I .oe_async_reset = "none";
defparam \oInst[5]~I .oe_power_up = "low";
defparam \oInst[5]~I .oe_register_mode = "none";
defparam \oInst[5]~I .oe_sync_reset = "none";
defparam \oInst[5]~I .operation_mode = "output";
defparam \oInst[5]~I .output_async_reset = "none";
defparam \oInst[5]~I .output_power_up = "low";
defparam \oInst[5]~I .output_register_mode = "none";
defparam \oInst[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[6]~I (
	.datain(\InstructionRegister|InstructionRegister_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[6]));
// synopsys translate_off
defparam \oInst[6]~I .input_async_reset = "none";
defparam \oInst[6]~I .input_power_up = "low";
defparam \oInst[6]~I .input_register_mode = "none";
defparam \oInst[6]~I .input_sync_reset = "none";
defparam \oInst[6]~I .oe_async_reset = "none";
defparam \oInst[6]~I .oe_power_up = "low";
defparam \oInst[6]~I .oe_register_mode = "none";
defparam \oInst[6]~I .oe_sync_reset = "none";
defparam \oInst[6]~I .operation_mode = "output";
defparam \oInst[6]~I .output_async_reset = "none";
defparam \oInst[6]~I .output_power_up = "low";
defparam \oInst[6]~I .output_register_mode = "none";
defparam \oInst[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oInst[7]~I (
	.datain(\InstructionRegister|InstructionRegister_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oInst[7]));
// synopsys translate_off
defparam \oInst[7]~I .input_async_reset = "none";
defparam \oInst[7]~I .input_power_up = "low";
defparam \oInst[7]~I .input_register_mode = "none";
defparam \oInst[7]~I .input_sync_reset = "none";
defparam \oInst[7]~I .oe_async_reset = "none";
defparam \oInst[7]~I .oe_power_up = "low";
defparam \oInst[7]~I .oe_register_mode = "none";
defparam \oInst[7]~I .oe_sync_reset = "none";
defparam \oInst[7]~I .operation_mode = "output";
defparam \oInst[7]~I .output_async_reset = "none";
defparam \oInst[7]~I .output_power_up = "low";
defparam \oInst[7]~I .output_register_mode = "none";
defparam \oInst[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[0]~I (
	.datain(\TMP|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[0]));
// synopsys translate_off
defparam \oTMPREG[0]~I .input_async_reset = "none";
defparam \oTMPREG[0]~I .input_power_up = "low";
defparam \oTMPREG[0]~I .input_register_mode = "none";
defparam \oTMPREG[0]~I .input_sync_reset = "none";
defparam \oTMPREG[0]~I .oe_async_reset = "none";
defparam \oTMPREG[0]~I .oe_power_up = "low";
defparam \oTMPREG[0]~I .oe_register_mode = "none";
defparam \oTMPREG[0]~I .oe_sync_reset = "none";
defparam \oTMPREG[0]~I .operation_mode = "output";
defparam \oTMPREG[0]~I .output_async_reset = "none";
defparam \oTMPREG[0]~I .output_power_up = "low";
defparam \oTMPREG[0]~I .output_register_mode = "none";
defparam \oTMPREG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[1]~I (
	.datain(\TMP|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[1]));
// synopsys translate_off
defparam \oTMPREG[1]~I .input_async_reset = "none";
defparam \oTMPREG[1]~I .input_power_up = "low";
defparam \oTMPREG[1]~I .input_register_mode = "none";
defparam \oTMPREG[1]~I .input_sync_reset = "none";
defparam \oTMPREG[1]~I .oe_async_reset = "none";
defparam \oTMPREG[1]~I .oe_power_up = "low";
defparam \oTMPREG[1]~I .oe_register_mode = "none";
defparam \oTMPREG[1]~I .oe_sync_reset = "none";
defparam \oTMPREG[1]~I .operation_mode = "output";
defparam \oTMPREG[1]~I .output_async_reset = "none";
defparam \oTMPREG[1]~I .output_power_up = "low";
defparam \oTMPREG[1]~I .output_register_mode = "none";
defparam \oTMPREG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[2]~I (
	.datain(\TMP|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[2]));
// synopsys translate_off
defparam \oTMPREG[2]~I .input_async_reset = "none";
defparam \oTMPREG[2]~I .input_power_up = "low";
defparam \oTMPREG[2]~I .input_register_mode = "none";
defparam \oTMPREG[2]~I .input_sync_reset = "none";
defparam \oTMPREG[2]~I .oe_async_reset = "none";
defparam \oTMPREG[2]~I .oe_power_up = "low";
defparam \oTMPREG[2]~I .oe_register_mode = "none";
defparam \oTMPREG[2]~I .oe_sync_reset = "none";
defparam \oTMPREG[2]~I .operation_mode = "output";
defparam \oTMPREG[2]~I .output_async_reset = "none";
defparam \oTMPREG[2]~I .output_power_up = "low";
defparam \oTMPREG[2]~I .output_register_mode = "none";
defparam \oTMPREG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[3]~I (
	.datain(\TMP|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[3]));
// synopsys translate_off
defparam \oTMPREG[3]~I .input_async_reset = "none";
defparam \oTMPREG[3]~I .input_power_up = "low";
defparam \oTMPREG[3]~I .input_register_mode = "none";
defparam \oTMPREG[3]~I .input_sync_reset = "none";
defparam \oTMPREG[3]~I .oe_async_reset = "none";
defparam \oTMPREG[3]~I .oe_power_up = "low";
defparam \oTMPREG[3]~I .oe_register_mode = "none";
defparam \oTMPREG[3]~I .oe_sync_reset = "none";
defparam \oTMPREG[3]~I .operation_mode = "output";
defparam \oTMPREG[3]~I .output_async_reset = "none";
defparam \oTMPREG[3]~I .output_power_up = "low";
defparam \oTMPREG[3]~I .output_register_mode = "none";
defparam \oTMPREG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[4]~I (
	.datain(\TMP|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[4]));
// synopsys translate_off
defparam \oTMPREG[4]~I .input_async_reset = "none";
defparam \oTMPREG[4]~I .input_power_up = "low";
defparam \oTMPREG[4]~I .input_register_mode = "none";
defparam \oTMPREG[4]~I .input_sync_reset = "none";
defparam \oTMPREG[4]~I .oe_async_reset = "none";
defparam \oTMPREG[4]~I .oe_power_up = "low";
defparam \oTMPREG[4]~I .oe_register_mode = "none";
defparam \oTMPREG[4]~I .oe_sync_reset = "none";
defparam \oTMPREG[4]~I .operation_mode = "output";
defparam \oTMPREG[4]~I .output_async_reset = "none";
defparam \oTMPREG[4]~I .output_power_up = "low";
defparam \oTMPREG[4]~I .output_register_mode = "none";
defparam \oTMPREG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[5]~I (
	.datain(\TMP|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[5]));
// synopsys translate_off
defparam \oTMPREG[5]~I .input_async_reset = "none";
defparam \oTMPREG[5]~I .input_power_up = "low";
defparam \oTMPREG[5]~I .input_register_mode = "none";
defparam \oTMPREG[5]~I .input_sync_reset = "none";
defparam \oTMPREG[5]~I .oe_async_reset = "none";
defparam \oTMPREG[5]~I .oe_power_up = "low";
defparam \oTMPREG[5]~I .oe_register_mode = "none";
defparam \oTMPREG[5]~I .oe_sync_reset = "none";
defparam \oTMPREG[5]~I .operation_mode = "output";
defparam \oTMPREG[5]~I .output_async_reset = "none";
defparam \oTMPREG[5]~I .output_power_up = "low";
defparam \oTMPREG[5]~I .output_register_mode = "none";
defparam \oTMPREG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[6]~I (
	.datain(\TMP|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[6]));
// synopsys translate_off
defparam \oTMPREG[6]~I .input_async_reset = "none";
defparam \oTMPREG[6]~I .input_power_up = "low";
defparam \oTMPREG[6]~I .input_register_mode = "none";
defparam \oTMPREG[6]~I .input_sync_reset = "none";
defparam \oTMPREG[6]~I .oe_async_reset = "none";
defparam \oTMPREG[6]~I .oe_power_up = "low";
defparam \oTMPREG[6]~I .oe_register_mode = "none";
defparam \oTMPREG[6]~I .oe_sync_reset = "none";
defparam \oTMPREG[6]~I .operation_mode = "output";
defparam \oTMPREG[6]~I .output_async_reset = "none";
defparam \oTMPREG[6]~I .output_power_up = "low";
defparam \oTMPREG[6]~I .output_register_mode = "none";
defparam \oTMPREG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTMPREG[7]~I (
	.datain(\TMP|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTMPREG[7]));
// synopsys translate_off
defparam \oTMPREG[7]~I .input_async_reset = "none";
defparam \oTMPREG[7]~I .input_power_up = "low";
defparam \oTMPREG[7]~I .input_register_mode = "none";
defparam \oTMPREG[7]~I .input_sync_reset = "none";
defparam \oTMPREG[7]~I .oe_async_reset = "none";
defparam \oTMPREG[7]~I .oe_power_up = "low";
defparam \oTMPREG[7]~I .oe_register_mode = "none";
defparam \oTMPREG[7]~I .oe_sync_reset = "none";
defparam \oTMPREG[7]~I .operation_mode = "output";
defparam \oTMPREG[7]~I .output_async_reset = "none";
defparam \oTMPREG[7]~I .output_power_up = "low";
defparam \oTMPREG[7]~I .output_register_mode = "none";
defparam \oTMPREG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[0]~I (
	.datain(\B|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[0]));
// synopsys translate_off
defparam \oBReg[0]~I .input_async_reset = "none";
defparam \oBReg[0]~I .input_power_up = "low";
defparam \oBReg[0]~I .input_register_mode = "none";
defparam \oBReg[0]~I .input_sync_reset = "none";
defparam \oBReg[0]~I .oe_async_reset = "none";
defparam \oBReg[0]~I .oe_power_up = "low";
defparam \oBReg[0]~I .oe_register_mode = "none";
defparam \oBReg[0]~I .oe_sync_reset = "none";
defparam \oBReg[0]~I .operation_mode = "output";
defparam \oBReg[0]~I .output_async_reset = "none";
defparam \oBReg[0]~I .output_power_up = "low";
defparam \oBReg[0]~I .output_register_mode = "none";
defparam \oBReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[1]~I (
	.datain(\B|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[1]));
// synopsys translate_off
defparam \oBReg[1]~I .input_async_reset = "none";
defparam \oBReg[1]~I .input_power_up = "low";
defparam \oBReg[1]~I .input_register_mode = "none";
defparam \oBReg[1]~I .input_sync_reset = "none";
defparam \oBReg[1]~I .oe_async_reset = "none";
defparam \oBReg[1]~I .oe_power_up = "low";
defparam \oBReg[1]~I .oe_register_mode = "none";
defparam \oBReg[1]~I .oe_sync_reset = "none";
defparam \oBReg[1]~I .operation_mode = "output";
defparam \oBReg[1]~I .output_async_reset = "none";
defparam \oBReg[1]~I .output_power_up = "low";
defparam \oBReg[1]~I .output_register_mode = "none";
defparam \oBReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[2]~I (
	.datain(\B|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[2]));
// synopsys translate_off
defparam \oBReg[2]~I .input_async_reset = "none";
defparam \oBReg[2]~I .input_power_up = "low";
defparam \oBReg[2]~I .input_register_mode = "none";
defparam \oBReg[2]~I .input_sync_reset = "none";
defparam \oBReg[2]~I .oe_async_reset = "none";
defparam \oBReg[2]~I .oe_power_up = "low";
defparam \oBReg[2]~I .oe_register_mode = "none";
defparam \oBReg[2]~I .oe_sync_reset = "none";
defparam \oBReg[2]~I .operation_mode = "output";
defparam \oBReg[2]~I .output_async_reset = "none";
defparam \oBReg[2]~I .output_power_up = "low";
defparam \oBReg[2]~I .output_register_mode = "none";
defparam \oBReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[3]~I (
	.datain(\B|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[3]));
// synopsys translate_off
defparam \oBReg[3]~I .input_async_reset = "none";
defparam \oBReg[3]~I .input_power_up = "low";
defparam \oBReg[3]~I .input_register_mode = "none";
defparam \oBReg[3]~I .input_sync_reset = "none";
defparam \oBReg[3]~I .oe_async_reset = "none";
defparam \oBReg[3]~I .oe_power_up = "low";
defparam \oBReg[3]~I .oe_register_mode = "none";
defparam \oBReg[3]~I .oe_sync_reset = "none";
defparam \oBReg[3]~I .operation_mode = "output";
defparam \oBReg[3]~I .output_async_reset = "none";
defparam \oBReg[3]~I .output_power_up = "low";
defparam \oBReg[3]~I .output_register_mode = "none";
defparam \oBReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[4]~I (
	.datain(\B|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[4]));
// synopsys translate_off
defparam \oBReg[4]~I .input_async_reset = "none";
defparam \oBReg[4]~I .input_power_up = "low";
defparam \oBReg[4]~I .input_register_mode = "none";
defparam \oBReg[4]~I .input_sync_reset = "none";
defparam \oBReg[4]~I .oe_async_reset = "none";
defparam \oBReg[4]~I .oe_power_up = "low";
defparam \oBReg[4]~I .oe_register_mode = "none";
defparam \oBReg[4]~I .oe_sync_reset = "none";
defparam \oBReg[4]~I .operation_mode = "output";
defparam \oBReg[4]~I .output_async_reset = "none";
defparam \oBReg[4]~I .output_power_up = "low";
defparam \oBReg[4]~I .output_register_mode = "none";
defparam \oBReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[5]~I (
	.datain(\B|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[5]));
// synopsys translate_off
defparam \oBReg[5]~I .input_async_reset = "none";
defparam \oBReg[5]~I .input_power_up = "low";
defparam \oBReg[5]~I .input_register_mode = "none";
defparam \oBReg[5]~I .input_sync_reset = "none";
defparam \oBReg[5]~I .oe_async_reset = "none";
defparam \oBReg[5]~I .oe_power_up = "low";
defparam \oBReg[5]~I .oe_register_mode = "none";
defparam \oBReg[5]~I .oe_sync_reset = "none";
defparam \oBReg[5]~I .operation_mode = "output";
defparam \oBReg[5]~I .output_async_reset = "none";
defparam \oBReg[5]~I .output_power_up = "low";
defparam \oBReg[5]~I .output_register_mode = "none";
defparam \oBReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[6]~I (
	.datain(\B|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[6]));
// synopsys translate_off
defparam \oBReg[6]~I .input_async_reset = "none";
defparam \oBReg[6]~I .input_power_up = "low";
defparam \oBReg[6]~I .input_register_mode = "none";
defparam \oBReg[6]~I .input_sync_reset = "none";
defparam \oBReg[6]~I .oe_async_reset = "none";
defparam \oBReg[6]~I .oe_power_up = "low";
defparam \oBReg[6]~I .oe_register_mode = "none";
defparam \oBReg[6]~I .oe_sync_reset = "none";
defparam \oBReg[6]~I .operation_mode = "output";
defparam \oBReg[6]~I .output_async_reset = "none";
defparam \oBReg[6]~I .output_power_up = "low";
defparam \oBReg[6]~I .output_register_mode = "none";
defparam \oBReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oBReg[7]~I (
	.datain(\B|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oBReg[7]));
// synopsys translate_off
defparam \oBReg[7]~I .input_async_reset = "none";
defparam \oBReg[7]~I .input_power_up = "low";
defparam \oBReg[7]~I .input_register_mode = "none";
defparam \oBReg[7]~I .input_sync_reset = "none";
defparam \oBReg[7]~I .oe_async_reset = "none";
defparam \oBReg[7]~I .oe_power_up = "low";
defparam \oBReg[7]~I .oe_register_mode = "none";
defparam \oBReg[7]~I .oe_sync_reset = "none";
defparam \oBReg[7]~I .operation_mode = "output";
defparam \oBReg[7]~I .output_async_reset = "none";
defparam \oBReg[7]~I .output_power_up = "low";
defparam \oBReg[7]~I .output_register_mode = "none";
defparam \oBReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[0]~I (
	.datain(\C|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[0]));
// synopsys translate_off
defparam \oCReg[0]~I .input_async_reset = "none";
defparam \oCReg[0]~I .input_power_up = "low";
defparam \oCReg[0]~I .input_register_mode = "none";
defparam \oCReg[0]~I .input_sync_reset = "none";
defparam \oCReg[0]~I .oe_async_reset = "none";
defparam \oCReg[0]~I .oe_power_up = "low";
defparam \oCReg[0]~I .oe_register_mode = "none";
defparam \oCReg[0]~I .oe_sync_reset = "none";
defparam \oCReg[0]~I .operation_mode = "output";
defparam \oCReg[0]~I .output_async_reset = "none";
defparam \oCReg[0]~I .output_power_up = "low";
defparam \oCReg[0]~I .output_register_mode = "none";
defparam \oCReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[1]~I (
	.datain(\C|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[1]));
// synopsys translate_off
defparam \oCReg[1]~I .input_async_reset = "none";
defparam \oCReg[1]~I .input_power_up = "low";
defparam \oCReg[1]~I .input_register_mode = "none";
defparam \oCReg[1]~I .input_sync_reset = "none";
defparam \oCReg[1]~I .oe_async_reset = "none";
defparam \oCReg[1]~I .oe_power_up = "low";
defparam \oCReg[1]~I .oe_register_mode = "none";
defparam \oCReg[1]~I .oe_sync_reset = "none";
defparam \oCReg[1]~I .operation_mode = "output";
defparam \oCReg[1]~I .output_async_reset = "none";
defparam \oCReg[1]~I .output_power_up = "low";
defparam \oCReg[1]~I .output_register_mode = "none";
defparam \oCReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[2]~I (
	.datain(\C|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[2]));
// synopsys translate_off
defparam \oCReg[2]~I .input_async_reset = "none";
defparam \oCReg[2]~I .input_power_up = "low";
defparam \oCReg[2]~I .input_register_mode = "none";
defparam \oCReg[2]~I .input_sync_reset = "none";
defparam \oCReg[2]~I .oe_async_reset = "none";
defparam \oCReg[2]~I .oe_power_up = "low";
defparam \oCReg[2]~I .oe_register_mode = "none";
defparam \oCReg[2]~I .oe_sync_reset = "none";
defparam \oCReg[2]~I .operation_mode = "output";
defparam \oCReg[2]~I .output_async_reset = "none";
defparam \oCReg[2]~I .output_power_up = "low";
defparam \oCReg[2]~I .output_register_mode = "none";
defparam \oCReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[3]~I (
	.datain(\C|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[3]));
// synopsys translate_off
defparam \oCReg[3]~I .input_async_reset = "none";
defparam \oCReg[3]~I .input_power_up = "low";
defparam \oCReg[3]~I .input_register_mode = "none";
defparam \oCReg[3]~I .input_sync_reset = "none";
defparam \oCReg[3]~I .oe_async_reset = "none";
defparam \oCReg[3]~I .oe_power_up = "low";
defparam \oCReg[3]~I .oe_register_mode = "none";
defparam \oCReg[3]~I .oe_sync_reset = "none";
defparam \oCReg[3]~I .operation_mode = "output";
defparam \oCReg[3]~I .output_async_reset = "none";
defparam \oCReg[3]~I .output_power_up = "low";
defparam \oCReg[3]~I .output_register_mode = "none";
defparam \oCReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[4]~I (
	.datain(\C|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[4]));
// synopsys translate_off
defparam \oCReg[4]~I .input_async_reset = "none";
defparam \oCReg[4]~I .input_power_up = "low";
defparam \oCReg[4]~I .input_register_mode = "none";
defparam \oCReg[4]~I .input_sync_reset = "none";
defparam \oCReg[4]~I .oe_async_reset = "none";
defparam \oCReg[4]~I .oe_power_up = "low";
defparam \oCReg[4]~I .oe_register_mode = "none";
defparam \oCReg[4]~I .oe_sync_reset = "none";
defparam \oCReg[4]~I .operation_mode = "output";
defparam \oCReg[4]~I .output_async_reset = "none";
defparam \oCReg[4]~I .output_power_up = "low";
defparam \oCReg[4]~I .output_register_mode = "none";
defparam \oCReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[5]~I (
	.datain(\C|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[5]));
// synopsys translate_off
defparam \oCReg[5]~I .input_async_reset = "none";
defparam \oCReg[5]~I .input_power_up = "low";
defparam \oCReg[5]~I .input_register_mode = "none";
defparam \oCReg[5]~I .input_sync_reset = "none";
defparam \oCReg[5]~I .oe_async_reset = "none";
defparam \oCReg[5]~I .oe_power_up = "low";
defparam \oCReg[5]~I .oe_register_mode = "none";
defparam \oCReg[5]~I .oe_sync_reset = "none";
defparam \oCReg[5]~I .operation_mode = "output";
defparam \oCReg[5]~I .output_async_reset = "none";
defparam \oCReg[5]~I .output_power_up = "low";
defparam \oCReg[5]~I .output_register_mode = "none";
defparam \oCReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[6]~I (
	.datain(\C|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[6]));
// synopsys translate_off
defparam \oCReg[6]~I .input_async_reset = "none";
defparam \oCReg[6]~I .input_power_up = "low";
defparam \oCReg[6]~I .input_register_mode = "none";
defparam \oCReg[6]~I .input_sync_reset = "none";
defparam \oCReg[6]~I .oe_async_reset = "none";
defparam \oCReg[6]~I .oe_power_up = "low";
defparam \oCReg[6]~I .oe_register_mode = "none";
defparam \oCReg[6]~I .oe_sync_reset = "none";
defparam \oCReg[6]~I .operation_mode = "output";
defparam \oCReg[6]~I .output_async_reset = "none";
defparam \oCReg[6]~I .output_power_up = "low";
defparam \oCReg[6]~I .output_register_mode = "none";
defparam \oCReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCReg[7]~I (
	.datain(\C|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCReg[7]));
// synopsys translate_off
defparam \oCReg[7]~I .input_async_reset = "none";
defparam \oCReg[7]~I .input_power_up = "low";
defparam \oCReg[7]~I .input_register_mode = "none";
defparam \oCReg[7]~I .input_sync_reset = "none";
defparam \oCReg[7]~I .oe_async_reset = "none";
defparam \oCReg[7]~I .oe_power_up = "low";
defparam \oCReg[7]~I .oe_register_mode = "none";
defparam \oCReg[7]~I .oe_sync_reset = "none";
defparam \oCReg[7]~I .operation_mode = "output";
defparam \oCReg[7]~I .output_async_reset = "none";
defparam \oCReg[7]~I .output_power_up = "low";
defparam \oCReg[7]~I .output_register_mode = "none";
defparam \oCReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[0]~I (
	.datain(\Acc|Acc_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[0]));
// synopsys translate_off
defparam \oAcc[0]~I .input_async_reset = "none";
defparam \oAcc[0]~I .input_power_up = "low";
defparam \oAcc[0]~I .input_register_mode = "none";
defparam \oAcc[0]~I .input_sync_reset = "none";
defparam \oAcc[0]~I .oe_async_reset = "none";
defparam \oAcc[0]~I .oe_power_up = "low";
defparam \oAcc[0]~I .oe_register_mode = "none";
defparam \oAcc[0]~I .oe_sync_reset = "none";
defparam \oAcc[0]~I .operation_mode = "output";
defparam \oAcc[0]~I .output_async_reset = "none";
defparam \oAcc[0]~I .output_power_up = "low";
defparam \oAcc[0]~I .output_register_mode = "none";
defparam \oAcc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[1]~I (
	.datain(\Acc|Acc_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[1]));
// synopsys translate_off
defparam \oAcc[1]~I .input_async_reset = "none";
defparam \oAcc[1]~I .input_power_up = "low";
defparam \oAcc[1]~I .input_register_mode = "none";
defparam \oAcc[1]~I .input_sync_reset = "none";
defparam \oAcc[1]~I .oe_async_reset = "none";
defparam \oAcc[1]~I .oe_power_up = "low";
defparam \oAcc[1]~I .oe_register_mode = "none";
defparam \oAcc[1]~I .oe_sync_reset = "none";
defparam \oAcc[1]~I .operation_mode = "output";
defparam \oAcc[1]~I .output_async_reset = "none";
defparam \oAcc[1]~I .output_power_up = "low";
defparam \oAcc[1]~I .output_register_mode = "none";
defparam \oAcc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[2]~I (
	.datain(\Acc|Acc_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[2]));
// synopsys translate_off
defparam \oAcc[2]~I .input_async_reset = "none";
defparam \oAcc[2]~I .input_power_up = "low";
defparam \oAcc[2]~I .input_register_mode = "none";
defparam \oAcc[2]~I .input_sync_reset = "none";
defparam \oAcc[2]~I .oe_async_reset = "none";
defparam \oAcc[2]~I .oe_power_up = "low";
defparam \oAcc[2]~I .oe_register_mode = "none";
defparam \oAcc[2]~I .oe_sync_reset = "none";
defparam \oAcc[2]~I .operation_mode = "output";
defparam \oAcc[2]~I .output_async_reset = "none";
defparam \oAcc[2]~I .output_power_up = "low";
defparam \oAcc[2]~I .output_register_mode = "none";
defparam \oAcc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[3]~I (
	.datain(\Acc|Acc_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[3]));
// synopsys translate_off
defparam \oAcc[3]~I .input_async_reset = "none";
defparam \oAcc[3]~I .input_power_up = "low";
defparam \oAcc[3]~I .input_register_mode = "none";
defparam \oAcc[3]~I .input_sync_reset = "none";
defparam \oAcc[3]~I .oe_async_reset = "none";
defparam \oAcc[3]~I .oe_power_up = "low";
defparam \oAcc[3]~I .oe_register_mode = "none";
defparam \oAcc[3]~I .oe_sync_reset = "none";
defparam \oAcc[3]~I .operation_mode = "output";
defparam \oAcc[3]~I .output_async_reset = "none";
defparam \oAcc[3]~I .output_power_up = "low";
defparam \oAcc[3]~I .output_register_mode = "none";
defparam \oAcc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[4]~I (
	.datain(\Acc|Acc_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[4]));
// synopsys translate_off
defparam \oAcc[4]~I .input_async_reset = "none";
defparam \oAcc[4]~I .input_power_up = "low";
defparam \oAcc[4]~I .input_register_mode = "none";
defparam \oAcc[4]~I .input_sync_reset = "none";
defparam \oAcc[4]~I .oe_async_reset = "none";
defparam \oAcc[4]~I .oe_power_up = "low";
defparam \oAcc[4]~I .oe_register_mode = "none";
defparam \oAcc[4]~I .oe_sync_reset = "none";
defparam \oAcc[4]~I .operation_mode = "output";
defparam \oAcc[4]~I .output_async_reset = "none";
defparam \oAcc[4]~I .output_power_up = "low";
defparam \oAcc[4]~I .output_register_mode = "none";
defparam \oAcc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[5]~I (
	.datain(\Acc|Acc_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[5]));
// synopsys translate_off
defparam \oAcc[5]~I .input_async_reset = "none";
defparam \oAcc[5]~I .input_power_up = "low";
defparam \oAcc[5]~I .input_register_mode = "none";
defparam \oAcc[5]~I .input_sync_reset = "none";
defparam \oAcc[5]~I .oe_async_reset = "none";
defparam \oAcc[5]~I .oe_power_up = "low";
defparam \oAcc[5]~I .oe_register_mode = "none";
defparam \oAcc[5]~I .oe_sync_reset = "none";
defparam \oAcc[5]~I .operation_mode = "output";
defparam \oAcc[5]~I .output_async_reset = "none";
defparam \oAcc[5]~I .output_power_up = "low";
defparam \oAcc[5]~I .output_register_mode = "none";
defparam \oAcc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[6]~I (
	.datain(\Acc|Acc_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[6]));
// synopsys translate_off
defparam \oAcc[6]~I .input_async_reset = "none";
defparam \oAcc[6]~I .input_power_up = "low";
defparam \oAcc[6]~I .input_register_mode = "none";
defparam \oAcc[6]~I .input_sync_reset = "none";
defparam \oAcc[6]~I .oe_async_reset = "none";
defparam \oAcc[6]~I .oe_power_up = "low";
defparam \oAcc[6]~I .oe_register_mode = "none";
defparam \oAcc[6]~I .oe_sync_reset = "none";
defparam \oAcc[6]~I .operation_mode = "output";
defparam \oAcc[6]~I .output_async_reset = "none";
defparam \oAcc[6]~I .output_power_up = "low";
defparam \oAcc[6]~I .output_register_mode = "none";
defparam \oAcc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAcc[7]~I (
	.datain(\Acc|Acc_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAcc[7]));
// synopsys translate_off
defparam \oAcc[7]~I .input_async_reset = "none";
defparam \oAcc[7]~I .input_power_up = "low";
defparam \oAcc[7]~I .input_register_mode = "none";
defparam \oAcc[7]~I .input_sync_reset = "none";
defparam \oAcc[7]~I .oe_async_reset = "none";
defparam \oAcc[7]~I .oe_power_up = "low";
defparam \oAcc[7]~I .oe_register_mode = "none";
defparam \oAcc[7]~I .oe_sync_reset = "none";
defparam \oAcc[7]~I .operation_mode = "output";
defparam \oAcc[7]~I .output_async_reset = "none";
defparam \oAcc[7]~I .output_power_up = "low";
defparam \oAcc[7]~I .output_register_mode = "none";
defparam \oAcc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFlag[0]~I (
	.datain(\ALU|outZeroFlag~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFlag[0]));
// synopsys translate_off
defparam \oFlag[0]~I .input_async_reset = "none";
defparam \oFlag[0]~I .input_power_up = "low";
defparam \oFlag[0]~I .input_register_mode = "none";
defparam \oFlag[0]~I .input_sync_reset = "none";
defparam \oFlag[0]~I .oe_async_reset = "none";
defparam \oFlag[0]~I .oe_power_up = "low";
defparam \oFlag[0]~I .oe_register_mode = "none";
defparam \oFlag[0]~I .oe_sync_reset = "none";
defparam \oFlag[0]~I .operation_mode = "output";
defparam \oFlag[0]~I .output_async_reset = "none";
defparam \oFlag[0]~I .output_power_up = "low";
defparam \oFlag[0]~I .output_register_mode = "none";
defparam \oFlag[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFlag[1]~I (
	.datain(\ALU|outSignFlag~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFlag[1]));
// synopsys translate_off
defparam \oFlag[1]~I .input_async_reset = "none";
defparam \oFlag[1]~I .input_power_up = "low";
defparam \oFlag[1]~I .input_register_mode = "none";
defparam \oFlag[1]~I .input_sync_reset = "none";
defparam \oFlag[1]~I .oe_async_reset = "none";
defparam \oFlag[1]~I .oe_power_up = "low";
defparam \oFlag[1]~I .oe_register_mode = "none";
defparam \oFlag[1]~I .oe_sync_reset = "none";
defparam \oFlag[1]~I .operation_mode = "output";
defparam \oFlag[1]~I .output_async_reset = "none";
defparam \oFlag[1]~I .output_power_up = "low";
defparam \oFlag[1]~I .output_register_mode = "none";
defparam \oFlag[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[0]~I (
	.datain(!\ControllerSequencer|RingCounter|RingCount_0|outQB~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[0]));
// synopsys translate_off
defparam \oTstate[0]~I .input_async_reset = "none";
defparam \oTstate[0]~I .input_power_up = "low";
defparam \oTstate[0]~I .input_register_mode = "none";
defparam \oTstate[0]~I .input_sync_reset = "none";
defparam \oTstate[0]~I .oe_async_reset = "none";
defparam \oTstate[0]~I .oe_power_up = "low";
defparam \oTstate[0]~I .oe_register_mode = "none";
defparam \oTstate[0]~I .oe_sync_reset = "none";
defparam \oTstate[0]~I .operation_mode = "output";
defparam \oTstate[0]~I .output_async_reset = "none";
defparam \oTstate[0]~I .output_power_up = "low";
defparam \oTstate[0]~I .output_register_mode = "none";
defparam \oTstate[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[1]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_1|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[1]));
// synopsys translate_off
defparam \oTstate[1]~I .input_async_reset = "none";
defparam \oTstate[1]~I .input_power_up = "low";
defparam \oTstate[1]~I .input_register_mode = "none";
defparam \oTstate[1]~I .input_sync_reset = "none";
defparam \oTstate[1]~I .oe_async_reset = "none";
defparam \oTstate[1]~I .oe_power_up = "low";
defparam \oTstate[1]~I .oe_register_mode = "none";
defparam \oTstate[1]~I .oe_sync_reset = "none";
defparam \oTstate[1]~I .operation_mode = "output";
defparam \oTstate[1]~I .output_async_reset = "none";
defparam \oTstate[1]~I .output_power_up = "low";
defparam \oTstate[1]~I .output_register_mode = "none";
defparam \oTstate[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[2]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[2]));
// synopsys translate_off
defparam \oTstate[2]~I .input_async_reset = "none";
defparam \oTstate[2]~I .input_power_up = "low";
defparam \oTstate[2]~I .input_register_mode = "none";
defparam \oTstate[2]~I .input_sync_reset = "none";
defparam \oTstate[2]~I .oe_async_reset = "none";
defparam \oTstate[2]~I .oe_power_up = "low";
defparam \oTstate[2]~I .oe_register_mode = "none";
defparam \oTstate[2]~I .oe_sync_reset = "none";
defparam \oTstate[2]~I .operation_mode = "output";
defparam \oTstate[2]~I .output_async_reset = "none";
defparam \oTstate[2]~I .output_power_up = "low";
defparam \oTstate[2]~I .output_register_mode = "none";
defparam \oTstate[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[3]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_3|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[3]));
// synopsys translate_off
defparam \oTstate[3]~I .input_async_reset = "none";
defparam \oTstate[3]~I .input_power_up = "low";
defparam \oTstate[3]~I .input_register_mode = "none";
defparam \oTstate[3]~I .input_sync_reset = "none";
defparam \oTstate[3]~I .oe_async_reset = "none";
defparam \oTstate[3]~I .oe_power_up = "low";
defparam \oTstate[3]~I .oe_register_mode = "none";
defparam \oTstate[3]~I .oe_sync_reset = "none";
defparam \oTstate[3]~I .operation_mode = "output";
defparam \oTstate[3]~I .output_async_reset = "none";
defparam \oTstate[3]~I .output_power_up = "low";
defparam \oTstate[3]~I .output_register_mode = "none";
defparam \oTstate[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[4]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_4|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[4]));
// synopsys translate_off
defparam \oTstate[4]~I .input_async_reset = "none";
defparam \oTstate[4]~I .input_power_up = "low";
defparam \oTstate[4]~I .input_register_mode = "none";
defparam \oTstate[4]~I .input_sync_reset = "none";
defparam \oTstate[4]~I .oe_async_reset = "none";
defparam \oTstate[4]~I .oe_power_up = "low";
defparam \oTstate[4]~I .oe_register_mode = "none";
defparam \oTstate[4]~I .oe_sync_reset = "none";
defparam \oTstate[4]~I .operation_mode = "output";
defparam \oTstate[4]~I .output_async_reset = "none";
defparam \oTstate[4]~I .output_power_up = "low";
defparam \oTstate[4]~I .output_register_mode = "none";
defparam \oTstate[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[5]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_5|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[5]));
// synopsys translate_off
defparam \oTstate[5]~I .input_async_reset = "none";
defparam \oTstate[5]~I .input_power_up = "low";
defparam \oTstate[5]~I .input_register_mode = "none";
defparam \oTstate[5]~I .input_sync_reset = "none";
defparam \oTstate[5]~I .oe_async_reset = "none";
defparam \oTstate[5]~I .oe_power_up = "low";
defparam \oTstate[5]~I .oe_register_mode = "none";
defparam \oTstate[5]~I .oe_sync_reset = "none";
defparam \oTstate[5]~I .operation_mode = "output";
defparam \oTstate[5]~I .output_async_reset = "none";
defparam \oTstate[5]~I .output_power_up = "low";
defparam \oTstate[5]~I .output_register_mode = "none";
defparam \oTstate[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[6]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_6|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[6]));
// synopsys translate_off
defparam \oTstate[6]~I .input_async_reset = "none";
defparam \oTstate[6]~I .input_power_up = "low";
defparam \oTstate[6]~I .input_register_mode = "none";
defparam \oTstate[6]~I .input_sync_reset = "none";
defparam \oTstate[6]~I .oe_async_reset = "none";
defparam \oTstate[6]~I .oe_power_up = "low";
defparam \oTstate[6]~I .oe_register_mode = "none";
defparam \oTstate[6]~I .oe_sync_reset = "none";
defparam \oTstate[6]~I .operation_mode = "output";
defparam \oTstate[6]~I .output_async_reset = "none";
defparam \oTstate[6]~I .output_power_up = "low";
defparam \oTstate[6]~I .output_register_mode = "none";
defparam \oTstate[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[7]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_7|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[7]));
// synopsys translate_off
defparam \oTstate[7]~I .input_async_reset = "none";
defparam \oTstate[7]~I .input_power_up = "low";
defparam \oTstate[7]~I .input_register_mode = "none";
defparam \oTstate[7]~I .input_sync_reset = "none";
defparam \oTstate[7]~I .oe_async_reset = "none";
defparam \oTstate[7]~I .oe_power_up = "low";
defparam \oTstate[7]~I .oe_register_mode = "none";
defparam \oTstate[7]~I .oe_sync_reset = "none";
defparam \oTstate[7]~I .operation_mode = "output";
defparam \oTstate[7]~I .output_async_reset = "none";
defparam \oTstate[7]~I .output_power_up = "low";
defparam \oTstate[7]~I .output_register_mode = "none";
defparam \oTstate[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[8]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_8|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[8]));
// synopsys translate_off
defparam \oTstate[8]~I .input_async_reset = "none";
defparam \oTstate[8]~I .input_power_up = "low";
defparam \oTstate[8]~I .input_register_mode = "none";
defparam \oTstate[8]~I .input_sync_reset = "none";
defparam \oTstate[8]~I .oe_async_reset = "none";
defparam \oTstate[8]~I .oe_power_up = "low";
defparam \oTstate[8]~I .oe_register_mode = "none";
defparam \oTstate[8]~I .oe_sync_reset = "none";
defparam \oTstate[8]~I .operation_mode = "output";
defparam \oTstate[8]~I .output_async_reset = "none";
defparam \oTstate[8]~I .output_power_up = "low";
defparam \oTstate[8]~I .output_register_mode = "none";
defparam \oTstate[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[9]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_9|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[9]));
// synopsys translate_off
defparam \oTstate[9]~I .input_async_reset = "none";
defparam \oTstate[9]~I .input_power_up = "low";
defparam \oTstate[9]~I .input_register_mode = "none";
defparam \oTstate[9]~I .input_sync_reset = "none";
defparam \oTstate[9]~I .oe_async_reset = "none";
defparam \oTstate[9]~I .oe_power_up = "low";
defparam \oTstate[9]~I .oe_register_mode = "none";
defparam \oTstate[9]~I .oe_sync_reset = "none";
defparam \oTstate[9]~I .operation_mode = "output";
defparam \oTstate[9]~I .output_async_reset = "none";
defparam \oTstate[9]~I .output_power_up = "low";
defparam \oTstate[9]~I .output_register_mode = "none";
defparam \oTstate[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[10]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_10|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[10]));
// synopsys translate_off
defparam \oTstate[10]~I .input_async_reset = "none";
defparam \oTstate[10]~I .input_power_up = "low";
defparam \oTstate[10]~I .input_register_mode = "none";
defparam \oTstate[10]~I .input_sync_reset = "none";
defparam \oTstate[10]~I .oe_async_reset = "none";
defparam \oTstate[10]~I .oe_power_up = "low";
defparam \oTstate[10]~I .oe_register_mode = "none";
defparam \oTstate[10]~I .oe_sync_reset = "none";
defparam \oTstate[10]~I .operation_mode = "output";
defparam \oTstate[10]~I .output_async_reset = "none";
defparam \oTstate[10]~I .output_power_up = "low";
defparam \oTstate[10]~I .output_register_mode = "none";
defparam \oTstate[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[11]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_11|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[11]));
// synopsys translate_off
defparam \oTstate[11]~I .input_async_reset = "none";
defparam \oTstate[11]~I .input_power_up = "low";
defparam \oTstate[11]~I .input_register_mode = "none";
defparam \oTstate[11]~I .input_sync_reset = "none";
defparam \oTstate[11]~I .oe_async_reset = "none";
defparam \oTstate[11]~I .oe_power_up = "low";
defparam \oTstate[11]~I .oe_register_mode = "none";
defparam \oTstate[11]~I .oe_sync_reset = "none";
defparam \oTstate[11]~I .operation_mode = "output";
defparam \oTstate[11]~I .output_async_reset = "none";
defparam \oTstate[11]~I .output_power_up = "low";
defparam \oTstate[11]~I .output_register_mode = "none";
defparam \oTstate[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[12]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_12|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[12]));
// synopsys translate_off
defparam \oTstate[12]~I .input_async_reset = "none";
defparam \oTstate[12]~I .input_power_up = "low";
defparam \oTstate[12]~I .input_register_mode = "none";
defparam \oTstate[12]~I .input_sync_reset = "none";
defparam \oTstate[12]~I .oe_async_reset = "none";
defparam \oTstate[12]~I .oe_power_up = "low";
defparam \oTstate[12]~I .oe_register_mode = "none";
defparam \oTstate[12]~I .oe_sync_reset = "none";
defparam \oTstate[12]~I .operation_mode = "output";
defparam \oTstate[12]~I .output_async_reset = "none";
defparam \oTstate[12]~I .output_power_up = "low";
defparam \oTstate[12]~I .output_register_mode = "none";
defparam \oTstate[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[13]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_13|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[13]));
// synopsys translate_off
defparam \oTstate[13]~I .input_async_reset = "none";
defparam \oTstate[13]~I .input_power_up = "low";
defparam \oTstate[13]~I .input_register_mode = "none";
defparam \oTstate[13]~I .input_sync_reset = "none";
defparam \oTstate[13]~I .oe_async_reset = "none";
defparam \oTstate[13]~I .oe_power_up = "low";
defparam \oTstate[13]~I .oe_register_mode = "none";
defparam \oTstate[13]~I .oe_sync_reset = "none";
defparam \oTstate[13]~I .operation_mode = "output";
defparam \oTstate[13]~I .output_async_reset = "none";
defparam \oTstate[13]~I .output_power_up = "low";
defparam \oTstate[13]~I .output_register_mode = "none";
defparam \oTstate[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[14]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_14|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[14]));
// synopsys translate_off
defparam \oTstate[14]~I .input_async_reset = "none";
defparam \oTstate[14]~I .input_power_up = "low";
defparam \oTstate[14]~I .input_register_mode = "none";
defparam \oTstate[14]~I .input_sync_reset = "none";
defparam \oTstate[14]~I .oe_async_reset = "none";
defparam \oTstate[14]~I .oe_power_up = "low";
defparam \oTstate[14]~I .oe_register_mode = "none";
defparam \oTstate[14]~I .oe_sync_reset = "none";
defparam \oTstate[14]~I .operation_mode = "output";
defparam \oTstate[14]~I .output_async_reset = "none";
defparam \oTstate[14]~I .output_power_up = "low";
defparam \oTstate[14]~I .output_register_mode = "none";
defparam \oTstate[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[15]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_15|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[15]));
// synopsys translate_off
defparam \oTstate[15]~I .input_async_reset = "none";
defparam \oTstate[15]~I .input_power_up = "low";
defparam \oTstate[15]~I .input_register_mode = "none";
defparam \oTstate[15]~I .input_sync_reset = "none";
defparam \oTstate[15]~I .oe_async_reset = "none";
defparam \oTstate[15]~I .oe_power_up = "low";
defparam \oTstate[15]~I .oe_register_mode = "none";
defparam \oTstate[15]~I .oe_sync_reset = "none";
defparam \oTstate[15]~I .operation_mode = "output";
defparam \oTstate[15]~I .output_async_reset = "none";
defparam \oTstate[15]~I .output_power_up = "low";
defparam \oTstate[15]~I .output_register_mode = "none";
defparam \oTstate[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[16]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_16|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[16]));
// synopsys translate_off
defparam \oTstate[16]~I .input_async_reset = "none";
defparam \oTstate[16]~I .input_power_up = "low";
defparam \oTstate[16]~I .input_register_mode = "none";
defparam \oTstate[16]~I .input_sync_reset = "none";
defparam \oTstate[16]~I .oe_async_reset = "none";
defparam \oTstate[16]~I .oe_power_up = "low";
defparam \oTstate[16]~I .oe_register_mode = "none";
defparam \oTstate[16]~I .oe_sync_reset = "none";
defparam \oTstate[16]~I .operation_mode = "output";
defparam \oTstate[16]~I .output_async_reset = "none";
defparam \oTstate[16]~I .output_power_up = "low";
defparam \oTstate[16]~I .output_register_mode = "none";
defparam \oTstate[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTstate[17]~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_17|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTstate[17]));
// synopsys translate_off
defparam \oTstate[17]~I .input_async_reset = "none";
defparam \oTstate[17]~I .input_power_up = "low";
defparam \oTstate[17]~I .input_register_mode = "none";
defparam \oTstate[17]~I .input_sync_reset = "none";
defparam \oTstate[17]~I .oe_async_reset = "none";
defparam \oTstate[17]~I .oe_power_up = "low";
defparam \oTstate[17]~I .oe_register_mode = "none";
defparam \oTstate[17]~I .oe_sync_reset = "none";
defparam \oTstate[17]~I .operation_mode = "output";
defparam \oTstate[17]~I .output_async_reset = "none";
defparam \oTstate[17]~I .output_power_up = "low";
defparam \oTstate[17]~I .output_register_mode = "none";
defparam \oTstate[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[0]~I (
	.datain(\MDR|Reg|outData [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[0]));
// synopsys translate_off
defparam \oMDRout[0]~I .input_async_reset = "none";
defparam \oMDRout[0]~I .input_power_up = "low";
defparam \oMDRout[0]~I .input_register_mode = "none";
defparam \oMDRout[0]~I .input_sync_reset = "none";
defparam \oMDRout[0]~I .oe_async_reset = "none";
defparam \oMDRout[0]~I .oe_power_up = "low";
defparam \oMDRout[0]~I .oe_register_mode = "none";
defparam \oMDRout[0]~I .oe_sync_reset = "none";
defparam \oMDRout[0]~I .operation_mode = "output";
defparam \oMDRout[0]~I .output_async_reset = "none";
defparam \oMDRout[0]~I .output_power_up = "low";
defparam \oMDRout[0]~I .output_register_mode = "none";
defparam \oMDRout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[1]~I (
	.datain(\MDR|Reg|outData [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[1]));
// synopsys translate_off
defparam \oMDRout[1]~I .input_async_reset = "none";
defparam \oMDRout[1]~I .input_power_up = "low";
defparam \oMDRout[1]~I .input_register_mode = "none";
defparam \oMDRout[1]~I .input_sync_reset = "none";
defparam \oMDRout[1]~I .oe_async_reset = "none";
defparam \oMDRout[1]~I .oe_power_up = "low";
defparam \oMDRout[1]~I .oe_register_mode = "none";
defparam \oMDRout[1]~I .oe_sync_reset = "none";
defparam \oMDRout[1]~I .operation_mode = "output";
defparam \oMDRout[1]~I .output_async_reset = "none";
defparam \oMDRout[1]~I .output_power_up = "low";
defparam \oMDRout[1]~I .output_register_mode = "none";
defparam \oMDRout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[2]~I (
	.datain(\MDR|Reg|outData [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[2]));
// synopsys translate_off
defparam \oMDRout[2]~I .input_async_reset = "none";
defparam \oMDRout[2]~I .input_power_up = "low";
defparam \oMDRout[2]~I .input_register_mode = "none";
defparam \oMDRout[2]~I .input_sync_reset = "none";
defparam \oMDRout[2]~I .oe_async_reset = "none";
defparam \oMDRout[2]~I .oe_power_up = "low";
defparam \oMDRout[2]~I .oe_register_mode = "none";
defparam \oMDRout[2]~I .oe_sync_reset = "none";
defparam \oMDRout[2]~I .operation_mode = "output";
defparam \oMDRout[2]~I .output_async_reset = "none";
defparam \oMDRout[2]~I .output_power_up = "low";
defparam \oMDRout[2]~I .output_register_mode = "none";
defparam \oMDRout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[3]~I (
	.datain(\MDR|Reg|outData [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[3]));
// synopsys translate_off
defparam \oMDRout[3]~I .input_async_reset = "none";
defparam \oMDRout[3]~I .input_power_up = "low";
defparam \oMDRout[3]~I .input_register_mode = "none";
defparam \oMDRout[3]~I .input_sync_reset = "none";
defparam \oMDRout[3]~I .oe_async_reset = "none";
defparam \oMDRout[3]~I .oe_power_up = "low";
defparam \oMDRout[3]~I .oe_register_mode = "none";
defparam \oMDRout[3]~I .oe_sync_reset = "none";
defparam \oMDRout[3]~I .operation_mode = "output";
defparam \oMDRout[3]~I .output_async_reset = "none";
defparam \oMDRout[3]~I .output_power_up = "low";
defparam \oMDRout[3]~I .output_register_mode = "none";
defparam \oMDRout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[4]~I (
	.datain(\MDR|Reg|outData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[4]));
// synopsys translate_off
defparam \oMDRout[4]~I .input_async_reset = "none";
defparam \oMDRout[4]~I .input_power_up = "low";
defparam \oMDRout[4]~I .input_register_mode = "none";
defparam \oMDRout[4]~I .input_sync_reset = "none";
defparam \oMDRout[4]~I .oe_async_reset = "none";
defparam \oMDRout[4]~I .oe_power_up = "low";
defparam \oMDRout[4]~I .oe_register_mode = "none";
defparam \oMDRout[4]~I .oe_sync_reset = "none";
defparam \oMDRout[4]~I .operation_mode = "output";
defparam \oMDRout[4]~I .output_async_reset = "none";
defparam \oMDRout[4]~I .output_power_up = "low";
defparam \oMDRout[4]~I .output_register_mode = "none";
defparam \oMDRout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[5]~I (
	.datain(\MDR|Reg|outData [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[5]));
// synopsys translate_off
defparam \oMDRout[5]~I .input_async_reset = "none";
defparam \oMDRout[5]~I .input_power_up = "low";
defparam \oMDRout[5]~I .input_register_mode = "none";
defparam \oMDRout[5]~I .input_sync_reset = "none";
defparam \oMDRout[5]~I .oe_async_reset = "none";
defparam \oMDRout[5]~I .oe_power_up = "low";
defparam \oMDRout[5]~I .oe_register_mode = "none";
defparam \oMDRout[5]~I .oe_sync_reset = "none";
defparam \oMDRout[5]~I .operation_mode = "output";
defparam \oMDRout[5]~I .output_async_reset = "none";
defparam \oMDRout[5]~I .output_power_up = "low";
defparam \oMDRout[5]~I .output_register_mode = "none";
defparam \oMDRout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[6]~I (
	.datain(\MDR|Reg|outData [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[6]));
// synopsys translate_off
defparam \oMDRout[6]~I .input_async_reset = "none";
defparam \oMDRout[6]~I .input_power_up = "low";
defparam \oMDRout[6]~I .input_register_mode = "none";
defparam \oMDRout[6]~I .input_sync_reset = "none";
defparam \oMDRout[6]~I .oe_async_reset = "none";
defparam \oMDRout[6]~I .oe_power_up = "low";
defparam \oMDRout[6]~I .oe_register_mode = "none";
defparam \oMDRout[6]~I .oe_sync_reset = "none";
defparam \oMDRout[6]~I .operation_mode = "output";
defparam \oMDRout[6]~I .output_async_reset = "none";
defparam \oMDRout[6]~I .output_power_up = "low";
defparam \oMDRout[6]~I .output_register_mode = "none";
defparam \oMDRout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMDRout[7]~I (
	.datain(\MDR|Reg|outData [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMDRout[7]));
// synopsys translate_off
defparam \oMDRout[7]~I .input_async_reset = "none";
defparam \oMDRout[7]~I .input_power_up = "low";
defparam \oMDRout[7]~I .input_register_mode = "none";
defparam \oMDRout[7]~I .input_sync_reset = "none";
defparam \oMDRout[7]~I .oe_async_reset = "none";
defparam \oMDRout[7]~I .oe_power_up = "low";
defparam \oMDRout[7]~I .oe_register_mode = "none";
defparam \oMDRout[7]~I .oe_sync_reset = "none";
defparam \oMDRout[7]~I .operation_mode = "output";
defparam \oMDRout[7]~I .output_async_reset = "none";
defparam \oMDRout[7]~I .output_power_up = "low";
defparam \oMDRout[7]~I .output_register_mode = "none";
defparam \oMDRout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[0]~I (
	.datain(\MAR|Reg_0|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[0]));
// synopsys translate_off
defparam \oMARout[0]~I .input_async_reset = "none";
defparam \oMARout[0]~I .input_power_up = "low";
defparam \oMARout[0]~I .input_register_mode = "none";
defparam \oMARout[0]~I .input_sync_reset = "none";
defparam \oMARout[0]~I .oe_async_reset = "none";
defparam \oMARout[0]~I .oe_power_up = "low";
defparam \oMARout[0]~I .oe_register_mode = "none";
defparam \oMARout[0]~I .oe_sync_reset = "none";
defparam \oMARout[0]~I .operation_mode = "output";
defparam \oMARout[0]~I .output_async_reset = "none";
defparam \oMARout[0]~I .output_power_up = "low";
defparam \oMARout[0]~I .output_register_mode = "none";
defparam \oMARout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[1]~I (
	.datain(\MAR|Reg_1|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[1]));
// synopsys translate_off
defparam \oMARout[1]~I .input_async_reset = "none";
defparam \oMARout[1]~I .input_power_up = "low";
defparam \oMARout[1]~I .input_register_mode = "none";
defparam \oMARout[1]~I .input_sync_reset = "none";
defparam \oMARout[1]~I .oe_async_reset = "none";
defparam \oMARout[1]~I .oe_power_up = "low";
defparam \oMARout[1]~I .oe_register_mode = "none";
defparam \oMARout[1]~I .oe_sync_reset = "none";
defparam \oMARout[1]~I .operation_mode = "output";
defparam \oMARout[1]~I .output_async_reset = "none";
defparam \oMARout[1]~I .output_power_up = "low";
defparam \oMARout[1]~I .output_register_mode = "none";
defparam \oMARout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[2]~I (
	.datain(\MAR|Reg_2|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[2]));
// synopsys translate_off
defparam \oMARout[2]~I .input_async_reset = "none";
defparam \oMARout[2]~I .input_power_up = "low";
defparam \oMARout[2]~I .input_register_mode = "none";
defparam \oMARout[2]~I .input_sync_reset = "none";
defparam \oMARout[2]~I .oe_async_reset = "none";
defparam \oMARout[2]~I .oe_power_up = "low";
defparam \oMARout[2]~I .oe_register_mode = "none";
defparam \oMARout[2]~I .oe_sync_reset = "none";
defparam \oMARout[2]~I .operation_mode = "output";
defparam \oMARout[2]~I .output_async_reset = "none";
defparam \oMARout[2]~I .output_power_up = "low";
defparam \oMARout[2]~I .output_register_mode = "none";
defparam \oMARout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[3]~I (
	.datain(\MAR|Reg_3|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[3]));
// synopsys translate_off
defparam \oMARout[3]~I .input_async_reset = "none";
defparam \oMARout[3]~I .input_power_up = "low";
defparam \oMARout[3]~I .input_register_mode = "none";
defparam \oMARout[3]~I .input_sync_reset = "none";
defparam \oMARout[3]~I .oe_async_reset = "none";
defparam \oMARout[3]~I .oe_power_up = "low";
defparam \oMARout[3]~I .oe_register_mode = "none";
defparam \oMARout[3]~I .oe_sync_reset = "none";
defparam \oMARout[3]~I .operation_mode = "output";
defparam \oMARout[3]~I .output_async_reset = "none";
defparam \oMARout[3]~I .output_power_up = "low";
defparam \oMARout[3]~I .output_register_mode = "none";
defparam \oMARout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[4]~I (
	.datain(\MAR|Reg_4|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[4]));
// synopsys translate_off
defparam \oMARout[4]~I .input_async_reset = "none";
defparam \oMARout[4]~I .input_power_up = "low";
defparam \oMARout[4]~I .input_register_mode = "none";
defparam \oMARout[4]~I .input_sync_reset = "none";
defparam \oMARout[4]~I .oe_async_reset = "none";
defparam \oMARout[4]~I .oe_power_up = "low";
defparam \oMARout[4]~I .oe_register_mode = "none";
defparam \oMARout[4]~I .oe_sync_reset = "none";
defparam \oMARout[4]~I .operation_mode = "output";
defparam \oMARout[4]~I .output_async_reset = "none";
defparam \oMARout[4]~I .output_power_up = "low";
defparam \oMARout[4]~I .output_register_mode = "none";
defparam \oMARout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[5]~I (
	.datain(\MAR|Reg_5|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[5]));
// synopsys translate_off
defparam \oMARout[5]~I .input_async_reset = "none";
defparam \oMARout[5]~I .input_power_up = "low";
defparam \oMARout[5]~I .input_register_mode = "none";
defparam \oMARout[5]~I .input_sync_reset = "none";
defparam \oMARout[5]~I .oe_async_reset = "none";
defparam \oMARout[5]~I .oe_power_up = "low";
defparam \oMARout[5]~I .oe_register_mode = "none";
defparam \oMARout[5]~I .oe_sync_reset = "none";
defparam \oMARout[5]~I .operation_mode = "output";
defparam \oMARout[5]~I .output_async_reset = "none";
defparam \oMARout[5]~I .output_power_up = "low";
defparam \oMARout[5]~I .output_register_mode = "none";
defparam \oMARout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[6]~I (
	.datain(\MAR|Reg_6|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[6]));
// synopsys translate_off
defparam \oMARout[6]~I .input_async_reset = "none";
defparam \oMARout[6]~I .input_power_up = "low";
defparam \oMARout[6]~I .input_register_mode = "none";
defparam \oMARout[6]~I .input_sync_reset = "none";
defparam \oMARout[6]~I .oe_async_reset = "none";
defparam \oMARout[6]~I .oe_power_up = "low";
defparam \oMARout[6]~I .oe_register_mode = "none";
defparam \oMARout[6]~I .oe_sync_reset = "none";
defparam \oMARout[6]~I .operation_mode = "output";
defparam \oMARout[6]~I .output_async_reset = "none";
defparam \oMARout[6]~I .output_power_up = "low";
defparam \oMARout[6]~I .output_register_mode = "none";
defparam \oMARout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[7]~I (
	.datain(\MAR|Reg_7|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[7]));
// synopsys translate_off
defparam \oMARout[7]~I .input_async_reset = "none";
defparam \oMARout[7]~I .input_power_up = "low";
defparam \oMARout[7]~I .input_register_mode = "none";
defparam \oMARout[7]~I .input_sync_reset = "none";
defparam \oMARout[7]~I .oe_async_reset = "none";
defparam \oMARout[7]~I .oe_power_up = "low";
defparam \oMARout[7]~I .oe_register_mode = "none";
defparam \oMARout[7]~I .oe_sync_reset = "none";
defparam \oMARout[7]~I .operation_mode = "output";
defparam \oMARout[7]~I .output_async_reset = "none";
defparam \oMARout[7]~I .output_power_up = "low";
defparam \oMARout[7]~I .output_register_mode = "none";
defparam \oMARout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[8]~I (
	.datain(\MAR|Reg_8|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[8]));
// synopsys translate_off
defparam \oMARout[8]~I .input_async_reset = "none";
defparam \oMARout[8]~I .input_power_up = "low";
defparam \oMARout[8]~I .input_register_mode = "none";
defparam \oMARout[8]~I .input_sync_reset = "none";
defparam \oMARout[8]~I .oe_async_reset = "none";
defparam \oMARout[8]~I .oe_power_up = "low";
defparam \oMARout[8]~I .oe_register_mode = "none";
defparam \oMARout[8]~I .oe_sync_reset = "none";
defparam \oMARout[8]~I .operation_mode = "output";
defparam \oMARout[8]~I .output_async_reset = "none";
defparam \oMARout[8]~I .output_power_up = "low";
defparam \oMARout[8]~I .output_register_mode = "none";
defparam \oMARout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[9]~I (
	.datain(\MAR|Reg_9|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[9]));
// synopsys translate_off
defparam \oMARout[9]~I .input_async_reset = "none";
defparam \oMARout[9]~I .input_power_up = "low";
defparam \oMARout[9]~I .input_register_mode = "none";
defparam \oMARout[9]~I .input_sync_reset = "none";
defparam \oMARout[9]~I .oe_async_reset = "none";
defparam \oMARout[9]~I .oe_power_up = "low";
defparam \oMARout[9]~I .oe_register_mode = "none";
defparam \oMARout[9]~I .oe_sync_reset = "none";
defparam \oMARout[9]~I .operation_mode = "output";
defparam \oMARout[9]~I .output_async_reset = "none";
defparam \oMARout[9]~I .output_power_up = "low";
defparam \oMARout[9]~I .output_register_mode = "none";
defparam \oMARout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[10]~I (
	.datain(\MAR|Reg_10|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[10]));
// synopsys translate_off
defparam \oMARout[10]~I .input_async_reset = "none";
defparam \oMARout[10]~I .input_power_up = "low";
defparam \oMARout[10]~I .input_register_mode = "none";
defparam \oMARout[10]~I .input_sync_reset = "none";
defparam \oMARout[10]~I .oe_async_reset = "none";
defparam \oMARout[10]~I .oe_power_up = "low";
defparam \oMARout[10]~I .oe_register_mode = "none";
defparam \oMARout[10]~I .oe_sync_reset = "none";
defparam \oMARout[10]~I .operation_mode = "output";
defparam \oMARout[10]~I .output_async_reset = "none";
defparam \oMARout[10]~I .output_power_up = "low";
defparam \oMARout[10]~I .output_register_mode = "none";
defparam \oMARout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[11]~I (
	.datain(\MAR|Reg_11|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[11]));
// synopsys translate_off
defparam \oMARout[11]~I .input_async_reset = "none";
defparam \oMARout[11]~I .input_power_up = "low";
defparam \oMARout[11]~I .input_register_mode = "none";
defparam \oMARout[11]~I .input_sync_reset = "none";
defparam \oMARout[11]~I .oe_async_reset = "none";
defparam \oMARout[11]~I .oe_power_up = "low";
defparam \oMARout[11]~I .oe_register_mode = "none";
defparam \oMARout[11]~I .oe_sync_reset = "none";
defparam \oMARout[11]~I .operation_mode = "output";
defparam \oMARout[11]~I .output_async_reset = "none";
defparam \oMARout[11]~I .output_power_up = "low";
defparam \oMARout[11]~I .output_register_mode = "none";
defparam \oMARout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[12]~I (
	.datain(\MAR|Reg_12|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[12]));
// synopsys translate_off
defparam \oMARout[12]~I .input_async_reset = "none";
defparam \oMARout[12]~I .input_power_up = "low";
defparam \oMARout[12]~I .input_register_mode = "none";
defparam \oMARout[12]~I .input_sync_reset = "none";
defparam \oMARout[12]~I .oe_async_reset = "none";
defparam \oMARout[12]~I .oe_power_up = "low";
defparam \oMARout[12]~I .oe_register_mode = "none";
defparam \oMARout[12]~I .oe_sync_reset = "none";
defparam \oMARout[12]~I .operation_mode = "output";
defparam \oMARout[12]~I .output_async_reset = "none";
defparam \oMARout[12]~I .output_power_up = "low";
defparam \oMARout[12]~I .output_register_mode = "none";
defparam \oMARout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[13]~I (
	.datain(\MAR|Reg_13|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[13]));
// synopsys translate_off
defparam \oMARout[13]~I .input_async_reset = "none";
defparam \oMARout[13]~I .input_power_up = "low";
defparam \oMARout[13]~I .input_register_mode = "none";
defparam \oMARout[13]~I .input_sync_reset = "none";
defparam \oMARout[13]~I .oe_async_reset = "none";
defparam \oMARout[13]~I .oe_power_up = "low";
defparam \oMARout[13]~I .oe_register_mode = "none";
defparam \oMARout[13]~I .oe_sync_reset = "none";
defparam \oMARout[13]~I .operation_mode = "output";
defparam \oMARout[13]~I .output_async_reset = "none";
defparam \oMARout[13]~I .output_power_up = "low";
defparam \oMARout[13]~I .output_register_mode = "none";
defparam \oMARout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[14]~I (
	.datain(\MAR|Reg_14|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[14]));
// synopsys translate_off
defparam \oMARout[14]~I .input_async_reset = "none";
defparam \oMARout[14]~I .input_power_up = "low";
defparam \oMARout[14]~I .input_register_mode = "none";
defparam \oMARout[14]~I .input_sync_reset = "none";
defparam \oMARout[14]~I .oe_async_reset = "none";
defparam \oMARout[14]~I .oe_power_up = "low";
defparam \oMARout[14]~I .oe_register_mode = "none";
defparam \oMARout[14]~I .oe_sync_reset = "none";
defparam \oMARout[14]~I .operation_mode = "output";
defparam \oMARout[14]~I .output_async_reset = "none";
defparam \oMARout[14]~I .output_power_up = "low";
defparam \oMARout[14]~I .output_register_mode = "none";
defparam \oMARout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oMARout[15]~I (
	.datain(\MAR|Reg_15|outData~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oMARout[15]));
// synopsys translate_off
defparam \oMARout[15]~I .input_async_reset = "none";
defparam \oMARout[15]~I .input_power_up = "low";
defparam \oMARout[15]~I .input_register_mode = "none";
defparam \oMARout[15]~I .input_sync_reset = "none";
defparam \oMARout[15]~I .oe_async_reset = "none";
defparam \oMARout[15]~I .oe_power_up = "low";
defparam \oMARout[15]~I .oe_register_mode = "none";
defparam \oMARout[15]~I .oe_sync_reset = "none";
defparam \oMARout[15]~I .operation_mode = "output";
defparam \oMARout[15]~I .output_async_reset = "none";
defparam \oMARout[15]~I .output_power_up = "low";
defparam \oMARout[15]~I .output_register_mode = "none";
defparam \oMARout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEp~I (
	.datain(\ControllerSequencer|ControlMatrix|oEp~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEp));
// synopsys translate_off
defparam \oEp~I .input_async_reset = "none";
defparam \oEp~I .input_power_up = "low";
defparam \oEp~I .input_register_mode = "none";
defparam \oEp~I .input_sync_reset = "none";
defparam \oEp~I .oe_async_reset = "none";
defparam \oEp~I .oe_power_up = "low";
defparam \oEp~I .oe_register_mode = "none";
defparam \oEp~I .oe_sync_reset = "none";
defparam \oEp~I .operation_mode = "output";
defparam \oEp~I .output_async_reset = "none";
defparam \oEp~I .output_power_up = "low";
defparam \oEp~I .output_register_mode = "none";
defparam \oEp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCp~I (
	.datain(\ControllerSequencer|ControlMatrix|oCp~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCp));
// synopsys translate_off
defparam \oCp~I .input_async_reset = "none";
defparam \oCp~I .input_power_up = "low";
defparam \oCp~I .input_register_mode = "none";
defparam \oCp~I .input_sync_reset = "none";
defparam \oCp~I .oe_async_reset = "none";
defparam \oCp~I .oe_power_up = "low";
defparam \oCp~I .oe_register_mode = "none";
defparam \oCp~I .oe_sync_reset = "none";
defparam \oCp~I .operation_mode = "output";
defparam \oCp~I .output_async_reset = "none";
defparam \oCp~I .output_power_up = "low";
defparam \oCp~I .output_register_mode = "none";
defparam \oCp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLi~I (
	.datain(\ControllerSequencer|RingCounter|RingCount_2|outQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLi));
// synopsys translate_off
defparam \oLi~I .input_async_reset = "none";
defparam \oLi~I .input_power_up = "low";
defparam \oLi~I .input_register_mode = "none";
defparam \oLi~I .input_sync_reset = "none";
defparam \oLi~I .oe_async_reset = "none";
defparam \oLi~I .oe_power_up = "low";
defparam \oLi~I .oe_register_mode = "none";
defparam \oLi~I .oe_sync_reset = "none";
defparam \oLi~I .operation_mode = "output";
defparam \oLi~I .output_async_reset = "none";
defparam \oLi~I .output_power_up = "low";
defparam \oLi~I .output_register_mode = "none";
defparam \oLi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHLT~I (
	.datain(\ControllerSequencer|InstructionDecoder|Equal6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHLT));
// synopsys translate_off
defparam \oHLT~I .input_async_reset = "none";
defparam \oHLT~I .input_power_up = "low";
defparam \oHLT~I .input_register_mode = "none";
defparam \oHLT~I .input_sync_reset = "none";
defparam \oHLT~I .oe_async_reset = "none";
defparam \oHLT~I .oe_power_up = "low";
defparam \oHLT~I .oe_register_mode = "none";
defparam \oHLT~I .oe_sync_reset = "none";
defparam \oHLT~I .operation_mode = "output";
defparam \oHLT~I .output_async_reset = "none";
defparam \oHLT~I .output_power_up = "low";
defparam \oHLT~I .output_register_mode = "none";
defparam \oHLT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCLK~I (
	.datain(!\nCLK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCLK));
// synopsys translate_off
defparam \oCLK~I .input_async_reset = "none";
defparam \oCLK~I .input_power_up = "low";
defparam \oCLK~I .input_register_mode = "none";
defparam \oCLK~I .input_sync_reset = "none";
defparam \oCLK~I .oe_async_reset = "none";
defparam \oCLK~I .oe_power_up = "low";
defparam \oCLK~I .oe_register_mode = "none";
defparam \oCLK~I .oe_sync_reset = "none";
defparam \oCLK~I .operation_mode = "output";
defparam \oCLK~I .output_async_reset = "none";
defparam \oCLK~I .output_power_up = "low";
defparam \oCLK~I .output_register_mode = "none";
defparam \oCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLmar~I (
	.datain(\ControllerSequencer|ControlMatrix|oLmar~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLmar));
// synopsys translate_off
defparam \oLmar~I .input_async_reset = "none";
defparam \oLmar~I .input_power_up = "low";
defparam \oLmar~I .input_register_mode = "none";
defparam \oLmar~I .input_sync_reset = "none";
defparam \oLmar~I .oe_async_reset = "none";
defparam \oLmar~I .oe_power_up = "low";
defparam \oLmar~I .oe_register_mode = "none";
defparam \oLmar~I .oe_sync_reset = "none";
defparam \oLmar~I .operation_mode = "output";
defparam \oLmar~I .output_async_reset = "none";
defparam \oLmar~I .output_power_up = "low";
defparam \oLmar~I .output_register_mode = "none";
defparam \oLmar~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLmarc~I (
	.datain(\ControllerSequencer|ControlMatrix|oLmarc~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLmarc));
// synopsys translate_off
defparam \oLmarc~I .input_async_reset = "none";
defparam \oLmarc~I .input_power_up = "low";
defparam \oLmarc~I .input_register_mode = "none";
defparam \oLmarc~I .input_sync_reset = "none";
defparam \oLmarc~I .oe_async_reset = "none";
defparam \oLmarc~I .oe_power_up = "low";
defparam \oLmarc~I .oe_register_mode = "none";
defparam \oLmarc~I .oe_sync_reset = "none";
defparam \oLmarc~I .operation_mode = "output";
defparam \oLmarc~I .output_async_reset = "none";
defparam \oLmarc~I .output_power_up = "low";
defparam \oLmarc~I .output_register_mode = "none";
defparam \oLmarc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLmdr~I (
	.datain(\ControllerSequencer|ControlMatrix|oLmdr~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLmdr));
// synopsys translate_off
defparam \oLmdr~I .input_async_reset = "none";
defparam \oLmdr~I .input_power_up = "low";
defparam \oLmdr~I .input_register_mode = "none";
defparam \oLmdr~I .input_sync_reset = "none";
defparam \oLmdr~I .oe_async_reset = "none";
defparam \oLmdr~I .oe_power_up = "low";
defparam \oLmdr~I .oe_register_mode = "none";
defparam \oLmdr~I .oe_sync_reset = "none";
defparam \oLmdr~I .operation_mode = "output";
defparam \oLmdr~I .output_async_reset = "none";
defparam \oLmdr~I .output_power_up = "low";
defparam \oLmdr~I .output_register_mode = "none";
defparam \oLmdr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLa~I (
	.datain(\ControllerSequencer|ControlMatrix|oLa~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLa));
// synopsys translate_off
defparam \oLa~I .input_async_reset = "none";
defparam \oLa~I .input_power_up = "low";
defparam \oLa~I .input_register_mode = "none";
defparam \oLa~I .input_sync_reset = "none";
defparam \oLa~I .oe_async_reset = "none";
defparam \oLa~I .oe_power_up = "low";
defparam \oLa~I .oe_register_mode = "none";
defparam \oLa~I .oe_sync_reset = "none";
defparam \oLa~I .operation_mode = "output";
defparam \oLa~I .output_async_reset = "none";
defparam \oLa~I .output_power_up = "low";
defparam \oLa~I .output_register_mode = "none";
defparam \oLa~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLb~I (
	.datain(\ControllerSequencer|ControlMatrix|oLb~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLb));
// synopsys translate_off
defparam \oLb~I .input_async_reset = "none";
defparam \oLb~I .input_power_up = "low";
defparam \oLb~I .input_register_mode = "none";
defparam \oLb~I .input_sync_reset = "none";
defparam \oLb~I .oe_async_reset = "none";
defparam \oLb~I .oe_power_up = "low";
defparam \oLb~I .oe_register_mode = "none";
defparam \oLb~I .oe_sync_reset = "none";
defparam \oLb~I .operation_mode = "output";
defparam \oLb~I .output_async_reset = "none";
defparam \oLb~I .output_power_up = "low";
defparam \oLb~I .output_register_mode = "none";
defparam \oLb~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLc~I (
	.datain(\ControllerSequencer|ControlMatrix|oLc~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLc));
// synopsys translate_off
defparam \oLc~I .input_async_reset = "none";
defparam \oLc~I .input_power_up = "low";
defparam \oLc~I .input_register_mode = "none";
defparam \oLc~I .input_sync_reset = "none";
defparam \oLc~I .oe_async_reset = "none";
defparam \oLc~I .oe_power_up = "low";
defparam \oLc~I .oe_register_mode = "none";
defparam \oLc~I .oe_sync_reset = "none";
defparam \oLc~I .operation_mode = "output";
defparam \oLc~I .output_async_reset = "none";
defparam \oLc~I .output_power_up = "low";
defparam \oLc~I .output_register_mode = "none";
defparam \oLc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLtmp~I (
	.datain(\ControllerSequencer|ControlMatrix|oLtmp~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLtmp));
// synopsys translate_off
defparam \oLtmp~I .input_async_reset = "none";
defparam \oLtmp~I .input_power_up = "low";
defparam \oLtmp~I .input_register_mode = "none";
defparam \oLtmp~I .input_sync_reset = "none";
defparam \oLtmp~I .oe_async_reset = "none";
defparam \oLtmp~I .oe_power_up = "low";
defparam \oLtmp~I .oe_register_mode = "none";
defparam \oLtmp~I .oe_sync_reset = "none";
defparam \oLtmp~I .operation_mode = "output";
defparam \oLtmp~I .output_async_reset = "none";
defparam \oLtmp~I .output_power_up = "low";
defparam \oLtmp~I .output_register_mode = "none";
defparam \oLtmp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLo~I (
	.datain(\ControllerSequencer|ControlMatrix|oLo~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLo));
// synopsys translate_off
defparam \oLo~I .input_async_reset = "none";
defparam \oLo~I .input_power_up = "low";
defparam \oLo~I .input_register_mode = "none";
defparam \oLo~I .input_sync_reset = "none";
defparam \oLo~I .oe_async_reset = "none";
defparam \oLo~I .oe_power_up = "low";
defparam \oLo~I .oe_register_mode = "none";
defparam \oLo~I .oe_sync_reset = "none";
defparam \oLo~I .operation_mode = "output";
defparam \oLo~I .output_async_reset = "none";
defparam \oLo~I .output_power_up = "low";
defparam \oLo~I .output_register_mode = "none";
defparam \oLo~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLpcl~I (
	.datain(\ControllerSequencer|ControlMatrix|oLpcl~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLpcl));
// synopsys translate_off
defparam \oLpcl~I .input_async_reset = "none";
defparam \oLpcl~I .input_power_up = "low";
defparam \oLpcl~I .input_register_mode = "none";
defparam \oLpcl~I .input_sync_reset = "none";
defparam \oLpcl~I .oe_async_reset = "none";
defparam \oLpcl~I .oe_power_up = "low";
defparam \oLpcl~I .oe_register_mode = "none";
defparam \oLpcl~I .oe_sync_reset = "none";
defparam \oLpcl~I .operation_mode = "output";
defparam \oLpcl~I .output_async_reset = "none";
defparam \oLpcl~I .output_power_up = "low";
defparam \oLpcl~I .output_register_mode = "none";
defparam \oLpcl~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLpcu~I (
	.datain(\ControllerSequencer|ControlMatrix|oLpcu~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLpcu));
// synopsys translate_off
defparam \oLpcu~I .input_async_reset = "none";
defparam \oLpcu~I .input_power_up = "low";
defparam \oLpcu~I .input_register_mode = "none";
defparam \oLpcu~I .input_sync_reset = "none";
defparam \oLpcu~I .oe_async_reset = "none";
defparam \oLpcu~I .oe_power_up = "low";
defparam \oLpcu~I .oe_register_mode = "none";
defparam \oLpcu~I .oe_sync_reset = "none";
defparam \oLpcu~I .operation_mode = "output";
defparam \oLpcu~I .output_async_reset = "none";
defparam \oLpcu~I .output_power_up = "low";
defparam \oLpcu~I .output_register_mode = "none";
defparam \oLpcu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEi~I (
	.datain(\ControllerSequencer|ControlMatrix|oEi~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEi));
// synopsys translate_off
defparam \oEi~I .input_async_reset = "none";
defparam \oEi~I .input_power_up = "low";
defparam \oEi~I .input_register_mode = "none";
defparam \oEi~I .input_sync_reset = "none";
defparam \oEi~I .oe_async_reset = "none";
defparam \oEi~I .oe_power_up = "low";
defparam \oEi~I .oe_register_mode = "none";
defparam \oEi~I .oe_sync_reset = "none";
defparam \oEi~I .operation_mode = "output";
defparam \oEi~I .output_async_reset = "none";
defparam \oEi~I .output_power_up = "low";
defparam \oEi~I .output_register_mode = "none";
defparam \oEi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEmdr~I (
	.datain(\ControllerSequencer|ControlMatrix|oEmdr~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEmdr));
// synopsys translate_off
defparam \oEmdr~I .input_async_reset = "none";
defparam \oEmdr~I .input_power_up = "low";
defparam \oEmdr~I .input_register_mode = "none";
defparam \oEmdr~I .input_sync_reset = "none";
defparam \oEmdr~I .oe_async_reset = "none";
defparam \oEmdr~I .oe_power_up = "low";
defparam \oEmdr~I .oe_register_mode = "none";
defparam \oEmdr~I .oe_sync_reset = "none";
defparam \oEmdr~I .operation_mode = "output";
defparam \oEmdr~I .output_async_reset = "none";
defparam \oEmdr~I .output_power_up = "low";
defparam \oEmdr~I .output_register_mode = "none";
defparam \oEmdr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCE~I (
	.datain(\ControllerSequencer|ControlMatrix|oCE~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCE));
// synopsys translate_off
defparam \oCE~I .input_async_reset = "none";
defparam \oCE~I .input_power_up = "low";
defparam \oCE~I .input_register_mode = "none";
defparam \oCE~I .input_sync_reset = "none";
defparam \oCE~I .oe_async_reset = "none";
defparam \oCE~I .oe_power_up = "low";
defparam \oCE~I .oe_register_mode = "none";
defparam \oCE~I .oe_sync_reset = "none";
defparam \oCE~I .operation_mode = "output";
defparam \oCE~I .output_async_reset = "none";
defparam \oCE~I .output_power_up = "low";
defparam \oCE~I .output_register_mode = "none";
defparam \oCE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEa~I (
	.datain(\ControllerSequencer|ControlMatrix|oEa~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEa));
// synopsys translate_off
defparam \oEa~I .input_async_reset = "none";
defparam \oEa~I .input_power_up = "low";
defparam \oEa~I .input_register_mode = "none";
defparam \oEa~I .input_sync_reset = "none";
defparam \oEa~I .oe_async_reset = "none";
defparam \oEa~I .oe_power_up = "low";
defparam \oEa~I .oe_register_mode = "none";
defparam \oEa~I .oe_sync_reset = "none";
defparam \oEa~I .operation_mode = "output";
defparam \oEa~I .output_async_reset = "none";
defparam \oEa~I .output_power_up = "low";
defparam \oEa~I .output_register_mode = "none";
defparam \oEa~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEb~I (
	.datain(\ControllerSequencer|ControlMatrix|oEb~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEb));
// synopsys translate_off
defparam \oEb~I .input_async_reset = "none";
defparam \oEb~I .input_power_up = "low";
defparam \oEb~I .input_register_mode = "none";
defparam \oEb~I .input_sync_reset = "none";
defparam \oEb~I .oe_async_reset = "none";
defparam \oEb~I .oe_power_up = "low";
defparam \oEb~I .oe_register_mode = "none";
defparam \oEb~I .oe_sync_reset = "none";
defparam \oEb~I .operation_mode = "output";
defparam \oEb~I .output_async_reset = "none";
defparam \oEb~I .output_power_up = "low";
defparam \oEb~I .output_register_mode = "none";
defparam \oEb~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEc~I (
	.datain(\ControllerSequencer|ControlMatrix|oEc~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEc));
// synopsys translate_off
defparam \oEc~I .input_async_reset = "none";
defparam \oEc~I .input_power_up = "low";
defparam \oEc~I .input_register_mode = "none";
defparam \oEc~I .input_sync_reset = "none";
defparam \oEc~I .oe_async_reset = "none";
defparam \oEc~I .oe_power_up = "low";
defparam \oEc~I .oe_register_mode = "none";
defparam \oEc~I .oe_sync_reset = "none";
defparam \oEc~I .operation_mode = "output";
defparam \oEc~I .output_async_reset = "none";
defparam \oEc~I .output_power_up = "low";
defparam \oEc~I .output_register_mode = "none";
defparam \oEc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEtmp~I (
	.datain(\ControllerSequencer|ControlMatrix|oEtmp~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEtmp));
// synopsys translate_off
defparam \oEtmp~I .input_async_reset = "none";
defparam \oEtmp~I .input_power_up = "low";
defparam \oEtmp~I .input_register_mode = "none";
defparam \oEtmp~I .input_sync_reset = "none";
defparam \oEtmp~I .oe_async_reset = "none";
defparam \oEtmp~I .oe_power_up = "low";
defparam \oEtmp~I .oe_register_mode = "none";
defparam \oEtmp~I .oe_sync_reset = "none";
defparam \oEtmp~I .operation_mode = "output";
defparam \oEtmp~I .output_async_reset = "none";
defparam \oEtmp~I .output_power_up = "low";
defparam \oEtmp~I .output_register_mode = "none";
defparam \oEtmp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEu~I (
	.datain(\ControllerSequencer|ControlMatrix|oEu~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEu));
// synopsys translate_off
defparam \oEu~I .input_async_reset = "none";
defparam \oEu~I .input_power_up = "low";
defparam \oEu~I .input_register_mode = "none";
defparam \oEu~I .input_sync_reset = "none";
defparam \oEu~I .oe_async_reset = "none";
defparam \oEu~I .oe_power_up = "low";
defparam \oEu~I .oe_register_mode = "none";
defparam \oEu~I .oe_sync_reset = "none";
defparam \oEu~I .operation_mode = "output";
defparam \oEu~I .output_async_reset = "none";
defparam \oEu~I .output_power_up = "low";
defparam \oEu~I .output_register_mode = "none";
defparam \oEu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oL1~I (
	.datain(\ControllerSequencer|ControlMatrix|oL1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oL1));
// synopsys translate_off
defparam \oL1~I .input_async_reset = "none";
defparam \oL1~I .input_power_up = "low";
defparam \oL1~I .input_register_mode = "none";
defparam \oL1~I .input_sync_reset = "none";
defparam \oL1~I .oe_async_reset = "none";
defparam \oL1~I .oe_power_up = "low";
defparam \oL1~I .oe_register_mode = "none";
defparam \oL1~I .oe_sync_reset = "none";
defparam \oL1~I .operation_mode = "output";
defparam \oL1~I .output_async_reset = "none";
defparam \oL1~I .output_power_up = "low";
defparam \oL1~I .output_register_mode = "none";
defparam \oL1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oL2~I (
	.datain(\ControllerSequencer|ControlMatrix|oL2~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oL2));
// synopsys translate_off
defparam \oL2~I .input_async_reset = "none";
defparam \oL2~I .input_power_up = "low";
defparam \oL2~I .input_register_mode = "none";
defparam \oL2~I .input_sync_reset = "none";
defparam \oL2~I .oe_async_reset = "none";
defparam \oL2~I .oe_power_up = "low";
defparam \oL2~I .oe_register_mode = "none";
defparam \oL2~I .oe_sync_reset = "none";
defparam \oL2~I .operation_mode = "output";
defparam \oL2~I .output_async_reset = "none";
defparam \oL2~I .output_power_up = "low";
defparam \oL2~I .output_register_mode = "none";
defparam \oL2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEpcu~I (
	.datain(\ControllerSequencer|ControlMatrix|oEpcu~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEpcu));
// synopsys translate_off
defparam \oEpcu~I .input_async_reset = "none";
defparam \oEpcu~I .input_power_up = "low";
defparam \oEpcu~I .input_register_mode = "none";
defparam \oEpcu~I .input_sync_reset = "none";
defparam \oEpcu~I .oe_async_reset = "none";
defparam \oEpcu~I .oe_power_up = "low";
defparam \oEpcu~I .oe_register_mode = "none";
defparam \oEpcu~I .oe_sync_reset = "none";
defparam \oEpcu~I .operation_mode = "output";
defparam \oEpcu~I .output_async_reset = "none";
defparam \oEpcu~I .output_power_up = "low";
defparam \oEpcu~I .output_register_mode = "none";
defparam \oEpcu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oEpcl~I (
	.datain(\ControllerSequencer|ControlMatrix|oEpcl~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oEpcl));
// synopsys translate_off
defparam \oEpcl~I .input_async_reset = "none";
defparam \oEpcl~I .input_power_up = "low";
defparam \oEpcl~I .input_register_mode = "none";
defparam \oEpcl~I .input_sync_reset = "none";
defparam \oEpcl~I .oe_async_reset = "none";
defparam \oEpcl~I .oe_power_up = "low";
defparam \oEpcl~I .oe_register_mode = "none";
defparam \oEpcl~I .oe_sync_reset = "none";
defparam \oEpcl~I .operation_mode = "output";
defparam \oEpcl~I .output_async_reset = "none";
defparam \oEpcl~I .output_power_up = "low";
defparam \oEpcl~I .output_register_mode = "none";
defparam \oEpcl~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oRST~I (
	.datain(!\ControllerSequencer|ControlMatrix|oRST~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oRST));
// synopsys translate_off
defparam \oRST~I .input_async_reset = "none";
defparam \oRST~I .input_power_up = "low";
defparam \oRST~I .input_register_mode = "none";
defparam \oRST~I .input_sync_reset = "none";
defparam \oRST~I .oe_async_reset = "none";
defparam \oRST~I .oe_power_up = "low";
defparam \oRST~I .oe_register_mode = "none";
defparam \oRST~I .oe_sync_reset = "none";
defparam \oRST~I .operation_mode = "output";
defparam \oRST~I .output_async_reset = "none";
defparam \oRST~I .output_power_up = "low";
defparam \oRST~I .output_register_mode = "none";
defparam \oRST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oRDWR~I (
	.datain(!\ControllerSequencer|ControlMatrix|oRDWR~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oRDWR));
// synopsys translate_off
defparam \oRDWR~I .input_async_reset = "none";
defparam \oRDWR~I .input_power_up = "low";
defparam \oRDWR~I .input_register_mode = "none";
defparam \oRDWR~I .input_sync_reset = "none";
defparam \oRDWR~I .oe_async_reset = "none";
defparam \oRDWR~I .oe_power_up = "low";
defparam \oRDWR~I .oe_register_mode = "none";
defparam \oRDWR~I .oe_sync_reset = "none";
defparam \oRDWR~I .operation_mode = "output";
defparam \oRDWR~I .output_async_reset = "none";
defparam \oRDWR~I .output_power_up = "low";
defparam \oRDWR~I .output_register_mode = "none";
defparam \oRDWR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oCLK_RST~I (
	.datain(\ControllerSequencer|ControlMatrix|oCLK_RST~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oCLK_RST));
// synopsys translate_off
defparam \oCLK_RST~I .input_async_reset = "none";
defparam \oCLK_RST~I .input_power_up = "low";
defparam \oCLK_RST~I .input_register_mode = "none";
defparam \oCLK_RST~I .input_sync_reset = "none";
defparam \oCLK_RST~I .oe_async_reset = "none";
defparam \oCLK_RST~I .oe_power_up = "low";
defparam \oCLK_RST~I .oe_register_mode = "none";
defparam \oCLK_RST~I .oe_sync_reset = "none";
defparam \oCLK_RST~I .operation_mode = "output";
defparam \oCLK_RST~I .output_async_reset = "none";
defparam \oCLK_RST~I .output_power_up = "low";
defparam \oCLK_RST~I .output_register_mode = "none";
defparam \oCLK_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Su~I (
	.datain(\ControllerSequencer|ControlMatrix|Su~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Su));
// synopsys translate_off
defparam \Su~I .input_async_reset = "none";
defparam \Su~I .input_power_up = "low";
defparam \Su~I .input_register_mode = "none";
defparam \Su~I .input_sync_reset = "none";
defparam \Su~I .oe_async_reset = "none";
defparam \Su~I .oe_power_up = "low";
defparam \Su~I .oe_register_mode = "none";
defparam \Su~I .oe_sync_reset = "none";
defparam \Su~I .operation_mode = "output";
defparam \Su~I .output_async_reset = "none";
defparam \Su~I .output_power_up = "low";
defparam \Su~I .output_register_mode = "none";
defparam \Su~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
