/*
* Automatically generated register definition: don't edit
* ATM7039 Spec Version_V1.10
* Sat 11-19-2012  10:32:23
*/
#ifndef __REGS_MAP_ATM7039_H__
#define __REGS_MAP_ATM7039_H__


//--------------SPS_PG--------------------------------------------//
//--------------Register Address----------------------------------//
#define SPS_PG_BASE                                 0xB01B0100
#define SPS_PG_CTL                                  (SPS_PG_BASE+0x0000)
#define SPS_RST_CTL                                 (SPS_PG_BASE+0x0004)
#define SPS_LDO_CTL                                 (SPS_PG_BASE+0x0008)
#define SPS_BDG_CTL                                 (SPS_PG_BASE+0x000c)
#define SPS_TEMP_CTL                                (SPS_PG_BASE+0x0010)
#define SPS_PG_CTL1									(SPS_PG_BASE+0x0014)
#define SPS_PWR_AWK_MSK								(SPS_PG_BASE+0x0020)
#define SPS_PWR_AWK_SRC								(SPS_PG_BASE+0x0024)
#define SPS_PWR_CTL									(SPS_PG_BASE+0x0028)
#define SPS_PWR_ISO_TIMER0							(SPS_PG_BASE+0x002C)
#define SPS_PWR_ADDR								(SPS_PG_BASE+0x0030)
#define SPS_PWR_ISO_TIMER1							(SPS_PG_BASE+0x0034)

//--------------Bits Location-------------------------------------//
//--------------CMU--------------------------------------//
//--------------Register Address----------------------------------//
#define CMU_BASE                                    0xB0160000
#define CMU_COREPLL                                 (CMU_BASE+0x0000)
#define CMU_DEVPLL                                  (CMU_BASE+0x0004)
#define CMU_DDRPLL                                  (CMU_BASE+0x0008)
#define CMU_NANDPLL                                 (CMU_BASE+0x000C)
#define CMU_DISPLAYPLL                              (CMU_BASE+0x0010)
#define CMU_AUDIOPLL                                (CMU_BASE+0x0014)
#define CMU_TVOUTPLL                                (CMU_BASE+0x0018)
#define CMU_BUSCLK                                  (CMU_BASE+0x001C)
#define CMU_SENSORCLK                               (CMU_BASE+0x0020)
#define CMU_LCDCLK                                  (CMU_BASE+0x0024)
#define CMU_DSICLK                                  (CMU_BASE+0x0028)
#define CMU_CSICLK                                  (CMU_BASE+0x002C)
#define CMU_DECLK                                   (CMU_BASE+0x0030)
#define CMU_BISPCLK                                 (CMU_BASE+0x0034)
#define CMU_BUSCLK1                                 (CMU_BASE+0x0038)
#define CMU_VDECLK                                  (CMU_BASE+0x0040)
#define CMU_VCECLK                                  (CMU_BASE+0x0044)
#define CMU_NANDCCLK                                (CMU_BASE+0x004C)
#define CMU_SD0CLK                                  (CMU_BASE+0x0050)
#define CMU_SD1CLK                                  (CMU_BASE+0x0054)
#define CMU_SD2CLK                                  (CMU_BASE+0x0058)
#define CMU_UART0CLK                                (CMU_BASE+0x005C)
#define CMU_UART1CLK                                (CMU_BASE+0x0060)
#define CMU_UART2CLK                                (CMU_BASE+0x0064)
#define CMU_PWM4CLK                                 (CMU_BASE+0x0068)
#define CMU_PWM5CLK                                 (CMU_BASE+0x006C)
#define CMU_PWM0CLK                                 (CMU_BASE+0x0070)
#define CMU_PWM1CLK                                 (CMU_BASE+0x0074)
#define CMU_PWM2CLK                                 (CMU_BASE+0x0078)
#define CMU_PWM3CLK                                 (CMU_BASE+0x007C)
#define CMU_USBPLL                                  (CMU_BASE+0x0080)
#define CMU_ETHERNETPLL                             (CMU_BASE+0x0084)
#define CMU_CVBSPLL                             	(CMU_BASE+0x0088)
#define CMU_LENSCLK                                 (CMU_BASE+0x008C)
#define CMU_GPU3DCLK                                (CMU_BASE+0x0090)
#define CMU_CORECTL                                 (CMU_BASE+0x009C)
#define CMU_DEVCLKEN0                               (CMU_BASE+0x00A0)
#define CMU_DEVCLKEN1                               (CMU_BASE+0x00A4)
#define CMU_DEVRST0                                 (CMU_BASE+0x00A8)
#define CMU_DEVRST1                                 (CMU_BASE+0x00AC)
#define CMU_UART3CLK                                (CMU_BASE+0x00B0)
#define CMU_UART4CLK                                (CMU_BASE+0x00B4)
#define CMU_UART5CLK                                (CMU_BASE+0x00B8)
#define CMU_UART6CLK                                (CMU_BASE+0x00BC)
#define CMU_SSCLK                                   (CMU_BASE+0x00C0)
#define CMU_DIGITALDEBUG                            (CMU_BASE+0x00D0)
#define CMU_ANALOGDEBUG                             (CMU_BASE+0x00D4)
#define CMU_COREPLLDEBUG                            (CMU_BASE+0x00D8)
#define CMU_DEVPLLDEBUG                             (CMU_BASE+0x00DC)
#define CMU_DDRPLLDEBUG                             (CMU_BASE+0x00E0)
#define CMU_NANDPLLDEBUG                            (CMU_BASE+0x00E4)
#define CMU_DISPLAYPLLDEBUG                         (CMU_BASE+0x00E8)
#define CMU_TVOUTPLLDEBUG                           (CMU_BASE+0x00EC)
#define CMU_DEEPCOLORPLLDEBUG                       (CMU_BASE+0x00F4)
#define CMU_AUDIOPLL_ETHPLLDEBUG                    (CMU_BASE+0x00F8)
#define CMU_CVBSPLLDEBUG                    		(CMU_BASE+0x00FC)


//--------------Bits Location-------------------------------------//
//--------------Timer_2HZ--------------------------------------//
//--------------Register Address----------------------------------//
#define TIMER_2HZ_BASE                              0xB0168000
#define TWOHZ0_CTL                                  (TIMER_2HZ_BASE+0x0000)
#define T0_CTL                                      (TIMER_2HZ_BASE+0x0008)
#define T0_CMP                                      (TIMER_2HZ_BASE+0x000C)
#define T0_VAL                                      (TIMER_2HZ_BASE+0x0010)
#define T1_CTL                                      (TIMER_2HZ_BASE+0x0014)
#define T1_CMP                                      (TIMER_2HZ_BASE+0x0018)
#define T1_VAL                                      (TIMER_2HZ_BASE+0x001C)
#define TWOHZ1_CTL                                  (TIMER_2HZ_BASE+0x0020)
#define CPU1_ADDR                                   (TIMER_2HZ_BASE+0x0050)
#define CPU2_ADDR                                   (TIMER_2HZ_BASE+0x0054)
#define CPU3_ADDR                                   (TIMER_2HZ_BASE+0x0058)
#define CPU1_FLAG                                   (TIMER_2HZ_BASE+0x005C)
#define CPU2_FLAG                                   (TIMER_2HZ_BASE+0x0060)
#define CPU3_FLAG                                   (TIMER_2HZ_BASE+0x0064)
#define USB3_P0_CTL                                 (TIMER_2HZ_BASE+0x0080)
#define USB3_P1_CTL                                 (TIMER_2HZ_BASE+0x0084)
#define USB2_ECS                                    (TIMER_2HZ_BASE+0x0088)

//--------------Bits Location-------------------------------------//
//--------------CHIPID--------------------------------------//
//--------------Register Address----------------------------------//
#define CHIPID_BASE                                 0xB0150000
#define CHIPID_CTRL0                                (CHIPID_BASE+0x0000)
#define CHIPID_DAT_1                                (CHIPID_BASE+0x0004)
#define CHIPID_CTRL1                                (CHIPID_BASE+0x0008)
#define CHIPID_CTRL2                                (CHIPID_BASE+0x000C)

//--------------Bits Location-------------------------------------//
//--------------HDCP2Tx--------------------------------------//
//--------------Register Address----------------------------------//
#define HDCP2TX_BASE                                0xB0250000
#define HDCP2TX_CR                                  (HDCP2TX_BASE+0x0000)
#define HDCP2TX_SR                                  (HDCP2TX_BASE+0x0004)
#define HDCP2TX_PDOFIFO                             (HDCP2TX_BASE+0x0008)
#define HDCP2TX_HMACID                              (HDCP2TX_BASE+0x000C)
#define HDCP2TX_RTXMR                               (HDCP2TX_BASE+0x0010)
#define HDCP2TX_RTXLR                               (HDCP2TX_BASE+0x0014)
#define HDCP2TX_KMD3                                (HDCP2TX_BASE+0x0018)
#define HDCP2TX_KMD2                                (HDCP2TX_BASE+0x001C)
#define HDCP2TX_KMD1                                (HDCP2TX_BASE+0x0020)
#define HDCP2TX_KMD0                                (HDCP2TX_BASE+0x0024)
#define HDCP2TX_RRXMR                               (HDCP2TX_BASE+0x0028)
#define HDCP2TX_RRXLR                               (HDCP2TX_BASE+0x002C)
#define HDCP2TX_RNMR                                (HDCP2TX_BASE+0x0030)
#define HDCP2TX_RNLR                                (HDCP2TX_BASE+0x0034)
#define HDCP2TX_RIVMR                               (HDCP2TX_BASE+0x0038)
#define HDCP2TX_RIVLR                               (HDCP2TX_BASE+0x003C)
#define HDCP2TX_EKSD3                               (HDCP2TX_BASE+0x0040)
#define HDCP2TX_EKSD2                               (HDCP2TX_BASE+0x0044)
#define HDCP2TX_EKSD1                               (HDCP2TX_BASE+0x0048)
#define HDCP2TX_EKSD0                               (HDCP2TX_BASE+0x004C)
#define HDCP2TX_KSD3                                (HDCP2TX_BASE+0x0050)
#define HDCP2TX_KSD2                                (HDCP2TX_BASE+0x0054)
#define HDCP2TX_KSD1                                (HDCP2TX_BASE+0x0058)
#define HDCP2TX_KSD0                                (HDCP2TX_BASE+0x005C)
#define HDCP2TX_GC3                                 (HDCP2TX_BASE+0x0060)
#define HDCP2TX_GC2                                 (HDCP2TX_BASE+0x0064)
#define HDCP2TX_GC1                                 (HDCP2TX_BASE+0x0068)
#define HDCP2TX_GC0                                 (HDCP2TX_BASE+0x006C)
#define HDCP2TX_STREAMCTR                           (HDCP2TX_BASE+0x0070)
#define HDCP2TX_INPUTCTRMR                          (HDCP2TX_BASE+0x0074)
#define HDCP2TX_INPUTCTRLR                          (HDCP2TX_BASE+0x0078)
#define HDCP2TX_TSPH                                (HDCP2TX_BASE+0x007C)
#define HDCP2TX_TSSP                                (HDCP2TX_BASE+0x0080)
#define HDCP2TX_INOUTFIFOCR                         (HDCP2TX_BASE+0x0084)
#define HDCP2TX_INRFIFOD                            (HDCP2TX_BASE+0x0088)
#define HDCP2TX_INLENGTH                            (HDCP2TX_BASE+0x008C)
#define HDCP2TX_OUTEFIFOD                           (HDCP2TX_BASE+0x0090)
#define HDCP2TX_OUTLENGTH                           (HDCP2TX_BASE+0x0094)

//--------------Bits Location-------------------------------------//
//--------------DMA_GLOBAL--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_GLOBAL_BASE                             0XB0260000
#define DMA_NIC_QOS                                 (DMA_GLOBAL_BASE+0x0024)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_PD0--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_PD0_BASE                            0XB0260000
#define DMA_IRQ_PD0                                 (DMA_IRQ_PD0_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_PD1--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_PD1_BASE                            0XB0260004
#define DMA_IRQ_PD1                                 (DMA_IRQ_PD1_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_PD2--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_PD2_BASE                            0XB0260008
#define DMA_IRQ_PD2                                 (DMA_IRQ_PD2_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_PD3--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_PD3_BASE                            0XB026000c
#define DMA_IRQ_PD3                                 (DMA_IRQ_PD3_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_EN0--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_EN0_BASE                            0XB0260010
#define DMA_IRQ_EN0                                 (DMA_IRQ_EN0_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_EN1--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_EN1_BASE                            0XB0260014
#define DMA_IRQ_EN1                                 (DMA_IRQ_EN1_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_EN2--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_EN2_BASE                            0XB0260018
#define DMA_IRQ_EN2                                 (DMA_IRQ_EN2_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA_IRQ_EN3--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA_IRQ_EN3_BASE                            0XB026001c
#define DMA_IRQ_EN3                                 (DMA_IRQ_EN3_BASE+0x0000)

//--------------Bits Location-------------------------------------//
//--------------DMA0--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA0_BASE                                   0XB0260100
#define DMA0_MODE                                   (DMA0_BASE+0x0000)
#define DMA0_SOURCE                                 (DMA0_BASE+0x0004)
#define DMA0_DESTINATION                            (DMA0_BASE+0x0008)
#define DMA0_FRAME_LEN                              (DMA0_BASE+0x000C)
#define DMA0_FRAME_CNT                              (DMA0_BASE+0x0010)
#define DMA0_REMAIN_FRAME_CNT                       (DMA0_BASE+0x0014)
#define DMA0_REMAIN_CNT                             (DMA0_BASE+0x0018)
#define DMA0_SOURCE_STRIDE                          (DMA0_BASE+0x001C)
#define DMA0_DESTINATION_STRIDE                     (DMA0_BASE+0x0020)
#define DMA0_START                                  (DMA0_BASE+0x0024)
#define DMA0_ACP_ATTRIBUTE                          (DMA0_BASE+0x0028)
#define DMA0_CHAINED_CTL                            (DMA0_BASE+0x002C)
#define DMA0_CONSTANT                               (DMA0_BASE+0x0030)
#define DMA0_LINKLIST_CTL                           (DMA0_BASE+0x0034)
#define DMA0_NEXT_DESCRIPTOR                        (DMA0_BASE+0x0038)
#define DMA0_CURRENT_DESCRIPTOR_NUM                 (DMA0_BASE+0x003C)
#define DMA0_INT_CTL                                (DMA0_BASE+0x0040)
#define DMA0_INT_STATUS                             (DMA0_BASE+0x0044)
#define DMA0_CURRENT_SOURCE_POINTER                 (DMA0_BASE+0x0048)
#define DMA0_CURRENT_DESTINATION_POINTER            (DMA0_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA1--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA1_BASE                                   0XB0260200
#define DMA1_MODE                                   (DMA1_BASE+0x0000)
#define DMA1_SOURCE                                 (DMA1_BASE+0x0004)
#define DMA1_DESTINATION                            (DMA1_BASE+0x0008)
#define DMA1_FRAME_LEN                              (DMA1_BASE+0x000C)
#define DMA1_FRAME_CNT                              (DMA1_BASE+0x0010)
#define DMA1_REMAIN_FRAME_CNT                       (DMA1_BASE+0x0014)
#define DMA1_REMAIN_CNT                             (DMA1_BASE+0x0018)
#define DMA1_SOURCE_STRIDE                          (DMA1_BASE+0x001C)
#define DMA1_DESTINATION_STRIDE                     (DMA1_BASE+0x0020)
#define DMA1_START                                  (DMA1_BASE+0x0024)
#define DMA1_ACP_ATTRIBUTE                          (DMA1_BASE+0x0028)
#define DMA1_CHAINED_CTL                            (DMA1_BASE+0x002C)
#define DMA1_CONSTANT                               (DMA1_BASE+0x0030)
#define DMA1_LINKLIST_CTL                           (DMA1_BASE+0x0034)
#define DMA1_NEXT_DESCRIPTOR                        (DMA1_BASE+0x0038)
#define DMA1_CURRENT_DESCRIPTOR_NUM                 (DMA1_BASE+0x003C)
#define DMA1_INT_CTL                                (DMA1_BASE+0x0040)
#define DMA1_INT_STATUS                             (DMA1_BASE+0x0044)
#define DMA1_CURRENT_SOURCE_POINTER                 (DMA1_BASE+0x0048)
#define DMA1_CURRENT_DESTINATION_POINTER            (DMA1_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA2--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA2_BASE                                   0XB0260300
#define DMA2_MODE                                   (DMA2_BASE+0x0000)
#define DMA2_SOURCE                                 (DMA2_BASE+0x0004)
#define DMA2_DESTINATION                            (DMA2_BASE+0x0008)
#define DMA2_FRAME_LEN                              (DMA2_BASE+0x000C)
#define DMA2_FRAME_CNT                              (DMA2_BASE+0x0010)
#define DMA2_REMAIN_FRAME_CNT                       (DMA2_BASE+0x0014)
#define DMA2_REMAIN_CNT                             (DMA2_BASE+0x0018)
#define DMA2_SOURCE_STRIDE                          (DMA2_BASE+0x001C)
#define DMA2_DESTINATION_STRIDE                     (DMA2_BASE+0x0020)
#define DMA2_START                                  (DMA2_BASE+0x0024)
#define DMA2_ACP_ATTRIBUTE                          (DMA2_BASE+0x0028)
#define DMA2_CHAINED_CTL                            (DMA2_BASE+0x002C)
#define DMA2_CONSTANT                               (DMA2_BASE+0x0030)
#define DMA2_LINKLIST_CTL                           (DMA2_BASE+0x0034)
#define DMA2_NEXT_DESCRIPTOR                        (DMA2_BASE+0x0038)
#define DMA2_CURRENT_DESCRIPTOR_NUM                 (DMA2_BASE+0x003C)
#define DMA2_INT_CTL                                (DMA2_BASE+0x0040)
#define DMA2_INT_STATUS                             (DMA2_BASE+0x0044)
#define DMA2_CURRENT_SOURCE_POINTER                 (DMA2_BASE+0x0048)
#define DMA2_CURRENT_DESTINATION_POINTER            (DMA2_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA3--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA3_BASE                                   0XB0260400
#define DMA3_MODE                                   (DMA3_BASE+0x0000)
#define DMA3_SOURCE                                 (DMA3_BASE+0x0004)
#define DMA3_DESTINATION                            (DMA3_BASE+0x0008)
#define DMA3_FRAME_LEN                              (DMA3_BASE+0x000C)
#define DMA3_FRAME_CNT                              (DMA3_BASE+0x0010)
#define DMA3_REMAIN_FRAME_CNT                       (DMA3_BASE+0x0014)
#define DMA3_REMAIN_CNT                             (DMA3_BASE+0x0018)
#define DMA3_SOURCE_STRIDE                          (DMA3_BASE+0x001C)
#define DMA3_DESTINATION_STRIDE                     (DMA3_BASE+0x0020)
#define DMA3_START                                  (DMA3_BASE+0x0024)
#define DMA3_ACP_ATTRIBUTE                          (DMA3_BASE+0x0028)
#define DMA3_CHAINED_CTL                            (DMA3_BASE+0x002C)
#define DMA3_CONSTANT                               (DMA3_BASE+0x0030)
#define DMA3_LINKLIST_CTL                           (DMA3_BASE+0x0034)
#define DMA3_NEXT_DESCRIPTOR                        (DMA3_BASE+0x0038)
#define DMA3_CURRENT_DESCRIPTOR_NUM                 (DMA3_BASE+0x003C)
#define DMA3_INT_CTL                                (DMA3_BASE+0x0040)
#define DMA3_INT_STATUS                             (DMA3_BASE+0x0044)
#define DMA3_CURRENT_SOURCE_POINTER                 (DMA3_BASE+0x0048)
#define DMA3_CURRENT_DESTINATION_POINTER            (DMA3_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA4--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA4_BASE                                   0XB0260500
#define DMA4_MODE                                   (DMA4_BASE+0x0000)
#define DMA4_SOURCE                                 (DMA4_BASE+0x0004)
#define DMA4_DESTINATION                            (DMA4_BASE+0x0008)
#define DMA4_FRAME_LEN                              (DMA4_BASE+0x000C)
#define DMA4_FRAME_CNT                              (DMA4_BASE+0x0010)
#define DMA4_REMAIN_FRAME_CNT                       (DMA4_BASE+0x0014)
#define DMA4_REMAIN_CNT                             (DMA4_BASE+0x0018)
#define DMA4_SOURCE_STRIDE                          (DMA4_BASE+0x001C)
#define DMA4_DESTINATION_STRIDE                     (DMA4_BASE+0x0020)
#define DMA4_START                                  (DMA4_BASE+0x0024)
#define DMA4_ACP_ATTRIBUTE                          (DMA4_BASE+0x0028)
#define DMA4_CHAINED_CTL                            (DMA4_BASE+0x002C)
#define DMA4_CONSTANT                               (DMA4_BASE+0x0030)
#define DMA4_LINKLIST_CTL                           (DMA4_BASE+0x0034)
#define DMA4_NEXT_DESCRIPTOR                        (DMA4_BASE+0x0038)
#define DMA4_CURRENT_DESCRIPTOR_NUM                 (DMA4_BASE+0x003C)
#define DMA4_INT_CTL                                (DMA4_BASE+0x0040)
#define DMA4_INT_STATUS                             (DMA4_BASE+0x0044)
#define DMA4_CURRENT_SOURCE_POINTER                 (DMA4_BASE+0x0048)
#define DMA4_CURRENT_DESTINATION_POINTER            (DMA4_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA5--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA5_BASE                                   0XB0260600
#define DMA5_MODE                                   (DMA5_BASE+0x0000)
#define DMA5_SOURCE                                 (DMA5_BASE+0x0004)
#define DMA5_DESTINATION                            (DMA5_BASE+0x0008)
#define DMA5_FRAME_LEN                              (DMA5_BASE+0x000C)
#define DMA5_FRAME_CNT                              (DMA5_BASE+0x0010)
#define DMA5_REMAIN_FRAME_CNT                       (DMA5_BASE+0x0014)
#define DMA5_REMAIN_CNT                             (DMA5_BASE+0x0018)
#define DMA5_SOURCE_STRIDE                          (DMA5_BASE+0x001C)
#define DMA5_DESTINATION_STRIDE                     (DMA5_BASE+0x0020)
#define DMA5_START                                  (DMA5_BASE+0x0024)
#define DMA5_ACP_ATTRIBUTE                          (DMA5_BASE+0x0028)
#define DMA5_CHAINED_CTL                            (DMA5_BASE+0x002C)
#define DMA5_CONSTANT                               (DMA5_BASE+0x0030)
#define DMA5_LINKLIST_CTL                           (DMA5_BASE+0x0034)
#define DMA5_NEXT_DESCRIPTOR                        (DMA5_BASE+0x0038)
#define DMA5_CURRENT_DESCRIPTOR_NUM                 (DMA5_BASE+0x003C)
#define DMA5_INT_CTL                                (DMA5_BASE+0x0040)
#define DMA5_INT_STATUS                             (DMA5_BASE+0x0044)
#define DMA5_CURRENT_SOURCE_POINTER                 (DMA5_BASE+0x0048)
#define DMA5_CURRENT_DESTINATION_POINTER            (DMA5_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA6--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA6_BASE                                   0XB0260700
#define DMA6_MODE                                   (DMA6_BASE+0x0000)
#define DMA6_SOURCE                                 (DMA6_BASE+0x0004)
#define DMA6_DESTINATION                            (DMA6_BASE+0x0008)
#define DMA6_FRAME_LEN                              (DMA6_BASE+0x000C)
#define DMA6_FRAME_CNT                              (DMA6_BASE+0x0010)
#define DMA6_REMAIN_FRAME_CNT                       (DMA6_BASE+0x0014)
#define DMA6_REMAIN_CNT                             (DMA6_BASE+0x0018)
#define DMA6_SOURCE_STRIDE                          (DMA6_BASE+0x001C)
#define DMA6_DESTINATION_STRIDE                     (DMA6_BASE+0x0020)
#define DMA6_START                                  (DMA6_BASE+0x0024)
#define DMA6_ACP_ATTRIBUTE                          (DMA6_BASE+0x0028)
#define DMA6_CHAINED_CTL                            (DMA6_BASE+0x002C)
#define DMA6_CONSTANT                               (DMA6_BASE+0x0030)
#define DMA6_LINKLIST_CTL                           (DMA6_BASE+0x0034)
#define DMA6_NEXT_DESCRIPTOR                        (DMA6_BASE+0x0038)
#define DMA6_CURRENT_DESCRIPTOR_NUM                 (DMA6_BASE+0x003C)
#define DMA6_INT_CTL                                (DMA6_BASE+0x0040)
#define DMA6_INT_STATUS                             (DMA6_BASE+0x0044)
#define DMA6_CURRENT_SOURCE_POINTER                 (DMA6_BASE+0x0048)
#define DMA6_CURRENT_DESTINATION_POINTER            (DMA6_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA7--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA7_BASE                                   0XB0260800
#define DMA7_MODE                                   (DMA7_BASE+0x0000)
#define DMA7_SOURCE                                 (DMA7_BASE+0x0004)
#define DMA7_DESTINATION                            (DMA7_BASE+0x0008)
#define DMA7_FRAME_LEN                              (DMA7_BASE+0x000C)
#define DMA7_FRAME_CNT                              (DMA7_BASE+0x0010)
#define DMA7_REMAIN_FRAME_CNT                       (DMA7_BASE+0x0014)
#define DMA7_REMAIN_CNT                             (DMA7_BASE+0x0018)
#define DMA7_SOURCE_STRIDE                          (DMA7_BASE+0x001C)
#define DMA7_DESTINATION_STRIDE                     (DMA7_BASE+0x0020)
#define DMA7_START                                  (DMA7_BASE+0x0024)
#define DMA7_ACP_ATTRIBUTE                          (DMA7_BASE+0x0028)
#define DMA7_CHAINED_CTL                            (DMA7_BASE+0x002C)
#define DMA7_CONSTANT                               (DMA7_BASE+0x0030)
#define DMA7_LINKLIST_CTL                           (DMA7_BASE+0x0034)
#define DMA7_NEXT_DESCRIPTOR                        (DMA7_BASE+0x0038)
#define DMA7_CURRENT_DESCRIPTOR_NUM                 (DMA7_BASE+0x003C)
#define DMA7_INT_CTL                                (DMA7_BASE+0x0040)
#define DMA7_INT_STATUS                             (DMA7_BASE+0x0044)
#define DMA7_CURRENT_SOURCE_POINTER                 (DMA7_BASE+0x0048)
#define DMA7_CURRENT_DESTINATION_POINTER            (DMA7_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA8--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA8_BASE                                   0XB0260900
#define DMA8_MODE                                   (DMA8_BASE+0x0000)
#define DMA8_SOURCE                                 (DMA8_BASE+0x0004)
#define DMA8_DESTINATION                            (DMA8_BASE+0x0008)
#define DMA8_FRAME_LEN                              (DMA8_BASE+0x000C)
#define DMA8_FRAME_CNT                              (DMA8_BASE+0x0010)
#define DMA8_REMAIN_FRAME_CNT                       (DMA8_BASE+0x0014)
#define DMA8_REMAIN_CNT                             (DMA8_BASE+0x0018)
#define DMA8_SOURCE_STRIDE                          (DMA8_BASE+0x001C)
#define DMA8_DESTINATION_STRIDE                     (DMA8_BASE+0x0020)
#define DMA8_START                                  (DMA8_BASE+0x0024)
#define DMA8_ACP_ATTRIBUTE                          (DMA8_BASE+0x0028)
#define DMA8_CHAINED_CTL                            (DMA8_BASE+0x002C)
#define DMA8_CONSTANT                               (DMA8_BASE+0x0030)
#define DMA8_LINKLIST_CTL                           (DMA8_BASE+0x0034)
#define DMA8_NEXT_DESCRIPTOR                        (DMA8_BASE+0x0038)
#define DMA8_CURRENT_DESCRIPTOR_NUM                 (DMA8_BASE+0x003C)
#define DMA8_INT_CTL                                (DMA8_BASE+0x0040)
#define DMA8_INT_STATUS                             (DMA8_BASE+0x0044)
#define DMA8_CURRENT_SOURCE_POINTER                 (DMA8_BASE+0x0048)
#define DMA8_CURRENT_DESTINATION_POINTER            (DMA8_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA9--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA9_BASE                                   0XB0260A00
#define DMA9_MODE                                   (DMA9_BASE+0x0000)
#define DMA9_SOURCE                                 (DMA9_BASE+0x0004)
#define DMA9_DESTINATION                            (DMA9_BASE+0x0008)
#define DMA9_FRAME_LEN                              (DMA9_BASE+0x000C)
#define DMA9_FRAME_CNT                              (DMA9_BASE+0x0010)
#define DMA9_REMAIN_FRAME_CNT                       (DMA9_BASE+0x0014)
#define DMA9_REMAIN_CNT                             (DMA9_BASE+0x0018)
#define DMA9_SOURCE_STRIDE                          (DMA9_BASE+0x001C)
#define DMA9_DESTINATION_STRIDE                     (DMA9_BASE+0x0020)
#define DMA9_START                                  (DMA9_BASE+0x0024)
#define DMA9_ACP_ATTRIBUTE                          (DMA9_BASE+0x0028)
#define DMA9_CHAINED_CTL                            (DMA9_BASE+0x002C)
#define DMA9_CONSTANT                               (DMA9_BASE+0x0030)
#define DMA9_LINKLIST_CTL                           (DMA9_BASE+0x0034)
#define DMA9_NEXT_DESCRIPTOR                        (DMA9_BASE+0x0038)
#define DMA9_CURRENT_DESCRIPTOR_NUM                 (DMA9_BASE+0x003C)
#define DMA9_INT_CTL                                (DMA9_BASE+0x0040)
#define DMA9_INT_STATUS                             (DMA9_BASE+0x0044)
#define DMA9_CURRENT_SOURCE_POINTER                 (DMA9_BASE+0x0048)
#define DMA9_CURRENT_DESTINATION_POINTER            (DMA9_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA10--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA10_BASE                                  0XB0260B00
#define DMA10_MODE                                  (DMA10_BASE+0x0000)
#define DMA10_SOURCE                                (DMA10_BASE+0x0004)
#define DMA10_DESTINATION                           (DMA10_BASE+0x0008)
#define DMA10_FRAME_LEN                             (DMA10_BASE+0x000C)
#define DMA10_FRAME_CNT                             (DMA10_BASE+0x0010)
#define DMA10_REMAIN_FRAME_CNT                      (DMA10_BASE+0x0014)
#define DMA10_REMAIN_CNT                            (DMA10_BASE+0x0018)
#define DMA10_SOURCE_STRIDE                         (DMA10_BASE+0x001C)
#define DMA10_DESTINATION_STRIDE                    (DMA10_BASE+0x0020)
#define DMA10_START                                 (DMA10_BASE+0x0024)
#define DMA10_ACP_ATTRIBUTE                         (DMA10_BASE+0x0028)
#define DMA10_CHAINED_CTL                           (DMA10_BASE+0x002C)
#define DMA10_CONSTANT                              (DMA10_BASE+0x0030)
#define DMA10_LINKLIST_CTL                          (DMA10_BASE+0x0034)
#define DMA10_NEXT_DESCRIPTOR                       (DMA10_BASE+0x0038)
#define DMA10_CURRENT_DESCRIPTOR_NUM                (DMA10_BASE+0x003C)
#define DMA10_INT_CTL                               (DMA10_BASE+0x0040)
#define DMA10_INT_STATUS                            (DMA10_BASE+0x0044)
#define DMA10_CURRENT_SOURCE_POINTER                (DMA10_BASE+0x0048)
#define DMA10_CURRENT_DESTINATION_POINTER           (DMA10_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------DMA11--------------------------------------//
//--------------Register Address----------------------------------//
#define DMA11_BASE                                  0XB0260C00
#define DMA11_MODE                                  (DMA11_BASE+0x0000)
#define DMA11_SOURCE                                (DMA11_BASE+0x0004)
#define DMA11_DESTINATION                           (DMA11_BASE+0x0008)
#define DMA11_FRAME_LEN                             (DMA11_BASE+0x000C)
#define DMA11_FRAME_CNT                             (DMA11_BASE+0x0010)
#define DMA11_REMAIN_FRAME_CNT                      (DMA11_BASE+0x0014)
#define DMA11_REMAIN_CNT                            (DMA11_BASE+0x0018)
#define DMA11_SOURCE_STRIDE                         (DMA11_BASE+0x001C)
#define DMA11_DESTINATION_STRIDE                    (DMA11_BASE+0x0020)
#define DMA11_START                                 (DMA11_BASE+0x0024)
#define DMA11_ACP_ATTRIBUTE                         (DMA11_BASE+0x0028)
#define DMA11_CHAINED_CTL                           (DMA11_BASE+0x002C)
#define DMA11_CONSTANT                              (DMA11_BASE+0x0030)
#define DMA11_LINKLIST_CTL                          (DMA11_BASE+0x0034)
#define DMA11_NEXT_DESCRIPTOR                       (DMA11_BASE+0x0038)
#define DMA11_CURRENT_DESCRIPTOR_NUM                (DMA11_BASE+0x003C)
#define DMA11_INT_CTL                               (DMA11_BASE+0x0040)
#define DMA11_INT_STATUS                            (DMA11_BASE+0x0044)
#define DMA11_CURRENT_SOURCE_POINTER                (DMA11_BASE+0x0048)
#define DMA11_CURRENT_DESTINATION_POINTER           (DMA11_BASE+0x004C)

//--------------Bits Location-------------------------------------//
//--------------ISP--------------------------------------//
//--------------Register Address----------------------------------//
#define ISP_BASE                                    0xB0270000
#define ISP_CB_TIME                                 (ISP_BASE+0x00)
//#define ISP_ENABLE                                  (ISP_BASE+0x10)
//#define ISP_CTL                                     (ISP_BASE+0x20)
//#define ISP_CHANNEL_1_STATE                         (ISP_BASE+0x24)
#define ISP_CHANNEL_1_BA_OFFSET                     (ISP_BASE+0x28)
//#define ISP_CHANNEL_1_ROW_RANGE                     (ISP_BASE+0x2C)
//#define ISP_CHANNEL_1_COL_RANGE                     (ISP_BASE+0x30)
#define ISP_CHANNEL_1_ADDR0                         (ISP_BASE+0x34)
#define ISP_CHANNEL_1_ADDR1                         (ISP_BASE+0x38)
#define ISP_CHANNEL_1_ADDR2                         (ISP_BASE+0x3C)
#define ISP_CHANNEL_1_ADDR3                         (ISP_BASE+0x40)
#define ISP_CHANNEL_1_ADDR4                         (ISP_BASE+0x44)
#define ISP_CHANNEL_1_ADDR5                         (ISP_BASE+0x48)
#define ISP_CHANNEL_1_ADDR6                         (ISP_BASE+0x4C)
#define ISP_CHANNEL_1_ADDR7                         (ISP_BASE+0x50)
#define VNC_LUT_PORT                                (ISP_BASE+0x54)
#define VNC_RST                                     (ISP_BASE+0x58)
#define ISP_LSC_LUT_PORT                            (ISP_BASE+0x60)
#define ISP_LSC_PIX_INC                             (ISP_BASE+0x64)
#define ISP_LSC_SCALING                             (ISP_BASE+0x68)
#define ISP_LSC_CENTER0                             (ISP_BASE+0x6C)
#define ISP_LSC_CENTER1                             (ISP_BASE+0x70)
#define ISP_LSC_RST                                 (ISP_BASE+0x74)
#define ISP_NR_CONTROL                              (ISP_BASE+0x80)
#define ISP_DPC_THRESHOLD                           (ISP_BASE+0x88)
#define ISP_CG_B_GAIN                               (ISP_BASE+0x90)
#define ISP_CG_G_GAIN                               (ISP_BASE+0x94)
#define ISP_CG_R_GAIN                               (ISP_BASE+0x98)
#define ISP_STAT_REGION_Y                           (ISP_BASE+0xA0)
#define ISP_STAT_REGION_X                           (ISP_BASE+0xA4)
#define ISP_STAT_HIST_Y                             (ISP_BASE+0xA8)
#define ISP_STAT_HIST_X                             (ISP_BASE+0xAC)
#define ISP_WB_THRESHOLD                            (ISP_BASE+0xB0)
#define ISP_CSC_OFFSET1                             (ISP_BASE+0xC0)
#define ISP_CSC_OFFSET2                             (ISP_BASE+0xC4)
#define ISP_CSC_OFFSET3                             (ISP_BASE+0xC8)
#define ISP_CSC_Y_R                                 (ISP_BASE+0xCC)
#define ISP_CSC_Y_G                                 (ISP_BASE+0xD0)
#define ISP_CSC_Y_B                                 (ISP_BASE+0xD4)
#define ISP_CSC_CB_R                                (ISP_BASE+0xD8)
#define ISP_CSC_CB_G                                (ISP_BASE+0xDC)
#define ISP_CSC_CB_B                                (ISP_BASE+0xE0)
#define ISP_CSC_CR_R                                (ISP_BASE+0xE4)
#define ISP_CSC_CR_G                                (ISP_BASE+0xE8)
#define ISP_CSC_CR_B                                (ISP_BASE+0xEC)
#define ISP_CSC_CONTROL                             (ISP_BASE+0xF0)
#define ISP_GC_COEFF_0                              (ISP_BASE+0x100)
#define ISP_GC_COEFF_1                              (ISP_BASE+0x104)
#define ISP_GC_COEFF_2                              (ISP_BASE+0x108)
#define ISP_GC_COEFF_3                              (ISP_BASE+0x10C)
#define ISP_GC_COEFF_4                              (ISP_BASE+0x110)
#define ISP_GC_COEFF_5                              (ISP_BASE+0x114)
#define ISP_GC_COEFF_6                              (ISP_BASE+0x118)
#define ISP_GC_COEFF_7                              (ISP_BASE+0x11C)
#define ISP_GC_COEFF_8                              (ISP_BASE+0x120)
#define ISP_GC_COEFF_9                              (ISP_BASE+0x124)
#define ISP_GC_COEFF_10                             (ISP_BASE+0x128)
#define ISP_GC_COEFF_11                             (ISP_BASE+0x12C)
#define ISP_GC_COEFF_12                             (ISP_BASE+0x130)
#define ISP_GC_COEFF_13                             (ISP_BASE+0x134)
#define ISP_GC_COEFF_14                             (ISP_BASE+0x138)
#define ISP_GC_COEFF_15                             (ISP_BASE+0x13C)
//#define ISP_OUT_FMT                                 (ISP_BASE+0x148)
//#define ISP_OUT_ADDRY                               (ISP_BASE+0x14C)
//#define ISP_OUT_ADDRU                               (ISP_BASE+0x150)
//#define ISP_OUT_ADDRV                               (ISP_BASE+0x154)
//#define ISP_OUT_ADDR1UV                             (ISP_BASE+0x158)
#define ISP_STAT_ADDR                               (ISP_BASE+0x160)
#define ISP_COLOR_REPLACE1                          (ISP_BASE+0x170)
#define ISP_COLOR_REPLACE2                          (ISP_BASE+0x174)
#define ISP_COLOR_REPLACE3                          (ISP_BASE+0x178)
#define ISP_COLOR_REPLACE4                          (ISP_BASE+0x17C)
#define ISP_COLOR_REPLACE5                          (ISP_BASE+0x180)
#define ISP_COLOR_REPLACE6                          (ISP_BASE+0x184)
#define ISP_COLOR_REPLACE7                          (ISP_BASE+0x188)
#define ISP_COLOR_REPLACE8                          (ISP_BASE+0x18C)
#define ISP_COLOR_REPLACE9                          (ISP_BASE+0x190)
#define ISP_COLOR_REPLACE10                         (ISP_BASE+0x194)
#define ISP_COLOR_REPLACE11                         (ISP_BASE+0x198)
#define ISP_COLOR_REPLACE12                         (ISP_BASE+0x19C)
#define ISP_COLOR_REPLACE13                         (ISP_BASE+0x1A0)
#define ISP_COLOR_REPLACE14                         (ISP_BASE+0x1A4)
#define ISP_COLOR_REPLACE15                         (ISP_BASE+0x1A8)
#define ISP_COLOR_REPLACE16                         (ISP_BASE+0x1AC)
//#define ISP2_CTL                                    (ISP_BASE+0x1EC)
//#define ISP_CHANNEL_2_STATE                         (ISP_BASE+0x1F0)
#define ISP_CHANNEL_2_BA_OFFSET                     (ISP_BASE+0x1F4)
//#define ISP_CHANNEL_2_ROW_RANGE                     (ISP_BASE+0x1F8)
//#define ISP_CHANNEL_2_COL_RANGE                     (ISP_BASE+0x1FC)
#define ISP_CHANNEL_2_ADDR0                         (ISP_BASE+0x200)
#define ISP_CHANNEL_2_ADDR1                         (ISP_BASE+0x204)
#define ISP_CHANNEL_2_ADDR2                         (ISP_BASE+0x208)
#define ISP_CHANNEL_2_ADDR3                         (ISP_BASE+0x20C)
#define ISP_CHANNEL_2_ADDR4                         (ISP_BASE+0x210)
#define ISP_CHANNEL_2_ADDR5                         (ISP_BASE+0x214)
#define ISP_CHANNEL_2_ADDR6                         (ISP_BASE+0x218)
#define ISP_CHANNEL_2_ADDR7                         (ISP_BASE+0x21C)
#define ISP2_LSC_LUT_PORT                           (ISP_BASE+0x22C)
#define ISP2_LSC_PIX_INC                            (ISP_BASE+0x230)
#define ISP2_LSC_SCALING                            (ISP_BASE+0x234)
#define ISP2_LSC_CENTER0                            (ISP_BASE+0x238)
#define ISP2_LSC_CENTER1                            (ISP_BASE+0x23C)
#define ISP2_LSC_RST                                (ISP_BASE+0x240)
#define ISP2_NR_CONTROL                             (ISP_BASE+0x24C)
#define ISP2_DPC_THRESHOLD                          (ISP_BASE+0x254)
#define ISP2_CG_B_GAIN                              (ISP_BASE+0x25C)
#define ISP2_CG_G_GAIN                              (ISP_BASE+0x260)
#define ISP2_CG_R_GAIN                              (ISP_BASE+0x264)
#define ISP2_STAT_REGION_Y                          (ISP_BASE+0x26C)
#define ISP2_STAT_REGION_X                          (ISP_BASE+0x270)
#define ISP2_STAT_HIST_Y                            (ISP_BASE+0x274)
#define ISP2_STAT_HIST_X                            (ISP_BASE+0x278)
#define ISP2_WB_THRESHOLD                           (ISP_BASE+0x27C)
#define ISP2_CSC_OFFSET1                            (ISP_BASE+0x28C)
#define ISP2_CSC_OFFSET2                            (ISP_BASE+0x290)
#define ISP2_CSC_OFFSET3                            (ISP_BASE+0x294)
#define ISP2_CSC_Y_R                                (ISP_BASE+0x298)
#define ISP2_CSC_Y_G                                (ISP_BASE+0x29C)
#define ISP2_CSC_Y_B                                (ISP_BASE+0x2A0)
#define ISP2_CSC_CB_R                               (ISP_BASE+0x2A4)
#define ISP2_CSC_CB_G                               (ISP_BASE+0x2A8)
#define ISP2_CSC_CB_B                               (ISP_BASE+0x2AC)
#define ISP2_CSC_CR_R                               (ISP_BASE+0x2B0)
#define ISP2_CSC_CR_G                               (ISP_BASE+0x2B4)
#define ISP2_CSC_CR_B                               (ISP_BASE+0x2B8)
#define ISP2_CSC_CONTROL                            (ISP_BASE+0x2BC)
#define ISP2_GC_COEFF_0                             (ISP_BASE+0x2CC)
#define ISP2_GC_COEFF_1                             (ISP_BASE+0x2D0)
#define ISP2_GC_COEFF_2                             (ISP_BASE+0x2D4)
#define ISP2_GC_COEFF_3                             (ISP_BASE+0x2D8)
#define ISP2_GC_COEFF_4                             (ISP_BASE+0x2DC)
#define ISP2_GC_COEFF_5                             (ISP_BASE+0x2E0)
#define ISP2_GC_COEFF_6                             (ISP_BASE+0x2E4)
#define ISP2_GC_COEFF_7                             (ISP_BASE+0x2E8)
#define ISP2_GC_COEFF_8                             (ISP_BASE+0x2EC)
#define ISP2_GC_COEFF_9                             (ISP_BASE+0x2F0)
#define ISP2_GC_COEFF_10                            (ISP_BASE+0x2F4)
#define ISP2_GC_COEFF_11                            (ISP_BASE+0x2F8)
#define ISP2_GC_COEFF_12                            (ISP_BASE+0x2FC)
#define ISP2_GC_COEFF_13                            (ISP_BASE+0x300)
#define ISP2_GC_COEFF_14                            (ISP_BASE+0x304)
#define ISP2_GC_COEFF_15                            (ISP_BASE+0x308)
//#define ISP2_OUT_FMT                                (ISP_BASE+0x314)
//#define ISP2_OUT_ADDRY                              (ISP_BASE+0x318)
//#define ISP2_OUT_ADDRU                              (ISP_BASE+0x31C)
//#define ISP2_OUT_ADDRV                              (ISP_BASE+0x320)
//#define ISP2_OUT_ADDR1UV                            (ISP_BASE+0x324)
#define ISP2_STAT_ADDR                              (ISP_BASE+0x32C)
#define ISP2_COLOR_REPLACE1                         (ISP_BASE+0x33C)
#define ISP2_COLOR_REPLACE2                         (ISP_BASE+0x340)
#define ISP2_COLOR_REPLACE3                         (ISP_BASE+0x344)
#define ISP2_COLOR_REPLACE4                         (ISP_BASE+0x348)
#define ISP2_COLOR_REPLACE5                         (ISP_BASE+0x34C)
#define ISP2_COLOR_REPLACE6                         (ISP_BASE+0x350)
#define ISP2_COLOR_REPLACE7                         (ISP_BASE+0x354)
#define ISP2_COLOR_REPLACE8                         (ISP_BASE+0x358)
#define ISP2_COLOR_REPLACE9                         (ISP_BASE+0x35C)
#define ISP2_COLOR_REPLACE10                        (ISP_BASE+0x360)
#define ISP2_COLOR_REPLACE11                        (ISP_BASE+0x364)
#define ISP2_COLOR_REPLACE12                        (ISP_BASE+0x368)
#define ISP2_COLOR_REPLACE13                        (ISP_BASE+0x36C)
#define ISP2_COLOR_REPLACE14                        (ISP_BASE+0x370)
#define ISP2_COLOR_REPLACE15                        (ISP_BASE+0x374)
#define ISP2_COLOR_REPLACE16                        (ISP_BASE+0x378)
#define ISP_FREEMODE_IMAGE_SIZE                     (ISP_BASE+0x398)
#define ISP_FREEMODE_SET                            (ISP_BASE+0x39C)
#define ISP_FREEMODE_ADDRESS                        (ISP_BASE+0x3A0)
#define AF_ENABLE                                   (ISP_BASE+0x3A4)
#define AF_CTRL                                     (ISP_BASE+0x3A8)
#define AF_WP0                                      (ISP_BASE+0x3AC)
#define AF_WP1                                      (ISP_BASE+0x3B0)
#define AF_WP2                                      (ISP_BASE+0x3B4)
#define AF_WP3                                      (ISP_BASE+0x3B8)
#define AF_WP4                                      (ISP_BASE+0x3BC)
#define AF_WP5                                      (ISP_BASE+0x3C0)
#define AF_WP6                                      (ISP_BASE+0x3C4)
#define AF_WP7                                      (ISP_BASE+0x3C8)
#define AF_WP8                                      (ISP_BASE+0x3CC)
#define AF_FV0                                      (ISP_BASE+0x3D0)
#define AF_FV1                                      (ISP_BASE+0x3D4)
#define AF_FV2                                      (ISP_BASE+0x3D8)
#define AF_FV3                                      (ISP_BASE+0x3DC)
#define AF_FV4                                      (ISP_BASE+0x3E0)
#define AF_FV5                                      (ISP_BASE+0x3E4)
#define AF_FV6                                      (ISP_BASE+0x3E8)
#define AF_FV7                                      (ISP_BASE+0x3EC)
#define AF_FV8                                      (ISP_BASE+0x3F0)
#define AF_TEN_THOD                                 (ISP_BASE+0x3F4)
//#define ISP_INT_STAT                                (ISP_BASE+0x400)

//--------------Bits Location-------------------------------------//
//--------------DE--------------------------------------//
//--------------Register Address----------------------------------//
#define DE_BASE                                     0xB02E0000
#define DE_INTEN                                    (DE_BASE+0x0000)
#define DE_STAT                                     (DE_BASE+0x0004)
#define DE_CRITICAL_NUM                             (DE_BASE+0x0008)
#define OUTPUT_CTL                                  (DE_BASE+0x1000)
#define WB_CFG                                      (DE_BASE+0x1004)
#define WB_ADDR                                     (DE_BASE+0x1008)
#define FIFO_ERROR                                  (DE_BASE+0x100c)

//--------------Bits Location-------------------------------------//
//--------------PATH0--------------------------------------//
//--------------Register Address----------------------------------//
#define PATH0_BASE                                  0xB02E0100
#define PATH0_CTL                                   (PATH0_BASE+0x0000)
#define PATH0_BK                                    (PATH0_BASE+0x0020)
#define PATH0_SIZE                                  (PATH0_BASE+0x0024)
#define PATH0_E_COOR                                (PATH0_BASE+0x0028)
#define PATH0_GAMMA_IDX                             (PATH0_BASE+0x002c)
#define PATH0_GAMMA_RAM                             (PATH0_BASE+0x0030)
#define PATH0_CURSOR_FB                             (PATH0_BASE+0x0034)
#define PATH0_CURSOR_STR                            (PATH0_BASE+0x0038)

//--------------Bits Location-------------------------------------//
//--------------PATH1--------------------------------------//
//--------------Register Address----------------------------------//
#define PATH1_BASE                                  0xB02E0200
#define PATH1_CTL                                   (PATH1_BASE+0x0000)
#define PATH1_BK                                    (PATH1_BASE+0x0020)
#define PATH1_SIZE                                  (PATH1_BASE+0x0024)
#define PATH1_E_COOR                                (PATH1_BASE+0x0028)
#define PATH1_GAMMA_IDX                             (PATH1_BASE+0x002c)
#define PATH1_GAMMA_RAM                             (PATH1_BASE+0x0030)
#define PATH1_CURSOR_FB                             (PATH1_BASE+0x0034)
#define PATH1_CURSOR_STR                            (PATH1_BASE+0x0038)

//--------------Bits Location-------------------------------------//
//--------------VIDEO0--------------------------------------//
//--------------Register Address----------------------------------//
#define VIDEO0_BASE                                 0xB02E0400
#define VIDEO0_CFG                                  (VIDEO0_BASE+0x0000)
#define VIDEO0_ISIZE                                (VIDEO0_BASE+0x0004)
#define VIDEO0_OSIZE                                (VIDEO0_BASE+0x0008)
#define VIDEO0_SR                                   (VIDEO0_BASE+0x000c)
#define VIDEO0_SCOEF0                               (VIDEO0_BASE+0x0010)
#define VIDEO0_SCOEF1                               (VIDEO0_BASE+0x0014)
#define VIDEO0_SCOEF2                               (VIDEO0_BASE+0x0018)
#define VIDEO0_SCOEF3                               (VIDEO0_BASE+0x001c)
#define VIDEO0_SCOEF4                               (VIDEO0_BASE+0x0020)
#define VIDEO0_SCOEF5                               (VIDEO0_BASE+0x0024)
#define VIDEO0_SCOEF6                               (VIDEO0_BASE+0x0028)
#define VIDEO0_SCOEF7                               (VIDEO0_BASE+0x002c )
#define VIDEO0_FB_0                                 (VIDEO0_BASE+0x0030)
#define VIDEO0_FB_1                                 (VIDEO0_BASE+0x0034)
#define VIDEO0_FB_2                                 (VIDEO0_BASE+0x0038)
#define VIDEO0_FB_RIGHT_0                           (VIDEO0_BASE+0x003c)
#define VIDEO0_FB_RIGHT_1                           (VIDEO0_BASE+0x0040)
#define VIDEO0_FB_RIGHT_2                           (VIDEO0_BASE+0x0044)
#define VIDEO0_STR                                  (VIDEO0_BASE+0x0048)
#define VIDEO0_CRITICAL_CFG                         (VIDEO0_BASE+0x004c)
#define VIDEO0_REMAPPING                            (VIDEO0_BASE+0x0050)
#define VIDEO0_COOR                                 (VIDEO0_BASE+0x0054)
#define VIDEO0_ALPHA_CFG                            (VIDEO0_BASE+0x0058)
#define VIDEO0_CKMAX                                (VIDEO0_BASE+0x005c)
#define VIDEO0_CKMIN                                (VIDEO0_BASE+0x0060)
#define VIDEO0_BLEND                                (VIDEO0_BASE+0x0064)

//--------------Bits Location-------------------------------------//
//--------------VIDEO1--------------------------------------//
//--------------Register Address----------------------------------//
#define VIDEO1_BASE                                 0xB02E0500
#define VIDEO1_CFG                                  (VIDEO1_BASE+0x0000)
#define VIDEO1_ISIZE                                (VIDEO1_BASE+0x0004)
#define VIDEO1_OSIZE                                (VIDEO1_BASE+0x0008)
#define VIDEO1_SR                                   (VIDEO1_BASE+0x000c)
#define VIDEO1_SCOEF0                               (VIDEO1_BASE+0x0010)
#define VIDEO1_SCOEF1                               (VIDEO1_BASE+0x0014)
#define VIDEO1_SCOEF2                               (VIDEO1_BASE+0x0018)
#define VIDEO1_SCOEF3                               (VIDEO1_BASE+0x001c)
#define VIDEO1_SCOEF4                               (VIDEO1_BASE+0x0020)
#define VIDEO1_SCOEF5                               (VIDEO1_BASE+0x0024)
#define VIDEO1_SCOEF6                               (VIDEO1_BASE+0x0028)
#define VIDEO1_SCOEF7                               (VIDEO1_BASE+0x002c )
#define VIDEO1_FB_0                                 (VIDEO1_BASE+0x0030)
#define VIDEO1_FB_1                                 (VIDEO1_BASE+0x0034)
#define VIDEO1_FB_2                                 (VIDEO1_BASE+0x0038)
#define VIDEO1_FB_RIGHT_0                           (VIDEO1_BASE+0x003c)
#define VIDEO1_FB_RIGHT_1                           (VIDEO1_BASE+0x0040)
#define VIDEO1_FB_RIGHT_2                           (VIDEO1_BASE+0x0044)
#define VIDEO1_STR                                  (VIDEO1_BASE+0x0048)
#define VIDEO1_CRITICAL_CFG                         (VIDEO1_BASE+0x004c)
#define VIDEO1_REMAPPING                            (VIDEO1_BASE+0x0050)
#define VIDEO1_COOR                                 (VIDEO1_BASE+0x0054)
#define VIDEO1_ALPHA_CFG                            (VIDEO1_BASE+0x0058)
#define VIDEO1_CKMAX                                (VIDEO1_BASE+0x005c)
#define VIDEO1_CKMIN                                (VIDEO1_BASE+0x0060)
#define VIDEO1_BLEND                                (VIDEO1_BASE+0x0064)

//--------------Bits Location-------------------------------------//
//--------------VIDEO2--------------------------------------//
//--------------Register Address----------------------------------//
#define VIDEO2_BASE                                 0xB02E0600
#define VIDEO2_CFG                                  (VIDEO2_BASE+0x0000)
#define VIDEO2_ISIZE                                (VIDEO2_BASE+0x0004)
#define VIDEO2_OSIZE                                (VIDEO2_BASE+0x0008)
#define VIDEO2_SR                                   (VIDEO2_BASE+0x000c)
#define VIDEO2_SCOEF0                               (VIDEO2_BASE+0x0010)
#define VIDEO2_SCOEF1                               (VIDEO2_BASE+0x0014)
#define VIDEO2_SCOEF2                               (VIDEO2_BASE+0x0018)
#define VIDEO2_SCOEF3                               (VIDEO2_BASE+0x001c)
#define VIDEO2_SCOEF4                               (VIDEO2_BASE+0x0020)
#define VIDEO2_SCOEF5                               (VIDEO2_BASE+0x0024)
#define VIDEO2_SCOEF6                               (VIDEO2_BASE+0x0028)
#define VIDEO2_SCOEF7                               (VIDEO2_BASE+0x002c )
#define VIDEO2_FB_0                                 (VIDEO2_BASE+0x0030)
#define VIDEO2_FB_1                                 (VIDEO2_BASE+0x0034)
#define VIDEO2_FB_2                                 (VIDEO2_BASE+0x0038)
#define VIDEO2_FB_RIGHT_0                           (VIDEO2_BASE+0x003c)
#define VIDEO2_FB_RIGHT_1                           (VIDEO2_BASE+0x0040)
#define VIDEO2_FB_RIGHT_2                           (VIDEO2_BASE+0x0044)
#define VIDEO2_STR                                  (VIDEO2_BASE+0x0048)
#define VIDEO2_CRITICAL_CFG                         (VIDEO2_BASE+0x004c)
#define VIDEO2_REMAPPING                            (VIDEO2_BASE+0x0050)
#define VIDEO2_COOR                                 (VIDEO2_BASE+0x0054)
#define VIDEO2_ALPHA_CFG                            (VIDEO2_BASE+0x0058)
#define VIDEO2_CKMAX                                (VIDEO2_BASE+0x005c)
#define VIDEO2_CKMIN                                (VIDEO2_BASE+0x0060)
#define VIDEO2_BLEND                                (VIDEO2_BASE+0x0064)

//--------------Bits Location-------------------------------------//
//--------------VIDEO3--------------------------------------//
//--------------Register Address----------------------------------//
#define VIDEO3_BASE                                 0xB02E0700
#define VIDEO3_CFG                                  (VIDEO3_BASE+0x0000)
#define VIDEO3_ISIZE                                (VIDEO3_BASE+0x0004)
#define VIDEO3_OSIZE                                (VIDEO3_BASE+0x0008)
#define VIDEO3_SR                                   (VIDEO3_BASE+0x000c)
#define VIDEO3_SCOEF0                               (VIDEO3_BASE+0x0010)
#define VIDEO3_SCOEF1                               (VIDEO3_BASE+0x0014)
#define VIDEO3_SCOEF2                               (VIDEO3_BASE+0x0018)
#define VIDEO3_SCOEF3                               (VIDEO3_BASE+0x001c)
#define VIDEO3_SCOEF4                               (VIDEO3_BASE+0x0020)
#define VIDEO3_SCOEF5                               (VIDEO3_BASE+0x0024)
#define VIDEO3_SCOEF6                               (VIDEO3_BASE+0x0028)
#define VIDEO3_SCOEF7                               (VIDEO3_BASE+0x002c )
#define VIDEO3_FB_0                                 (VIDEO3_BASE+0x0030)
#define VIDEO3_FB_1                                 (VIDEO3_BASE+0x0034)
#define VIDEO3_FB_2                                 (VIDEO3_BASE+0x0038)
#define VIDEO3_FB_RIGHT_0                           (VIDEO3_BASE+0x003c)
#define VIDEO3_FB_RIGHT_1                           (VIDEO3_BASE+0x0040)
#define VIDEO3_FB_RIGHT_2                           (VIDEO3_BASE+0x0044)
#define VIDEO3_STR                                  (VIDEO3_BASE+0x0048)
#define VIDEO3_CRITICAL_CFG                         (VIDEO3_BASE+0x004c)
#define VIDEO3_REMAPPING                            (VIDEO3_BASE+0x0050)
#define VIDEO3_COOR                                 (VIDEO3_BASE+0x0054)
#define VIDEO3_ALPHA_CFG                            (VIDEO3_BASE+0x0058)
#define VIDEO3_CKMAX                                (VIDEO3_BASE+0x005c)
#define VIDEO3_CKMIN                                (VIDEO3_BASE+0x0060)
#define VIDEO3_BLEND                                (VIDEO3_BASE+0x0064)

//--------------Bits Location-------------------------------------//
//--------------DMM--------------------------------------//
//--------------Register Address----------------------------------//
#define DMM_BASE                                    0xB0290000
#define DMM_SCH_CTRL                                (DMM_BASE+0x0000)
#define DMM_TO_CPU_BISP                             (DMM_BASE+0x0004)
#define DMM_TO_VDE                                  (DMM_BASE+0x0008)
#define DMM_TO_ETHERNET_DE                          (DMM_BASE+0x000C)
#define DMM_TO_DE_CRITICAL_USB2                     (DMM_BASE+0x0010)
#define DMM_TO_USB3_VCE                             (DMM_BASE+0x0014)
#define DMM_TO_GPU3D_DAP                            (DMM_BASE+0x0018)
#define DMM_TO_DMA_DMA_CRITICAL                     (DMM_BASE+0x001C)
#define DMM_INTERLEAVE_BASEADDR                     (DMM_BASE+0x0020)
#define DMM_INTERLEAVE_FRAGMENT                     (DMM_BASE+0x0024)
#define DMM_INTERLEAVE_CONFIG                       (DMM_BASE+0x0028)
#define DMM_AXI_PRIORITY                            (DMM_BASE+0x002C)
#define DMM_WATCH_ADDR                              (DMM_BASE+0x0030)
#define DMM_WATCH_ADDR_MASK                         (DMM_BASE+0x0034)
#define DMM_WATCH_DATA                              (DMM_BASE+0x0038)
#define DMM_WATCH_DATA_MASK                         (DMM_BASE+0x003C)
#define DMM_WATCH_CTRL                              (DMM_BASE+0x0040)
#define DMM_MONITOR_CTRL                            (DMM_BASE+0x0044)
#define DMM_PM_CTRL0                                (DMM_BASE+0x0048)
#define DMM_PM_CTRL1                                (DMM_BASE+0x004c)
#define DMM_PC0                                     (DMM_BASE+0x0050)
#define DMM_PC1                                     (DMM_BASE+0x0054)
#define DMM_PC2                                     (DMM_BASE+0x0058)
#define DMM_PC3                                     (DMM_BASE+0x005c)
#define DMM_DEBUG                                   (DMM_BASE+0x0060)

//--------------Bits Location-------------------------------------//
//--------------NAND--------------------------------------//
//--------------Register Address----------------------------------//
#define NAND_BASE                                   0xB0210000
#define NAND_CTL                                    (NAND_BASE+0x0000)
#define NAND_STATUS                                 (NAND_BASE+0X0004)
#define NAND_CONFIG                                 (NAND_BASE+0X0008)
#define NAND_BC                                     (NAND_BASE+0X000c)
#define NAND_COLADDR                                (NAND_BASE+0X0010)
#define NAND_ROWADDR0                               (NAND_BASE+0X0014)
#define NAND_ROWADDR1                               (NAND_BASE+0X0018)
#define NAND_CMD_FSM0                               (NAND_BASE+0X001c)
#define NAND_CMD_FSM_CTL0                           (NAND_BASE+0X0020)
#define NAND_CMD_FSM1                               (NAND_BASE+0x0024)
#define NAND_CMD_FSM_CTL1                           (NAND_BASE+0X0028)
#define NAND_CMD_FSM2                               (NAND_BASE+0x002c)
#define NAND_CMD_FSM_CTL2                           (NAND_BASE+0X0030)
#define NAND_ECCST0                                 (NAND_BASE+0x0034)
#define NAND_ECCST1                                 (NAND_BASE+0x0038)
#define NAND_ECCST2                                 (NAND_BASE+0X003c)
#define NAND_ECCST3                                 (NAND_BASE+0X0040)
#define NAND_UDATAC0                                (NAND_BASE+0X0044)
#define NAND_UDATAC1                                (NAND_BASE+0X0048)
#define NAND_UDATAC2                                (NAND_BASE+0X004c)
#define NAND_UDATAC3                                (NAND_BASE+0X0050)
#define NAND_FSM_START                              (NAND_BASE+0X0054)
#define NAND_DATA_ENTRY                             (NAND_BASE+0x0080)
#define NAND_DATA                                    NAND_DATA_ENTRY
#define NAND_CTL_STATUS                             (NAND_BASE+0xa0)
#define NAND_TIMING                                 (NAND_BASE+0Xa4)
#define NAND_ANALOG_CTL                             (NAND_BASE+0xa8)
#define NAND_CHCMD                                  (NAND_BASE+0xac)
#define NAND_CHCMD_INTERVAL                         (NAND_BASE+0xb0)

//--------------Bits Location-------------------------------------//
//--------------SD0--------------------------------------//
//--------------Register Address----------------------------------//
#define SD0_BASE                                    0xB0230000
#define SD0_EN                                      (SD0_BASE+0x0000)
#define SD0_CTL                                     (SD0_BASE+0x0004)
#define SD0_STATE                                   (SD0_BASE+0x0008)
#define SD0_CMD                                     (SD0_BASE+0x000C)
#define SD0_ARG                                     (SD0_BASE+0x0010)
#define SD0_RSPBUF0                                 (SD0_BASE+0x0014)
#define SD0_RSPBUF1                                 (SD0_BASE+0x0018)
#define SD0_RSPBUF2                                 (SD0_BASE+0x001C)
#define SD0_RSPBUF3                                 (SD0_BASE+0x0020)
#define SD0_RSPBUF4                                 (SD0_BASE+0x0024)
#define SD0_DAT                                     (SD0_BASE+0x0028)
#define SD0_BLK_SIZE                                (SD0_BASE+0x002C)
#define SD0_BLK_NUM                                 (SD0_BASE+0x0030)
#define SD0_BUF_SIZE                                (SD0_BASE+0x0034)

//--------------Bits Location-------------------------------------//
//--------------SD1--------------------------------------//
//--------------Register Address----------------------------------//
#define SD1_BASE                                    0xB0234000
#define SD1_EN                                      (SD1_BASE+0x0000)
#define SD1_CTL                                     (SD1_BASE+0x0004)
#define SD1_STATE                                   (SD1_BASE+0x0008)
#define SD1_CMD                                     (SD1_BASE+0x000C)
#define SD1_ARG                                     (SD1_BASE+0x0010)
#define SD1_RSPBUF0                                 (SD1_BASE+0x0014)
#define SD1_RSPBUF1                                 (SD1_BASE+0x0018)
#define SD1_RSPBUF2                                 (SD1_BASE+0x001C)
#define SD1_RSPBUF3                                 (SD1_BASE+0x0020)
#define SD1_RSPBUF4                                 (SD1_BASE+0x0024)
#define SD1_DAT                                     (SD1_BASE+0x0028)
#define SD1_BLK_SIZE                                (SD1_BASE+0x002C)
#define SD1_BLK_NUM                                 (SD1_BASE+0x0030)
#define SD1_BUF_SIZE                                (SD1_BASE+0x0034)

//--------------Bits Location-------------------------------------//
//--------------SD2--------------------------------------//
//--------------Register Address----------------------------------//
#define SD2_BASE                                    0xB0238000
#define SD2_EN                                      (SD2_BASE+0x0000)
#define SD2_CTL                                     (SD2_BASE+0x0004)
#define SD2_STATE                                   (SD2_BASE+0x0008)
#define SD2_CMD                                     (SD2_BASE+0x000C)
#define SD2_ARG                                     (SD2_BASE+0x0010)
#define SD2_RSPBUF0                                 (SD2_BASE+0x0014)
#define SD2_RSPBUF1                                 (SD2_BASE+0x0018)
#define SD2_RSPBUF2                                 (SD2_BASE+0x001C)
#define SD2_RSPBUF3                                 (SD2_BASE+0x0020)
#define SD2_RSPBUF4                                 (SD2_BASE+0x0024)
#define SD2_DAT                                     (SD2_BASE+0x0028)
#define SD2_BLK_SIZE                                (SD2_BASE+0x002C)
#define SD2_BLK_NUM                                 (SD2_BASE+0x0030)
#define SD2_BUF_SIZE                                (SD2_BASE+0x0034)

//--------------Bits Location-------------------------------------//
//--------------SRAMI--------------------------------------//
//--------------Register Address----------------------------------//
#define SRAMI_BASE                                  0xB0240000
#define SRAMI_CTL                                   (SRAMI_BASE+0x00)

//--------------Bits Location-------------------------------------//
//--------------SHARESRAM_CRTL--------------------------------------//
//--------------Register Address----------------------------------//
#define SHARESRAM_CRTL_BASE                         0xB0240000
#define SHARESRAM_CTL                               (SHARESRAM_CRTL_BASE+0x04)

//--------------Bits Location-------------------------------------//
//--------------USB3--------------------------------------//
//--------------Register Address----------------------------------//
#define USB3_REGISTER_BASE                           0xB0400000
#define USB3_CAPLENGTH                              (USB3_REGISTER_BASE+0x0000)
#define USB3_HCSPARAMS1                             (USB3_REGISTER_BASE+0x0004)
#define USB3_HCSPARAMS2                             (USB3_REGISTER_BASE+0x0008)
#define USB3_HCSPARAMS3                             (USB3_REGISTER_BASE+0x000C)
#define USB3_HCCPARAMS                              (USB3_REGISTER_BASE+0x0010)
#define USB3_DBOFF                                  (USB3_REGISTER_BASE+0x0014)
#define USB3_RTSOFF                                 (USB3_REGISTER_BASE+0x0018)
#define USB3_USBCMD                                 (USB3_REGISTER_BASE+0x0020)
#define USB3_USBSTS                                 (USB3_REGISTER_BASE+0x0024)
#define USB3_PAGESIZE                               (USB3_REGISTER_BASE+0x0028)
#define USB3_DNCTRL                                 (USB3_REGISTER_BASE+0x0034)
#define USB3_CRCR_L                                 (USB3_REGISTER_BASE+0x0038)
#define USB3_CRCR_H                                 (USB3_REGISTER_BASE+0x003C)
#define USB3_DCBAAP_L                               (USB3_REGISTER_BASE+0x0050)
#define USB3_DCBAAP_H                               (USB3_REGISTER_BASE+0x0054)
#define USB3_CONFIG                                 (USB3_REGISTER_BASE+0x0058)
#define USB3_PORT0_PORTSC                           (USB3_REGISTER_BASE+0x0420)
#define USB3_PORT0_PORTPMSC                         (USB3_REGISTER_BASE+0x0424)
#define USB3_PORT0_PORTLI                           (USB3_REGISTER_BASE+0x0428)
#define USB3_PORT0_PORTHLPMC                        (USB3_REGISTER_BASE+0x042c)
#define USB3_PORT1_PORTSC                           (USB3_REGISTER_BASE+0x0430)
#define USB3_PORT1_PORTPMSC                         (USB3_REGISTER_BASE+0x0434)
#define USB3_PORT1_PORTLI                           (USB3_REGISTER_BASE+0x0438)
#define USB3_PORT1_PORTHLPMC                        (USB3_REGISTER_BASE+0x043c)
#define USB3_PORT2_PORTSC                           (USB3_REGISTER_BASE+0x0440)
#define USB3_PORT2_PORTPMSC                         (USB3_REGISTER_BASE+0x0444)
#define USB3_PORT2_PORTLI                           (USB3_REGISTER_BASE+0x0448)
#define USB3_PORT2_PORTHLPMC                        (USB3_REGISTER_BASE+0x044c)
#define USB3_MFINDEX                                (USB3_REGISTER_BASE+0x0460)
#define USB3_IMAN                                   (USB3_REGISTER_BASE+0x0480)
#define USB3_IMOD                                   (USB3_REGISTER_BASE+0x0484)
#define USB3_ERSTSZ                                 (USB3_REGISTER_BASE+0x0488)
#define USB3_ERSTBA_L                               (USB3_REGISTER_BASE+0x0490)
#define USB3_ERSTBA_H                               (USB3_REGISTER_BASE+0x0494)
#define USB3_ERDP_L                                 (USB3_REGISTER_BASE+0x0498)
#define USB3_ERDP_H                                 (USB3_REGISTER_BASE+0x049c)
#define USB3_DB_HOST                                (USB3_REGISTER_BASE+0x04a0)
#define USB3_DB_DEVICE1                             (USB3_REGISTER_BASE+0x04a4)
#define USB3_DB_DEVICE2                             (USB3_REGISTER_BASE+0x04a8)
#define USB3_DB_DEVICE3                             (USB3_REGISTER_BASE+0x04ac)
#define USB3_DB_DEVICE4                             (USB3_REGISTER_BASE+0x04b0)
#define USB3_DB_DEVICE5                             (USB3_REGISTER_BASE+0x04b4)
#define USB3_DB_DEVICE6                             (USB3_REGISTER_BASE+0x04b8)
#define USB3_DB_DEVICE7                             (USB3_REGISTER_BASE+0x04bc)
#define USB3_DB_DEVICE8                             (USB3_REGISTER_BASE+0x04c0)
#define USB3_DB_DEVICE9                             (USB3_REGISTER_BASE+0x04c4)
#define USB3_DB_DEVICE10                            (USB3_REGISTER_BASE+0x04c8)
#define USB3_DB_DEVICE11                            (USB3_REGISTER_BASE+0x04cc)
#define USB3_DB_DEVICE12                            (USB3_REGISTER_BASE+0x04d0)
#define USB3_DB_DEVICE13                            (USB3_REGISTER_BASE+0x04d4)
#define USB3_DB_DEVICE14                            (USB3_REGISTER_BASE+0x04d8)
#define USB3_DB_DEVICE15                            (USB3_REGISTER_BASE+0x04dc)
#define USB3_DB_DEVICE16                            (USB3_REGISTER_BASE+0x04e0)
#define USB3_DB_DEVICE17                            (USB3_REGISTER_BASE+0x04e4)
#define USB3_DB_DEVICE18                            (USB3_REGISTER_BASE+0x04e8)
#define USB3_DB_DEVICE19                            (USB3_REGISTER_BASE+0x04ec)
#define USB3_DB_DEVICE20                            (USB3_REGISTER_BASE+0x04f0)
#define USB3_DB_DEVICE21                            (USB3_REGISTER_BASE+0x04f4)
#define USB3_DB_DEVICE22                            (USB3_REGISTER_BASE+0x04f8)
#define USB3_DB_DEVICE23                            (USB3_REGISTER_BASE+0x04fc)
#define USB3_DB_DEVICE24                            (USB3_REGISTER_BASE+0x0500)
#define USB3_DB_DEVICE25                            (USB3_REGISTER_BASE+0x0504)
#define USB3_DB_DEVICE26                            (USB3_REGISTER_BASE+0x0508)
#define USB3_DB_DEVICE27                            (USB3_REGISTER_BASE+0x050c)
#define USB3_DB_DEVICE28                            (USB3_REGISTER_BASE+0x0510)
#define USB3_DB_DEVICE29                            (USB3_REGISTER_BASE+0x0514)
#define USB3_DB_DEVICE30                            (USB3_REGISTER_BASE+0x0518)
#define USB3_DB_DEVICE31                            (USB3_REGISTER_BASE+0x051c)
#define USB3_USBLEGSUP                              (USB3_REGISTER_BASE+0x08a0)
#define USB3_USBLEGCTLSTS                           (USB3_REGISTER_BASE+0x08a4)
#define USB3_SUPTPRT2_DW0                           (USB3_REGISTER_BASE+0x08b0)
#define USB3_SUPTPRT2_DW1                           (USB3_REGISTER_BASE+0x08b4)
#define USB3_SUPTPRT2_DW2                           (USB3_REGISTER_BASE+0x08b8)
#define USB3_SUPTPRT2_DW3                           (USB3_REGISTER_BASE+0x08bc)
#define USB3_SUPTPRT3_DW0                           (USB3_REGISTER_BASE+0x08c0)
#define USB3_SUPTPRT3_DW1                           (USB3_REGISTER_BASE+0x08c4)
#define USB3_SUPTPRT3_DW2                           (USB3_REGISTER_BASE+0x08c8)
#define USB3_SUPTPRT3_DW3                           (USB3_REGISTER_BASE+0x08cc)
#define USB3_DCID                                   (USB3_REGISTER_BASE+0x08d0)
#define USB3_DCDB                                   (USB3_REGISTER_BASE+0x08d4)
#define USB3_DCERSTSZ                               (USB3_REGISTER_BASE+0x08d8)
#define USB3_DCERSTBA_LO                            (USB3_REGISTER_BASE+0x08e0)
#define USB3_DCERSTBA_HI                            (USB3_REGISTER_BASE+0x08e4)
#define USB3_DCERDP_LO                              (USB3_REGISTER_BASE+0x08e8)
#define USB3_DCERDP_HI                              (USB3_REGISTER_BASE+0x08ec)
#define USB3_DCCTRL                                 (USB3_REGISTER_BASE+0x08f0)
#define USB3_DCSTAT                                 (USB3_REGISTER_BASE+0x08f4)
#define USB3_DCPORTSC                               (USB3_REGISTER_BASE+0x08f8)
#define USB3_DCECP_LO                               (USB3_REGISTER_BASE+0x0900)
#define USB3_DCECP_HI                               (USB3_REGISTER_BASE+0x0904)
#define USB3_DCDDI1                                 (USB3_REGISTER_BASE+0x0908)
#define USB3_DCDDI2                                 (USB3_REGISTER_BASE+0x090c)
#define USB3_GSBUSCFG0                              (USB3_REGISTER_BASE+0xC100)
#define USB3_GSBUSCFG1                              (USB3_REGISTER_BASE+0xC104)
#define USB3_GTXTHRCFG                              (USB3_REGISTER_BASE+0xC108)
#define USB3_GRXTHRCFG                              (USB3_REGISTER_BASE+0xC10C)
#define USB3_GCTL                                   (USB3_REGISTER_BASE+0xC110)
#define USB3_GSTS                                   (USB3_REGISTER_BASE+0xC118)
#define USB3_GSNPSID                                (USB3_REGISTER_BASE+0xC120)
#define USB3_GGPIO                                  (USB3_REGISTER_BASE+0xC124)
#define USB3_GUID                                   (USB3_REGISTER_BASE+0xC128)
#define USB3_GUCTL                                  (USB3_REGISTER_BASE+0xC12C)
#define USB3_GBUSERRADDRLO                          (USB3_REGISTER_BASE+0xC130)
#define USB3_GBUSERRADDRHI                          (USB3_REGISTER_BASE+0xC134)
#define USB3_GPRTBIMAPL                             (USB3_REGISTER_BASE+0xC138)
#define USB3_GPRTBIMAPH                             (USB3_REGISTER_BASE+0xC13C)
#define USB3_GHWPARAMS0                             (USB3_REGISTER_BASE+0xC140)
#define USB3_GHWPARAMS1                             (USB3_REGISTER_BASE+0xC144)
#define USB3_GHWPARAMS2                             (USB3_REGISTER_BASE+0xC148)
#define USB3_GHWPARAMS3                             (USB3_REGISTER_BASE+0xC14C)
#define USB3_GHWPARAMS4                             (USB3_REGISTER_BASE+0xC150)
#define USB3_GHWPARAMS5                             (USB3_REGISTER_BASE+0xC154)
#define USB3_GHWPARAMS6                             (USB3_REGISTER_BASE+0xC158)
#define USB3_GHWPARAMS7                             (USB3_REGISTER_BASE+0xC15C)
#define USB3_GBDGFIFOSPACE                          (USB3_REGISTER_BASE+0xC160)
#define USB3_GDBGLTSSM                              (USB3_REGISTER_BASE+0xC164)
#define USB3_GDBGLNMCC                              (USB3_REGISTER_BASE+0xC168)
#define USB3_GDBGBMU                                (USB3_REGISTER_BASE+0xC16C)
#define USB3_GDBGLSPMUX                             (USB3_REGISTER_BASE+0xC170)
#define USB3_GDBGLSP                                (USB3_REGISTER_BASE+0xC174)
#define USB3_GDBGEPINFO0                            (USB3_REGISTER_BASE+0xC178)
#define USB3_GDBGEPINFO1                            (USB3_REGISTER_BASE+0xC17C)
#define USB3_GPRTBIMAPLO_HS                         (USB3_REGISTER_BASE+0xC180)
#define USB3_GPRTBIMAPHI_HS                         (USB3_REGISTER_BASE+0xC184)
#define USB3_GPRTBIMAPLO_FS                         (USB3_REGISTER_BASE+0xC188)
#define USB3_GPRTBIMAPHI_FS                         (USB3_REGISTER_BASE+0xC18C)
#define USB3_GUSB2CFG0                              (USB3_REGISTER_BASE+0xC200)
#define USB3_GUSB2CFG1                              (USB3_REGISTER_BASE+0xC204)
#define USB3_GUSB2I2CCTL                            (USB3_REGISTER_BASE+0xC240)
#define USB3_GUSB2PHYACC0                           (USB3_REGISTER_BASE+0xC280)
#define USB3_GUSB2PHYACC1                           (USB3_REGISTER_BASE+0xC284)
#define USB3_GUSB3PIPECTL                           (USB3_REGISTER_BASE+0xC2C0)
#define USB3_GTXFIFOSIZ0                            (USB3_REGISTER_BASE+0xC300)
#define USB3_GTXFIFOSIZ1                            (USB3_REGISTER_BASE+0xC304)
#define USB3_GTXFIFOSIZ2                            (USB3_REGISTER_BASE+0xC308)
#define USB3_GTXFIFOSIZ3                            (USB3_REGISTER_BASE+0xC30C)
#define USB3_GTXFIFOSIZ4                            (USB3_REGISTER_BASE+0xC310)
#define USB3_GRXFIFOSIZ0                            (USB3_REGISTER_BASE+0xC380)
#define USB3_GRXFIFOSIZ1                            (USB3_REGISTER_BASE+0xC384)
#define USB3_GRXFIFOSIZ2                            (USB3_REGISTER_BASE+0xC388)
#define USB3_GRXFIFOSIZ3                            (USB3_REGISTER_BASE+0xC38C)
#define USB3_GRXFIFOSIZ4                            (USB3_REGISTER_BASE+0xC390)
#define USB3_GEVETADR0                              (USB3_REGISTER_BASE+0xC400)
#define USB3_GEVNTSIZ0                              (USB3_REGISTER_BASE+0xC408)
#define USB3_GEVNTCOUNT0                            (USB3_REGISTER_BASE+0xC40C)
#define USB3_DCFG                                   (USB3_REGISTER_BASE+0xC700)
#define USB3_DCTL                                   (USB3_REGISTER_BASE+0xC704)
#define USB3_DEVTEN                                 (USB3_REGISTER_BASE+0xC708)
#define USB3_DSTS                                   (USB3_REGISTER_BASE+0xC70C)
#define USB3_DGCMDPAR                               (USB3_REGISTER_BASE+0xC710)
#define USB3_DGCMD                                  (USB3_REGISTER_BASE+0xC714)
#define USB3_DALEPENA                               (USB3_REGISTER_BASE+0xC720)
#define USB3_DEPCMDPAR2_0                           (USB3_REGISTER_BASE+0xC800)
#define USB3_DEPCMDPAR1_0                           (USB3_REGISTER_BASE+0xC804)
#define USB3_DEPCMDPAR0_0                           (USB3_REGISTER_BASE+0xC808)
#define USB3_DEPCMD_0                               (USB3_REGISTER_BASE+0xC80C)
#define USB3_DEPCMDPAR2_1                           (USB3_REGISTER_BASE+0xC810)
#define USB3_DEPCMDPAR1_1                           (USB3_REGISTER_BASE+0xC814)
#define USB3_DEPCMDPAR0_1                           (USB3_REGISTER_BASE+0xC818)
#define USB3_DEPCMD_1                               (USB3_REGISTER_BASE+0xC81C)
#define USB3_DEPCMDPAR2_2                           (USB3_REGISTER_BASE+0xC820)
#define USB3_DEPCMDPAR1_2                           (USB3_REGISTER_BASE+0xC824)
#define USB3_DEPCMDPAR0_2                           (USB3_REGISTER_BASE+0xC828)
#define USB3_DEPCMD_2                               (USB3_REGISTER_BASE+0xC82C)
#define USB3_DEPCMDPAR2_3                           (USB3_REGISTER_BASE+0xC830)
#define USB3_DEPCMDPAR1_3                           (USB3_REGISTER_BASE+0xC834)
#define USB3_DEPCMDPAR0_3                           (USB3_REGISTER_BASE+0xC838)
#define USB3_DEPCMD_3                               (USB3_REGISTER_BASE+0xC83C)
#define USB3_DEPCMDPAR2_4                           (USB3_REGISTER_BASE+0xC840)
#define USB3_DEPCMDPAR1_4                           (USB3_REGISTER_BASE+0xC844)
#define USB3_DEPCMDPAR0_4                           (USB3_REGISTER_BASE+0xC848)
#define USB3_DEPCMD_4                               (USB3_REGISTER_BASE+0xC84C)
#define USB3_DEPCMDPAR2_5                           (USB3_REGISTER_BASE+0xC850)
#define USB3_DEPCMDPAR1_5                           (USB3_REGISTER_BASE+0xC854)
#define USB3_DEPCMDPAR0_5                           (USB3_REGISTER_BASE+0xC858)
#define USB3_DEPCMD_5                               (USB3_REGISTER_BASE+0xC85C)
#define USB3_DEPCMDPAR2_6                           (USB3_REGISTER_BASE+0xC860)
#define USB3_DEPCMDPAR1_6                           (USB3_REGISTER_BASE+0xC864)
#define USB3_DEPCMDPAR0_6                           (USB3_REGISTER_BASE+0xC868)
#define USB3_DEPCMD_6                               (USB3_REGISTER_BASE+0xC86C)
#define USB3_DEPCMDPAR2_7                           (USB3_REGISTER_BASE+0xC870)
#define USB3_DEPCMDPAR1_7                           (USB3_REGISTER_BASE+0xC874)
#define USB3_DEPCMDPAR0_7                           (USB3_REGISTER_BASE+0xC878)
#define USB3_DEPCMD_7                               (USB3_REGISTER_BASE+0xC87C)
#define USB3_DEPCMDPAR2_8                           (USB3_REGISTER_BASE+0xC880)
#define USB3_DEPCMDPAR1_8                           (USB3_REGISTER_BASE+0xC884)
#define USB3_DEPCMDPAR0_8                           (USB3_REGISTER_BASE+0xC888)
#define USB3_DEPCMD_8                               (USB3_REGISTER_BASE+0xC88C)
#define USB3_DEPCMDPAR2_9                           (USB3_REGISTER_BASE+0xC890)
#define USB3_DEPCMDPAR1_9                           (USB3_REGISTER_BASE+0xC894)
#define USB3_DEPCMDPAR0_9                           (USB3_REGISTER_BASE+0xC898)
#define USB3_DEPCMD_9                               (USB3_REGISTER_BASE+0xC89C)
#define USB3_OCFG                                   (USB3_REGISTER_BASE+0xCC00)
#define USB3_OCTL                                   (USB3_REGISTER_BASE+0xCC04)
#define USB3_OEVEN                                  (USB3_REGISTER_BASE+0xCC08)
#define USB3_OSTS                                   (USB3_REGISTER_BASE+0xCC0C)
#define USB3_CDR_KIKD                               (USB3_REGISTER_BASE+0xCD00)
#define USB3_CDR_KP1                                (USB3_REGISTER_BASE+0xCD04)
#define USB3_TIMER_INIT                             (USB3_REGISTER_BASE+0xCD08)
#define USB3_CDR_CONTROL                            (USB3_REGISTER_BASE+0xCD0C)
#define USB3_RX_OFFSET_PS                           (USB3_REGISTER_BASE+0xCD10)
#define USB3_EQ_CONTROL                             (USB3_REGISTER_BASE+0xCD14)
#define USB3_RX_OOBS_SSC0                           (USB3_REGISTER_BASE+0xCD18)
#define USB3_CMU_SSC1                               (USB3_REGISTER_BASE+0xCD1C)
#define USB3_CMU_DEBUG_LDO                          (USB3_REGISTER_BASE+0xCD20)
#define USB3_TX_AMP_DEBUG                           (USB3_REGISTER_BASE+0xCD24)
#define USB3_Z0                                     (USB3_REGISTER_BASE+0xCD28)
#define USB3_DMR_BACR                               (USB3_REGISTER_BASE+0xCD2C)
#define USB3_IER_BCSR                               (USB3_REGISTER_BASE+0xCD30)
#define USB3_BPR                                    (USB3_REGISTER_BASE+0xCD34)
#define USB3_BFNR                                   (USB3_REGISTER_BASE+0xCD38)
#define USB3_BENR_REV                               (USB3_REGISTER_BASE+0xCD3C)
#define USB3_FLD                                    (USB3_REGISTER_BASE+0xCD40)
#define USB3_CMU_PLL2_BISTDEBUG                     (USB3_REGISTER_BASE+0xCD44)
#define USB3_USB2_P0_VDCTRL                         (USB3_REGISTER_BASE+0xCD48)
#define USB3_BACKDOOR                               (USB3_REGISTER_BASE+0xCD4C)
#define USB3_EXT_CTL                                (USB3_REGISTER_BASE+0xCD50)
#define USB3_EFUSE_CTR                              (USB3_REGISTER_BASE+0xCD54)
#define USB3_USB2_P1_VDCTRL                         (USB3_REGISTER_BASE+0xCD58)

//--------------Bits Location-------------------------------------//
//--------------USB2--------------------------------------//
//--------------Register Address----------------------------------//
#define USB2_BASE                                   0xB02B8000
#define USB2_OTGIRQ                                 (USB2_BASE+0x01BC)
#define USB2_OTGSTATE                               (USB2_BASE+0x01BD)
#define USB2_OTGCTRL                                (USB2_BASE+0x01BE)
#define USB2_OTGSTATUS                              (USB2_BASE+0x01BF)
#define USB2_OTGIEN                                 (USB2_BASE+0x01C0)
#define USB2_TAAIDLBDIS                             (USB2_BASE+0x01C1)
#define USB2_TAWAITBCON                             (USB2_BASE+0x01C2)
#define USB2_TBVBUSPLS                              (USB2_BASE+0x01C3)
#define USB2_TBVBUSDISPLS                           (USB2_BASE+0x01C7)
#define USB2_HCEP0CTRL                              (USB2_BASE+0x00C0)
#define USB2_HCOUT1CTRL                             (USB2_BASE+0x00C4)
#define USB2_HCOUT2CTRL                             (USB2_BASE+0x00C8)
#define USB2_HCOUT3CTRL                             (USB2_BASE+0x00CC)
#define USB2_HCOUT4CTRL                             (USB2_BASE+0x00D0)
#define USB2_HCOUT5CTRL                             (USB2_BASE+0x00D4)
#define USB2_HCOUT0ERR                              (USB2_BASE+0x00C1)
#define USB2_HCOUT1ERR                              (USB2_BASE+0x00C5)
#define USB2_HCOUT2ERR                              (USB2_BASE+0x00C9)
#define USB2_HCOUT3ERR                              (USB2_BASE+0x00CD)
#define USB2_HCOUT4ERR                              (USB2_BASE+0x00D1)
#define USB2_HCOUT5ERR                              (USB2_BASE+0x00D5)
#define USB2_HCIN1CTRL                              (USB2_BASE+0x00C6)
#define USB2_HCIN2CTRL                              (USB2_BASE+0x00CA)
#define USB2_HCIN3CTRL                              (USB2_BASE+0x00CE)
#define USB2_HCIN4CTRL                              (USB2_BASE+0x00D2)
#define USB2_HCIN5CTRL                              (USB2_BASE+0x00D6)
#define USB2_HCIN0ERR                               (USB2_BASE+0x00C3)
#define USB2_HCIN1ERR                               (USB2_BASE+0x00C7)
#define USB2_HCIN2ERR                               (USB2_BASE+0x00CB)
#define USB2_HCIN3ERR                               (USB2_BASE+0x00CF)
#define USB2_HCIN4ERR                               (USB2_BASE+0x00D3)
#define USB2_HCIN5ERR                               (USB2_BASE+0x00D7)
#define USB2_HCPORTCTRL                             (USB2_BASE+0x01AB)
#define USB2_HCFRMNRL                               (USB2_BASE+0x01AC)
#define USB2_HCFRMNRH                               (USB2_BASE+0x01AD)
#define USB2_HCFRMREMAINL                           (USB2_BASE+0x01AE)
#define USB2_HCFRMREMAINH                           (USB2_BASE+0x01AF)
#define USB2_HCINXERRIRQ                            (USB2_BASE+0x01B4)
#define USB2_HCOUTXERRIRQ                           (USB2_BASE+0x01B6)
#define USB2_HCINXERRIEN                            (USB2_BASE+0x01B8)
#define USB2_HCOUTXERRIEN                           (USB2_BASE+0x01BA)
#define USB2_HCIN0MAXPCK                            (USB2_BASE+0x01E0)
#define USB2_HCIN1MAXPCKL                           (USB2_BASE+0x01E2)
#define USB2_HCIN2MAXPCKL                           (USB2_BASE+0x01E4)
#define USB2_HCIN3MAXPCKL                           (USB2_BASE+0x01E6)
#define USB2_HCIN4MAXPCKL                           (USB2_BASE+0x01E8)
#define USB2_HCIN5MAXPCKL                           (USB2_BASE+0x01EA)
#define USB2_HCIN1MAXPCKH                           (USB2_BASE+0x01E3)
#define USB2_HCIN2MAXPCKH                           (USB2_BASE+0x01E5)
#define USB2_HCIN3MAXPCKH                           (USB2_BASE+0x01E7)
#define USB2_HCIN4MAXPCKH                           (USB2_BASE+0x01E9)
#define USB2_HCIN5MAXPCKH                           (USB2_BASE+0x01EB)
#define USB2_HCOUT1MAXPCKL                          (USB2_BASE+0x03E2)
#define USB2_HCOUT2MAXPCKL                          (USB2_BASE+0x03E4)
#define USB2_HCOUT3MAXPCKL                          (USB2_BASE+0x03E6)
#define USB2_HCOUT4MAXPCKL                          (USB2_BASE+0x03E8)
#define USB2_HCOUT5MAXPCKL                          (USB2_BASE+0x03EA)
#define USB2_HCOUT1MAXPCKH                          (USB2_BASE+0x03E3)
#define USB2_HCOUT2MAXPCKH                          (USB2_BASE+0x03E5)
#define USB2_HCOUT3MAXPCKH                          (USB2_BASE+0x03E7)
#define USB2_HCOUT4MAXPCKH                          (USB2_BASE+0x03E9)
#define USB2_HCOUT5MAXPCKH                          (USB2_BASE+0x03EB)
#define USB2_OUT0BC                                 (USB2_BASE+0x0000)
#define USB2_IN0BC                                  (USB2_BASE+0x0001)
#define USB2_EP0CS                                  (USB2_BASE+0x0002)
#define USB2_OUT1BCL                                (USB2_BASE+0x0008)
#define USB2_OUT2BCL                                (USB2_BASE+0x0010)
#define USB2_OUT3BCL                                (USB2_BASE+0x0018)
#define USB2_OUT4BCL                                (USB2_BASE+0x0020)
#define USB2_OUT5BCL                                (USB2_BASE+0x0028)
#define USB2_OUT1BCH                                (USB2_BASE+0x0009)
#define USB2_OUT2BCH                                (USB2_BASE+0x0011)
#define USB2_OUT3BCH                                (USB2_BASE+0x0019)
#define USB2_OUT4BCH                                (USB2_BASE+0x0021)
#define USB2_OUT5BCH                                (USB2_BASE+0x0029)
#define USB2_OUT1CS                                 (USB2_BASE+0x000B)
#define USB2_OUT2CS                                 (USB2_BASE+0x0013)
#define USB2_OUT3CS                                 (USB2_BASE+0x001B)
#define USB2_OUT4CS                                 (USB2_BASE+0x0023)
#define USB2_OUT5CS                                 (USB2_BASE+0x002B)
#define USB2_OUT1CON                                (USB2_BASE+0x000A)
#define USB2_OUT2CON                                (USB2_BASE+0x0012)
#define USB2_OUT3CON                                (USB2_BASE+0x001A)
#define USB2_OUT4CON                                (USB2_BASE+0x0022)
#define USB2_OUT5CON                                (USB2_BASE+0x002A)
#define USB2_IN1BCL                                 (USB2_BASE+0x000C)
#define USB2_IN2BCL                                 (USB2_BASE+0x0014)
#define USB2_IN3BCL                                 (USB2_BASE+0x001C)
#define USB2_IN4BCL                                 (USB2_BASE+0x0024)
#define USB2_IN5BCL                                 (USB2_BASE+0x002C)
#define USB2_IN1BCH                                 (USB2_BASE+0x000D)
#define USB2_IN2BCH                                 (USB2_BASE+0x0015)
#define USB2_IN3BCH                                 (USB2_BASE+0x001D)
#define USB2_IN4BCH                                 (USB2_BASE+0x0025)
#define USB2_IN5BCH                                 (USB2_BASE+0x002D)
#define USB2_IN1CS                                  (USB2_BASE+0x000F)
#define USB2_IN2CS                                  (USB2_BASE+0x0017)
#define USB2_IN3CS                                  (USB2_BASE+0x001F)
#define USB2_IN4CS                                  (USB2_BASE+0x0027)
#define USB2_IN5CS                                  (USB2_BASE+0x002F)
#define USB2_IN1CON                                 (USB2_BASE+0x000E)
#define USB2_IN2CON                                 (USB2_BASE+0x0016)
#define USB2_IN3CON                                 (USB2_BASE+0x001E)
#define USB2_IN4CON                                 (USB2_BASE+0x0026)
#define USB2_IN5CON                                 (USB2_BASE+0x002E)
#define USB2_FIFO1DATA                              (USB2_BASE+0x0084)
#define USB2_FIFO2DATA                              (USB2_BASE+0x0088)
#define USB2_FIFO3DATA                              (USB2_BASE+0x008C)
#define USB2_FIFO4DATA                              (USB2_BASE+0x0090)
#define USB2_FIFO5DATA                              (USB2_BASE+0x0094)
#define USB2_EP0INDATA_W0                           (USB2_BASE+0X100)
#define USB2_EP0INDATA_W1                           (USB2_BASE+0X104)
#define USB2_EP0INDATA_W2                           (USB2_BASE+0X108)
#define USB2_EP0INDATA_W3                           (USB2_BASE+0X10C)
#define USB2_EP0INDATA_W4                           (USB2_BASE+0X110)
#define USB2_EP0INDATA_W5                           (USB2_BASE+0X114)
#define USB2_EP0INDATA_W6                           (USB2_BASE+0X118)
#define USB2_EP0INDATA_W7                           (USB2_BASE+0X11C)
#define USB2_EP0INDATA_W8                           (USB2_BASE+0X120)
#define USB2_EP0INDATA_W9                           (USB2_BASE+0X124)
#define USB2_EP0INDATA_W10                          (USB2_BASE+0X128)
#define USB2_EP0INDATA_W11                          (USB2_BASE+0X12C)
#define USB2_EP0INDATA_W12                          (USB2_BASE+0X130)
#define USB2_EP0INDATA_W13                          (USB2_BASE+0X134)
#define USB2_EP0INDATA_W14                          (USB2_BASE+0X138)
#define USB2_EP0INDATA_W15                          (USB2_BASE+0X13C)
#define USB2_EP0OUTDATA_W0                          (USB2_BASE+0X140)
#define USB2_EP0OUTDATA_W1                          (USB2_BASE+0X144)
#define USB2_EP0OUTDATA_W2                          (USB2_BASE+0X148)
#define USB2_EP0OUTDATA_W3                          (USB2_BASE+0X14C)
#define USB2_EP0OUTDATA_W4                          (USB2_BASE+0X150)
#define USB2_EP0OUTDATA_W5                          (USB2_BASE+0X154)
#define USB2_EP0OUTDATA_W6                          (USB2_BASE+0X158)
#define USB2_EP0OUTDATA_W7                          (USB2_BASE+0X15C)
#define USB2_EP0OUTDATA_W8                          (USB2_BASE+0X160)
#define USB2_EP0OUTDATA_W9                          (USB2_BASE+0X164)
#define USB2_EP0OUTDATA_W10                         (USB2_BASE+0X168)
#define USB2_EP0OUTDATA_W11                         (USB2_BASE+0X16C)
#define USB2_EP0OUTDATA_W12                         (USB2_BASE+0X170)
#define USB2_EP0OUTDATA_W13                         (USB2_BASE+0X174)
#define USB2_EP0OUTDATA_W14                         (USB2_BASE+0X178)
#define USB2_EP0OUTDATA_W15                         (USB2_BASE+0X17C)
#define USB2_SETUPDATA_W0                           (USB2_BASE+0X180)
#define USB2_SETUPDATA_W1                           (USB2_BASE+0X184)
#define USB2_INXIRQ                                 (USB2_BASE+0x0188)
#define USB2_OUTXIRQ                                (USB2_BASE+0x018A)
#define USB2_USBIRQ                                 (USB2_BASE+0x018C)
#define USB2_OUTXPNGIRQ                             (USB2_BASE+0x018E)
#define USB2_INXIEN                                 (USB2_BASE+0x0194)
#define USB2_OUTXIEN                                (USB2_BASE+0x0196)
#define USB2_USBIEN                                 (USB2_BASE+0x0198)
#define USB2_OUTXPNGIEN                             (USB2_BASE+0x019A)
#define USB2_INXTOKIRQ                              (USB2_BASE+0x0190)
#define USB2_OUTXTOKIRQ                             (USB2_BASE+0x0191)
#define USB2_INXTOKIEN                              (USB2_BASE+0x019C)
#define USB2_OUTXTOKIEN                             (USB2_BASE+0x019D)
#define USB2_IVECT                                  (USB2_BASE+0x01A0)
#define USB2_ENDPRST                                (USB2_BASE+0x01A2)
#define USB2_USBCS                                  (USB2_BASE+0x01A3)
#define USB2_FRMNRL                                 (USB2_BASE+0x01A4)
#define USB2_FRMNRH                                 (USB2_BASE+0x01A5)
#define USB2_FNADDR                                 (USB2_BASE+0x01A6)
#define USB2_CLKGATE                                (USB2_BASE+0x01A7)
#define USB2_FIFOCTRL                               (USB2_BASE+0x01A8)
#define USB2_OUT1STADDR                             (USB2_BASE+0x0304)
#define USB2_OUT2STADDR                             (USB2_BASE+0x0308)
#define USB2_OUT3STADDR                             (USB2_BASE+0x030C)
#define USB2_OUT4STADDR                             (USB2_BASE+0x0310)
#define USB2_OUT5STADDR                             (USB2_BASE+0x0314)
#define USB2_IN1STADDR                              (USB2_BASE+0x0344)
#define USB2_IN2STADDR                              (USB2_BASE+0x0348)
#define USB2_IN3STADDR                              (USB2_BASE+0x034C)
#define USB2_IN4STADDR                              (USB2_BASE+0x0350)
#define USB2_IN5STADDR                              (USB2_BASE+0x0354)
#define USB2_USBERESET                              (USB2_BASE+0x0400)
#define USB2_TA_BCON_COUNT                          (USB2_BASE+0x0401)
#define USB2_VBUSDBCTIMERL                          (USB2_BASE+0x0402)
#define USB2_VBUSDBCTIMERH                          (USB2_BASE+0x0403)
#define USB2_VDCTRL                                 (USB2_BASE+0x0404)
#define USB2_VDSTATE                                (USB2_BASE+0x0405)
#define USB2_BKDOOR                                 (USB2_BASE+0x0406)
#define USB2_DBGMODE                                (USB2_BASE+0x0407)
#define USB2_SRPCTRL                                (USB2_BASE+0x0408)
#define USB2_USBEIRQ                                (USB2_BASE+0x040A)
#define USB2_USBEIEN                                (USB2_BASE+0x040C)
#define USB2_UDMAIRQ                                (USB2_BASE+0x040E)
#define USB2_UDMAIEN                                (USB2_BASE+0x040F)
#define USB2_OUTXSHORTPCKIRQ                        (USB2_BASE+0x0410)
#define USB2_OUTXSHORTPCKIEN                        (USB2_BASE+0x0412)
#define USB2_OUTXNAKCTRL                            (USB2_BASE+0x0414)
#define USB2_HCINXSTART                             (USB2_BASE+0x0416)
#define USB2_HCINXENDIRQ                            (USB2_BASE+0x0418)
#define USB2_HCINXENDIEN                            (USB2_BASE+0x041A)
#define USB2_HCIN1CNTL                              (USB2_BASE+0x0420)
#define USB2_HCIN2CNTL                              (USB2_BASE+0x0422)
#define USB2_HCIN3CNTL                              (USB2_BASE+0x0424)
#define USB2_HCIN4CNTL                              (USB2_BASE+0x0426)
#define USB2_HCIN5CNTL                              (USB2_BASE+0x0428)
#define USB2_HCIN1CNTH                              (USB2_BASE+0x0421)
#define USB2_HCIN2CNTH                              (USB2_BASE+0x0423)
#define USB2_HCIN3CNTH                              (USB2_BASE+0x0425)
#define USB2_HCIN4CNTH                              (USB2_BASE+0x0427)
#define USB2_HCIN5CNTH                              (USB2_BASE+0x0429)
#define USB2_INXBUFEMPTYIRQ                         (USB2_BASE+0x0440)
#define USB2_INXBUFEMPTYIEN                         (USB2_BASE+0x0442)
#define USB2_INXBUFEMPTYCTRL                        (USB2_BASE+0x0444)
#define USB2_UDMA1MEMADDR                           (USB2_BASE+0x0450)
#define USB2_UDMA1EPSEL                             (USB2_BASE+0x0454)
#define USB2_UDMA1COM                               (USB2_BASE+0x0455)
#define USB2_UDMA1CNTL                              (USB2_BASE+0x0458)
#define USB2_UDMA1CNTM                              (USB2_BASE+0x0459)
#define USB2_UDMA1CNTH                              (USB2_BASE+0x045A)
#define USB2_UDMA1REML                              (USB2_BASE+0x045C)
#define USB2_UDMA1REMM                              (USB2_BASE+0x045D)
#define USB2_UDMA1REMH                              (USB2_BASE+0x045E)
#define USB2_UDMA2MEMADDR                           (USB2_BASE+0x0460)
#define USB2_UDMA2EPSEL                             (USB2_BASE+0x0464)
#define USB2_UDMA2COM                               (USB2_BASE+0x0465)
#define USB2_UDMA2CNTL                              (USB2_BASE+0x0468)
#define USB2_UDMA2CNTM                              (USB2_BASE+0x0469)
#define USB2_UDMA2CNTH                              (USB2_BASE+0x046A)
#define USB2_UDMA2REML                              (USB2_BASE+0x046C)
#define USB2_UDMA2REMM                              (USB2_BASE+0x046D)
#define USB2_UDMA2REMH                              (USB2_BASE+0x046E)

//--------------Bits Location-------------------------------------//
//--------------Ethernet--------------------------------------//
//--------------Register Address----------------------------------//
#define ETHERNET_BASE                               0xB0310000
#define MAC_CSR0                                    (ETHERNET_BASE+0x0000)
#define MAC_CSR1                                    (ETHERNET_BASE+0x0008)
#define MAC_CSR2                                    (ETHERNET_BASE+0x0010)
#define MAC_CSR3                                    (ETHERNET_BASE+0x0018)
#define MAC_CSR4                                    (ETHERNET_BASE+0x0020)
#define MAC_CSR5                                    (ETHERNET_BASE+0x0028)
#define MAC_CSR6                                    (ETHERNET_BASE+0x0030)
#define MAC_CSR7                                    (ETHERNET_BASE+0x0038)
#define MAC_CSR8                                    (ETHERNET_BASE+0x0040)
#define MAC_CSR9                                    (ETHERNET_BASE+0x0048)
#define MAC_CSR10                                   (ETHERNET_BASE+0x0050)
#define MAC_CSR11                                   (ETHERNET_BASE+0x0058)
#define MAC_CSR16                                   (ETHERNET_BASE+0x0080)
#define MAC_CSR17                                   (ETHERNET_BASE+0x0088)
#define MAC_CSR18                                   (ETHERNET_BASE+0x0090)
#define MAC_CSR19                                   (ETHERNET_BASE+0x0098)
#define MAC_CSR20                                   (ETHERNET_BASE+0x00A0)
#define SC0                                         (ETHERNET_BASE+0X200)
#define SC1                                         (ETHERNET_BASE+0X204)
#define SC2                                         (ETHERNET_BASE+0X208)
#define SC3                                         (ETHERNET_BASE+0X20C)
#define SC4                                         (ETHERNET_BASE+0X210)
#define SC5                                         (ETHERNET_BASE+0X214)
#define SC6                                         (ETHERNET_BASE+0X218)
#define SC7                                         (ETHERNET_BASE+0X21C)
#define SC8                                         (ETHERNET_BASE+0X220)
#define SC9                                         (ETHERNET_BASE+0X224)
#define SC10                                        (ETHERNET_BASE+0X228)
#define SC11                                        (ETHERNET_BASE+0X22C)
#define SC12                                        (ETHERNET_BASE+0X230)
#define SC13                                        (ETHERNET_BASE+0X234)
#define SC14                                        (ETHERNET_BASE+0X238)
#define SC15                                        (ETHERNET_BASE+0X23C)
#define SC16                                        (ETHERNET_BASE+0X240)
#define SC17                                        (ETHERNET_BASE+0X244)
#define SC18                                        (ETHERNET_BASE+0X248)
#define SC19                                        (ETHERNET_BASE+0X24C)
#define SC20                                        (ETHERNET_BASE+0X250)
#define SC21                                        (ETHERNET_BASE+0X254)
#define SC22                                        (ETHERNET_BASE+0X258)
#define SC23                                        (ETHERNET_BASE+0X25C)
#define SC24                                        (ETHERNET_BASE+0X260)
#define SC25                                        (ETHERNET_BASE+0X264)
#define SC26                                        (ETHERNET_BASE+0X268)
#define SC27                                        (ETHERNET_BASE+0X26C)
#define SC28                                        (ETHERNET_BASE+0X270)
#define SC29                                        (ETHERNET_BASE+0X274)
#define SC30                                        (ETHERNET_BASE+0X278)
#define SC31                                        (ETHERNET_BASE+0X27C)
#define SC32                                        (ETHERNET_BASE+0X280)
#define SC33                                        (ETHERNET_BASE+0X284)
#define SC34                                        (ETHERNET_BASE+0X288)
#define SC35                                        (ETHERNET_BASE+0X28C)
#define SC36                                        (ETHERNET_BASE+0X290)
#define SC37                                        (ETHERNET_BASE+0X294)
#define SC38                                        (ETHERNET_BASE+0X298)
#define SC39                                        (ETHERNET_BASE+0X29C)
#define SC40                                        (ETHERNET_BASE+0X2A0)
#define SC41                                        (ETHERNET_BASE+0X2A4)
#define SC42                                        (ETHERNET_BASE+0X2A8)
#define SC43                                        (ETHERNET_BASE+0X2AC)
#define SC44                                        (ETHERNET_BASE+0X2B0)
#define SC45                                        (ETHERNET_BASE+0X2B4)
#define SC46                                        (ETHERNET_BASE+0X2B8)
#define SC47                                        (ETHERNET_BASE+0X2BC)
#define SC48                                        (ETHERNET_BASE+0X2C0)
#define SC49                                        (ETHERNET_BASE+0X2C4)
#define SC50                                        (ETHERNET_BASE+0X2C8)
#define SC51                                        (ETHERNET_BASE+0X2CC)
#define SC52                                        (ETHERNET_BASE+0X2D0)
#define SC53                                        (ETHERNET_BASE+0X2D4)
#define SC54                                        (ETHERNET_BASE+0X2D8)
#define SC55                                        (ETHERNET_BASE+0X2DC)
#define SC56                                        (ETHERNET_BASE+0X2E0)
#define SC57                                        (ETHERNET_BASE+0X2E4)
#define SC58                                        (ETHERNET_BASE+0X2E8)
#define SC59                                        (ETHERNET_BASE+0X2EC)
#define SC60                                        (ETHERNET_BASE+0X2F0)
#define SC61                                        (ETHERNET_BASE+0X2F4)
#define SC62                                        (ETHERNET_BASE+0X2F8)
#define SC63                                        (ETHERNET_BASE+0X2FC)
#define SC64                                        (ETHERNET_BASE+0X300)
#define SC65                                        (ETHERNET_BASE+0X304)
#define SC66                                        (ETHERNET_BASE+0X308)
#define SC67                                        (ETHERNET_BASE+0X30C)
#define SC68                                        (ETHERNET_BASE+0X310)
#define SC69                                        (ETHERNET_BASE+0X314)
#define SC70                                        (ETHERNET_BASE+0X318)
#define SC71                                        (ETHERNET_BASE+0X31C)
#define SC72                                        (ETHERNET_BASE+0X320)
#define SC73                                        (ETHERNET_BASE+0X324)
#define SC74                                        (ETHERNET_BASE+0X328)
#define SC75                                        (ETHERNET_BASE+0X32C)
#define SC76                                        (ETHERNET_BASE+0X330)
#define SC77                                        (ETHERNET_BASE+0X334)
#define SC78                                        (ETHERNET_BASE+0X338)
#define SC79                                        (ETHERNET_BASE+0X33C)
#define SC80                                        (ETHERNET_BASE+0X340)
#define SC81                                        (ETHERNET_BASE+0X344)
#define SC82                                        (ETHERNET_BASE+0X348)
#define SC83                                        (ETHERNET_BASE+0X34C)
#define SC84                                        (ETHERNET_BASE+0X350)
#define SC85                                        (ETHERNET_BASE+0X354)
#define SC86                                        (ETHERNET_BASE+0X358)
#define SC87                                        (ETHERNET_BASE+0X35C)
#define SC88                                        (ETHERNET_BASE+0X360)
#define SC89                                        (ETHERNET_BASE+0X364)
#define SC90                                        (ETHERNET_BASE+0X368)
#define SC91                                        (ETHERNET_BASE+0X36C)
#define SC92                                        (ETHERNET_BASE+0X370)
#define SC93                                        (ETHERNET_BASE+0X374)
#define SC94                                        (ETHERNET_BASE+0X378)
#define SC95                                        (ETHERNET_BASE+0X37C)
#define SC96                                        (ETHERNET_BASE+0X380)
#define SC97                                        (ETHERNET_BASE+0X384)
#define SC98                                        (ETHERNET_BASE+0X388)
#define SC99                                        (ETHERNET_BASE+0X38C)
#define SC100                                       (ETHERNET_BASE+0X390)
#define SC101                                       (ETHERNET_BASE+0X394)
#define SC102                                       (ETHERNET_BASE+0X398)
#define SC103                                       (ETHERNET_BASE+0X39C)
#define SC104                                       (ETHERNET_BASE+0X3A0)
#define SC105                                       (ETHERNET_BASE+0X3A4)
#define SC106                                       (ETHERNET_BASE+0X3A8)
#define SC107                                       (ETHERNET_BASE+0X3AC)
#define SC108                                       (ETHERNET_BASE+0X3B0)
#define SC109                                       (ETHERNET_BASE+0X3B4)
#define SC110                                       (ETHERNET_BASE+0X3B8)
#define SC111                                       (ETHERNET_BASE+0X3BC)
#define SC112                                       (ETHERNET_BASE+0X3C0)
#define SC113                                       (ETHERNET_BASE+0X3C4)
#define SC114                                       (ETHERNET_BASE+0X3C8)
#define SC115                                       (ETHERNET_BASE+0X3CC)
#define SC116                                       (ETHERNET_BASE+0X3D0)
#define SC117                                       (ETHERNET_BASE+0X3D4)
#define SC118                                       (ETHERNET_BASE+0X3D8)
#define SC119                                       (ETHERNET_BASE+0X3DC)
#define SC120                                       (ETHERNET_BASE+0X3E0)
#define SC121                                       (ETHERNET_BASE+0X3E4)
#define SC122                                       (ETHERNET_BASE+0X3E8)
#define SC123                                       (ETHERNET_BASE+0X3EC)
#define SC124                                       (ETHERNET_BASE+0X3F0)
#define SC125                                       (ETHERNET_BASE+0X3F4)
#define SC126                                       (ETHERNET_BASE+0X3F8)
#define MAC_CTRL                                    (ETHERNET_BASE+0x00B0)

//--------------Bits Location-------------------------------------//
//--------------SPI0--------------------------------------//
//--------------Register Address----------------------------------//
#define SPI0_BASE                                   0xB0200000
#define SPI0_CTL                                    (SPI0_BASE+0x0000)
#define SPI0_CLKDIV                                 (SPI0_BASE+0x0004)
#define SPI0_STAT                                   (SPI0_BASE+0x0008)
#define SPI0_RXDAT                                  (SPI0_BASE+0x000c)
#define SPI0_TXDAT                                  (SPI0_BASE+0x0010)
#define SPI0_TCNT                                   (SPI0_BASE+0x0014)
#define SPI0_SEED                                   (SPI0_BASE+0x0018)
#define SPI0_TXCR                                   (SPI0_BASE+0x001c)
#define SPI0_RXCR                                   (SPI0_BASE+0x0020)

//--------------Bits Location-------------------------------------//
//--------------SPI1--------------------------------------//
//--------------Register Address----------------------------------//
#define SPI1_BASE                                   0xB0204000
#define SPI1_CTL                                    (SPI1_BASE+0x0000)
#define SPI1_CLKDIV                                 (SPI1_BASE+0x0004)
#define SPI1_STAT                                   (SPI1_BASE+0x0008)
#define SPI1_RXDAT                                  (SPI1_BASE+0x000c)
#define SPI1_TXDAT                                  (SPI1_BASE+0x0010)
#define SPI1_TCNT                                   (SPI1_BASE+0x0014)
#define SPI1_SEED                                   (SPI1_BASE+0x0018)
#define SPI1_TXCR                                   (SPI1_BASE+0x001c)
#define SPI1_RXCR                                   (SPI1_BASE+0x0020)

//--------------Bits Location-------------------------------------//
//--------------SPI2--------------------------------------//
//--------------Register Address----------------------------------//
#define SPI2_BASE                                   0xB0208000
#define SPI2_CTL                                    (SPI2_BASE+0x0000)
#define SPI2_CLKDIV                                 (SPI2_BASE+0x0004)
#define SPI2_STAT                                   (SPI2_BASE+0x0008)
#define SPI2_RXDAT                                  (SPI2_BASE+0x000c)
#define SPI2_TXDAT                                  (SPI2_BASE+0x0010)
#define SPI2_TCNT                                   (SPI2_BASE+0x0014)
#define SPI2_SEED                                   (SPI2_BASE+0x0018)
#define SPI2_TXCR                                   (SPI2_BASE+0x001c)
#define SPI2_RXCR                                   (SPI2_BASE+0x0020)

//--------------Bits Location-------------------------------------//
//--------------SPI3--------------------------------------//
//--------------Register Address----------------------------------//
#define SPI3_BASE                                   0xB020C000
#define SPI3_CTL                                    (SPI3_BASE+0x0000)
#define SPI3_CLKDIV                                 (SPI3_BASE+0x0004)
#define SPI3_STAT                                   (SPI3_BASE+0x0008)
#define SPI3_RXDAT                                  (SPI3_BASE+0x000c)
#define SPI3_TXDAT                                  (SPI3_BASE+0x0010)
#define SPI3_TCNT                                   (SPI3_BASE+0x0014)
#define SPI3_SEED                                   (SPI3_BASE+0x0018)
#define SPI3_TXCR                                   (SPI3_BASE+0x001c)
#define SPI3_RXCR                                   (SPI3_BASE+0x0020)

//--------------Bits Location-------------------------------------//
//--------------UART0--------------------------------------//
//--------------Register Address----------------------------------//
#define UART0_BASE                                  0xB0120000
#define UART0_CTL                                   (UART0_BASE+0x0000)
#define UART0_RXDAT                                 (UART0_BASE+0x0004)
#define UART0_TXDAT                                 (UART0_BASE+0x0008)
#define UART0_STAT                                  (UART0_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------UART1--------------------------------------//
//--------------Register Address----------------------------------//
#define UART1_BASE                                  0xB0122000
#define UART1_CTL                                   (UART1_BASE+0x0000)
#define UART1_RXDAT                                 (UART1_BASE+0x0004)
#define UART1_TXDAT                                 (UART1_BASE+0x0008)
#define UART1_STAT                                  (UART1_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------UART2--------------------------------------//
//--------------Register Address----------------------------------//
#define UART2_BASE                                  0xB0124000
#define UART2_CTL                                   (UART2_BASE+0x0000)
#define UART2_RXDAT                                 (UART2_BASE+0x0004)
#define UART2_TXDAT                                 (UART2_BASE+0x0008)
#define UART2_STAT                                  (UART2_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------UART3--------------------------------------//
//--------------Register Address----------------------------------//
#define UART3_BASE                                  0xB0126000
#define UART3_CTL                                   (UART3_BASE+0x0000)
#define UART3_RXDAT                                 (UART3_BASE+0x0004)
#define UART3_TXDAT                                 (UART3_BASE+0x0008)
#define UART3_STAT                                  (UART3_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------UART4--------------------------------------//
//--------------Register Address----------------------------------//
#define UART4_BASE                                  0xB0128000
#define UART4_CTL                                   (UART4_BASE+0x0000)
#define UART4_RXDAT                                 (UART4_BASE+0x0004)
#define UART4_TXDAT                                 (UART4_BASE+0x0008)
#define UART4_STAT                                  (UART4_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------UART5--------------------------------------//
//--------------Register Address----------------------------------//
#define UART5_BASE                                  0xB012a000
#define UART5_CTL                                   (UART5_BASE+0x0000)
#define UART5_RXDAT                                 (UART5_BASE+0x0004)
#define UART5_TXDAT                                 (UART5_BASE+0x0008)
#define UART5_STAT                                  (UART5_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------UART6--------------------------------------//
//--------------Register Address----------------------------------//
#define UART6_BASE                                  0xB012c000
#define UART6_CTL                                   (UART6_BASE+0x0000)
#define UART6_RXDAT                                 (UART6_BASE+0x0004)
#define UART6_TXDAT                                 (UART6_BASE+0x0008)
#define UART6_STAT                                  (UART6_BASE+0x000c)

//--------------Bits Location-------------------------------------//
//--------------IRC--------------------------------------//
//--------------Register Address----------------------------------//
#define IRC_BASE                                    0xB0120050
#define IR_CTL                                      (IRC_BASE+0x00)
#define IR_STAT                                     (IRC_BASE+0x04)
#define IR_CC                                       (IRC_BASE+0x08)
#define IR_KDC                                      (IRC_BASE+0x0C)
#define IR_TCOUNTER                                 (IRC_BASE+0x10)
#define IR_RCC                                      (IRC_BASE+0x14)

//--------------Bits Location-------------------------------------//
//--------------I2C0--------------------------------------//
//--------------Register Address----------------------------------//
#define I2C0_BASE                                   0xB0170000
#define I2C0_CTL                                    (I2C0_BASE+0x0000)
#define I2C0_CLKDIV                                 (I2C0_BASE+0x0004)
#define I2C0_STAT                                   (I2C0_BASE+0x0008)
#define I2C0_ADDR                                   (I2C0_BASE+0x000C)
#define I2C0_TXDAT                                  (I2C0_BASE+0x0010)
#define I2C0_RXDAT                                  (I2C0_BASE+0x0014)
#define I2C0_CMD                                    (I2C0_BASE+0x0018)
#define I2C0_FIFOCTL                                (I2C0_BASE+0x001C)
#define I2C0_FIFOSTAT                               (I2C0_BASE+0x0020)
#define I2C0_DATCNT                                 (I2C0_BASE+0x0024)
#define I2C0_RCNT                                   (I2C0_BASE+0x0028)

//--------------Bits Location-------------------------------------//
//--------------I2C1--------------------------------------//
//--------------Register Address----------------------------------//
#define I2C1_BASE                                   0xB0174000
#define I2C1_CTL                                    (I2C1_BASE+0x0000)
#define I2C1_CLKDIV                                 (I2C1_BASE+0x0004)
#define I2C1_STAT                                   (I2C1_BASE+0x0008)
#define I2C1_ADDR                                   (I2C1_BASE+0x000C)
#define I2C1_TXDAT                                  (I2C1_BASE+0x0010)
#define I2C1_RXDAT                                  (I2C1_BASE+0x0014)
#define I2C1_CMD                                    (I2C1_BASE+0x0018)
#define I2C1_FIFOCTL                                (I2C1_BASE+0x001C)
#define I2C1_FIFOSTAT                               (I2C1_BASE+0x0020)
#define I2C1_DATCNT                                 (I2C1_BASE+0x0024)
#define I2C1_RCNT                                   (I2C1_BASE+0x0028)

//--------------Bits Location-------------------------------------//
//--------------I2C2--------------------------------------//
//--------------Register Address----------------------------------//
#define I2C2_BASE                                   0xB0178000
#define I2C2_CTL                                    (I2C2_BASE+0x0000)
#define I2C2_CLKDIV                                 (I2C2_BASE+0x0004)
#define I2C2_STAT                                   (I2C2_BASE+0x0008)
#define I2C2_ADDR                                   (I2C2_BASE+0x000C)
#define I2C2_TXDAT                                  (I2C2_BASE+0x0010)
#define I2C2_RXDAT                                  (I2C2_BASE+0x0014)
#define I2C2_CMD                                    (I2C2_BASE+0x0018)
#define I2C2_FIFOCTL                                (I2C2_BASE+0x001C)
#define I2C2_FIFOSTAT                               (I2C2_BASE+0x0020)
#define I2C2_DATCNT                                 (I2C2_BASE+0x0024)
#define I2C2_RCNT                                   (I2C2_BASE+0x0028)

//--------------Bits Location-------------------------------------//
//--------------I2C3--------------------------------------//
//--------------Register Address----------------------------------//
#define I2C3_BASE                                   0xB017C000
#define I2C3_CTL                                    (I2C3_BASE+0x0000)
#define I2C3_CLKDIV                                 (I2C3_BASE+0x0004)
#define I2C3_STAT                                   (I2C3_BASE+0x0008)
#define I2C3_ADDR                                   (I2C3_BASE+0x000C)
#define I2C3_TXDAT                                  (I2C3_BASE+0x0010)
#define I2C3_RXDAT                                  (I2C3_BASE+0x0014)
#define I2C3_CMD                                    (I2C3_BASE+0x0018)
#define I2C3_FIFOCTL                                (I2C3_BASE+0x001C)
#define I2C3_FIFOSTAT                               (I2C3_BASE+0x0020)
#define I2C3_DATCNT                                 (I2C3_BASE+0x0024)
#define I2C3_RCNT                                   (I2C3_BASE+0x0028)

//--------------Bits Location-------------------------------------//
//--------------LCD--------------------------------------//
//--------------Register Address----------------------------------//
#define LCD_BASE                                    0xB02A0000
#define LCD0_CTL                                    (LCD_BASE+0x0000)
#define LCD0_SIZE                                   (LCD_BASE+0x0004)
#define LCD0_STATUS                                 (LCD_BASE+0x0008)
#define LCD0_TIM0                                   (LCD_BASE+0x000C)
#define LCD0_TIM1                                   (LCD_BASE+0x0010)
#define LCD0_TIM2                                   (LCD_BASE+0x0014)
#define LCD0_COLOR                                  (LCD_BASE+0x0018)
#define LCD0_CPU_CTL                                (LCD_BASE+0x001c)
#define LCD0_CPU_CMD                                (LCD_BASE+0x0020)
#define LCD0_TEST_P0                                (LCD_BASE+0x0024)
#define LCD0_TEST_P1                                (LCD_BASE+0x0028)
#define LCD0_IMG_XPOS                               (LCD_BASE+0x002c)
#define LCD0_IMG_YPOS                               (LCD_BASE+0x0030)
#define LCD1_CTL                                    (LCD_BASE+0x0100)
#define LCD1_SIZE                                   (LCD_BASE+0x0104)
#define LCD1_TIM1                                   (LCD_BASE+0x0108)
#define LCD1_TIM2                                   (LCD_BASE+0x010c)
#define LCD1_COLOR                                  (LCD_BASE+0x0110)
#define LCD1_CPU_CTL                                (LCD_BASE+0x0114)
#define LCD1_CPU_CMD                                (LCD_BASE+0x0118)
#define LCD1_IMG_XPOS                               (LCD_BASE+0x011C)
#define LCD1_IMG_YPOS                               (LCD_BASE+0x0120)

//--------------Bits Location-------------------------------------//
//--------------LVDS--------------------------------------//
//--------------Register Address----------------------------------//
#define LVDS_BASE                                   0xB02A0200
#define LVDS_CTL                                    (LVDS_BASE+0x0000)
#define LVDS_ALG_CTL0                               (LVDS_BASE+0x0004)
#define LVDS_DEBUG                                  (LVDS_BASE+0x0008)

//--------------Bits Location-------------------------------------//
//--------------CSI--------------------------------------//
//--------------Register Address----------------------------------//
#define CSI_BASE                                    0xB02D0000
#define CSI_CTRL                                    (CSI_BASE+0x00)
#define SHORT_PACKET                                (CSI_BASE+0x04)
#define ERROR_PENDING                               (CSI_BASE+0x08)
#define STATUS_PENDING                              (CSI_BASE+0x0c)
#define LANE_STATUS                                 (CSI_BASE+0x10)
#define CSI_PHY_T0                                  (CSI_BASE+0x14)
#define CSI_PHY_T1                                  (CSI_BASE+0x18)
#define CSI_PHY_T2                                  (CSI_BASE+0x1c)
#define CSI_ANALOG_PHY                              (CSI_BASE+0x20)
#define CONTEXT0_CFG                                (CSI_BASE+0x100)
#define CONTEXT0_STATUS                             (CSI_BASE+ 0x104)
#define CONTEXT1_CFG                                (CSI_BASE+0x120)
#define CONTEXT1_STATUS                             (CSI_BASE+ 0x124)
#define TEST_CONTROL                                (CSI_BASE+0X130)
#define TEST_DATA                                   (CSI_BASE+0X134)

//--------------Bits Location-------------------------------------//
//--------------DSI--------------------------------------//
//--------------Register Address----------------------------------//
#define DSI_BASE                                    0xB0220000
#define DSI_CTRL                                    (DSI_BASE+0x00)
#define DSI_SIZE                                    (DSI_BASE+0x04)
#define DSI_COLOR                                   (DSI_BASE+0x08)
#define DSI_VIDEO_CFG                               (DSI_BASE+0x0C)
#define DSI_RGBHT0                                  (DSI_BASE+0x10)
#define DSI_RGBHT1                                  (DSI_BASE+0x14)
#define DSI_RGBVT0                                  (DSI_BASE+0x18)
#define DSI_RGBVT1                                  (DSI_BASE+0x1C)
#define DSI_TIMEOUT                                 (DSI_BASE+0x20)
#define DSI_TR_STA                                  (DSI_BASE+0x24)
#define DSI_INT_EN                                  (DSI_BASE+0x28)
#define DSI_ERROR_REPORT                            (DSI_BASE+0x2C)
#define DSI_FIFO_ODAT                               (DSI_BASE+0x30)
#define DSI_FIFO_IDAT                               (DSI_BASE+0x34)
#define DSI_IPACK                                   (DSI_BASE+0x38)
#define DSI_PACK_CFG                                (DSI_BASE+0x40)
#define DSI_PACK_HEADER                             (DSI_BASE+0x44)
#define DSI_TX_TRIGGER                              (DSI_BASE+0x48)
#define DSI_RX_TRIGGER                              (DSI_BASE+0x4C)
#define DSI_LANE_CTRL                               (DSI_BASE+0x50)
#define DSI_LANE_STA                                (DSI_BASE+0x54)
#define DSI_PHY_T0                                  (DSI_BASE+0x60)
#define DSI_PHY_T1                                  (DSI_BASE+0x64)
#define DSI_PHY_T2                                  (DSI_BASE+0x68)
#define DSI_APHY_DEBUG0                             (DSI_BASE+0x70)
#define DSI_APHY_DEBUG1                             (DSI_BASE+0x74)
#define DSI_SELF_TEST                               (DSI_BASE+0x78)
#define DSI_PHY_CTRL                                (DSI_BASE+0x80)
#define DSI_FT_TEST                                 (DSI_BASE+0x88)

//--------------Bits Location-------------------------------------//
//--------------TVOUT--------------------------------------//
//--------------Register Address----------------------------------//
#define TVOUT_BASE                                  0xB02B0000
#define TVOUT_EN                                    (TVOUT_BASE+0x0000)
#define TVOUT_OCR                                   (TVOUT_BASE+0x0004)
#define TVOUT_STA                                   (TVOUT_BASE+0x0008)
#define TVOUT_CCR                                   (TVOUT_BASE+0x000C)
#define TVOUT_BCR                                   (TVOUT_BASE+0x0010)
#define TVOUT_CSCR                                  (TVOUT_BASE+0x0014)
#define TVOUT_PRL                                   (TVOUT_BASE+0x0018)
#define TVOUT_VFALD                                 (TVOUT_BASE+0x001C)
#define CVBS_MSR                                    (TVOUT_BASE+0x0020)
#define CVBS_AL_SEPO                                (TVOUT_BASE+0x0024)
#define CVBS_AL_SEPE                                (TVOUT_BASE+0x0028)
#define CVBS_AD_SEP                                 (TVOUT_BASE+0x002C)
#define CVBS_HUECR                                  (TVOUT_BASE+0x0030)
#define CVBS_SCPCR                                  (TVOUT_BASE+0x0034)
#define CVBS_SCFCR                                  (TVOUT_BASE+0x0038)
#define CVBS_CBACR                                  (TVOUT_BASE+0x003C)
#define CVBS_SACR                                   (TVOUT_BASE+0x0040)
#define BT_MSR0                                     (TVOUT_BASE+0x0100)
#define BT_MSR1                                     (TVOUT_BASE+0x0104)
#define BT_AL_SEPO                                  (TVOUT_BASE+0x0108)
#define BT_AL_SEPE                                  (TVOUT_BASE+0x010C)
#define BT_AP_SEP                                   (TVOUT_BASE+0x0110)
#define TVOUT_DCR                                   (TVOUT_BASE+0x0070)
#define TVOUT_DDCR                                  (TVOUT_BASE+0x0074)
#define TVOUT_DCORCTL                               (TVOUT_BASE+0x0078)
#define TVOUT_DRCR                                  (TVOUT_BASE+0x007C)

//--------------Bits Location-------------------------------------//
//--------------HDMI--------------------------------------//
//--------------Register Address----------------------------------//
#define HDMI_BASE                                   0xB02C0000
#define HDMI_VICTL                                  (HDMI_BASE+0x0000)
#define HDMI_VIVSYNC                                (HDMI_BASE+0x0004)
#define HDMI_VIVHSYNC                               (HDMI_BASE+0x0008)
#define HDMI_VIALSEOF                               (HDMI_BASE+0x000C)
#define HDMI_VIALSEEF                               (HDMI_BASE+0x0010)
#define HDMI_VIADLSE                                (HDMI_BASE+0x0014)
#define HDMI_AIFRAMEC                               (HDMI_BASE+0x0020)
#define HDMI_AICHSTABYTE0TO3                        (HDMI_BASE+0x0024)
#define HDMI_AICHSTABYTE4TO7                        (HDMI_BASE+0x0028)
#define HDMI_AICHSTABYTE8TO11                       (HDMI_BASE+0x002C)
#define HDMI_AICHSTABYTE12TO15                      (HDMI_BASE+0x0030)
#define HDMI_AICHSTABYTE16TO19                      (HDMI_BASE+0x0034)
#define HDMI_AICHSTABYTE20TO23                      (HDMI_BASE+0x0038)
#define HDMI_AICHSTASCN                             (HDMI_BASE+0x003C)
#define HDMI_VR                                     (HDMI_BASE+0x0050)
#define HDMI_CR                                     (HDMI_BASE+0x0054)
#define HDMI_SCHCR                                  (HDMI_BASE+0x0058)
#define HDMI_ICR                                    (HDMI_BASE+0x005C)
#define HDMI_SCR                                    (HDMI_BASE+0x0060)
#define HDMI_LPCR                                   (HDMI_BASE+0x0064)
#define HDCP_CR                                     (HDMI_BASE+0x0068)
#define HDCP_SR                                     (HDMI_BASE+0x006C)
#define HDCP_ANLR                                   (HDMI_BASE+0x0070)
#define HDCP_ANMR                                   (HDMI_BASE+0x0074)
#define HDCP_ANILR                                  (HDMI_BASE+0x0078)
#define HDCP_ANIMR                                  (HDMI_BASE+0x007C)
#define HDCP_DPKLR                                  (HDMI_BASE+0x0080)
#define HDCP_DPKMR                                  (HDMI_BASE+0x0084)
#define HDCP_LIR                                    (HDMI_BASE+0x0088)
#define HDCP_SHACR                                  (HDMI_BASE+0x008C)
#define HDCP_SHADR                                  (HDMI_BASE+0x0090)
#define HDCP_ICR                                    (HDMI_BASE+0x0094)
#define HDCP_KMMR                                   (HDMI_BASE+0x0098)
#define HDCP_KMLR                                   (HDMI_BASE+0x009C)
#define HDCP_MILR                                   (HDMI_BASE+0x00A0)
#define HDCP_MIMR                                   (HDMI_BASE+0x00A4)
#define HDCP_KOWR                                   (HDMI_BASE+0x00A8)
#define HDCP_OWR                                    (HDMI_BASE+0x00AC)
#define TMDS_STR0                                   (HDMI_BASE+0x00B8)
#define TMDS_STR1                                   (HDMI_BASE+0x00BC)
#define TMDS_EODR0                                  (HDMI_BASE+0x00C0)
#define TMDS_EODR1                                  (HDMI_BASE+0x00C4)
#define HDMI_ASPCR                                  (HDMI_BASE+0x00D0)
#define HDMI_ACACR                                  (HDMI_BASE+0x00D4)
#define HDMI_ACRPCR                                 (HDMI_BASE+0x00D8)
#define HDMI_ACRPCTSR                               (HDMI_BASE+0x00DC)
#define HDMI_ACRPPR                                 (HDMI_BASE+0x00E0)
#define HDMI_GCPCR                                  (HDMI_BASE+0x00E4)
#define HDMI_RPCR                                   (HDMI_BASE+0x00E8)
#define HDMI_RPRBDR                                 (HDMI_BASE+0x00EC)
#define HDMI_OPCR                                   (HDMI_BASE+0x00F0)
#define HDMI_DIPCCR                                 (HDMI_BASE+0x00F4)
#define HDMI_ORP6PH                                 (HDMI_BASE+0x00F8)
#define HDMI_ORSP6W0                                (HDMI_BASE+0x00FC)
#define HDMI_ORSP6W1                                (HDMI_BASE+0x0100)
#define HDMI_ORSP6W2                                (HDMI_BASE+0x0104)
#define HDMI_ORSP6W3                                (HDMI_BASE+0x0108)
#define HDMI_ORSP6W4                                (HDMI_BASE+0x010C)
#define HDMI_ORSP6W5                                (HDMI_BASE+0x0110)
#define HDMI_ORSP6W6                                (HDMI_BASE+0x0114)
#define HDMI_ORSP6W7                                (HDMI_BASE+0x0118)
#define HDMI_CECCR                                  (HDMI_BASE+0x011C)
#define HDMI_CECRTCR                                (HDMI_BASE+0x0120)
#define HDMI_CECRXCR                                (HDMI_BASE+0x0124)
#define HDMI_CECTXCR                                (HDMI_BASE+0x0128)
#define HDMI_CECTXDR                                (HDMI_BASE+0x012C)
#define HDMI_CECRXDR                                (HDMI_BASE+0x0130)
#define HDMI_CECRXTCR                               (HDMI_BASE+0x0134)
#define HDMI_CECTXTCR0                              (HDMI_BASE+0x0138)
#define HDMI_CECTXTCR1                              (HDMI_BASE+0x013C)
#define HDMI_CRCCR                                  (HDMI_BASE+0x0140)
#define HDMI_CRCDOR                                 (HDMI_BASE+0x0144)
#define HDMI_TX_1                                   (HDMI_BASE+0x0154)
#define HDMI_TX_2                                   (HDMI_BASE+0x0158)
#define CEC_DDC_HPD                                 (HDMI_BASE+0x015C)

//--------------Bits Location-------------------------------------//
//--------------I2S_SPDIF--------------------------------------//
//--------------Register Address----------------------------------//
#define I2S_SPDIF_BASE                              0xB0100000
#define I2S_CTL                                     (I2S_SPDIF_BASE+0x0000)
#define I2S_FIFOCTL                                 (I2S_SPDIF_BASE+0x0004)
#define I2STX_DAT                                   (I2S_SPDIF_BASE+0x0008)
#define I2SRX_DAT                                   (I2S_SPDIF_BASE+0x000c)
#define SPDIF_HDMI_CTL                              (I2S_SPDIF_BASE+0x0010)
#define SPDIF_DAT                                   (I2S_SPDIF_BASE+0x0014)
#define SPDIF_CLSTAT                                (I2S_SPDIF_BASE+0x0018)
#define SPDIF_CHSTAT                                (I2S_SPDIF_BASE+0x001c)
#define HDMI_DAT                                    (I2S_SPDIF_BASE+0x0020)
#define I2STX_DAT_DBG                               (I2S_SPDIF_BASE+0x0024)
#define I2SRX_DAT_DBG                               (I2S_SPDIF_BASE+0x0028)
#define I2STX_SPDIF_HDMI_CTL                        (I2S_SPDIF_BASE+0x002c)
#define I2STX_SPDIF_HDMI_DAT                        (I2S_SPDIF_BASE+0x0030)

//--------------Bits Location-------------------------------------//
//--------------PCM0--------------------------------------//
//--------------Register Address----------------------------------//
#define PCM0_BASE                                   0xB0110000
#define PCM0_CTL                                    (PCM0_BASE+0x0000)
#define PCM0_STAT                                   (PCM0_BASE+0x0004)
#define PCM0_RXDAT                                  (PCM0_BASE+0x0008)
#define PCM0_TXDAT                                  (PCM0_BASE+0x000C)

//--------------Bits Location-------------------------------------//
//--------------PCM1--------------------------------------//
//--------------Register Address----------------------------------//
#define PCM1_BASE                                   0xB0118000
#define PCM1_CTL                                    (PCM1_BASE+0x0000)
#define PCM1_STAT                                   (PCM1_BASE+0x0004)
#define PCM1_RXDAT                                  (PCM1_BASE+0x0008)
#define PCM1_TXDAT                                  (PCM1_BASE+0x000C)

//--------------Bits Location-------------------------------------//
//--------------KEY--------------------------------------//
//--------------Register Address----------------------------------//
#define KEY_BASE                                    0xB01A0000
#define KEY_CTL                                     (KEY_BASE+0x0000)
#define KEY_DAT0                                    (KEY_BASE+0x0004)
#define KEY_DAT1                                    (KEY_BASE+0x0008)
#define KEY_DAT2                                    (KEY_BASE+0x000C)
#define KEY_DAT3                                    (KEY_BASE+0x0010)
#define KEY_DAT4                                    (KEY_BASE+0x0014)
#define KEY_DAT5                                    (KEY_BASE+0x0018)
#define KEY_DAT6                                    (KEY_BASE+0x001C)
#define KEY_DAT7                                    (KEY_BASE+0x0020)

//--------------Bits Location-------------------------------------//
//--------------LENSC--------------------------------------//
//--------------Register Address----------------------------------//
#define LENSC_BASE                                  0xB0140000
#define ST1_MOTOR_CTL1                              (LENSC_BASE+0x0)
#define ST1_MOTOR_CTL2                              (LENSC_BASE+0x4)
#define ST1_MOTOR_SPEED                             (LENSC_BASE+0x8)
#define ST1_MOTOR_TRDATA                            (LENSC_BASE+0xC)
#define ST1_MOTOR_CMD_CTL                           (LENSC_BASE+0x10)
#define ST2_MOTOR_CTL1                              (LENSC_BASE+0x20)
#define ST2_MOTOR_CTL2                              (LENSC_BASE+0x24)
#define ST2_MOTOR_SPEED                             (LENSC_BASE+0x28)
#define ST2_MOTOR_TRDATA                            (LENSC_BASE+0x2C)
#define ST2_MOTOR_CMD_CTL                           (LENSC_BASE+0x30)
#define ST3_MOTOR_CTL1                              (LENSC_BASE+0x40)
#define ST3_MOTOR_CTL2                              (LENSC_BASE+0x44)
#define ST3_MOTOR_SPEED                             (LENSC_BASE+0x48)
#define ST3_MOTOR_TRDATA                            (LENSC_BASE+0x4C)
#define ST3_MOTOR_CMD_CTL                           (LENSC_BASE+0x50)
#define DC_MOTOR_CTL1                               (LENSC_BASE+0x60)
#define DC_MOTOR_CTL2                               (LENSC_BASE+0x64)
#define MOTOR_MFP_CTL                               (LENSC_BASE+0x70)
#define MOTOR_PWM_CTL                               (LENSC_BASE+0x74)
#define MOTOR_VD_CTL                                (LENSC_BASE+0x78)

//--------------Bits Location-------------------------------------//
//--------------GPIO_MFP_PWM--------------------------------------//
//--------------Register Address----------------------------------//
#define GPIO_MFP_PWM_BASE                           0xB01B0000
#define GPIO_AOUTEN                                 (GPIO_MFP_PWM_BASE+0x0000)
#define GPIO_AINEN                                  (GPIO_MFP_PWM_BASE+0x0004)
#define GPIO_ADAT                                   (GPIO_MFP_PWM_BASE+0x0008)
#define GPIO_BOUTEN                                 (GPIO_MFP_PWM_BASE+0x000C)
#define GPIO_BINEN                                  (GPIO_MFP_PWM_BASE+0x0010)
#define GPIO_BDAT                                   (GPIO_MFP_PWM_BASE+0x0014)
#define GPIO_COUTEN                                 (GPIO_MFP_PWM_BASE+0x0018)
#define GPIO_CINEN                                  (GPIO_MFP_PWM_BASE+0x001C)
#define GPIO_CDAT                                   (GPIO_MFP_PWM_BASE+0x0020)
#define GPIO_DOUTEN                                 (GPIO_MFP_PWM_BASE+0x0024)
#define GPIO_DINEN                                  (GPIO_MFP_PWM_BASE+0x0028)
#define GPIO_DDAT                                   (GPIO_MFP_PWM_BASE+0x002C)
#define GPIO_EOUTEN                                 (GPIO_MFP_PWM_BASE+0x0030)
#define GPIO_EINEN                                  (GPIO_MFP_PWM_BASE+0x0034)
#define GPIO_EDAT                                   (GPIO_MFP_PWM_BASE+0x0038)
#define MFP_CTL0                                    (GPIO_MFP_PWM_BASE+0x0040)
#define MFP_CTL1                                    (GPIO_MFP_PWM_BASE+0x0044)
#define MFP_CTL2                                    (GPIO_MFP_PWM_BASE+0x0048)
#define MFP_CTL3                                    (GPIO_MFP_PWM_BASE+0x004C)
#define PWM_CTL0                                    (GPIO_MFP_PWM_BASE+0X50)
#define PWM_CTL1                                    (GPIO_MFP_PWM_BASE+0X54)
#define PWM_CTL2                                    (GPIO_MFP_PWM_BASE+0X58)
#define PWM_CTL3                                    (GPIO_MFP_PWM_BASE+0X5C)
#define PWM_CTL4                                    (GPIO_MFP_PWM_BASE+0X78)
#define PWM_CTL5                                    (GPIO_MFP_PWM_BASE+0X7C)
#define PAD_PULLCTL0                                (GPIO_MFP_PWM_BASE+0x0060)
#define PAD_PULLCTL1                                (GPIO_MFP_PWM_BASE+0x0064)
#define PAD_PULLCTL2                                (GPIO_MFP_PWM_BASE+0x0068)
#define PAD_ST0                                     (GPIO_MFP_PWM_BASE+0x006C)
#define PAD_ST1                                     (GPIO_MFP_PWM_BASE+0x0070)
#define PAD_CTL                                     (GPIO_MFP_PWM_BASE+0x0074)
#define SPEED_SENSOR_CTL                            (GPIO_MFP_PWM_BASE+0x007C)
#define PAD_DRV0                                    (GPIO_MFP_PWM_BASE+0x0080)
#define PAD_DRV1                                    (GPIO_MFP_PWM_BASE+0x0084)
#define PAD_DRV2                                    (GPIO_MFP_PWM_BASE+0x0088)
#define DEBUG_SEL                                   (GPIO_MFP_PWM_BASE+0x0090)
#define DEBUG_OEN0                                  (GPIO_MFP_PWM_BASE+0x0094)
#define DEBUG_OEN1                                  (GPIO_MFP_PWM_BASE+0x0098)
#define DEBUG_IEN0                                  (GPIO_MFP_PWM_BASE+0x009C)
#define DEBUG_IEN1                                  (GPIO_MFP_PWM_BASE+0x00A0)
#define MEM_MARGIN_CTRL0                            (GPIO_MFP_PWM_BASE+0x00B0)
#define MEM_MARGIN_CTRL1                            (GPIO_MFP_PWM_BASE+0x00B4)
#define BIST_START0                                 (GPIO_MFP_PWM_BASE+0x00C0)
#define BIST_START1                                 (GPIO_MFP_PWM_BASE+0x00C4)
#define BIST_DONE0                                  (GPIO_MFP_PWM_BASE+0x00C8)
#define BIST_DONE1                                  (GPIO_MFP_PWM_BASE+0x00CC)
#define BIST_FAIL0                                  (GPIO_MFP_PWM_BASE+0x00D0)
#define BIST_FAIL1                                  (GPIO_MFP_PWM_BASE+0x00D4)
#define INTC_EXTCTL                                 (GPIO_MFP_PWM_BASE+0x0200)
#define INTC_GPIOCTL                                (GPIO_MFP_PWM_BASE+0x0204)
#define INTC_GPIOA_PD                               (GPIO_MFP_PWM_BASE+0x0208)
#define INTC_GPIOA_MSK                              (GPIO_MFP_PWM_BASE+0x020c)
#define INTC_GPIOB_PD                               (GPIO_MFP_PWM_BASE+0x0210)
#define INTC_GPIOB_MSK                              (GPIO_MFP_PWM_BASE+0x0214)
#define INTC_GPIOC_PD                               (GPIO_MFP_PWM_BASE+0x0218)
#define INTC_GPIOC_MSK                              (GPIO_MFP_PWM_BASE+0x021c)
#define INTC_GPIOD_PD                               (GPIO_MFP_PWM_BASE+0x0220)
#define INTC_GPIOD_MSK                              (GPIO_MFP_PWM_BASE+0x0224)
#define INTC_GPIOE_PD                               (GPIO_MFP_PWM_BASE+0x0228)
#define INTC_GPIOE_MSK                              (GPIO_MFP_PWM_BASE+0x022c)
#define INTC_GPIOA_TYPE0                            (GPIO_MFP_PWM_BASE+0x0230)
#define INTC_GPIOA_TYPE1                            (GPIO_MFP_PWM_BASE+0x0234)
#define INTC_GPIOB_TYPE0                            (GPIO_MFP_PWM_BASE+0x0238)
#define INTC_GPIOB_TYPE1                            (GPIO_MFP_PWM_BASE+0x023c)
#define INTC_GPIOC_TYPE0                            (GPIO_MFP_PWM_BASE+0x0240)
#define INTC_GPIOC_TYPE1                            (GPIO_MFP_PWM_BASE+0x0244)
#define INTC_GPIOD_TYPE0                            (GPIO_MFP_PWM_BASE+0x0248)
#define INTC_GPIOD_TYPE1                            (GPIO_MFP_PWM_BASE+0x024C)
#define INTC_GPIOE_TYPE                             (GPIO_MFP_PWM_BASE+0x0250)

//Following is added mannually   cjhhust 2012-08-01 
//--------------NIC         --------------------------------------//
#define NIC_BASE                                    0xB0500000

//--------------VDE         --------------------------------------//
#define VDE_BASE                                    0xB0280000

//--------------VCE         --------------------------------------//
#define VCE_BASE                                    0xB0288000

//--------------G3D         --------------------------------------//
#define G3D_BASE                                    0xB0300000

//--------------DDR_Upctrl/Pub   ---------------------------------//
#define UPCTL0_BASE                                 0xB01C0000
#define UPCTL1_BASE                                 0xB01D0000
#define PUB0_BASE                                   0xB01C8000
#define PUB1_BASE                                   0xB01D8000

#endif
