<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lab4_lab4.ncd.
Design name: CNT10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue May 17 01:14:03 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Lab4_Lab4.twr -gui -msgset C:/Users/Labas/Desktop/Skaitmenine logika/Lab_4/promote.xml Lab4_Lab4.ncd Lab4_Lab4.prf 
Design file:     lab4_lab4.ncd
Preference file: lab4_lab4.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "CLK_c" 851.064000 MHz (15 errors)</FONT></A></LI>
</FONT>            19 items scored, 15 timing errors detected.
Warning: 376.932MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_c" 851.064000 MHz ;
            19 items scored, 15 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[0]  (from CLK_c +)
   Destination:    FF         Data in        CNT_C_0io  (to CLK_c +)

   Delay:               2.423ns  (24.8% logic, 75.2% route), 2 logic levels.

 Constraint Details:

      2.423ns physical path delay SLICE_2 to CNT_C_MGIOL exceeds
      1.175ns delay constraint less
      0.130ns skew and
      0.100ns ONEG0_SET requirement (totaling 0.945ns) by 1.478ns

IOL_R9A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_2 to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28A.CLK to      R8C28A.Q0 SLICE_2 (from CLK_c)
ROUTE         6     0.746      R8C28A.Q0 to      R8C28A.B1 CO0
CTOF_DEL    ---     0.238      R8C28A.B1 to      R8C28A.F1 SLICE_2
ROUTE         1     1.076      R8C28A.F1 to  IOL_R9A.ONEG0 op_eq.cnt_c2_i (to CLK_c)
                  --------
                    2.423   (24.8% logic, 75.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.959       92.PADDI to    IOL_R9A.CLK CLK_c
                  --------
                    0.959   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[3]  (from CLK_c +)
   Destination:    FF         Data in        CNT_C_0io  (to CLK_c +)

   Delay:               2.329ns  (25.8% logic, 74.2% route), 2 logic levels.

 Constraint Details:

      2.329ns physical path delay SLICE_1 to CNT_C_MGIOL exceeds
      1.175ns delay constraint less
      0.130ns skew and
      0.100ns ONEG0_SET requirement (totaling 0.945ns) by 1.384ns

IOL_R9A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_1 to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28C.CLK to      R8C28C.Q0 SLICE_1 (from CLK_c)
ROUTE         6     0.652      R8C28C.Q0 to      R8C28A.A1 CNT_O_c[3]
CTOF_DEL    ---     0.238      R8C28A.A1 to      R8C28A.F1 SLICE_2
ROUTE         1     1.076      R8C28A.F1 to  IOL_R9A.ONEG0 op_eq.cnt_c2_i (to CLK_c)
                  --------
                    2.329   (25.8% logic, 74.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.959       92.PADDI to    IOL_R9A.CLK CLK_c
                  --------
                    0.959   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.358ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[1]  (from CLK_c +)
   Destination:    FF         Data in        CNT_C_0io  (to CLK_c +)

   Delay:               2.303ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      2.303ns physical path delay SLICE_0 to CNT_C_MGIOL exceeds
      1.175ns delay constraint less
      0.130ns skew and
      0.100ns ONEG0_SET requirement (totaling 0.945ns) by 1.358ns

IOL_R9A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_0 to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28B.CLK to      R8C28B.Q0 SLICE_0 (from CLK_c)
ROUTE         6     0.626      R8C28B.Q0 to      R8C28A.C1 CNT_O_c[1]
CTOF_DEL    ---     0.238      R8C28A.C1 to      R8C28A.F1 SLICE_2
ROUTE         1     1.076      R8C28A.F1 to  IOL_R9A.ONEG0 op_eq.cnt_c2_i (to CLK_c)
                  --------
                    2.303   (26.1% logic, 73.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.959       92.PADDI to    IOL_R9A.CLK CLK_c
                  --------
                    0.959   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[2]  (from CLK_c +)
   Destination:    FF         Data in        CNT_C_0io  (to CLK_c +)

   Delay:               2.081ns  (28.9% logic, 71.1% route), 2 logic levels.

 Constraint Details:

      2.081ns physical path delay SLICE_0 to CNT_C_MGIOL exceeds
      1.175ns delay constraint less
      0.130ns skew and
      0.100ns ONEG0_SET requirement (totaling 0.945ns) by 1.136ns

IOL_R9A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_0 to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28B.CLK to      R8C28B.Q1 SLICE_0 (from CLK_c)
ROUTE         5     0.404      R8C28B.Q1 to      R8C28A.D1 CNT_O_c[2]
CTOF_DEL    ---     0.238      R8C28A.D1 to      R8C28A.F1 SLICE_2
ROUTE         1     1.076      R8C28A.F1 to  IOL_R9A.ONEG0 op_eq.cnt_c2_i (to CLK_c)
                  --------
                    2.081   (28.9% logic, 71.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to CNT_C_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.959       92.PADDI to    IOL_R9A.CLK CLK_c
                  --------
                    0.959   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[1]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[3]  (to CLK_c +)

   Delay:               1.347ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      1.347ns physical path delay SLICE_0 to SLICE_1 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28B.CLK to      R8C28B.Q0 SLICE_0 (from CLK_c)
ROUTE         6     0.746      R8C28B.Q0 to      R8C28C.B0 CNT_O_c[1]
CTOF_DEL    ---     0.238      R8C28C.B0 to      R8C28C.F0 SLICE_1
ROUTE         1     0.000      R8C28C.F0 to     R8C28C.DI0 CNT_A_3[3] (to CLK_c)
                  --------
                    1.347   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[3]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[0]  (to CLK_c +)

   Delay:               1.347ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      1.347ns physical path delay SLICE_1 to SLICE_2 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28C.CLK to      R8C28C.Q0 SLICE_1 (from CLK_c)
ROUTE         6     0.746      R8C28C.Q0 to      R8C28A.B0 CNT_O_c[3]
CTOF_DEL    ---     0.238      R8C28A.B0 to      R8C28A.F0 SLICE_2
ROUTE         1     0.000      R8C28A.F0 to     R8C28A.DI0 CNT_A_3[0] (to CLK_c)
                  --------
                    1.347   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[0]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[2]  (to CLK_c +)

   Delay:               1.347ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      1.347ns physical path delay SLICE_2 to SLICE_0 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28A.CLK to      R8C28A.Q0 SLICE_2 (from CLK_c)
ROUTE         6     0.746      R8C28A.Q0 to      R8C28B.B1 CO0
CTOF_DEL    ---     0.238      R8C28B.B1 to      R8C28B.F1 SLICE_0
ROUTE         1     0.000      R8C28B.F1 to     R8C28B.DI1 CNT_A_3[2] (to CLK_c)
                  --------
                    1.347   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[0]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[1]  (to CLK_c +)

   Delay:               1.347ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      1.347ns physical path delay SLICE_2 to SLICE_0 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28A.CLK to      R8C28A.Q0 SLICE_2 (from CLK_c)
ROUTE         6     0.746      R8C28A.Q0 to      R8C28B.B0 CO0
CTOF_DEL    ---     0.238      R8C28B.B0 to      R8C28B.F0 SLICE_0
ROUTE         1     0.000      R8C28B.F0 to     R8C28B.DI0 CNT_A_3[1] (to CLK_c)
                  --------
                    1.347   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[2]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[0]  (to CLK_c +)

   Delay:               1.275ns  (47.1% logic, 52.9% route), 2 logic levels.

 Constraint Details:

      1.275ns physical path delay SLICE_0 to SLICE_2 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.177ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28B.CLK to      R8C28B.Q1 SLICE_0 (from CLK_c)
ROUTE         5     0.674      R8C28B.Q1 to      R8C28A.C0 CNT_O_c[2]
CTOF_DEL    ---     0.238      R8C28A.C0 to      R8C28A.F0 SLICE_2
ROUTE         1     0.000      R8C28A.F0 to     R8C28A.DI0 CNT_A_3[0] (to CLK_c)
                  --------
                    1.275   (47.1% logic, 52.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.164ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[1]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[0]  (to CLK_c +)

   Delay:               1.262ns  (47.6% logic, 52.4% route), 2 logic levels.

 Constraint Details:

      1.262ns physical path delay SLICE_0 to SLICE_2 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.164ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R8C28B.CLK to      R8C28B.Q0 SLICE_0 (from CLK_c)
ROUTE         6     0.661      R8C28B.Q0 to      R8C28A.A0 CNT_O_c[1]
CTOF_DEL    ---     0.238      R8C28A.A0 to      R8C28A.F0 SLICE_2
ROUTE         1     0.000      R8C28A.F0 to     R8C28A.DI0 CNT_A_3[0] (to CLK_c)
                  --------
                    1.262   (47.6% logic, 52.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.089       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    1.089   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 376.932MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_c" 851.064000 MHz ;  |  851.064 MHz|  376.932 MHz|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_O_c[3]">CNT_O_c[3]</a>                              |       6|       5|     33.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_O_c[1]">CNT_O_c[1]</a>                              |       6|       4|     26.67%
                                        |        |        |
op_eq.cnt_c2_i                          |       1|       4|     26.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_A_3[2]">CNT_A_3[2]</a>                              |       1|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_A_3[0]">CNT_A_3[0]</a>                              |       1|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CO0">CO0</a>                                     |       6|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_O_c[2]">CNT_O_c[2]</a>                              |       5|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_A_3[3]">CNT_A_3[3]</a>                              |       1|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=CNT_A_3[1]">CNT_A_3[1]</a>                              |       1|       2|     13.33%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 4
   Covered under: FREQUENCY NET "CLK_c" 851.064000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 15  Score: 7443
Cumulative negative slack: 7443

Constraints cover 19 paths, 1 nets, and 29 connections (76.32% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue May 17 01:14:03 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Lab4_Lab4.twr -gui -msgset C:/Users/Labas/Desktop/Skaitmenine logika/Lab_4/promote.xml Lab4_Lab4.ncd Lab4_Lab4.prf 
Design file:     lab4_lab4.ncd
Preference file: lab4_lab4.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_c" 851.064000 MHz (0 errors)</A></LI>            19 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_c" 851.064000 MHz ;
            19 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[1]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[1]  (to CLK_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_0 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28B.CLK to      R8C28B.Q0 SLICE_0 (from CLK_c)
ROUTE         6     0.057      R8C28B.Q0 to      R8C28B.D0 CNT_O_c[1]
CTOF_DEL    ---     0.059      R8C28B.D0 to      R8C28B.F0 SLICE_0
ROUTE         1     0.000      R8C28B.F0 to     R8C28B.DI0 CNT_A_3[1] (to CLK_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[0]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[0]  (to CLK_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_2 to SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28A.CLK to      R8C28A.Q0 SLICE_2 (from CLK_c)
ROUTE         6     0.057      R8C28A.Q0 to      R8C28A.D0 CO0
CTOF_DEL    ---     0.059      R8C28A.D0 to      R8C28A.F0 SLICE_2
ROUTE         1     0.000      R8C28A.F0 to     R8C28A.DI0 CNT_A_3[0] (to CLK_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[2]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[2]  (to CLK_c +)

   Delay:               0.278ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay SLICE_0 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.277ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28B.CLK to      R8C28B.Q1 SLICE_0 (from CLK_c)
ROUTE         5     0.099      R8C28B.Q1 to      R8C28B.D1 CNT_O_c[2]
CTOF_DEL    ---     0.059      R8C28B.D1 to      R8C28B.F1 SLICE_0
ROUTE         1     0.000      R8C28B.F1 to     R8C28B.DI1 CNT_A_3[2] (to CLK_c)
                  --------
                    0.278   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[0]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[3]  (to CLK_c +)

   Delay:               0.278ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay SLICE_2 to SLICE_1 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.277ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28A.CLK to      R8C28A.Q0 SLICE_2 (from CLK_c)
ROUTE         6     0.099      R8C28A.Q0 to      R8C28C.D0 CO0
CTOF_DEL    ---     0.059      R8C28C.D0 to      R8C28C.F0 SLICE_1
ROUTE         1     0.000      R8C28C.F0 to     R8C28C.DI0 CNT_A_3[3] (to CLK_c)
                  --------
                    0.278   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[1]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[2]  (to CLK_c +)

   Delay:               0.320ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay SLICE_0 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28B.CLK to      R8C28B.Q0 SLICE_0 (from CLK_c)
ROUTE         6     0.141      R8C28B.Q0 to      R8C28B.C1 CNT_O_c[1]
CTOF_DEL    ---     0.059      R8C28B.C1 to      R8C28B.F1 SLICE_0
ROUTE         1     0.000      R8C28B.F1 to     R8C28B.DI1 CNT_A_3[2] (to CLK_c)
                  --------
                    0.320   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[2]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[3]  (to CLK_c +)

   Delay:               0.320ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay SLICE_0 to SLICE_1 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28B.CLK to      R8C28B.Q1 SLICE_0 (from CLK_c)
ROUTE         5     0.141      R8C28B.Q1 to      R8C28C.C0 CNT_O_c[2]
CTOF_DEL    ---     0.059      R8C28C.C0 to      R8C28C.F0 SLICE_1
ROUTE         1     0.000      R8C28C.F0 to     R8C28C.DI0 CNT_A_3[3] (to CLK_c)
                  --------
                    0.320   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[2]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[0]  (to CLK_c +)

   Delay:               0.347ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      0.347ns physical path delay SLICE_0 to SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.346ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28B.CLK to      R8C28B.Q1 SLICE_0 (from CLK_c)
ROUTE         5     0.168      R8C28B.Q1 to      R8C28A.C0 CNT_O_c[2]
CTOF_DEL    ---     0.059      R8C28A.C0 to      R8C28A.F0 SLICE_2
ROUTE         1     0.000      R8C28A.F0 to     R8C28A.DI0 CNT_A_3[0] (to CLK_c)
                  --------
                    0.347   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[1]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[0]  (to CLK_c +)

   Delay:               0.358ns  (50.0% logic, 50.0% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay SLICE_0 to SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.357ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28B.CLK to      R8C28B.Q0 SLICE_0 (from CLK_c)
ROUTE         6     0.179      R8C28B.Q0 to      R8C28A.A0 CNT_O_c[1]
CTOF_DEL    ---     0.059      R8C28A.A0 to      R8C28A.F0 SLICE_2
ROUTE         1     0.000      R8C28A.F0 to     R8C28A.DI0 CNT_A_3[0] (to CLK_c)
                  --------
                    0.358   (50.0% logic, 50.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28A.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[3]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[1]  (to CLK_c +)

   Delay:               0.358ns  (50.0% logic, 50.0% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay SLICE_1 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.357ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28C.CLK to      R8C28C.Q0 SLICE_1 (from CLK_c)
ROUTE         6     0.179      R8C28C.Q0 to      R8C28B.A0 CNT_O_c[3]
CTOF_DEL    ---     0.059      R8C28B.A0 to      R8C28B.F0 SLICE_0
ROUTE         1     0.000      R8C28B.F0 to     R8C28B.DI0 CNT_A_3[1] (to CLK_c)
                  --------
                    0.358   (50.0% logic, 50.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CNT_A[3]  (from CLK_c +)
   Destination:    FF         Data in        CNT_A[2]  (to CLK_c +)

   Delay:               0.358ns  (50.0% logic, 50.0% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay SLICE_1 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.357ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R8C28C.CLK to      R8C28C.Q0 SLICE_1 (from CLK_c)
ROUTE         6     0.179      R8C28C.Q0 to      R8C28B.A1 CNT_O_c[3]
CTOF_DEL    ---     0.059      R8C28B.A1 to      R8C28B.F1 SLICE_0
ROUTE         1     0.000      R8C28B.F1 to     R8C28B.DI1 CNT_A_3[2] (to CLK_c)
                  --------
                    0.358   (50.0% logic, 50.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28C.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.395       92.PADDI to     R8C28B.CLK CLK_c
                  --------
                    0.395   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_c" 851.064000 MHz ;  |     0.000 ns|     0.235 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 4
   Covered under: FREQUENCY NET "CLK_c" 851.064000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19 paths, 1 nets, and 29 connections (76.32% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 15 (setup), 0 (hold)
Score: 7443 (setup), 0 (hold)
Cumulative negative slack: 7443 (7443+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
